<html>
<head>
<TITLE>HTML file for equations </TITLE>
</head>
<body>
<p>
-- Copyright (C) 2018  Intel Corporation. All rights reserved.<br>
-- Your use of Intel Corporation's design tools, logic functions <br>
-- and other software and tools, and its AMPP partner logic <br>
-- functions, and any output files from any of the foregoing <br>
-- (including device programming or simulation files), and any <br>
-- associated documentation or information are expressly subject <br>
-- to the terms and conditions of the Intel Program License <br>
-- Subscription Agreement, the Intel Quartus Prime License Agreement,<br>
-- the Intel FPGA IP License Agreement, or other applicable license<br>
-- agreement, including, without limitation, that your use is for<br>
-- the sole purpose of programming logic devices manufactured by<br>
-- Intel and sold by Intel or its authorized distributors.  Please<br>
-- refer to the applicable agreement for further details.<br>
<P> --KF1_outclk_wire[1] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]
<P><A NAME="KF1_outclk_wire[1]">KF1_outclk_wire[1]</A> = EQUATION NOT SUPPORTED;


<P> --W1_m_addr[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]
<P> --register power-up is low

<P><A NAME="W1_m_addr[0]">W1_m_addr[0]</A> = DFFEAS(<A HREF="#W1L146">W1L146</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L274">W1L274</A>, VCC,  ,  , <A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>);


<P> --W1_m_addr[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]
<P> --register power-up is low

<P><A NAME="W1_m_addr[1]">W1_m_addr[1]</A> = DFFEAS(<A HREF="#W1L145">W1L145</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L274">W1L274</A>, VCC,  ,  , <A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>);


<P> --W1_m_addr[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]
<P> --register power-up is low

<P><A NAME="W1_m_addr[2]">W1_m_addr[2]</A> = DFFEAS(<A HREF="#W1L144">W1L144</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L274">W1L274</A>, VCC,  ,  , <A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>);


<P> --W1_m_addr[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]
<P> --register power-up is low

<P><A NAME="W1_m_addr[3]">W1_m_addr[3]</A> = DFFEAS(<A HREF="#W1L143">W1L143</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L274">W1L274</A>, VCC,  ,  , <A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>);


<P> --W1_m_addr[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]
<P> --register power-up is low

<P><A NAME="W1_m_addr[6]">W1_m_addr[6]</A> = DFFEAS(<A HREF="#W1L139">W1L139</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L274">W1L274</A>, VCC,  ,  , <A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>);


<P> --W1_m_addr[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]
<P> --register power-up is low

<P><A NAME="W1_m_addr[7]">W1_m_addr[7]</A> = DFFEAS(<A HREF="#W1L138">W1L138</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L274">W1L274</A>, VCC,  ,  , <A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>);


<P> --W1_m_addr[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]
<P> --register power-up is low

<P><A NAME="W1_m_addr[8]">W1_m_addr[8]</A> = DFFEAS(<A HREF="#W1L137">W1L137</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L274">W1L274</A>, VCC,  ,  , <A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>);


<P> --W1_m_addr[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]
<P> --register power-up is low

<P><A NAME="W1_m_addr[9]">W1_m_addr[9]</A> = DFFEAS(<A HREF="#W1L136">W1L136</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L274">W1L274</A>, VCC,  ,  , <A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>);


<P> --HB1_serial_audio_out_data is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|serial_audio_out_data
<P> --register power-up is low

<P><A NAME="HB1_serial_audio_out_data">HB1_serial_audio_out_data</A> = DFFEAS(<A HREF="#HB1_data_out_shift_reg[15]">HB1_data_out_shift_reg[15]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --ZB1_new_clk is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|new_clk
<P> --register power-up is low

<P><A NAME="ZB1_new_clk">ZB1_new_clk</A> = DFFEAS(<A HREF="#ZB1_clk_counter[11]">ZB1_clk_counter[11]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --KF1_outclk_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]
<P><A NAME="KF1_outclk_wire[0]">KF1_outclk_wire[0]</A> = EQUATION NOT SUPPORTED;

<P> --KF1_fboutclk_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|fboutclk_wire[0]
<P><A NAME="KF1_fboutclk_wire[0]">KF1_fboutclk_wire[0]</A> = EQUATION NOT SUPPORTED;

<P> --KF1_locked_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|locked_wire[0]
<P><A NAME="KF1_locked_wire[0]">KF1_locked_wire[0]</A> = EQUATION NOT SUPPORTED;


<P> --HB1_data_out_shift_reg[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[15]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[15]">HB1_data_out_shift_reg[15]</A> = DFFEAS(<A HREF="#HB1L91">HB1L91</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#HB1L83">HB1L83</A>,  ,  , <A HREF="#HB1L81">HB1L81</A>,  );


<P> --ZB1_clk_counter[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[11]
<P> --register power-up is low

<P><A NAME="ZB1_clk_counter[11]">ZB1_clk_counter[11]</A> = DFFEAS(<A HREF="#ZB1L2">ZB1L2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --YD1_W_alu_result[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> = DFFEAS(<A HREF="#YD1L356">YD1L356</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[6]">YD1_W_alu_result[6]</A> = DFFEAS(<A HREF="#YD1L358">YD1L358</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[5]">YD1_W_alu_result[5]</A> = DFFEAS(<A HREF="#YD1L357">YD1L357</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[20]">YD1_W_alu_result[20]</A> = DFFEAS(<A HREF="#YD1L372">YD1L372</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[25]">YD1_W_alu_result[25]</A> = DFFEAS(<A HREF="#YD1L377">YD1L377</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[21]">YD1_W_alu_result[21]</A> = DFFEAS(<A HREF="#YD1L373">YD1L373</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[18]">YD1_W_alu_result[18]</A> = DFFEAS(<A HREF="#YD1L370">YD1L370</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[19]">YD1_W_alu_result[19]</A> = DFFEAS(<A HREF="#YD1L371">YD1L371</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[22]">YD1_W_alu_result[22]</A> = DFFEAS(<A HREF="#YD1L374">YD1L374</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[23]">YD1_W_alu_result[23]</A> = DFFEAS(<A HREF="#YD1L375">YD1L375</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[26]">YD1_W_alu_result[26]</A> = DFFEAS(<A HREF="#YD1L378">YD1L378</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[24]">YD1_W_alu_result[24]</A> = DFFEAS(<A HREF="#YD1L376">YD1L376</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[13]">YD1_W_alu_result[13]</A> = DFFEAS(<A HREF="#YD1L365">YD1L365</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[14]">YD1_W_alu_result[14]</A> = DFFEAS(<A HREF="#YD1L366">YD1L366</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[15]">YD1_W_alu_result[15]</A> = DFFEAS(<A HREF="#YD1L367">YD1L367</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[17]">YD1_W_alu_result[17]</A> = DFFEAS(<A HREF="#YD1L369">YD1L369</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[16]">YD1_W_alu_result[16]</A> = DFFEAS(<A HREF="#YD1L368">YD1L368</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[7]">YD1_W_alu_result[7]</A> = DFFEAS(<A HREF="#YD1L359">YD1L359</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[8]">YD1_W_alu_result[8]</A> = DFFEAS(<A HREF="#YD1L360">YD1L360</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[9]">YD1_W_alu_result[9]</A> = DFFEAS(<A HREF="#YD1L361">YD1L361</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[10]">YD1_W_alu_result[10]</A> = DFFEAS(<A HREF="#YD1L362">YD1L362</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[11]">YD1_W_alu_result[11]</A> = DFFEAS(<A HREF="#YD1L363">YD1L363</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[12]">YD1_W_alu_result[12]</A> = DFFEAS(<A HREF="#YD1L364">YD1L364</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> = DFFEAS(<A HREF="#YD1L354">YD1L354</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> = DFFEAS(<A HREF="#YD1L355">YD1L355</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --ZB1_middle_of_high_level is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level
<P> --register power-up is low

<P><A NAME="ZB1_middle_of_high_level">ZB1_middle_of_high_level</A> = DFFEAS(<A HREF="#ZB1L61">ZB1L61</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_s_serial_protocol.STATE_5_STOP_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT
<P> --register power-up is low

<P><A NAME="WB1_s_serial_protocol.STATE_5_STOP_BIT">WB1_s_serial_protocol.STATE_5_STOP_BIT</A> = DFFEAS(<A HREF="#WB1L6">WB1L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_transfer_complete is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete
<P> --register power-up is low

<P><A NAME="WB1_transfer_complete">WB1_transfer_complete</A> = DFFEAS(<A HREF="#WB1L154">WB1L154</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_auto_init_complete is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete
<P> --register power-up is low

<P><A NAME="UB1_auto_init_complete">UB1_auto_init_complete</A> = DFFEAS(<A HREF="#UB1L10">UB1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_transfer_data is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|transfer_data
<P> --register power-up is low

<P><A NAME="UB1_transfer_data">UB1_transfer_data</A> = DFFEAS(<A HREF="#UB1L6">UB1L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --AC1_td_shift[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
<P> --register power-up is low

<P><A NAME="AC1_td_shift[0]">AC1_td_shift[0]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L69">AC1L69</A>, !<A HREF="#A1L150">A1L150</A>, !<A HREF="#A1L156">A1L156</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --UE1_sr[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
<P> --register power-up is low

<P><A NAME="UE1_sr[1]">UE1_sr[1]</A> = DFFEAS(<A HREF="#UE1L57">UE1L57</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L25">UE1L25</A>,  ,  , <A HREF="#UE1L24">UE1L24</A>,  );


<P> --XC2_byteen_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0]
<P> --register power-up is low

<P><A NAME="XC2_byteen_reg[0]">XC2_byteen_reg[0]</A> = DFFEAS(<A HREF="#YD1_d_byteenable[2]">YD1_d_byteenable[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --XC2_byteen_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]
<P> --register power-up is low

<P><A NAME="XC2_byteen_reg[1]">XC2_byteen_reg[1]</A> = DFFEAS(<A HREF="#YD1_d_byteenable[3]">YD1_d_byteenable[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --XC2_address_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[1]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[1]">XC2_address_reg[1]</A> = DFFEAS(<A HREF="#XC2L27">XC2L27</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , VCC,  ,  , !<A HREF="#XC2_use_reg">XC2_use_reg</A>);


<P> --QB3_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[15]_PORT_A_data_in">QB3_q_b[15]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[15]">YD1_d_writedata[15]</A>;
<P><A NAME="QB3_q_b[15]_PORT_A_data_in_reg">QB3_q_b[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[15]_PORT_A_data_in">QB3_q_b[15]_PORT_A_data_in</A>, QB3_q_b[15]_clock_0, , , );
<P><A NAME="QB3_q_b[15]_PORT_A_address">QB3_q_b[15]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[15]_PORT_A_address_reg">QB3_q_b[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[15]_PORT_A_address">QB3_q_b[15]_PORT_A_address</A>, QB3_q_b[15]_clock_0, , , );
<P><A NAME="QB3_q_b[15]_PORT_B_address">QB3_q_b[15]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[15]_PORT_B_address_reg">QB3_q_b[15]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[15]_PORT_B_address">QB3_q_b[15]_PORT_B_address</A>, QB3_q_b[15]_clock_1, , , );
<P><A NAME="QB3_q_b[15]_PORT_A_write_enable">QB3_q_b[15]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[15]_PORT_A_write_enable_reg">QB3_q_b[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[15]_PORT_A_write_enable">QB3_q_b[15]_PORT_A_write_enable</A>, QB3_q_b[15]_clock_0, , , );
<P><A NAME="QB3_q_b[15]_PORT_B_read_enable">QB3_q_b[15]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[15]_PORT_B_read_enable_reg">QB3_q_b[15]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[15]_PORT_B_read_enable">QB3_q_b[15]_PORT_B_read_enable</A>, QB3_q_b[15]_clock_1, , , );
<P><A NAME="QB3_q_b[15]_clock_0">QB3_q_b[15]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[15]_clock_1">QB3_q_b[15]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[15]_clock_enable_0">QB3_q_b[15]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[15]_PORT_B_data_out">QB3_q_b[15]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[15]_PORT_A_data_in_reg">QB3_q_b[15]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[15]_PORT_A_address_reg">QB3_q_b[15]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[15]_PORT_B_address_reg">QB3_q_b[15]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[15]_PORT_A_write_enable_reg">QB3_q_b[15]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[15]_PORT_B_read_enable_reg">QB3_q_b[15]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[15]_clock_0">QB3_q_b[15]_clock_0</A>, <A HREF="#QB3_q_b[15]_clock_1">QB3_q_b[15]_clock_1</A>, <A HREF="#QB3_q_b[15]_clock_enable_0">QB3_q_b[15]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[15]">QB3_q_b[15]</A> = <A HREF="#QB3_q_b[15]_PORT_B_data_out">QB3_q_b[15]_PORT_B_data_out</A>[0];


<P> --R1_done_dac_channel_sync is nios_system:NiosII|nios_system_audio_0:audio_0|done_dac_channel_sync
<P> --register power-up is low

<P><A NAME="R1_done_dac_channel_sync">R1_done_dac_channel_sync</A> = DFFEAS(<A HREF="#R1L11">R1L11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --QB4_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[15]_PORT_A_data_in">QB4_q_b[15]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[15]">YD1_d_writedata[15]</A>;
<P><A NAME="QB4_q_b[15]_PORT_A_data_in_reg">QB4_q_b[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[15]_PORT_A_data_in">QB4_q_b[15]_PORT_A_data_in</A>, QB4_q_b[15]_clock_0, , , );
<P><A NAME="QB4_q_b[15]_PORT_A_address">QB4_q_b[15]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[15]_PORT_A_address_reg">QB4_q_b[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[15]_PORT_A_address">QB4_q_b[15]_PORT_A_address</A>, QB4_q_b[15]_clock_0, , , );
<P><A NAME="QB4_q_b[15]_PORT_B_address">QB4_q_b[15]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[15]_PORT_B_address_reg">QB4_q_b[15]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[15]_PORT_B_address">QB4_q_b[15]_PORT_B_address</A>, QB4_q_b[15]_clock_1, , , );
<P><A NAME="QB4_q_b[15]_PORT_A_write_enable">QB4_q_b[15]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[15]_PORT_A_write_enable_reg">QB4_q_b[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[15]_PORT_A_write_enable">QB4_q_b[15]_PORT_A_write_enable</A>, QB4_q_b[15]_clock_0, , , );
<P><A NAME="QB4_q_b[15]_PORT_B_read_enable">QB4_q_b[15]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[15]_PORT_B_read_enable_reg">QB4_q_b[15]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[15]_PORT_B_read_enable">QB4_q_b[15]_PORT_B_read_enable</A>, QB4_q_b[15]_clock_1, , , );
<P><A NAME="QB4_q_b[15]_clock_0">QB4_q_b[15]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[15]_clock_1">QB4_q_b[15]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[15]_clock_enable_0">QB4_q_b[15]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[15]_PORT_B_data_out">QB4_q_b[15]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[15]_PORT_A_data_in_reg">QB4_q_b[15]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[15]_PORT_A_address_reg">QB4_q_b[15]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[15]_PORT_B_address_reg">QB4_q_b[15]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[15]_PORT_A_write_enable_reg">QB4_q_b[15]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[15]_PORT_B_read_enable_reg">QB4_q_b[15]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[15]_clock_0">QB4_q_b[15]_clock_0</A>, <A HREF="#QB4_q_b[15]_clock_1">QB4_q_b[15]_clock_1</A>, <A HREF="#QB4_q_b[15]_clock_enable_0">QB4_q_b[15]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[15]">QB4_q_b[15]</A> = <A HREF="#QB4_q_b[15]_PORT_B_data_out">QB4_q_b[15]_PORT_B_data_out</A>[0];


<P> --HB1_data_out_shift_reg[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[14]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[14]">HB1_data_out_shift_reg[14]</A> = DFFEAS(<A HREF="#HB1L92">HB1L92</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#HB1L83">HB1L83</A>,  ,  , <A HREF="#HB1L81">HB1L81</A>,  );


<P> --ZB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~1
<P><A NAME="ZB1L2_adder_eqn">ZB1L2_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[11]">ZB1_clk_counter[11]</A> ) + ( GND ) + ( <A HREF="#ZB1L7">ZB1L7</A> );
<P><A NAME="ZB1L2">ZB1L2</A> = SUM(<A HREF="#ZB1L2_adder_eqn">ZB1L2_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[4]">YD1_E_shift_rot_result[4]</A> = DFFEAS(<A HREF="#YD1L480">YD1L480</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[4]">YD1_E_src1[4]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1L102 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
<P><A NAME="YD1L102_adder_eqn">YD1L102_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[4]">YD1_E_src2[4]</A>) ) + ( <A HREF="#YD1_E_src1[4]">YD1_E_src1[4]</A> ) + ( <A HREF="#YD1L207">YD1L207</A> );
<P><A NAME="YD1L102">YD1L102</A> = SUM(<A HREF="#YD1L102_adder_eqn">YD1L102_adder_eqn</A>);

<P> --YD1L103 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
<P><A NAME="YD1L103_adder_eqn">YD1L103_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[4]">YD1_E_src2[4]</A>) ) + ( <A HREF="#YD1_E_src1[4]">YD1_E_src1[4]</A> ) + ( <A HREF="#YD1L207">YD1L207</A> );
<P><A NAME="YD1L103">YD1L103</A> = CARRY(<A HREF="#YD1L103_adder_eqn">YD1L103_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[6]">YD1_E_shift_rot_result[6]</A> = DFFEAS(<A HREF="#YD1L482">YD1L482</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[6]">YD1_E_src1[6]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[6]">YD1_E_src2[6]</A> = DFFEAS(<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[6]">DE2_q_b[6]</A>,  , <A HREF="#YD1L556">YD1L556</A>, !<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>);


<P> --YD1L106 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
<P><A NAME="YD1L106_adder_eqn">YD1L106_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[6]">YD1_E_src2[6]</A>) ) + ( <A HREF="#YD1_E_src1[6]">YD1_E_src1[6]</A> ) + ( <A HREF="#YD1L111">YD1L111</A> );
<P><A NAME="YD1L106">YD1L106</A> = SUM(<A HREF="#YD1L106_adder_eqn">YD1L106_adder_eqn</A>);

<P> --YD1L107 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
<P><A NAME="YD1L107_adder_eqn">YD1L107_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[6]">YD1_E_src2[6]</A>) ) + ( <A HREF="#YD1_E_src1[6]">YD1_E_src1[6]</A> ) + ( <A HREF="#YD1L111">YD1L111</A> );
<P><A NAME="YD1L107">YD1L107</A> = CARRY(<A HREF="#YD1L107_adder_eqn">YD1L107_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[5]">YD1_E_shift_rot_result[5]</A> = DFFEAS(<A HREF="#YD1L481">YD1L481</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[5]">YD1_E_src1[5]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[5]">YD1_E_src2[5]</A> = DFFEAS(<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[5]">DE2_q_b[5]</A>,  , <A HREF="#YD1L556">YD1L556</A>, !<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>);


<P> --YD1L110 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
<P><A NAME="YD1L110_adder_eqn">YD1L110_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[5]">YD1_E_src2[5]</A>) ) + ( <A HREF="#YD1_E_src1[5]">YD1_E_src1[5]</A> ) + ( <A HREF="#YD1L103">YD1L103</A> );
<P><A NAME="YD1L110">YD1L110</A> = SUM(<A HREF="#YD1L110_adder_eqn">YD1L110_adder_eqn</A>);

<P> --YD1L111 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
<P><A NAME="YD1L111_adder_eqn">YD1L111_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[5]">YD1_E_src2[5]</A>) ) + ( <A HREF="#YD1_E_src1[5]">YD1_E_src1[5]</A> ) + ( <A HREF="#YD1L103">YD1L103</A> );
<P><A NAME="YD1L111">YD1L111</A> = CARRY(<A HREF="#YD1L111_adder_eqn">YD1L111_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[20]">YD1_E_shift_rot_result[20]</A> = DFFEAS(<A HREF="#YD1L496">YD1L496</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[20]">YD1_E_src1[20]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[20]">YD1_E_src2[20]</A> = DFFEAS(<A HREF="#YD1L802">YD1L802</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L814">YD1L814</A>,  );


<P> --YD1L114 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
<P><A NAME="YD1L114_adder_eqn">YD1L114_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[20]">YD1_E_src2[20]</A>) ) + ( <A HREF="#YD1_E_src1[20]">YD1_E_src1[20]</A> ) + ( <A HREF="#YD1L131">YD1L131</A> );
<P><A NAME="YD1L114">YD1L114</A> = SUM(<A HREF="#YD1L114_adder_eqn">YD1L114_adder_eqn</A>);

<P> --YD1L115 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
<P><A NAME="YD1L115_adder_eqn">YD1L115_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[20]">YD1_E_src2[20]</A>) ) + ( <A HREF="#YD1_E_src1[20]">YD1_E_src1[20]</A> ) + ( <A HREF="#YD1L131">YD1L131</A> );
<P><A NAME="YD1L115">YD1L115</A> = CARRY(<A HREF="#YD1L115_adder_eqn">YD1L115_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[25]">YD1_E_shift_rot_result[25]</A> = DFFEAS(<A HREF="#YD1L501">YD1L501</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[25]">YD1_E_src1[25]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[25]">YD1_E_src2[25]</A> = DFFEAS(<A HREF="#YD1L807">YD1L807</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L814">YD1L814</A>,  );


<P> --YD1L118 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
<P><A NAME="YD1L118_adder_eqn">YD1L118_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[25]">YD1_E_src2[25]</A>) ) + ( <A HREF="#YD1_E_src1[25]">YD1_E_src1[25]</A> ) + ( <A HREF="#YD1L147">YD1L147</A> );
<P><A NAME="YD1L118">YD1L118</A> = SUM(<A HREF="#YD1L118_adder_eqn">YD1L118_adder_eqn</A>);

<P> --YD1L119 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
<P><A NAME="YD1L119_adder_eqn">YD1L119_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[25]">YD1_E_src2[25]</A>) ) + ( <A HREF="#YD1_E_src1[25]">YD1_E_src1[25]</A> ) + ( <A HREF="#YD1L147">YD1L147</A> );
<P><A NAME="YD1L119">YD1L119</A> = CARRY(<A HREF="#YD1L119_adder_eqn">YD1L119_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[21]">YD1_E_shift_rot_result[21]</A> = DFFEAS(<A HREF="#YD1L497">YD1L497</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[21]">YD1_E_src1[21]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[21]">YD1_E_src2[21]</A> = DFFEAS(<A HREF="#YD1L803">YD1L803</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L814">YD1L814</A>,  );


<P> --YD1L122 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
<P><A NAME="YD1L122_adder_eqn">YD1L122_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[21]">YD1_E_src2[21]</A>) ) + ( <A HREF="#YD1_E_src1[21]">YD1_E_src1[21]</A> ) + ( <A HREF="#YD1L115">YD1L115</A> );
<P><A NAME="YD1L122">YD1L122</A> = SUM(<A HREF="#YD1L122_adder_eqn">YD1L122_adder_eqn</A>);

<P> --YD1L123 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
<P><A NAME="YD1L123_adder_eqn">YD1L123_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[21]">YD1_E_src2[21]</A>) ) + ( <A HREF="#YD1_E_src1[21]">YD1_E_src1[21]</A> ) + ( <A HREF="#YD1L115">YD1L115</A> );
<P><A NAME="YD1L123">YD1L123</A> = CARRY(<A HREF="#YD1L123_adder_eqn">YD1L123_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[18]">YD1_E_shift_rot_result[18]</A> = DFFEAS(<A HREF="#YD1L494">YD1L494</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[18]">YD1_E_src1[18]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[18]">YD1_E_src2[18]</A> = DFFEAS(<A HREF="#YD1L800">YD1L800</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L814">YD1L814</A>,  );


<P> --YD1L126 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
<P><A NAME="YD1L126_adder_eqn">YD1L126_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[18]">YD1_E_src2[18]</A>) ) + ( <A HREF="#YD1_E_src1[18]">YD1_E_src1[18]</A> ) + ( <A HREF="#YD1L163">YD1L163</A> );
<P><A NAME="YD1L126">YD1L126</A> = SUM(<A HREF="#YD1L126_adder_eqn">YD1L126_adder_eqn</A>);

<P> --YD1L127 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
<P><A NAME="YD1L127_adder_eqn">YD1L127_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[18]">YD1_E_src2[18]</A>) ) + ( <A HREF="#YD1_E_src1[18]">YD1_E_src1[18]</A> ) + ( <A HREF="#YD1L163">YD1L163</A> );
<P><A NAME="YD1L127">YD1L127</A> = CARRY(<A HREF="#YD1L127_adder_eqn">YD1L127_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[19]">YD1_E_shift_rot_result[19]</A> = DFFEAS(<A HREF="#YD1L495">YD1L495</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[19]">YD1_E_src1[19]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[19]">YD1_E_src2[19]</A> = DFFEAS(<A HREF="#YD1L801">YD1L801</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L814">YD1L814</A>,  );


<P> --YD1L130 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
<P><A NAME="YD1L130_adder_eqn">YD1L130_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[19]">YD1_E_src2[19]</A>) ) + ( <A HREF="#YD1_E_src1[19]">YD1_E_src1[19]</A> ) + ( <A HREF="#YD1L127">YD1L127</A> );
<P><A NAME="YD1L130">YD1L130</A> = SUM(<A HREF="#YD1L130_adder_eqn">YD1L130_adder_eqn</A>);

<P> --YD1L131 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
<P><A NAME="YD1L131_adder_eqn">YD1L131_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[19]">YD1_E_src2[19]</A>) ) + ( <A HREF="#YD1_E_src1[19]">YD1_E_src1[19]</A> ) + ( <A HREF="#YD1L127">YD1L127</A> );
<P><A NAME="YD1L131">YD1L131</A> = CARRY(<A HREF="#YD1L131_adder_eqn">YD1L131_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[22]">YD1_E_shift_rot_result[22]</A> = DFFEAS(<A HREF="#YD1L498">YD1L498</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[22]">YD1_E_src1[22]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[22]">YD1_E_src2[22]</A> = DFFEAS(<A HREF="#YD1L804">YD1L804</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L814">YD1L814</A>,  );


<P> --YD1L134 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
<P><A NAME="YD1L134_adder_eqn">YD1L134_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[22]">YD1_E_src2[22]</A>) ) + ( <A HREF="#YD1_E_src1[22]">YD1_E_src1[22]</A> ) + ( <A HREF="#YD1L123">YD1L123</A> );
<P><A NAME="YD1L134">YD1L134</A> = SUM(<A HREF="#YD1L134_adder_eqn">YD1L134_adder_eqn</A>);

<P> --YD1L135 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
<P><A NAME="YD1L135_adder_eqn">YD1L135_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[22]">YD1_E_src2[22]</A>) ) + ( <A HREF="#YD1_E_src1[22]">YD1_E_src1[22]</A> ) + ( <A HREF="#YD1L123">YD1L123</A> );
<P><A NAME="YD1L135">YD1L135</A> = CARRY(<A HREF="#YD1L135_adder_eqn">YD1L135_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[23]">YD1_E_shift_rot_result[23]</A> = DFFEAS(<A HREF="#YD1L499">YD1L499</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[23]">YD1_E_src1[23]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[23]">YD1_E_src2[23]</A> = DFFEAS(<A HREF="#YD1L805">YD1L805</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L814">YD1L814</A>,  );


<P> --YD1L138 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
<P><A NAME="YD1L138_adder_eqn">YD1L138_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[23]">YD1_E_src2[23]</A>) ) + ( <A HREF="#YD1_E_src1[23]">YD1_E_src1[23]</A> ) + ( <A HREF="#YD1L135">YD1L135</A> );
<P><A NAME="YD1L138">YD1L138</A> = SUM(<A HREF="#YD1L138_adder_eqn">YD1L138_adder_eqn</A>);

<P> --YD1L139 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
<P><A NAME="YD1L139_adder_eqn">YD1L139_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[23]">YD1_E_src2[23]</A>) ) + ( <A HREF="#YD1_E_src1[23]">YD1_E_src1[23]</A> ) + ( <A HREF="#YD1L135">YD1L135</A> );
<P><A NAME="YD1L139">YD1L139</A> = CARRY(<A HREF="#YD1L139_adder_eqn">YD1L139_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[26]">YD1_E_shift_rot_result[26]</A> = DFFEAS(<A HREF="#YD1L502">YD1L502</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[26]">YD1_E_src1[26]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[26]">YD1_E_src2[26]</A> = DFFEAS(<A HREF="#YD1L808">YD1L808</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L814">YD1L814</A>,  );


<P> --YD1L142 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
<P><A NAME="YD1L142_adder_eqn">YD1L142_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[26]">YD1_E_src2[26]</A>) ) + ( <A HREF="#YD1_E_src1[26]">YD1_E_src1[26]</A> ) + ( <A HREF="#YD1L119">YD1L119</A> );
<P><A NAME="YD1L142">YD1L142</A> = SUM(<A HREF="#YD1L142_adder_eqn">YD1L142_adder_eqn</A>);

<P> --YD1L143 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
<P><A NAME="YD1L143_adder_eqn">YD1L143_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[26]">YD1_E_src2[26]</A>) ) + ( <A HREF="#YD1_E_src1[26]">YD1_E_src1[26]</A> ) + ( <A HREF="#YD1L119">YD1L119</A> );
<P><A NAME="YD1L143">YD1L143</A> = CARRY(<A HREF="#YD1L143_adder_eqn">YD1L143_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[24]">YD1_E_shift_rot_result[24]</A> = DFFEAS(<A HREF="#YD1L500">YD1L500</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[24]">YD1_E_src1[24]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[24]">YD1_E_src2[24]</A> = DFFEAS(<A HREF="#YD1L806">YD1L806</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L814">YD1L814</A>,  );


<P> --YD1L146 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
<P><A NAME="YD1L146_adder_eqn">YD1L146_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[24]">YD1_E_src2[24]</A>) ) + ( <A HREF="#YD1_E_src1[24]">YD1_E_src1[24]</A> ) + ( <A HREF="#YD1L139">YD1L139</A> );
<P><A NAME="YD1L146">YD1L146</A> = SUM(<A HREF="#YD1L146_adder_eqn">YD1L146_adder_eqn</A>);

<P> --YD1L147 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
<P><A NAME="YD1L147_adder_eqn">YD1L147_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[24]">YD1_E_src2[24]</A>) ) + ( <A HREF="#YD1_E_src1[24]">YD1_E_src1[24]</A> ) + ( <A HREF="#YD1L139">YD1L139</A> );
<P><A NAME="YD1L147">YD1L147</A> = CARRY(<A HREF="#YD1L147_adder_eqn">YD1L147_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[13]">YD1_E_shift_rot_result[13]</A> = DFFEAS(<A HREF="#YD1L489">YD1L489</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[13]">YD1_E_src1[13]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[13]">YD1_E_src2[13]</A> = DFFEAS(<A HREF="#YD1_D_iw[19]">YD1_D_iw[19]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[13]">DE2_q_b[13]</A>,  , <A HREF="#YD1L556">YD1L556</A>, !<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>);


<P> --YD1L150 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
<P><A NAME="YD1L150_adder_eqn">YD1L150_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[13]">YD1_E_src2[13]</A>) ) + ( <A HREF="#YD1_E_src1[13]">YD1_E_src1[13]</A> ) + ( <A HREF="#YD1L191">YD1L191</A> );
<P><A NAME="YD1L150">YD1L150</A> = SUM(<A HREF="#YD1L150_adder_eqn">YD1L150_adder_eqn</A>);

<P> --YD1L151 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
<P><A NAME="YD1L151_adder_eqn">YD1L151_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[13]">YD1_E_src2[13]</A>) ) + ( <A HREF="#YD1_E_src1[13]">YD1_E_src1[13]</A> ) + ( <A HREF="#YD1L191">YD1L191</A> );
<P><A NAME="YD1L151">YD1L151</A> = CARRY(<A HREF="#YD1L151_adder_eqn">YD1L151_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[14]">YD1_E_shift_rot_result[14]</A> = DFFEAS(<A HREF="#YD1L490">YD1L490</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[14]">YD1_E_src1[14]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[14]">YD1_E_src2[14]</A> = DFFEAS(<A HREF="#YD1_D_iw[20]">YD1_D_iw[20]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[14]">DE2_q_b[14]</A>,  , <A HREF="#YD1L556">YD1L556</A>, !<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>);


<P> --YD1L154 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
<P><A NAME="YD1L154_adder_eqn">YD1L154_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[14]">YD1_E_src2[14]</A>) ) + ( <A HREF="#YD1_E_src1[14]">YD1_E_src1[14]</A> ) + ( <A HREF="#YD1L151">YD1L151</A> );
<P><A NAME="YD1L154">YD1L154</A> = SUM(<A HREF="#YD1L154_adder_eqn">YD1L154_adder_eqn</A>);

<P> --YD1L155 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
<P><A NAME="YD1L155_adder_eqn">YD1L155_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[14]">YD1_E_src2[14]</A>) ) + ( <A HREF="#YD1_E_src1[14]">YD1_E_src1[14]</A> ) + ( <A HREF="#YD1L151">YD1L151</A> );
<P><A NAME="YD1L155">YD1L155</A> = CARRY(<A HREF="#YD1L155_adder_eqn">YD1L155_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[15]">YD1_E_shift_rot_result[15]</A> = DFFEAS(<A HREF="#YD1L491">YD1L491</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[15]">YD1_E_src1[15]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[15]">YD1_E_src2[15]</A> = DFFEAS(<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[15]">DE2_q_b[15]</A>,  , <A HREF="#YD1L556">YD1L556</A>, !<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>);


<P> --YD1L158 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
<P><A NAME="YD1L158_adder_eqn">YD1L158_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[15]">YD1_E_src2[15]</A>) ) + ( <A HREF="#YD1_E_src1[15]">YD1_E_src1[15]</A> ) + ( <A HREF="#YD1L155">YD1L155</A> );
<P><A NAME="YD1L158">YD1L158</A> = SUM(<A HREF="#YD1L158_adder_eqn">YD1L158_adder_eqn</A>);

<P> --YD1L159 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
<P><A NAME="YD1L159_adder_eqn">YD1L159_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[15]">YD1_E_src2[15]</A>) ) + ( <A HREF="#YD1_E_src1[15]">YD1_E_src1[15]</A> ) + ( <A HREF="#YD1L155">YD1L155</A> );
<P><A NAME="YD1L159">YD1L159</A> = CARRY(<A HREF="#YD1L159_adder_eqn">YD1L159_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[17]">YD1_E_shift_rot_result[17]</A> = DFFEAS(<A HREF="#YD1L493">YD1L493</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[17]">YD1_E_src1[17]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[17]">YD1_E_src2[17]</A> = DFFEAS(<A HREF="#YD1L799">YD1L799</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L814">YD1L814</A>,  );


<P> --YD1L162 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
<P><A NAME="YD1L162_adder_eqn">YD1L162_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[17]">YD1_E_src2[17]</A>) ) + ( <A HREF="#YD1_E_src1[17]">YD1_E_src1[17]</A> ) + ( <A HREF="#YD1L167">YD1L167</A> );
<P><A NAME="YD1L162">YD1L162</A> = SUM(<A HREF="#YD1L162_adder_eqn">YD1L162_adder_eqn</A>);

<P> --YD1L163 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62
<P><A NAME="YD1L163_adder_eqn">YD1L163_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[17]">YD1_E_src2[17]</A>) ) + ( <A HREF="#YD1_E_src1[17]">YD1_E_src1[17]</A> ) + ( <A HREF="#YD1L167">YD1L167</A> );
<P><A NAME="YD1L163">YD1L163</A> = CARRY(<A HREF="#YD1L163_adder_eqn">YD1L163_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[16]">YD1_E_shift_rot_result[16]</A> = DFFEAS(<A HREF="#YD1L492">YD1L492</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[16]">YD1_E_src1[16]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[16]">YD1_E_src2[16]</A> = DFFEAS(<A HREF="#YD1L798">YD1L798</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L814">YD1L814</A>,  );


<P> --YD1L166 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
<P><A NAME="YD1L166_adder_eqn">YD1L166_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[16]">YD1_E_src2[16]</A>) ) + ( <A HREF="#YD1_E_src1[16]">YD1_E_src1[16]</A> ) + ( <A HREF="#YD1L159">YD1L159</A> );
<P><A NAME="YD1L166">YD1L166</A> = SUM(<A HREF="#YD1L166_adder_eqn">YD1L166_adder_eqn</A>);

<P> --YD1L167 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66
<P><A NAME="YD1L167_adder_eqn">YD1L167_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[16]">YD1_E_src2[16]</A>) ) + ( <A HREF="#YD1_E_src1[16]">YD1_E_src1[16]</A> ) + ( <A HREF="#YD1L159">YD1L159</A> );
<P><A NAME="YD1L167">YD1L167</A> = CARRY(<A HREF="#YD1L167_adder_eqn">YD1L167_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[7]">YD1_E_shift_rot_result[7]</A> = DFFEAS(<A HREF="#YD1L483">YD1L483</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[7]">YD1_E_src1[7]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[7]">YD1_E_src2[7]</A> = DFFEAS(<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[7]">DE2_q_b[7]</A>,  , <A HREF="#YD1L556">YD1L556</A>, !<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>);


<P> --YD1L170 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
<P><A NAME="YD1L170_adder_eqn">YD1L170_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[7]">YD1_E_src2[7]</A>) ) + ( <A HREF="#YD1_E_src1[7]">YD1_E_src1[7]</A> ) + ( <A HREF="#YD1L107">YD1L107</A> );
<P><A NAME="YD1L170">YD1L170</A> = SUM(<A HREF="#YD1L170_adder_eqn">YD1L170_adder_eqn</A>);

<P> --YD1L171 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70
<P><A NAME="YD1L171_adder_eqn">YD1L171_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[7]">YD1_E_src2[7]</A>) ) + ( <A HREF="#YD1_E_src1[7]">YD1_E_src1[7]</A> ) + ( <A HREF="#YD1L107">YD1L107</A> );
<P><A NAME="YD1L171">YD1L171</A> = CARRY(<A HREF="#YD1L171_adder_eqn">YD1L171_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[8]">YD1_E_shift_rot_result[8]</A> = DFFEAS(<A HREF="#YD1L484">YD1L484</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[8]">YD1_E_src1[8]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[8]">YD1_E_src2[8]</A> = DFFEAS(<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[8]">DE2_q_b[8]</A>,  , <A HREF="#YD1L556">YD1L556</A>, !<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>);


<P> --YD1L174 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73
<P><A NAME="YD1L174_adder_eqn">YD1L174_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[8]">YD1_E_src2[8]</A>) ) + ( <A HREF="#YD1_E_src1[8]">YD1_E_src1[8]</A> ) + ( <A HREF="#YD1L171">YD1L171</A> );
<P><A NAME="YD1L174">YD1L174</A> = SUM(<A HREF="#YD1L174_adder_eqn">YD1L174_adder_eqn</A>);

<P> --YD1L175 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
<P><A NAME="YD1L175_adder_eqn">YD1L175_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[8]">YD1_E_src2[8]</A>) ) + ( <A HREF="#YD1_E_src1[8]">YD1_E_src1[8]</A> ) + ( <A HREF="#YD1L171">YD1L171</A> );
<P><A NAME="YD1L175">YD1L175</A> = CARRY(<A HREF="#YD1L175_adder_eqn">YD1L175_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[9]">YD1_E_shift_rot_result[9]</A> = DFFEAS(<A HREF="#YD1L485">YD1L485</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[9]">YD1_E_src1[9]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[9]">YD1_E_src2[9]</A> = DFFEAS(<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[9]">DE2_q_b[9]</A>,  , <A HREF="#YD1L556">YD1L556</A>, !<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>);


<P> --YD1L178 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77
<P><A NAME="YD1L178_adder_eqn">YD1L178_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[9]">YD1_E_src2[9]</A>) ) + ( <A HREF="#YD1_E_src1[9]">YD1_E_src1[9]</A> ) + ( <A HREF="#YD1L175">YD1L175</A> );
<P><A NAME="YD1L178">YD1L178</A> = SUM(<A HREF="#YD1L178_adder_eqn">YD1L178_adder_eqn</A>);

<P> --YD1L179 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
<P><A NAME="YD1L179_adder_eqn">YD1L179_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[9]">YD1_E_src2[9]</A>) ) + ( <A HREF="#YD1_E_src1[9]">YD1_E_src1[9]</A> ) + ( <A HREF="#YD1L175">YD1L175</A> );
<P><A NAME="YD1L179">YD1L179</A> = CARRY(<A HREF="#YD1L179_adder_eqn">YD1L179_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[10]">YD1_E_shift_rot_result[10]</A> = DFFEAS(<A HREF="#YD1L486">YD1L486</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[10]">YD1_E_src1[10]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[10]">YD1_E_src2[10]</A> = DFFEAS(<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[10]">DE2_q_b[10]</A>,  , <A HREF="#YD1L556">YD1L556</A>, !<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>);


<P> --YD1L182 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
<P><A NAME="YD1L182_adder_eqn">YD1L182_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[10]">YD1_E_src2[10]</A>) ) + ( <A HREF="#YD1_E_src1[10]">YD1_E_src1[10]</A> ) + ( <A HREF="#YD1L179">YD1L179</A> );
<P><A NAME="YD1L182">YD1L182</A> = SUM(<A HREF="#YD1L182_adder_eqn">YD1L182_adder_eqn</A>);

<P> --YD1L183 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
<P><A NAME="YD1L183_adder_eqn">YD1L183_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[10]">YD1_E_src2[10]</A>) ) + ( <A HREF="#YD1_E_src1[10]">YD1_E_src1[10]</A> ) + ( <A HREF="#YD1L179">YD1L179</A> );
<P><A NAME="YD1L183">YD1L183</A> = CARRY(<A HREF="#YD1L183_adder_eqn">YD1L183_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[11]">YD1_E_shift_rot_result[11]</A> = DFFEAS(<A HREF="#YD1L487">YD1L487</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[11]">YD1_E_src1[11]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[11]">YD1_E_src2[11]</A> = DFFEAS(<A HREF="#YD1_D_iw[17]">YD1_D_iw[17]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[11]">DE2_q_b[11]</A>,  , <A HREF="#YD1L556">YD1L556</A>, !<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>);


<P> --YD1L186 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
<P><A NAME="YD1L186_adder_eqn">YD1L186_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[11]">YD1_E_src2[11]</A>) ) + ( <A HREF="#YD1_E_src1[11]">YD1_E_src1[11]</A> ) + ( <A HREF="#YD1L183">YD1L183</A> );
<P><A NAME="YD1L186">YD1L186</A> = SUM(<A HREF="#YD1L186_adder_eqn">YD1L186_adder_eqn</A>);

<P> --YD1L187 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
<P><A NAME="YD1L187_adder_eqn">YD1L187_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[11]">YD1_E_src2[11]</A>) ) + ( <A HREF="#YD1_E_src1[11]">YD1_E_src1[11]</A> ) + ( <A HREF="#YD1L183">YD1L183</A> );
<P><A NAME="YD1L187">YD1L187</A> = CARRY(<A HREF="#YD1L187_adder_eqn">YD1L187_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[12]">YD1_E_shift_rot_result[12]</A> = DFFEAS(<A HREF="#YD1L488">YD1L488</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[12]">YD1_E_src1[12]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_src2[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[12]">YD1_E_src2[12]</A> = DFFEAS(<A HREF="#YD1_D_iw[18]">YD1_D_iw[18]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[12]">DE2_q_b[12]</A>,  , <A HREF="#YD1L556">YD1L556</A>, !<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>);


<P> --YD1L190 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
<P><A NAME="YD1L190_adder_eqn">YD1L190_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[12]">YD1_E_src2[12]</A>) ) + ( <A HREF="#YD1_E_src1[12]">YD1_E_src1[12]</A> ) + ( <A HREF="#YD1L187">YD1L187</A> );
<P><A NAME="YD1L190">YD1L190</A> = SUM(<A HREF="#YD1L190_adder_eqn">YD1L190_adder_eqn</A>);

<P> --YD1L191 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
<P><A NAME="YD1L191_adder_eqn">YD1L191_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[12]">YD1_E_src2[12]</A>) ) + ( <A HREF="#YD1_E_src1[12]">YD1_E_src1[12]</A> ) + ( <A HREF="#YD1L187">YD1L187</A> );
<P><A NAME="YD1L191">YD1L191</A> = CARRY(<A HREF="#YD1L191_adder_eqn">YD1L191_adder_eqn</A>);


<P> --YD1_R_ctrl_st is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_st">YD1_R_ctrl_st</A> = DFFEAS(<A HREF="#YD1L294">YD1L294</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , !<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>,  );


<P> --S1_s_serial_transfer.STATE_6_POST_READ is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_6_POST_READ
<P> --register power-up is low

<P><A NAME="S1_s_serial_transfer.STATE_6_POST_READ">S1_s_serial_transfer.STATE_6_POST_READ</A> = DFFEAS(<A HREF="#S1L7">S1L7</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --YD1_F_pc[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[10]">YD1_F_pc[10]</A> = DFFEAS(<A HREF="#YD1L707">YD1L707</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[9]">YD1_F_pc[9]</A> = DFFEAS(<A HREF="#YD1L706">YD1L706</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[12]">YD1_F_pc[12]</A> = DFFEAS(<A HREF="#YD1L709">YD1L709</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[23]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[23]">YD1_F_pc[23]</A> = DFFEAS(<A HREF="#YD1L720">YD1L720</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[22]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[22]">YD1_F_pc[22]</A> = DFFEAS(<A HREF="#YD1L719">YD1L719</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[21]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[21]">YD1_F_pc[21]</A> = DFFEAS(<A HREF="#YD1L718">YD1L718</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[20]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[20]">YD1_F_pc[20]</A> = DFFEAS(<A HREF="#YD1L717">YD1L717</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[19]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[19]">YD1_F_pc[19]</A> = DFFEAS(<A HREF="#YD1L716">YD1L716</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[18]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[18]">YD1_F_pc[18]</A> = DFFEAS(<A HREF="#YD1L715">YD1L715</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[17]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[17]">YD1_F_pc[17]</A> = DFFEAS(<A HREF="#YD1L714">YD1L714</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[16]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[16]">YD1_F_pc[16]</A> = DFFEAS(<A HREF="#YD1L713">YD1L713</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[15]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[15]">YD1_F_pc[15]</A> = DFFEAS(<A HREF="#YD1L712">YD1L712</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[13]">YD1_F_pc[13]</A> = DFFEAS(<A HREF="#YD1L710">YD1L710</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[11]">YD1_F_pc[11]</A> = DFFEAS(<A HREF="#YD1L708">YD1L708</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --NC8_mem[0][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]
<P> --register power-up is low

<P><A NAME="NC8_mem[0][87]">NC8_mem[0][87]</A> = DFFEAS(<A HREF="#MC8L14">MC8L14</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L1">NC8L1</A>, <A HREF="#NC8_mem[1][87]">NC8_mem[1][87]</A>,  ,  , <A HREF="#NC8_mem_used[1]">NC8_mem_used[1]</A>);


<P> --NC8_mem[0][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]
<P> --register power-up is low

<P><A NAME="NC8_mem[0][19]">NC8_mem[0][19]</A> = DFFEAS(<A HREF="#XC2L70">XC2L70</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L1">NC8L1</A>, <A HREF="#NC8_mem[1][19]">NC8_mem[1][19]</A>,  ,  , <A HREF="#NC8_mem_used[1]">NC8_mem_used[1]</A>);


<P> --JD8_burst_uncompress_address_base[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]
<P> --register power-up is low

<P><A NAME="JD8_burst_uncompress_address_base[1]">JD8_burst_uncompress_address_base[1]</A> = DFFEAS(<A HREF="#A1L212">A1L212</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8L2">MC8L2</A>, <A HREF="#NC8_mem[0][19]">NC8_mem[0][19]</A>,  ,  , !<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>);


<P> --JD8_burst_uncompress_address_offset[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]
<P> --register power-up is low

<P><A NAME="JD8_burst_uncompress_address_offset[1]">JD8_burst_uncompress_address_offset[1]</A> = DFFEAS(<A HREF="#JD8L2">JD8L2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8L2">MC8L2</A>, <A HREF="#A1L212">A1L212</A>,  ,  , !<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>);


<P> --NC8_mem[0][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]
<P> --register power-up is low

<P><A NAME="NC8_mem[0][88]">NC8_mem[0][88]</A> = DFFEAS(<A HREF="#XC2L95">XC2L95</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L1">NC8L1</A>, <A HREF="#NC8_mem[1][88]">NC8_mem[1][88]</A>,  ,  , <A HREF="#NC8_mem_used[1]">NC8_mem_used[1]</A>);


<P> --DE2_q_b[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[0]_PORT_A_data_in">DE2_q_b[0]_PORT_A_data_in</A> = <A HREF="#YD1L883">YD1L883</A>;
<P><A NAME="DE2_q_b[0]_PORT_A_data_in_reg">DE2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[0]_PORT_A_data_in">DE2_q_b[0]_PORT_A_data_in</A>, DE2_q_b[0]_clock_0, , , );
<P><A NAME="DE2_q_b[0]_PORT_A_address">DE2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[0]_PORT_A_address_reg">DE2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[0]_PORT_A_address">DE2_q_b[0]_PORT_A_address</A>, DE2_q_b[0]_clock_0, , , );
<P><A NAME="DE2_q_b[0]_PORT_B_address">DE2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[0]_PORT_B_address_reg">DE2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[0]_PORT_B_address">DE2_q_b[0]_PORT_B_address</A>, DE2_q_b[0]_clock_1, , , );
<P><A NAME="DE2_q_b[0]_PORT_A_write_enable">DE2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[0]_PORT_A_write_enable_reg">DE2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[0]_PORT_A_write_enable">DE2_q_b[0]_PORT_A_write_enable</A>, DE2_q_b[0]_clock_0, , , );
<P><A NAME="DE2_q_b[0]_PORT_B_read_enable">DE2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[0]_PORT_B_read_enable_reg">DE2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[0]_PORT_B_read_enable">DE2_q_b[0]_PORT_B_read_enable</A>, DE2_q_b[0]_clock_1, , , );
<P><A NAME="DE2_q_b[0]_clock_0">DE2_q_b[0]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[0]_clock_1">DE2_q_b[0]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[0]_clock_enable_0">DE2_q_b[0]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[0]_PORT_B_data_out">DE2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[0]_PORT_A_data_in_reg">DE2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[0]_PORT_A_address_reg">DE2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[0]_PORT_B_address_reg">DE2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[0]_PORT_A_write_enable_reg">DE2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[0]_PORT_B_read_enable_reg">DE2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[0]_clock_0">DE2_q_b[0]_clock_0</A>, <A HREF="#DE2_q_b[0]_clock_1">DE2_q_b[0]_clock_1</A>, <A HREF="#DE2_q_b[0]_clock_enable_0">DE2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[0]">DE2_q_b[0]</A> = <A HREF="#DE2_q_b[0]_PORT_B_data_out">DE2_q_b[0]_PORT_B_data_out</A>[0];


<P> --YD1L194 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
<P><A NAME="YD1L194_adder_eqn">YD1L194_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[0]">YD1_E_src2[0]</A>) ) + ( <A HREF="#YD1_E_src1[0]">YD1_E_src1[0]</A> ) + ( <A HREF="#YD1L211">YD1L211</A> );
<P><A NAME="YD1L194">YD1L194</A> = SUM(<A HREF="#YD1L194_adder_eqn">YD1L194_adder_eqn</A>);

<P> --YD1L195 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
<P><A NAME="YD1L195_adder_eqn">YD1L195_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[0]">YD1_E_src2[0]</A>) ) + ( <A HREF="#YD1_E_src1[0]">YD1_E_src1[0]</A> ) + ( <A HREF="#YD1L211">YD1L211</A> );
<P><A NAME="YD1L195">YD1L195</A> = CARRY(<A HREF="#YD1L195_adder_eqn">YD1L195_adder_eqn</A>);


<P> --YD1_D_iw[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[0]">YD1_D_iw[0]</A> = DFFEAS(<A HREF="#YD1L633">YD1L633</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --YD1_D_iw[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[2]">YD1_D_iw[2]</A> = DFFEAS(<A HREF="#YD1L635">YD1L635</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --YD1L198 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
<P><A NAME="YD1L198_adder_eqn">YD1L198_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[1]">YD1_E_src2[1]</A>) ) + ( <A HREF="#YD1_E_src1[1]">YD1_E_src1[1]</A> ) + ( <A HREF="#YD1L195">YD1L195</A> );
<P><A NAME="YD1L198">YD1L198</A> = SUM(<A HREF="#YD1L198_adder_eqn">YD1L198_adder_eqn</A>);

<P> --YD1L199 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
<P><A NAME="YD1L199_adder_eqn">YD1L199_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[1]">YD1_E_src2[1]</A>) ) + ( <A HREF="#YD1_E_src1[1]">YD1_E_src1[1]</A> ) + ( <A HREF="#YD1L195">YD1L195</A> );
<P><A NAME="YD1L199">YD1L199</A> = CARRY(<A HREF="#YD1L199_adder_eqn">YD1L199_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[2]">YD1_E_shift_rot_result[2]</A> = DFFEAS(<A HREF="#YD1L478">YD1L478</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[2]">YD1_E_src1[2]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1L202 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
<P><A NAME="YD1L202_adder_eqn">YD1L202_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[2]">YD1_E_src2[2]</A>) ) + ( <A HREF="#YD1_E_src1[2]">YD1_E_src1[2]</A> ) + ( <A HREF="#YD1L199">YD1L199</A> );
<P><A NAME="YD1L202">YD1L202</A> = SUM(<A HREF="#YD1L202_adder_eqn">YD1L202_adder_eqn</A>);

<P> --YD1L203 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
<P><A NAME="YD1L203_adder_eqn">YD1L203_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[2]">YD1_E_src2[2]</A>) ) + ( <A HREF="#YD1_E_src1[2]">YD1_E_src1[2]</A> ) + ( <A HREF="#YD1L199">YD1L199</A> );
<P><A NAME="YD1L203">YD1L203</A> = CARRY(<A HREF="#YD1L203_adder_eqn">YD1L203_adder_eqn</A>);


<P> --YD1_E_shift_rot_result[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[3]">YD1_E_shift_rot_result[3]</A> = DFFEAS(<A HREF="#YD1L479">YD1L479</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[3]">YD1_E_src1[3]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1L206 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
<P><A NAME="YD1L206_adder_eqn">YD1L206_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[3]">YD1_E_src2[3]</A>) ) + ( <A HREF="#YD1_E_src1[3]">YD1_E_src1[3]</A> ) + ( <A HREF="#YD1L203">YD1L203</A> );
<P><A NAME="YD1L206">YD1L206</A> = SUM(<A HREF="#YD1L206_adder_eqn">YD1L206_adder_eqn</A>);

<P> --YD1L207 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
<P><A NAME="YD1L207_adder_eqn">YD1L207_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[3]">YD1_E_src2[3]</A>) ) + ( <A HREF="#YD1_E_src1[3]">YD1_E_src1[3]</A> ) + ( <A HREF="#YD1L203">YD1L203</A> );
<P><A NAME="YD1L207">YD1L207</A> = CARRY(<A HREF="#YD1L207_adder_eqn">YD1L207_adder_eqn</A>);


<P> --ZB1_clk_counter[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[5]
<P> --register power-up is low

<P><A NAME="ZB1_clk_counter[5]">ZB1_clk_counter[5]</A> = DFFEAS(<A HREF="#ZB1L10">ZB1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --ZB1_clk_counter[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[1]
<P> --register power-up is low

<P><A NAME="ZB1_clk_counter[1]">ZB1_clk_counter[1]</A> = DFFEAS(<A HREF="#ZB1L14">ZB1L14</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --ZB1_clk_counter[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[6]
<P> --register power-up is low

<P><A NAME="ZB1_clk_counter[6]">ZB1_clk_counter[6]</A> = DFFEAS(<A HREF="#ZB1L18">ZB1L18</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --ZB1_clk_counter[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[4]
<P> --register power-up is low

<P><A NAME="ZB1_clk_counter[4]">ZB1_clk_counter[4]</A> = DFFEAS(<A HREF="#ZB1L22">ZB1L22</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --ZB1_clk_counter[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[3]
<P> --register power-up is low

<P><A NAME="ZB1_clk_counter[3]">ZB1_clk_counter[3]</A> = DFFEAS(<A HREF="#ZB1L26">ZB1L26</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --ZB1_clk_counter[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[2]
<P> --register power-up is low

<P><A NAME="ZB1_clk_counter[2]">ZB1_clk_counter[2]</A> = DFFEAS(<A HREF="#ZB1L30">ZB1L30</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --ZB1_clk_counter[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[10]
<P> --register power-up is low

<P><A NAME="ZB1_clk_counter[10]">ZB1_clk_counter[10]</A> = DFFEAS(<A HREF="#ZB1L6">ZB1L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --ZB1_clk_counter[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[9]
<P> --register power-up is low

<P><A NAME="ZB1_clk_counter[9]">ZB1_clk_counter[9]</A> = DFFEAS(<A HREF="#ZB1L34">ZB1L34</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --ZB1_clk_counter[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[8]
<P> --register power-up is low

<P><A NAME="ZB1_clk_counter[8]">ZB1_clk_counter[8]</A> = DFFEAS(<A HREF="#ZB1L38">ZB1L38</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --ZB1_clk_counter[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[7]
<P> --register power-up is low

<P><A NAME="ZB1_clk_counter[7]">ZB1_clk_counter[7]</A> = DFFEAS(<A HREF="#ZB1L42">ZB1L42</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_s_serial_protocol.STATE_4_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER
<P> --register power-up is low

<P><A NAME="WB1_s_serial_protocol.STATE_4_TRANSFER">WB1_s_serial_protocol.STATE_4_TRANSFER</A> = DFFEAS(<A HREF="#WB1L5">WB1L5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --ZB1_middle_of_low_level is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_low_level
<P> --register power-up is low

<P><A NAME="ZB1_middle_of_low_level">ZB1_middle_of_low_level</A> = DFFEAS(<A HREF="#ZB1L63">ZB1L63</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_counter[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[4]
<P> --register power-up is low

<P><A NAME="WB1_counter[4]">WB1_counter[4]</A> = DFFEAS(<A HREF="#WB1L16">WB1L16</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_counter[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[3]
<P> --register power-up is low

<P><A NAME="WB1_counter[3]">WB1_counter[3]</A> = DFFEAS(<A HREF="#WB1L17">WB1L17</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_counter[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[2]
<P> --register power-up is low

<P><A NAME="WB1_counter[2]">WB1_counter[2]</A> = DFFEAS(<A HREF="#WB1L18">WB1L18</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_counter[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[0]
<P> --register power-up is low

<P><A NAME="WB1_counter[0]">WB1_counter[0]</A> = DFFEAS(<A HREF="#WB1L19">WB1L19</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_counter[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[1]
<P> --register power-up is low

<P><A NAME="WB1_counter[1]">WB1_counter[1]</A> = DFFEAS(<A HREF="#WB1L20">WB1L20</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_rom_address[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3]
<P> --register power-up is low

<P><A NAME="UB1_rom_address[3]">UB1_rom_address[3]</A> = DFFEAS(<A HREF="#UB1L1">UB1L1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#UB1L38">UB1L38</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_rom_address[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[1]
<P> --register power-up is low

<P><A NAME="UB1_rom_address[1]">UB1_rom_address[1]</A> = DFFEAS(<A HREF="#UB1L2">UB1L2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#UB1L38">UB1L38</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_rom_address[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[2]
<P> --register power-up is low

<P><A NAME="UB1_rom_address[2]">UB1_rom_address[2]</A> = DFFEAS(<A HREF="#UB1L3">UB1L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#UB1L38">UB1L38</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_rom_address[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[4]
<P> --register power-up is low

<P><A NAME="UB1_rom_address[4]">UB1_rom_address[4]</A> = DFFEAS(<A HREF="#UB1L4">UB1L4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#UB1L38">UB1L38</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_rom_address[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5]
<P> --register power-up is low

<P><A NAME="UB1_rom_address[5]">UB1_rom_address[5]</A> = DFFEAS(<A HREF="#UB1L5">UB1L5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#UB1L38">UB1L38</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --AC1_count[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
<P> --register power-up is low

<P><A NAME="AC1_count[1]">AC1_count[1]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_count[0]">AC1_count[0]</A>, !<A HREF="#A1L150">A1L150</A>, !<A HREF="#A1L156">A1L156</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --AC1_td_shift[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
<P> --register power-up is low

<P><A NAME="AC1_td_shift[9]">AC1_td_shift[9]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L70">AC1L70</A>, !<A HREF="#A1L150">A1L150</A>, !<A HREF="#A1L156">A1L156</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --UE1_sr[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
<P> --register power-up is low

<P><A NAME="UE1_sr[2]">UE1_sr[2]</A> = DFFEAS(<A HREF="#UE1L58">UE1L58</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L25">UE1L25</A>,  ,  , <A HREF="#UE1L24">UE1L24</A>,  );


<P> --GE1_break_readreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[0]">GE1_break_readreg[0]</A> = DFFEAS(<A HREF="#TE1_jdo[0]">TE1_jdo[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --W1_oe is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe
<P> --register power-up is low

<P><A NAME="W1_oe">W1_oe</A> = DFFEAS(<A HREF="#W1L225">W1L225</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , !<A HREF="#W1_m_state.000010000">W1_m_state.000010000</A>,  );


<P> --WB1_shiftreg_data[26] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[26]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[26]">WB1_shiftreg_data[26]</A> = DFFEAS(<A HREF="#WB1L67">WB1L67</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_s_serial_protocol.STATE_2_RESTART_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT
<P> --register power-up is low

<P><A NAME="WB1_s_serial_protocol.STATE_2_RESTART_BIT">WB1_s_serial_protocol.STATE_2_RESTART_BIT</A> = DFFEAS(<A HREF="#WB1L3">WB1L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[26] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[26]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[26]">WB1_shiftreg_mask[26]</A> = DFFEAS(<A HREF="#WB1L126">WB1L126</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --W1L2 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~1
<P><A NAME="W1L2_adder_eqn">W1L2_adder_eqn</A> = ( !<A HREF="#W1_refresh_counter[7]">W1_refresh_counter[7]</A> ) + ( VCC ) + ( <A HREF="#W1L35">W1L35</A> );
<P><A NAME="W1L2">W1L2</A> = SUM(<A HREF="#W1L2_adder_eqn">W1L2_adder_eqn</A>);

<P> --W1L3 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~2
<P><A NAME="W1L3_adder_eqn">W1L3_adder_eqn</A> = ( !<A HREF="#W1_refresh_counter[7]">W1_refresh_counter[7]</A> ) + ( VCC ) + ( <A HREF="#W1L35">W1L35</A> );
<P><A NAME="W1L3">W1L3</A> = CARRY(<A HREF="#W1L3_adder_eqn">W1L3_adder_eqn</A>);


<P> --W1L6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~5
<P><A NAME="W1L6_adder_eqn">W1L6_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[1]">W1_refresh_counter[1]</A> ) + ( VCC ) + ( <A HREF="#W1L11">W1L11</A> );
<P><A NAME="W1L6">W1L6</A> = SUM(<A HREF="#W1L6_adder_eqn">W1L6_adder_eqn</A>);

<P> --W1L7 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~6
<P><A NAME="W1L7_adder_eqn">W1L7_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[1]">W1_refresh_counter[1]</A> ) + ( VCC ) + ( <A HREF="#W1L11">W1L11</A> );
<P><A NAME="W1L7">W1L7</A> = CARRY(<A HREF="#W1L7_adder_eqn">W1L7_adder_eqn</A>);


<P> --W1L10 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~9
<P><A NAME="W1L10_adder_eqn">W1L10_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[0]">W1_refresh_counter[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="W1L10">W1L10</A> = SUM(<A HREF="#W1L10_adder_eqn">W1L10_adder_eqn</A>);

<P> --W1L11 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~10
<P><A NAME="W1L11_adder_eqn">W1L11_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[0]">W1_refresh_counter[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="W1L11">W1L11</A> = CARRY(<A HREF="#W1L11_adder_eqn">W1L11_adder_eqn</A>);


<P> --W1L14 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~13
<P><A NAME="W1L14_adder_eqn">W1L14_adder_eqn</A> = ( !<A HREF="#W1_refresh_counter[12]">W1_refresh_counter[12]</A> ) + ( VCC ) + ( <A HREF="#W1L19">W1L19</A> );
<P><A NAME="W1L14">W1L14</A> = SUM(<A HREF="#W1L14_adder_eqn">W1L14_adder_eqn</A>);


<P> --W1L18 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~17
<P><A NAME="W1L18_adder_eqn">W1L18_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[11]">W1_refresh_counter[11]</A> ) + ( VCC ) + ( <A HREF="#W1L23">W1L23</A> );
<P><A NAME="W1L18">W1L18</A> = SUM(<A HREF="#W1L18_adder_eqn">W1L18_adder_eqn</A>);

<P> --W1L19 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~18
<P><A NAME="W1L19_adder_eqn">W1L19_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[11]">W1_refresh_counter[11]</A> ) + ( VCC ) + ( <A HREF="#W1L23">W1L23</A> );
<P><A NAME="W1L19">W1L19</A> = CARRY(<A HREF="#W1L19_adder_eqn">W1L19_adder_eqn</A>);


<P> --W1L22 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~21
<P><A NAME="W1L22_adder_eqn">W1L22_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[10]">W1_refresh_counter[10]</A> ) + ( VCC ) + ( <A HREF="#W1L27">W1L27</A> );
<P><A NAME="W1L22">W1L22</A> = SUM(<A HREF="#W1L22_adder_eqn">W1L22_adder_eqn</A>);

<P> --W1L23 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~22
<P><A NAME="W1L23_adder_eqn">W1L23_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[10]">W1_refresh_counter[10]</A> ) + ( VCC ) + ( <A HREF="#W1L27">W1L27</A> );
<P><A NAME="W1L23">W1L23</A> = CARRY(<A HREF="#W1L23_adder_eqn">W1L23_adder_eqn</A>);


<P> --W1L26 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~25
<P><A NAME="W1L26_adder_eqn">W1L26_adder_eqn</A> = ( !<A HREF="#W1_refresh_counter[9]">W1_refresh_counter[9]</A> ) + ( VCC ) + ( <A HREF="#W1L31">W1L31</A> );
<P><A NAME="W1L26">W1L26</A> = SUM(<A HREF="#W1L26_adder_eqn">W1L26_adder_eqn</A>);

<P> --W1L27 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~26
<P><A NAME="W1L27_adder_eqn">W1L27_adder_eqn</A> = ( !<A HREF="#W1_refresh_counter[9]">W1_refresh_counter[9]</A> ) + ( VCC ) + ( <A HREF="#W1L31">W1L31</A> );
<P><A NAME="W1L27">W1L27</A> = CARRY(<A HREF="#W1L27_adder_eqn">W1L27_adder_eqn</A>);


<P> --W1L30 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~29
<P><A NAME="W1L30_adder_eqn">W1L30_adder_eqn</A> = ( !<A HREF="#W1_refresh_counter[8]">W1_refresh_counter[8]</A> ) + ( VCC ) + ( <A HREF="#W1L3">W1L3</A> );
<P><A NAME="W1L30">W1L30</A> = SUM(<A HREF="#W1L30_adder_eqn">W1L30_adder_eqn</A>);

<P> --W1L31 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~30
<P><A NAME="W1L31_adder_eqn">W1L31_adder_eqn</A> = ( !<A HREF="#W1_refresh_counter[8]">W1_refresh_counter[8]</A> ) + ( VCC ) + ( <A HREF="#W1L3">W1L3</A> );
<P><A NAME="W1L31">W1L31</A> = CARRY(<A HREF="#W1L31_adder_eqn">W1L31_adder_eqn</A>);


<P> --W1L34 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~33
<P><A NAME="W1L34_adder_eqn">W1L34_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[6]">W1_refresh_counter[6]</A> ) + ( VCC ) + ( <A HREF="#W1L39">W1L39</A> );
<P><A NAME="W1L34">W1L34</A> = SUM(<A HREF="#W1L34_adder_eqn">W1L34_adder_eqn</A>);

<P> --W1L35 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~34
<P><A NAME="W1L35_adder_eqn">W1L35_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[6]">W1_refresh_counter[6]</A> ) + ( VCC ) + ( <A HREF="#W1L39">W1L39</A> );
<P><A NAME="W1L35">W1L35</A> = CARRY(<A HREF="#W1L35_adder_eqn">W1L35_adder_eqn</A>);


<P> --W1L38 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~37
<P><A NAME="W1L38_adder_eqn">W1L38_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[5]">W1_refresh_counter[5]</A> ) + ( VCC ) + ( <A HREF="#W1L43">W1L43</A> );
<P><A NAME="W1L38">W1L38</A> = SUM(<A HREF="#W1L38_adder_eqn">W1L38_adder_eqn</A>);

<P> --W1L39 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~38
<P><A NAME="W1L39_adder_eqn">W1L39_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[5]">W1_refresh_counter[5]</A> ) + ( VCC ) + ( <A HREF="#W1L43">W1L43</A> );
<P><A NAME="W1L39">W1L39</A> = CARRY(<A HREF="#W1L39_adder_eqn">W1L39_adder_eqn</A>);


<P> --W1L42 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~41
<P><A NAME="W1L42_adder_eqn">W1L42_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[4]">W1_refresh_counter[4]</A> ) + ( VCC ) + ( <A HREF="#W1L47">W1L47</A> );
<P><A NAME="W1L42">W1L42</A> = SUM(<A HREF="#W1L42_adder_eqn">W1L42_adder_eqn</A>);

<P> --W1L43 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~42
<P><A NAME="W1L43_adder_eqn">W1L43_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[4]">W1_refresh_counter[4]</A> ) + ( VCC ) + ( <A HREF="#W1L47">W1L47</A> );
<P><A NAME="W1L43">W1L43</A> = CARRY(<A HREF="#W1L43_adder_eqn">W1L43_adder_eqn</A>);


<P> --W1L46 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~45
<P><A NAME="W1L46_adder_eqn">W1L46_adder_eqn</A> = ( !<A HREF="#W1_refresh_counter[3]">W1_refresh_counter[3]</A> ) + ( VCC ) + ( <A HREF="#W1L51">W1L51</A> );
<P><A NAME="W1L46">W1L46</A> = SUM(<A HREF="#W1L46_adder_eqn">W1L46_adder_eqn</A>);

<P> --W1L47 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~46
<P><A NAME="W1L47_adder_eqn">W1L47_adder_eqn</A> = ( !<A HREF="#W1_refresh_counter[3]">W1_refresh_counter[3]</A> ) + ( VCC ) + ( <A HREF="#W1L51">W1L51</A> );
<P><A NAME="W1L47">W1L47</A> = CARRY(<A HREF="#W1L47_adder_eqn">W1L47_adder_eqn</A>);


<P> --W1L50 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~49
<P><A NAME="W1L50_adder_eqn">W1L50_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[2]">W1_refresh_counter[2]</A> ) + ( VCC ) + ( <A HREF="#W1L7">W1L7</A> );
<P><A NAME="W1L50">W1L50</A> = SUM(<A HREF="#W1L50_adder_eqn">W1L50_adder_eqn</A>);

<P> --W1L51 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~50
<P><A NAME="W1L51_adder_eqn">W1L51_adder_eqn</A> = ( <A HREF="#W1_refresh_counter[2]">W1_refresh_counter[2]</A> ) + ( VCC ) + ( <A HREF="#W1L7">W1L7</A> );
<P><A NAME="W1L51">W1L51</A> = CARRY(<A HREF="#W1L51_adder_eqn">W1L51_adder_eqn</A>);


<P> --YD1_d_writedata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[15]">YD1_d_writedata[15]</A> = DFFEAS(<A HREF="#DE2_q_b[7]">DE2_q_b[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[15]">DE2_q_b[15]</A>,  ,  , <A HREF="#YD1L278">YD1L278</A>);


<P> --TB3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#TB3_counter_comb_bita0">TB3_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB3L1">TB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --TB3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#TB3_counter_comb_bita1">TB3_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB3L1">TB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --TB3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#TB3_counter_comb_bita2">TB3_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB3L1">TB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --TB3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#TB3_counter_comb_bita3">TB3_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB3L1">TB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --TB3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#TB3_counter_comb_bita4">TB3_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB3L1">TB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --TB3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#TB3_counter_comb_bita5">TB3_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB3L1">TB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --TB3_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]
<P> --register power-up is low

<P><A NAME="TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#TB3_counter_comb_bita6">TB3_counter_comb_bita6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB3L1">TB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --RB3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="RB3_counter_reg_bit[0]">RB3_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#RB3_counter_comb_bita0">RB3_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB3L1">RB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --RB3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="RB3_counter_reg_bit[1]">RB3_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#RB3_counter_comb_bita1">RB3_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB3L1">RB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --RB3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="RB3_counter_reg_bit[2]">RB3_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#RB3_counter_comb_bita2">RB3_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB3L1">RB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --RB3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="RB3_counter_reg_bit[3]">RB3_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#RB3_counter_comb_bita3">RB3_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB3L1">RB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --RB3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="RB3_counter_reg_bit[4]">RB3_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#RB3_counter_comb_bita4">RB3_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB3L1">RB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --RB3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="RB3_counter_reg_bit[5]">RB3_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#RB3_counter_comb_bita5">RB3_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB3L1">RB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --TB4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#TB4_counter_comb_bita0">TB4_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB4L1">TB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --TB4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#TB4_counter_comb_bita1">TB4_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB4L1">TB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --TB4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#TB4_counter_comb_bita2">TB4_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB4L1">TB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --TB4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#TB4_counter_comb_bita3">TB4_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB4L1">TB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --TB4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#TB4_counter_comb_bita4">TB4_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB4L1">TB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --TB4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#TB4_counter_comb_bita5">TB4_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB4L1">TB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --TB4_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]
<P> --register power-up is low

<P><A NAME="TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#TB4_counter_comb_bita6">TB4_counter_comb_bita6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB4L1">TB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --RB4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="RB4_counter_reg_bit[0]">RB4_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#RB4_counter_comb_bita0">RB4_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB4L1">RB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --RB4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="RB4_counter_reg_bit[1]">RB4_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#RB4_counter_comb_bita1">RB4_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB4L1">RB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --RB4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="RB4_counter_reg_bit[2]">RB4_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#RB4_counter_comb_bita2">RB4_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB4L1">RB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --RB4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="RB4_counter_reg_bit[3]">RB4_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#RB4_counter_comb_bita3">RB4_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB4L1">RB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --RB4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="RB4_counter_reg_bit[4]">RB4_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#RB4_counter_comb_bita4">RB4_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB4L1">RB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --RB4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="RB4_counter_reg_bit[5]">RB4_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#RB4_counter_comb_bita5">RB4_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB4L1">RB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --QB3_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[14]_PORT_A_data_in">QB3_q_b[14]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[14]">YD1_d_writedata[14]</A>;
<P><A NAME="QB3_q_b[14]_PORT_A_data_in_reg">QB3_q_b[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[14]_PORT_A_data_in">QB3_q_b[14]_PORT_A_data_in</A>, QB3_q_b[14]_clock_0, , , );
<P><A NAME="QB3_q_b[14]_PORT_A_address">QB3_q_b[14]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[14]_PORT_A_address_reg">QB3_q_b[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[14]_PORT_A_address">QB3_q_b[14]_PORT_A_address</A>, QB3_q_b[14]_clock_0, , , );
<P><A NAME="QB3_q_b[14]_PORT_B_address">QB3_q_b[14]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[14]_PORT_B_address_reg">QB3_q_b[14]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[14]_PORT_B_address">QB3_q_b[14]_PORT_B_address</A>, QB3_q_b[14]_clock_1, , , );
<P><A NAME="QB3_q_b[14]_PORT_A_write_enable">QB3_q_b[14]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[14]_PORT_A_write_enable_reg">QB3_q_b[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[14]_PORT_A_write_enable">QB3_q_b[14]_PORT_A_write_enable</A>, QB3_q_b[14]_clock_0, , , );
<P><A NAME="QB3_q_b[14]_PORT_B_read_enable">QB3_q_b[14]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[14]_PORT_B_read_enable_reg">QB3_q_b[14]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[14]_PORT_B_read_enable">QB3_q_b[14]_PORT_B_read_enable</A>, QB3_q_b[14]_clock_1, , , );
<P><A NAME="QB3_q_b[14]_clock_0">QB3_q_b[14]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[14]_clock_1">QB3_q_b[14]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[14]_clock_enable_0">QB3_q_b[14]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[14]_PORT_B_data_out">QB3_q_b[14]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[14]_PORT_A_data_in_reg">QB3_q_b[14]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[14]_PORT_A_address_reg">QB3_q_b[14]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[14]_PORT_B_address_reg">QB3_q_b[14]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[14]_PORT_A_write_enable_reg">QB3_q_b[14]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[14]_PORT_B_read_enable_reg">QB3_q_b[14]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[14]_clock_0">QB3_q_b[14]_clock_0</A>, <A HREF="#QB3_q_b[14]_clock_1">QB3_q_b[14]_clock_1</A>, <A HREF="#QB3_q_b[14]_clock_enable_0">QB3_q_b[14]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[14]">QB3_q_b[14]</A> = <A HREF="#QB3_q_b[14]_PORT_B_data_out">QB3_q_b[14]_PORT_B_data_out</A>[0];


<P> --QB4_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[14]_PORT_A_data_in">QB4_q_b[14]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[14]">YD1_d_writedata[14]</A>;
<P><A NAME="QB4_q_b[14]_PORT_A_data_in_reg">QB4_q_b[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[14]_PORT_A_data_in">QB4_q_b[14]_PORT_A_data_in</A>, QB4_q_b[14]_clock_0, , , );
<P><A NAME="QB4_q_b[14]_PORT_A_address">QB4_q_b[14]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[14]_PORT_A_address_reg">QB4_q_b[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[14]_PORT_A_address">QB4_q_b[14]_PORT_A_address</A>, QB4_q_b[14]_clock_0, , , );
<P><A NAME="QB4_q_b[14]_PORT_B_address">QB4_q_b[14]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[14]_PORT_B_address_reg">QB4_q_b[14]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[14]_PORT_B_address">QB4_q_b[14]_PORT_B_address</A>, QB4_q_b[14]_clock_1, , , );
<P><A NAME="QB4_q_b[14]_PORT_A_write_enable">QB4_q_b[14]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[14]_PORT_A_write_enable_reg">QB4_q_b[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[14]_PORT_A_write_enable">QB4_q_b[14]_PORT_A_write_enable</A>, QB4_q_b[14]_clock_0, , , );
<P><A NAME="QB4_q_b[14]_PORT_B_read_enable">QB4_q_b[14]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[14]_PORT_B_read_enable_reg">QB4_q_b[14]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[14]_PORT_B_read_enable">QB4_q_b[14]_PORT_B_read_enable</A>, QB4_q_b[14]_clock_1, , , );
<P><A NAME="QB4_q_b[14]_clock_0">QB4_q_b[14]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[14]_clock_1">QB4_q_b[14]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[14]_clock_enable_0">QB4_q_b[14]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[14]_PORT_B_data_out">QB4_q_b[14]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[14]_PORT_A_data_in_reg">QB4_q_b[14]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[14]_PORT_A_address_reg">QB4_q_b[14]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[14]_PORT_B_address_reg">QB4_q_b[14]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[14]_PORT_A_write_enable_reg">QB4_q_b[14]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[14]_PORT_B_read_enable_reg">QB4_q_b[14]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[14]_clock_0">QB4_q_b[14]_clock_0</A>, <A HREF="#QB4_q_b[14]_clock_1">QB4_q_b[14]_clock_1</A>, <A HREF="#QB4_q_b[14]_clock_enable_0">QB4_q_b[14]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[14]">QB4_q_b[14]</A> = <A HREF="#QB4_q_b[14]_PORT_B_data_out">QB4_q_b[14]_PORT_B_data_out</A>[0];


<P> --HB1_data_out_shift_reg[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[13]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[13]">HB1_data_out_shift_reg[13]</A> = DFFEAS(<A HREF="#HB1L93">HB1L93</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#HB1L83">HB1L83</A>,  ,  , <A HREF="#HB1L81">HB1L81</A>,  );


<P> --DE2_q_b[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[3]_PORT_A_data_in">DE2_q_b[3]_PORT_A_data_in</A> = <A HREF="#YD1L889">YD1L889</A>;
<P><A NAME="DE2_q_b[3]_PORT_A_data_in_reg">DE2_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[3]_PORT_A_data_in">DE2_q_b[3]_PORT_A_data_in</A>, DE2_q_b[3]_clock_0, , , );
<P><A NAME="DE2_q_b[3]_PORT_A_address">DE2_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[3]_PORT_A_address_reg">DE2_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[3]_PORT_A_address">DE2_q_b[3]_PORT_A_address</A>, DE2_q_b[3]_clock_0, , , );
<P><A NAME="DE2_q_b[3]_PORT_B_address">DE2_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[3]_PORT_B_address_reg">DE2_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[3]_PORT_B_address">DE2_q_b[3]_PORT_B_address</A>, DE2_q_b[3]_clock_1, , , );
<P><A NAME="DE2_q_b[3]_PORT_A_write_enable">DE2_q_b[3]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[3]_PORT_A_write_enable_reg">DE2_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[3]_PORT_A_write_enable">DE2_q_b[3]_PORT_A_write_enable</A>, DE2_q_b[3]_clock_0, , , );
<P><A NAME="DE2_q_b[3]_PORT_B_read_enable">DE2_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[3]_PORT_B_read_enable_reg">DE2_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[3]_PORT_B_read_enable">DE2_q_b[3]_PORT_B_read_enable</A>, DE2_q_b[3]_clock_1, , , );
<P><A NAME="DE2_q_b[3]_clock_0">DE2_q_b[3]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[3]_clock_1">DE2_q_b[3]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[3]_clock_enable_0">DE2_q_b[3]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[3]_PORT_B_data_out">DE2_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[3]_PORT_A_data_in_reg">DE2_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[3]_PORT_A_address_reg">DE2_q_b[3]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[3]_PORT_B_address_reg">DE2_q_b[3]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[3]_PORT_A_write_enable_reg">DE2_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[3]_PORT_B_read_enable_reg">DE2_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[3]_clock_0">DE2_q_b[3]_clock_0</A>, <A HREF="#DE2_q_b[3]_clock_1">DE2_q_b[3]_clock_1</A>, <A HREF="#DE2_q_b[3]_clock_enable_0">DE2_q_b[3]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[3]">DE2_q_b[3]</A> = <A HREF="#DE2_q_b[3]_PORT_B_data_out">DE2_q_b[3]_PORT_B_data_out</A>[0];


<P> --ZB1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~5
<P><A NAME="ZB1L6_adder_eqn">ZB1L6_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[10]">ZB1_clk_counter[10]</A> ) + ( GND ) + ( <A HREF="#ZB1L35">ZB1L35</A> );
<P><A NAME="ZB1L6">ZB1L6</A> = SUM(<A HREF="#ZB1L6_adder_eqn">ZB1L6_adder_eqn</A>);

<P> --ZB1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~6
<P><A NAME="ZB1L7_adder_eqn">ZB1L7_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[10]">ZB1_clk_counter[10]</A> ) + ( GND ) + ( <A HREF="#ZB1L35">ZB1L35</A> );
<P><A NAME="ZB1L7">ZB1L7</A> = CARRY(<A HREF="#ZB1L7_adder_eqn">ZB1L7_adder_eqn</A>);


<P> --YD1_D_iw[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[12]">YD1_D_iw[12]</A> = DFFEAS(<A HREF="#YD1L645">YD1L645</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --YD1_D_iw[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[14]">YD1_D_iw[14]</A> = DFFEAS(<A HREF="#YD1L648">YD1L648</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --YD1_D_iw[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[8]">YD1_D_iw[8]</A> = DFFEAS(<A HREF="#YD1L641">YD1L641</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --YD1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
<P><A NAME="YD1L2_adder_eqn">YD1L2_adder_eqn</A> = ( <A HREF="#YD1_F_pc[2]">YD1_F_pc[2]</A> ) + ( GND ) + ( <A HREF="#YD1L99">YD1L99</A> );
<P><A NAME="YD1L2">YD1L2</A> = SUM(<A HREF="#YD1L2_adder_eqn">YD1L2_adder_eqn</A>);

<P> --YD1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
<P><A NAME="YD1L3_adder_eqn">YD1L3_adder_eqn</A> = ( <A HREF="#YD1_F_pc[2]">YD1_F_pc[2]</A> ) + ( GND ) + ( <A HREF="#YD1L99">YD1L99</A> );
<P><A NAME="YD1L3">YD1L3</A> = CARRY(<A HREF="#YD1L3_adder_eqn">YD1L3_adder_eqn</A>);


<P> --DE1_q_b[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[4]_PORT_A_data_in">DE1_q_b[4]_PORT_A_data_in</A> = <A HREF="#YD1L890">YD1L890</A>;
<P><A NAME="DE1_q_b[4]_PORT_A_data_in_reg">DE1_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[4]_PORT_A_data_in">DE1_q_b[4]_PORT_A_data_in</A>, DE1_q_b[4]_clock_0, , , );
<P><A NAME="DE1_q_b[4]_PORT_A_address">DE1_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[4]_PORT_A_address_reg">DE1_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[4]_PORT_A_address">DE1_q_b[4]_PORT_A_address</A>, DE1_q_b[4]_clock_0, , , );
<P><A NAME="DE1_q_b[4]_PORT_B_address">DE1_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[4]_PORT_B_address_reg">DE1_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[4]_PORT_B_address">DE1_q_b[4]_PORT_B_address</A>, DE1_q_b[4]_clock_1, , , );
<P><A NAME="DE1_q_b[4]_PORT_A_write_enable">DE1_q_b[4]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[4]_PORT_A_write_enable_reg">DE1_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[4]_PORT_A_write_enable">DE1_q_b[4]_PORT_A_write_enable</A>, DE1_q_b[4]_clock_0, , , );
<P><A NAME="DE1_q_b[4]_PORT_B_read_enable">DE1_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[4]_PORT_B_read_enable_reg">DE1_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[4]_PORT_B_read_enable">DE1_q_b[4]_PORT_B_read_enable</A>, DE1_q_b[4]_clock_1, , , );
<P><A NAME="DE1_q_b[4]_clock_0">DE1_q_b[4]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[4]_clock_1">DE1_q_b[4]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[4]_clock_enable_0">DE1_q_b[4]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[4]_PORT_B_data_out">DE1_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[4]_PORT_A_data_in_reg">DE1_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[4]_PORT_A_address_reg">DE1_q_b[4]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[4]_PORT_B_address_reg">DE1_q_b[4]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[4]_PORT_A_write_enable_reg">DE1_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[4]_PORT_B_read_enable_reg">DE1_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[4]_clock_0">DE1_q_b[4]_clock_0</A>, <A HREF="#DE1_q_b[4]_clock_1">DE1_q_b[4]_clock_1</A>, <A HREF="#DE1_q_b[4]_clock_enable_0">DE1_q_b[4]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[4]">DE1_q_b[4]</A> = <A HREF="#DE1_q_b[4]_PORT_B_data_out">DE1_q_b[4]_PORT_B_data_out</A>[0];


<P> --YD1_D_iw[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[10]">YD1_D_iw[10]</A> = DFFEAS(<A HREF="#YD1L643">YD1L643</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --DE2_q_b[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[4]_PORT_A_data_in">DE2_q_b[4]_PORT_A_data_in</A> = <A HREF="#YD1L890">YD1L890</A>;
<P><A NAME="DE2_q_b[4]_PORT_A_data_in_reg">DE2_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[4]_PORT_A_data_in">DE2_q_b[4]_PORT_A_data_in</A>, DE2_q_b[4]_clock_0, , , );
<P><A NAME="DE2_q_b[4]_PORT_A_address">DE2_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[4]_PORT_A_address_reg">DE2_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[4]_PORT_A_address">DE2_q_b[4]_PORT_A_address</A>, DE2_q_b[4]_clock_0, , , );
<P><A NAME="DE2_q_b[4]_PORT_B_address">DE2_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[4]_PORT_B_address_reg">DE2_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[4]_PORT_B_address">DE2_q_b[4]_PORT_B_address</A>, DE2_q_b[4]_clock_1, , , );
<P><A NAME="DE2_q_b[4]_PORT_A_write_enable">DE2_q_b[4]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[4]_PORT_A_write_enable_reg">DE2_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[4]_PORT_A_write_enable">DE2_q_b[4]_PORT_A_write_enable</A>, DE2_q_b[4]_clock_0, , , );
<P><A NAME="DE2_q_b[4]_PORT_B_read_enable">DE2_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[4]_PORT_B_read_enable_reg">DE2_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[4]_PORT_B_read_enable">DE2_q_b[4]_PORT_B_read_enable</A>, DE2_q_b[4]_clock_1, , , );
<P><A NAME="DE2_q_b[4]_clock_0">DE2_q_b[4]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[4]_clock_1">DE2_q_b[4]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[4]_clock_enable_0">DE2_q_b[4]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[4]_PORT_B_data_out">DE2_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[4]_PORT_A_data_in_reg">DE2_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[4]_PORT_A_address_reg">DE2_q_b[4]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[4]_PORT_B_address_reg">DE2_q_b[4]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[4]_PORT_A_write_enable_reg">DE2_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[4]_PORT_B_read_enable_reg">DE2_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[4]_clock_0">DE2_q_b[4]_clock_0</A>, <A HREF="#DE2_q_b[4]_clock_1">DE2_q_b[4]_clock_1</A>, <A HREF="#DE2_q_b[4]_clock_enable_0">DE2_q_b[4]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[4]">DE2_q_b[4]</A> = <A HREF="#DE2_q_b[4]_PORT_B_data_out">DE2_q_b[4]_PORT_B_data_out</A>[0];


<P> --YD1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
<P><A NAME="YD1L6_adder_eqn">YD1L6_adder_eqn</A> = ( <A HREF="#YD1_F_pc[4]">YD1_F_pc[4]</A> ) + ( GND ) + ( <A HREF="#YD1L11">YD1L11</A> );
<P><A NAME="YD1L6">YD1L6</A> = SUM(<A HREF="#YD1L6_adder_eqn">YD1L6_adder_eqn</A>);

<P> --YD1L7 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
<P><A NAME="YD1L7_adder_eqn">YD1L7_adder_eqn</A> = ( <A HREF="#YD1_F_pc[4]">YD1_F_pc[4]</A> ) + ( GND ) + ( <A HREF="#YD1L11">YD1L11</A> );
<P><A NAME="YD1L7">YD1L7</A> = CARRY(<A HREF="#YD1L7_adder_eqn">YD1L7_adder_eqn</A>);


<P> --DE1_q_b[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[6]_PORT_A_data_in">DE1_q_b[6]_PORT_A_data_in</A> = <A HREF="#YD1L892">YD1L892</A>;
<P><A NAME="DE1_q_b[6]_PORT_A_data_in_reg">DE1_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[6]_PORT_A_data_in">DE1_q_b[6]_PORT_A_data_in</A>, DE1_q_b[6]_clock_0, , , );
<P><A NAME="DE1_q_b[6]_PORT_A_address">DE1_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[6]_PORT_A_address_reg">DE1_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[6]_PORT_A_address">DE1_q_b[6]_PORT_A_address</A>, DE1_q_b[6]_clock_0, , , );
<P><A NAME="DE1_q_b[6]_PORT_B_address">DE1_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[6]_PORT_B_address_reg">DE1_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[6]_PORT_B_address">DE1_q_b[6]_PORT_B_address</A>, DE1_q_b[6]_clock_1, , , );
<P><A NAME="DE1_q_b[6]_PORT_A_write_enable">DE1_q_b[6]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[6]_PORT_A_write_enable_reg">DE1_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[6]_PORT_A_write_enable">DE1_q_b[6]_PORT_A_write_enable</A>, DE1_q_b[6]_clock_0, , , );
<P><A NAME="DE1_q_b[6]_PORT_B_read_enable">DE1_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[6]_PORT_B_read_enable_reg">DE1_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[6]_PORT_B_read_enable">DE1_q_b[6]_PORT_B_read_enable</A>, DE1_q_b[6]_clock_1, , , );
<P><A NAME="DE1_q_b[6]_clock_0">DE1_q_b[6]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[6]_clock_1">DE1_q_b[6]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[6]_clock_enable_0">DE1_q_b[6]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[6]_PORT_B_data_out">DE1_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[6]_PORT_A_data_in_reg">DE1_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[6]_PORT_A_address_reg">DE1_q_b[6]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[6]_PORT_B_address_reg">DE1_q_b[6]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[6]_PORT_A_write_enable_reg">DE1_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[6]_PORT_B_read_enable_reg">DE1_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[6]_clock_0">DE1_q_b[6]_clock_0</A>, <A HREF="#DE1_q_b[6]_clock_1">DE1_q_b[6]_clock_1</A>, <A HREF="#DE1_q_b[6]_clock_enable_0">DE1_q_b[6]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[6]">DE1_q_b[6]</A> = <A HREF="#DE1_q_b[6]_PORT_B_data_out">DE1_q_b[6]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[6]_PORT_A_data_in">DE2_q_b[6]_PORT_A_data_in</A> = <A HREF="#YD1L892">YD1L892</A>;
<P><A NAME="DE2_q_b[6]_PORT_A_data_in_reg">DE2_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[6]_PORT_A_data_in">DE2_q_b[6]_PORT_A_data_in</A>, DE2_q_b[6]_clock_0, , , );
<P><A NAME="DE2_q_b[6]_PORT_A_address">DE2_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[6]_PORT_A_address_reg">DE2_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[6]_PORT_A_address">DE2_q_b[6]_PORT_A_address</A>, DE2_q_b[6]_clock_0, , , );
<P><A NAME="DE2_q_b[6]_PORT_B_address">DE2_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[6]_PORT_B_address_reg">DE2_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[6]_PORT_B_address">DE2_q_b[6]_PORT_B_address</A>, DE2_q_b[6]_clock_1, , , );
<P><A NAME="DE2_q_b[6]_PORT_A_write_enable">DE2_q_b[6]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[6]_PORT_A_write_enable_reg">DE2_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[6]_PORT_A_write_enable">DE2_q_b[6]_PORT_A_write_enable</A>, DE2_q_b[6]_clock_0, , , );
<P><A NAME="DE2_q_b[6]_PORT_B_read_enable">DE2_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[6]_PORT_B_read_enable_reg">DE2_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[6]_PORT_B_read_enable">DE2_q_b[6]_PORT_B_read_enable</A>, DE2_q_b[6]_clock_1, , , );
<P><A NAME="DE2_q_b[6]_clock_0">DE2_q_b[6]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[6]_clock_1">DE2_q_b[6]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[6]_clock_enable_0">DE2_q_b[6]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[6]_PORT_B_data_out">DE2_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[6]_PORT_A_data_in_reg">DE2_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[6]_PORT_A_address_reg">DE2_q_b[6]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[6]_PORT_B_address_reg">DE2_q_b[6]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[6]_PORT_A_write_enable_reg">DE2_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[6]_PORT_B_read_enable_reg">DE2_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[6]_clock_0">DE2_q_b[6]_clock_0</A>, <A HREF="#DE2_q_b[6]_clock_1">DE2_q_b[6]_clock_1</A>, <A HREF="#DE2_q_b[6]_clock_enable_0">DE2_q_b[6]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[6]">DE2_q_b[6]</A> = <A HREF="#DE2_q_b[6]_PORT_B_data_out">DE2_q_b[6]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[5]_PORT_A_data_in">DE2_q_b[5]_PORT_A_data_in</A> = <A HREF="#YD1L891">YD1L891</A>;
<P><A NAME="DE2_q_b[5]_PORT_A_data_in_reg">DE2_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[5]_PORT_A_data_in">DE2_q_b[5]_PORT_A_data_in</A>, DE2_q_b[5]_clock_0, , , );
<P><A NAME="DE2_q_b[5]_PORT_A_address">DE2_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[5]_PORT_A_address_reg">DE2_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[5]_PORT_A_address">DE2_q_b[5]_PORT_A_address</A>, DE2_q_b[5]_clock_0, , , );
<P><A NAME="DE2_q_b[5]_PORT_B_address">DE2_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[5]_PORT_B_address_reg">DE2_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[5]_PORT_B_address">DE2_q_b[5]_PORT_B_address</A>, DE2_q_b[5]_clock_1, , , );
<P><A NAME="DE2_q_b[5]_PORT_A_write_enable">DE2_q_b[5]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[5]_PORT_A_write_enable_reg">DE2_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[5]_PORT_A_write_enable">DE2_q_b[5]_PORT_A_write_enable</A>, DE2_q_b[5]_clock_0, , , );
<P><A NAME="DE2_q_b[5]_PORT_B_read_enable">DE2_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[5]_PORT_B_read_enable_reg">DE2_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[5]_PORT_B_read_enable">DE2_q_b[5]_PORT_B_read_enable</A>, DE2_q_b[5]_clock_1, , , );
<P><A NAME="DE2_q_b[5]_clock_0">DE2_q_b[5]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[5]_clock_1">DE2_q_b[5]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[5]_clock_enable_0">DE2_q_b[5]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[5]_PORT_B_data_out">DE2_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[5]_PORT_A_data_in_reg">DE2_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[5]_PORT_A_address_reg">DE2_q_b[5]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[5]_PORT_B_address_reg">DE2_q_b[5]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[5]_PORT_A_write_enable_reg">DE2_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[5]_PORT_B_read_enable_reg">DE2_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[5]_clock_0">DE2_q_b[5]_clock_0</A>, <A HREF="#DE2_q_b[5]_clock_1">DE2_q_b[5]_clock_1</A>, <A HREF="#DE2_q_b[5]_clock_enable_0">DE2_q_b[5]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[5]">DE2_q_b[5]</A> = <A HREF="#DE2_q_b[5]_PORT_B_data_out">DE2_q_b[5]_PORT_B_data_out</A>[0];


<P> --YD1_D_iw[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[9]">YD1_D_iw[9]</A> = DFFEAS(<A HREF="#YD1L642">YD1L642</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --YD1L10 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
<P><A NAME="YD1L10_adder_eqn">YD1L10_adder_eqn</A> = ( <A HREF="#YD1_F_pc[3]">YD1_F_pc[3]</A> ) + ( GND ) + ( <A HREF="#YD1L3">YD1L3</A> );
<P><A NAME="YD1L10">YD1L10</A> = SUM(<A HREF="#YD1L10_adder_eqn">YD1L10_adder_eqn</A>);

<P> --YD1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
<P><A NAME="YD1L11_adder_eqn">YD1L11_adder_eqn</A> = ( <A HREF="#YD1_F_pc[3]">YD1_F_pc[3]</A> ) + ( GND ) + ( <A HREF="#YD1L3">YD1L3</A> );
<P><A NAME="YD1L11">YD1L11</A> = CARRY(<A HREF="#YD1L11_adder_eqn">YD1L11_adder_eqn</A>);


<P> --DE1_q_b[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[5]_PORT_A_data_in">DE1_q_b[5]_PORT_A_data_in</A> = <A HREF="#YD1L891">YD1L891</A>;
<P><A NAME="DE1_q_b[5]_PORT_A_data_in_reg">DE1_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[5]_PORT_A_data_in">DE1_q_b[5]_PORT_A_data_in</A>, DE1_q_b[5]_clock_0, , , );
<P><A NAME="DE1_q_b[5]_PORT_A_address">DE1_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[5]_PORT_A_address_reg">DE1_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[5]_PORT_A_address">DE1_q_b[5]_PORT_A_address</A>, DE1_q_b[5]_clock_0, , , );
<P><A NAME="DE1_q_b[5]_PORT_B_address">DE1_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[5]_PORT_B_address_reg">DE1_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[5]_PORT_B_address">DE1_q_b[5]_PORT_B_address</A>, DE1_q_b[5]_clock_1, , , );
<P><A NAME="DE1_q_b[5]_PORT_A_write_enable">DE1_q_b[5]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[5]_PORT_A_write_enable_reg">DE1_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[5]_PORT_A_write_enable">DE1_q_b[5]_PORT_A_write_enable</A>, DE1_q_b[5]_clock_0, , , );
<P><A NAME="DE1_q_b[5]_PORT_B_read_enable">DE1_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[5]_PORT_B_read_enable_reg">DE1_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[5]_PORT_B_read_enable">DE1_q_b[5]_PORT_B_read_enable</A>, DE1_q_b[5]_clock_1, , , );
<P><A NAME="DE1_q_b[5]_clock_0">DE1_q_b[5]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[5]_clock_1">DE1_q_b[5]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[5]_clock_enable_0">DE1_q_b[5]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[5]_PORT_B_data_out">DE1_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[5]_PORT_A_data_in_reg">DE1_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[5]_PORT_A_address_reg">DE1_q_b[5]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[5]_PORT_B_address_reg">DE1_q_b[5]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[5]_PORT_A_write_enable_reg">DE1_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[5]_PORT_B_read_enable_reg">DE1_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[5]_clock_0">DE1_q_b[5]_clock_0</A>, <A HREF="#DE1_q_b[5]_clock_1">DE1_q_b[5]_clock_1</A>, <A HREF="#DE1_q_b[5]_clock_enable_0">DE1_q_b[5]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[5]">DE1_q_b[5]</A> = <A HREF="#DE1_q_b[5]_PORT_B_data_out">DE1_q_b[5]_PORT_B_data_out</A>[0];


<P> --YD1_D_iw[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[24]">YD1_D_iw[24]</A> = DFFEAS(<A HREF="#YD1L664">YD1L664</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --YD1L14 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
<P><A NAME="YD1L14_adder_eqn">YD1L14_adder_eqn</A> = ( <A HREF="#YD1_F_pc[18]">YD1_F_pc[18]</A> ) + ( GND ) + ( <A HREF="#YD1L31">YD1L31</A> );
<P><A NAME="YD1L14">YD1L14</A> = SUM(<A HREF="#YD1L14_adder_eqn">YD1L14_adder_eqn</A>);

<P> --YD1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
<P><A NAME="YD1L15_adder_eqn">YD1L15_adder_eqn</A> = ( <A HREF="#YD1_F_pc[18]">YD1_F_pc[18]</A> ) + ( GND ) + ( <A HREF="#YD1L31">YD1L31</A> );
<P><A NAME="YD1L15">YD1L15</A> = CARRY(<A HREF="#YD1L15_adder_eqn">YD1L15_adder_eqn</A>);


<P> --DE1_q_b[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[20]_PORT_A_data_in">DE1_q_b[20]_PORT_A_data_in</A> = <A HREF="#YD1L906">YD1L906</A>;
<P><A NAME="DE1_q_b[20]_PORT_A_data_in_reg">DE1_q_b[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[20]_PORT_A_data_in">DE1_q_b[20]_PORT_A_data_in</A>, DE1_q_b[20]_clock_0, , , );
<P><A NAME="DE1_q_b[20]_PORT_A_address">DE1_q_b[20]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[20]_PORT_A_address_reg">DE1_q_b[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[20]_PORT_A_address">DE1_q_b[20]_PORT_A_address</A>, DE1_q_b[20]_clock_0, , , );
<P><A NAME="DE1_q_b[20]_PORT_B_address">DE1_q_b[20]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[20]_PORT_B_address_reg">DE1_q_b[20]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[20]_PORT_B_address">DE1_q_b[20]_PORT_B_address</A>, DE1_q_b[20]_clock_1, , , );
<P><A NAME="DE1_q_b[20]_PORT_A_write_enable">DE1_q_b[20]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[20]_PORT_A_write_enable_reg">DE1_q_b[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[20]_PORT_A_write_enable">DE1_q_b[20]_PORT_A_write_enable</A>, DE1_q_b[20]_clock_0, , , );
<P><A NAME="DE1_q_b[20]_PORT_B_read_enable">DE1_q_b[20]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[20]_PORT_B_read_enable_reg">DE1_q_b[20]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[20]_PORT_B_read_enable">DE1_q_b[20]_PORT_B_read_enable</A>, DE1_q_b[20]_clock_1, , , );
<P><A NAME="DE1_q_b[20]_clock_0">DE1_q_b[20]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[20]_clock_1">DE1_q_b[20]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[20]_clock_enable_0">DE1_q_b[20]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[20]_PORT_B_data_out">DE1_q_b[20]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[20]_PORT_A_data_in_reg">DE1_q_b[20]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[20]_PORT_A_address_reg">DE1_q_b[20]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[20]_PORT_B_address_reg">DE1_q_b[20]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[20]_PORT_A_write_enable_reg">DE1_q_b[20]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[20]_PORT_B_read_enable_reg">DE1_q_b[20]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[20]_clock_0">DE1_q_b[20]_clock_0</A>, <A HREF="#DE1_q_b[20]_clock_1">DE1_q_b[20]_clock_1</A>, <A HREF="#DE1_q_b[20]_clock_enable_0">DE1_q_b[20]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[20]">DE1_q_b[20]</A> = <A HREF="#DE1_q_b[20]_PORT_B_data_out">DE1_q_b[20]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[20]_PORT_A_data_in">DE2_q_b[20]_PORT_A_data_in</A> = <A HREF="#YD1L906">YD1L906</A>;
<P><A NAME="DE2_q_b[20]_PORT_A_data_in_reg">DE2_q_b[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[20]_PORT_A_data_in">DE2_q_b[20]_PORT_A_data_in</A>, DE2_q_b[20]_clock_0, , , );
<P><A NAME="DE2_q_b[20]_PORT_A_address">DE2_q_b[20]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[20]_PORT_A_address_reg">DE2_q_b[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[20]_PORT_A_address">DE2_q_b[20]_PORT_A_address</A>, DE2_q_b[20]_clock_0, , , );
<P><A NAME="DE2_q_b[20]_PORT_B_address">DE2_q_b[20]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[20]_PORT_B_address_reg">DE2_q_b[20]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[20]_PORT_B_address">DE2_q_b[20]_PORT_B_address</A>, DE2_q_b[20]_clock_1, , , );
<P><A NAME="DE2_q_b[20]_PORT_A_write_enable">DE2_q_b[20]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[20]_PORT_A_write_enable_reg">DE2_q_b[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[20]_PORT_A_write_enable">DE2_q_b[20]_PORT_A_write_enable</A>, DE2_q_b[20]_clock_0, , , );
<P><A NAME="DE2_q_b[20]_PORT_B_read_enable">DE2_q_b[20]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[20]_PORT_B_read_enable_reg">DE2_q_b[20]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[20]_PORT_B_read_enable">DE2_q_b[20]_PORT_B_read_enable</A>, DE2_q_b[20]_clock_1, , , );
<P><A NAME="DE2_q_b[20]_clock_0">DE2_q_b[20]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[20]_clock_1">DE2_q_b[20]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[20]_clock_enable_0">DE2_q_b[20]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[20]_PORT_B_data_out">DE2_q_b[20]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[20]_PORT_A_data_in_reg">DE2_q_b[20]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[20]_PORT_A_address_reg">DE2_q_b[20]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[20]_PORT_B_address_reg">DE2_q_b[20]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[20]_PORT_A_write_enable_reg">DE2_q_b[20]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[20]_PORT_B_read_enable_reg">DE2_q_b[20]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[20]_clock_0">DE2_q_b[20]_clock_0</A>, <A HREF="#DE2_q_b[20]_clock_1">DE2_q_b[20]_clock_1</A>, <A HREF="#DE2_q_b[20]_clock_enable_0">DE2_q_b[20]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[20]">DE2_q_b[20]</A> = <A HREF="#DE2_q_b[20]_PORT_B_data_out">DE2_q_b[20]_PORT_B_data_out</A>[0];


<P> --YD1L18 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
<P><A NAME="YD1L18_adder_eqn">YD1L18_adder_eqn</A> = ( <A HREF="#YD1_F_pc[23]">YD1_F_pc[23]</A> ) + ( GND ) + ( <A HREF="#YD1L47">YD1L47</A> );
<P><A NAME="YD1L18">YD1L18</A> = SUM(<A HREF="#YD1L18_adder_eqn">YD1L18_adder_eqn</A>);

<P> --YD1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
<P><A NAME="YD1L19_adder_eqn">YD1L19_adder_eqn</A> = ( <A HREF="#YD1_F_pc[23]">YD1_F_pc[23]</A> ) + ( GND ) + ( <A HREF="#YD1L47">YD1L47</A> );
<P><A NAME="YD1L19">YD1L19</A> = CARRY(<A HREF="#YD1L19_adder_eqn">YD1L19_adder_eqn</A>);


<P> --YD1_D_iw[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[29]">YD1_D_iw[29]</A> = DFFEAS(<A HREF="#YD1L669">YD1L669</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --DE1_q_b[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[25]_PORT_A_data_in">DE1_q_b[25]_PORT_A_data_in</A> = <A HREF="#YD1L911">YD1L911</A>;
<P><A NAME="DE1_q_b[25]_PORT_A_data_in_reg">DE1_q_b[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[25]_PORT_A_data_in">DE1_q_b[25]_PORT_A_data_in</A>, DE1_q_b[25]_clock_0, , , );
<P><A NAME="DE1_q_b[25]_PORT_A_address">DE1_q_b[25]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[25]_PORT_A_address_reg">DE1_q_b[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[25]_PORT_A_address">DE1_q_b[25]_PORT_A_address</A>, DE1_q_b[25]_clock_0, , , );
<P><A NAME="DE1_q_b[25]_PORT_B_address">DE1_q_b[25]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[25]_PORT_B_address_reg">DE1_q_b[25]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[25]_PORT_B_address">DE1_q_b[25]_PORT_B_address</A>, DE1_q_b[25]_clock_1, , , );
<P><A NAME="DE1_q_b[25]_PORT_A_write_enable">DE1_q_b[25]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[25]_PORT_A_write_enable_reg">DE1_q_b[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[25]_PORT_A_write_enable">DE1_q_b[25]_PORT_A_write_enable</A>, DE1_q_b[25]_clock_0, , , );
<P><A NAME="DE1_q_b[25]_PORT_B_read_enable">DE1_q_b[25]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[25]_PORT_B_read_enable_reg">DE1_q_b[25]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[25]_PORT_B_read_enable">DE1_q_b[25]_PORT_B_read_enable</A>, DE1_q_b[25]_clock_1, , , );
<P><A NAME="DE1_q_b[25]_clock_0">DE1_q_b[25]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[25]_clock_1">DE1_q_b[25]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[25]_clock_enable_0">DE1_q_b[25]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[25]_PORT_B_data_out">DE1_q_b[25]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[25]_PORT_A_data_in_reg">DE1_q_b[25]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[25]_PORT_A_address_reg">DE1_q_b[25]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[25]_PORT_B_address_reg">DE1_q_b[25]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[25]_PORT_A_write_enable_reg">DE1_q_b[25]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[25]_PORT_B_read_enable_reg">DE1_q_b[25]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[25]_clock_0">DE1_q_b[25]_clock_0</A>, <A HREF="#DE1_q_b[25]_clock_1">DE1_q_b[25]_clock_1</A>, <A HREF="#DE1_q_b[25]_clock_enable_0">DE1_q_b[25]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[25]">DE1_q_b[25]</A> = <A HREF="#DE1_q_b[25]_PORT_B_data_out">DE1_q_b[25]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[25]_PORT_A_data_in">DE2_q_b[25]_PORT_A_data_in</A> = <A HREF="#YD1L911">YD1L911</A>;
<P><A NAME="DE2_q_b[25]_PORT_A_data_in_reg">DE2_q_b[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[25]_PORT_A_data_in">DE2_q_b[25]_PORT_A_data_in</A>, DE2_q_b[25]_clock_0, , , );
<P><A NAME="DE2_q_b[25]_PORT_A_address">DE2_q_b[25]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[25]_PORT_A_address_reg">DE2_q_b[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[25]_PORT_A_address">DE2_q_b[25]_PORT_A_address</A>, DE2_q_b[25]_clock_0, , , );
<P><A NAME="DE2_q_b[25]_PORT_B_address">DE2_q_b[25]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[25]_PORT_B_address_reg">DE2_q_b[25]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[25]_PORT_B_address">DE2_q_b[25]_PORT_B_address</A>, DE2_q_b[25]_clock_1, , , );
<P><A NAME="DE2_q_b[25]_PORT_A_write_enable">DE2_q_b[25]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[25]_PORT_A_write_enable_reg">DE2_q_b[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[25]_PORT_A_write_enable">DE2_q_b[25]_PORT_A_write_enable</A>, DE2_q_b[25]_clock_0, , , );
<P><A NAME="DE2_q_b[25]_PORT_B_read_enable">DE2_q_b[25]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[25]_PORT_B_read_enable_reg">DE2_q_b[25]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[25]_PORT_B_read_enable">DE2_q_b[25]_PORT_B_read_enable</A>, DE2_q_b[25]_clock_1, , , );
<P><A NAME="DE2_q_b[25]_clock_0">DE2_q_b[25]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[25]_clock_1">DE2_q_b[25]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[25]_clock_enable_0">DE2_q_b[25]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[25]_PORT_B_data_out">DE2_q_b[25]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[25]_PORT_A_data_in_reg">DE2_q_b[25]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[25]_PORT_A_address_reg">DE2_q_b[25]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[25]_PORT_B_address_reg">DE2_q_b[25]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[25]_PORT_A_write_enable_reg">DE2_q_b[25]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[25]_PORT_B_read_enable_reg">DE2_q_b[25]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[25]_clock_0">DE2_q_b[25]_clock_0</A>, <A HREF="#DE2_q_b[25]_clock_1">DE2_q_b[25]_clock_1</A>, <A HREF="#DE2_q_b[25]_clock_enable_0">DE2_q_b[25]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[25]">DE2_q_b[25]</A> = <A HREF="#DE2_q_b[25]_PORT_B_data_out">DE2_q_b[25]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[21]_PORT_A_data_in">DE2_q_b[21]_PORT_A_data_in</A> = <A HREF="#YD1L907">YD1L907</A>;
<P><A NAME="DE2_q_b[21]_PORT_A_data_in_reg">DE2_q_b[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[21]_PORT_A_data_in">DE2_q_b[21]_PORT_A_data_in</A>, DE2_q_b[21]_clock_0, , , );
<P><A NAME="DE2_q_b[21]_PORT_A_address">DE2_q_b[21]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[21]_PORT_A_address_reg">DE2_q_b[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[21]_PORT_A_address">DE2_q_b[21]_PORT_A_address</A>, DE2_q_b[21]_clock_0, , , );
<P><A NAME="DE2_q_b[21]_PORT_B_address">DE2_q_b[21]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[21]_PORT_B_address_reg">DE2_q_b[21]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[21]_PORT_B_address">DE2_q_b[21]_PORT_B_address</A>, DE2_q_b[21]_clock_1, , , );
<P><A NAME="DE2_q_b[21]_PORT_A_write_enable">DE2_q_b[21]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[21]_PORT_A_write_enable_reg">DE2_q_b[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[21]_PORT_A_write_enable">DE2_q_b[21]_PORT_A_write_enable</A>, DE2_q_b[21]_clock_0, , , );
<P><A NAME="DE2_q_b[21]_PORT_B_read_enable">DE2_q_b[21]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[21]_PORT_B_read_enable_reg">DE2_q_b[21]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[21]_PORT_B_read_enable">DE2_q_b[21]_PORT_B_read_enable</A>, DE2_q_b[21]_clock_1, , , );
<P><A NAME="DE2_q_b[21]_clock_0">DE2_q_b[21]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[21]_clock_1">DE2_q_b[21]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[21]_clock_enable_0">DE2_q_b[21]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[21]_PORT_B_data_out">DE2_q_b[21]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[21]_PORT_A_data_in_reg">DE2_q_b[21]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[21]_PORT_A_address_reg">DE2_q_b[21]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[21]_PORT_B_address_reg">DE2_q_b[21]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[21]_PORT_A_write_enable_reg">DE2_q_b[21]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[21]_PORT_B_read_enable_reg">DE2_q_b[21]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[21]_clock_0">DE2_q_b[21]_clock_0</A>, <A HREF="#DE2_q_b[21]_clock_1">DE2_q_b[21]_clock_1</A>, <A HREF="#DE2_q_b[21]_clock_enable_0">DE2_q_b[21]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[21]">DE2_q_b[21]</A> = <A HREF="#DE2_q_b[21]_PORT_B_data_out">DE2_q_b[21]_PORT_B_data_out</A>[0];


<P> --YD1_D_iw[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[25]">YD1_D_iw[25]</A> = DFFEAS(<A HREF="#YD1L665">YD1L665</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --YD1L22 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
<P><A NAME="YD1L22_adder_eqn">YD1L22_adder_eqn</A> = ( <A HREF="#YD1_F_pc[19]">YD1_F_pc[19]</A> ) + ( GND ) + ( <A HREF="#YD1L15">YD1L15</A> );
<P><A NAME="YD1L22">YD1L22</A> = SUM(<A HREF="#YD1L22_adder_eqn">YD1L22_adder_eqn</A>);

<P> --YD1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
<P><A NAME="YD1L23_adder_eqn">YD1L23_adder_eqn</A> = ( <A HREF="#YD1_F_pc[19]">YD1_F_pc[19]</A> ) + ( GND ) + ( <A HREF="#YD1L15">YD1L15</A> );
<P><A NAME="YD1L23">YD1L23</A> = CARRY(<A HREF="#YD1L23_adder_eqn">YD1L23_adder_eqn</A>);


<P> --DE1_q_b[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[21]_PORT_A_data_in">DE1_q_b[21]_PORT_A_data_in</A> = <A HREF="#YD1L907">YD1L907</A>;
<P><A NAME="DE1_q_b[21]_PORT_A_data_in_reg">DE1_q_b[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[21]_PORT_A_data_in">DE1_q_b[21]_PORT_A_data_in</A>, DE1_q_b[21]_clock_0, , , );
<P><A NAME="DE1_q_b[21]_PORT_A_address">DE1_q_b[21]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[21]_PORT_A_address_reg">DE1_q_b[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[21]_PORT_A_address">DE1_q_b[21]_PORT_A_address</A>, DE1_q_b[21]_clock_0, , , );
<P><A NAME="DE1_q_b[21]_PORT_B_address">DE1_q_b[21]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[21]_PORT_B_address_reg">DE1_q_b[21]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[21]_PORT_B_address">DE1_q_b[21]_PORT_B_address</A>, DE1_q_b[21]_clock_1, , , );
<P><A NAME="DE1_q_b[21]_PORT_A_write_enable">DE1_q_b[21]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[21]_PORT_A_write_enable_reg">DE1_q_b[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[21]_PORT_A_write_enable">DE1_q_b[21]_PORT_A_write_enable</A>, DE1_q_b[21]_clock_0, , , );
<P><A NAME="DE1_q_b[21]_PORT_B_read_enable">DE1_q_b[21]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[21]_PORT_B_read_enable_reg">DE1_q_b[21]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[21]_PORT_B_read_enable">DE1_q_b[21]_PORT_B_read_enable</A>, DE1_q_b[21]_clock_1, , , );
<P><A NAME="DE1_q_b[21]_clock_0">DE1_q_b[21]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[21]_clock_1">DE1_q_b[21]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[21]_clock_enable_0">DE1_q_b[21]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[21]_PORT_B_data_out">DE1_q_b[21]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[21]_PORT_A_data_in_reg">DE1_q_b[21]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[21]_PORT_A_address_reg">DE1_q_b[21]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[21]_PORT_B_address_reg">DE1_q_b[21]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[21]_PORT_A_write_enable_reg">DE1_q_b[21]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[21]_PORT_B_read_enable_reg">DE1_q_b[21]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[21]_clock_0">DE1_q_b[21]_clock_0</A>, <A HREF="#DE1_q_b[21]_clock_1">DE1_q_b[21]_clock_1</A>, <A HREF="#DE1_q_b[21]_clock_enable_0">DE1_q_b[21]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[21]">DE1_q_b[21]</A> = <A HREF="#DE1_q_b[21]_PORT_B_data_out">DE1_q_b[21]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[18]_PORT_A_data_in">DE2_q_b[18]_PORT_A_data_in</A> = <A HREF="#YD1L904">YD1L904</A>;
<P><A NAME="DE2_q_b[18]_PORT_A_data_in_reg">DE2_q_b[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[18]_PORT_A_data_in">DE2_q_b[18]_PORT_A_data_in</A>, DE2_q_b[18]_clock_0, , , );
<P><A NAME="DE2_q_b[18]_PORT_A_address">DE2_q_b[18]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[18]_PORT_A_address_reg">DE2_q_b[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[18]_PORT_A_address">DE2_q_b[18]_PORT_A_address</A>, DE2_q_b[18]_clock_0, , , );
<P><A NAME="DE2_q_b[18]_PORT_B_address">DE2_q_b[18]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[18]_PORT_B_address_reg">DE2_q_b[18]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[18]_PORT_B_address">DE2_q_b[18]_PORT_B_address</A>, DE2_q_b[18]_clock_1, , , );
<P><A NAME="DE2_q_b[18]_PORT_A_write_enable">DE2_q_b[18]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[18]_PORT_A_write_enable_reg">DE2_q_b[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[18]_PORT_A_write_enable">DE2_q_b[18]_PORT_A_write_enable</A>, DE2_q_b[18]_clock_0, , , );
<P><A NAME="DE2_q_b[18]_PORT_B_read_enable">DE2_q_b[18]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[18]_PORT_B_read_enable_reg">DE2_q_b[18]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[18]_PORT_B_read_enable">DE2_q_b[18]_PORT_B_read_enable</A>, DE2_q_b[18]_clock_1, , , );
<P><A NAME="DE2_q_b[18]_clock_0">DE2_q_b[18]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[18]_clock_1">DE2_q_b[18]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[18]_clock_enable_0">DE2_q_b[18]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[18]_PORT_B_data_out">DE2_q_b[18]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[18]_PORT_A_data_in_reg">DE2_q_b[18]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[18]_PORT_A_address_reg">DE2_q_b[18]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[18]_PORT_B_address_reg">DE2_q_b[18]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[18]_PORT_A_write_enable_reg">DE2_q_b[18]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[18]_PORT_B_read_enable_reg">DE2_q_b[18]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[18]_clock_0">DE2_q_b[18]_clock_0</A>, <A HREF="#DE2_q_b[18]_clock_1">DE2_q_b[18]_clock_1</A>, <A HREF="#DE2_q_b[18]_clock_enable_0">DE2_q_b[18]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[18]">DE2_q_b[18]</A> = <A HREF="#DE2_q_b[18]_PORT_B_data_out">DE2_q_b[18]_PORT_B_data_out</A>[0];


<P> --YD1_D_iw[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[22]">YD1_D_iw[22]</A> = DFFEAS(<A HREF="#YD1L662">YD1L662</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --YD1L26 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
<P><A NAME="YD1L26_adder_eqn">YD1L26_adder_eqn</A> = ( <A HREF="#YD1_F_pc[16]">YD1_F_pc[16]</A> ) + ( GND ) + ( <A HREF="#YD1L63">YD1L63</A> );
<P><A NAME="YD1L26">YD1L26</A> = SUM(<A HREF="#YD1L26_adder_eqn">YD1L26_adder_eqn</A>);

<P> --YD1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
<P><A NAME="YD1L27_adder_eqn">YD1L27_adder_eqn</A> = ( <A HREF="#YD1_F_pc[16]">YD1_F_pc[16]</A> ) + ( GND ) + ( <A HREF="#YD1L63">YD1L63</A> );
<P><A NAME="YD1L27">YD1L27</A> = CARRY(<A HREF="#YD1L27_adder_eqn">YD1L27_adder_eqn</A>);


<P> --DE1_q_b[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[18]_PORT_A_data_in">DE1_q_b[18]_PORT_A_data_in</A> = <A HREF="#YD1L904">YD1L904</A>;
<P><A NAME="DE1_q_b[18]_PORT_A_data_in_reg">DE1_q_b[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[18]_PORT_A_data_in">DE1_q_b[18]_PORT_A_data_in</A>, DE1_q_b[18]_clock_0, , , );
<P><A NAME="DE1_q_b[18]_PORT_A_address">DE1_q_b[18]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[18]_PORT_A_address_reg">DE1_q_b[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[18]_PORT_A_address">DE1_q_b[18]_PORT_A_address</A>, DE1_q_b[18]_clock_0, , , );
<P><A NAME="DE1_q_b[18]_PORT_B_address">DE1_q_b[18]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[18]_PORT_B_address_reg">DE1_q_b[18]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[18]_PORT_B_address">DE1_q_b[18]_PORT_B_address</A>, DE1_q_b[18]_clock_1, , , );
<P><A NAME="DE1_q_b[18]_PORT_A_write_enable">DE1_q_b[18]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[18]_PORT_A_write_enable_reg">DE1_q_b[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[18]_PORT_A_write_enable">DE1_q_b[18]_PORT_A_write_enable</A>, DE1_q_b[18]_clock_0, , , );
<P><A NAME="DE1_q_b[18]_PORT_B_read_enable">DE1_q_b[18]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[18]_PORT_B_read_enable_reg">DE1_q_b[18]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[18]_PORT_B_read_enable">DE1_q_b[18]_PORT_B_read_enable</A>, DE1_q_b[18]_clock_1, , , );
<P><A NAME="DE1_q_b[18]_clock_0">DE1_q_b[18]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[18]_clock_1">DE1_q_b[18]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[18]_clock_enable_0">DE1_q_b[18]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[18]_PORT_B_data_out">DE1_q_b[18]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[18]_PORT_A_data_in_reg">DE1_q_b[18]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[18]_PORT_A_address_reg">DE1_q_b[18]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[18]_PORT_B_address_reg">DE1_q_b[18]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[18]_PORT_A_write_enable_reg">DE1_q_b[18]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[18]_PORT_B_read_enable_reg">DE1_q_b[18]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[18]_clock_0">DE1_q_b[18]_clock_0</A>, <A HREF="#DE1_q_b[18]_clock_1">DE1_q_b[18]_clock_1</A>, <A HREF="#DE1_q_b[18]_clock_enable_0">DE1_q_b[18]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[18]">DE1_q_b[18]</A> = <A HREF="#DE1_q_b[18]_PORT_B_data_out">DE1_q_b[18]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[19]_PORT_A_data_in">DE2_q_b[19]_PORT_A_data_in</A> = <A HREF="#YD1L905">YD1L905</A>;
<P><A NAME="DE2_q_b[19]_PORT_A_data_in_reg">DE2_q_b[19]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[19]_PORT_A_data_in">DE2_q_b[19]_PORT_A_data_in</A>, DE2_q_b[19]_clock_0, , , );
<P><A NAME="DE2_q_b[19]_PORT_A_address">DE2_q_b[19]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[19]_PORT_A_address_reg">DE2_q_b[19]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[19]_PORT_A_address">DE2_q_b[19]_PORT_A_address</A>, DE2_q_b[19]_clock_0, , , );
<P><A NAME="DE2_q_b[19]_PORT_B_address">DE2_q_b[19]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[19]_PORT_B_address_reg">DE2_q_b[19]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[19]_PORT_B_address">DE2_q_b[19]_PORT_B_address</A>, DE2_q_b[19]_clock_1, , , );
<P><A NAME="DE2_q_b[19]_PORT_A_write_enable">DE2_q_b[19]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[19]_PORT_A_write_enable_reg">DE2_q_b[19]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[19]_PORT_A_write_enable">DE2_q_b[19]_PORT_A_write_enable</A>, DE2_q_b[19]_clock_0, , , );
<P><A NAME="DE2_q_b[19]_PORT_B_read_enable">DE2_q_b[19]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[19]_PORT_B_read_enable_reg">DE2_q_b[19]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[19]_PORT_B_read_enable">DE2_q_b[19]_PORT_B_read_enable</A>, DE2_q_b[19]_clock_1, , , );
<P><A NAME="DE2_q_b[19]_clock_0">DE2_q_b[19]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[19]_clock_1">DE2_q_b[19]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[19]_clock_enable_0">DE2_q_b[19]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[19]_PORT_B_data_out">DE2_q_b[19]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[19]_PORT_A_data_in_reg">DE2_q_b[19]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[19]_PORT_A_address_reg">DE2_q_b[19]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[19]_PORT_B_address_reg">DE2_q_b[19]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[19]_PORT_A_write_enable_reg">DE2_q_b[19]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[19]_PORT_B_read_enable_reg">DE2_q_b[19]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[19]_clock_0">DE2_q_b[19]_clock_0</A>, <A HREF="#DE2_q_b[19]_clock_1">DE2_q_b[19]_clock_1</A>, <A HREF="#DE2_q_b[19]_clock_enable_0">DE2_q_b[19]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[19]">DE2_q_b[19]</A> = <A HREF="#DE2_q_b[19]_PORT_B_data_out">DE2_q_b[19]_PORT_B_data_out</A>[0];


<P> --YD1_D_iw[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[23]">YD1_D_iw[23]</A> = DFFEAS(<A HREF="#YD1L663">YD1L663</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --YD1L30 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
<P><A NAME="YD1L30_adder_eqn">YD1L30_adder_eqn</A> = ( <A HREF="#YD1_F_pc[17]">YD1_F_pc[17]</A> ) + ( GND ) + ( <A HREF="#YD1L27">YD1L27</A> );
<P><A NAME="YD1L30">YD1L30</A> = SUM(<A HREF="#YD1L30_adder_eqn">YD1L30_adder_eqn</A>);

<P> --YD1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
<P><A NAME="YD1L31_adder_eqn">YD1L31_adder_eqn</A> = ( <A HREF="#YD1_F_pc[17]">YD1_F_pc[17]</A> ) + ( GND ) + ( <A HREF="#YD1L27">YD1L27</A> );
<P><A NAME="YD1L31">YD1L31</A> = CARRY(<A HREF="#YD1L31_adder_eqn">YD1L31_adder_eqn</A>);


<P> --DE1_q_b[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[19]_PORT_A_data_in">DE1_q_b[19]_PORT_A_data_in</A> = <A HREF="#YD1L905">YD1L905</A>;
<P><A NAME="DE1_q_b[19]_PORT_A_data_in_reg">DE1_q_b[19]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[19]_PORT_A_data_in">DE1_q_b[19]_PORT_A_data_in</A>, DE1_q_b[19]_clock_0, , , );
<P><A NAME="DE1_q_b[19]_PORT_A_address">DE1_q_b[19]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[19]_PORT_A_address_reg">DE1_q_b[19]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[19]_PORT_A_address">DE1_q_b[19]_PORT_A_address</A>, DE1_q_b[19]_clock_0, , , );
<P><A NAME="DE1_q_b[19]_PORT_B_address">DE1_q_b[19]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[19]_PORT_B_address_reg">DE1_q_b[19]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[19]_PORT_B_address">DE1_q_b[19]_PORT_B_address</A>, DE1_q_b[19]_clock_1, , , );
<P><A NAME="DE1_q_b[19]_PORT_A_write_enable">DE1_q_b[19]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[19]_PORT_A_write_enable_reg">DE1_q_b[19]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[19]_PORT_A_write_enable">DE1_q_b[19]_PORT_A_write_enable</A>, DE1_q_b[19]_clock_0, , , );
<P><A NAME="DE1_q_b[19]_PORT_B_read_enable">DE1_q_b[19]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[19]_PORT_B_read_enable_reg">DE1_q_b[19]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[19]_PORT_B_read_enable">DE1_q_b[19]_PORT_B_read_enable</A>, DE1_q_b[19]_clock_1, , , );
<P><A NAME="DE1_q_b[19]_clock_0">DE1_q_b[19]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[19]_clock_1">DE1_q_b[19]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[19]_clock_enable_0">DE1_q_b[19]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[19]_PORT_B_data_out">DE1_q_b[19]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[19]_PORT_A_data_in_reg">DE1_q_b[19]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[19]_PORT_A_address_reg">DE1_q_b[19]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[19]_PORT_B_address_reg">DE1_q_b[19]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[19]_PORT_A_write_enable_reg">DE1_q_b[19]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[19]_PORT_B_read_enable_reg">DE1_q_b[19]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[19]_clock_0">DE1_q_b[19]_clock_0</A>, <A HREF="#DE1_q_b[19]_clock_1">DE1_q_b[19]_clock_1</A>, <A HREF="#DE1_q_b[19]_clock_enable_0">DE1_q_b[19]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[19]">DE1_q_b[19]</A> = <A HREF="#DE1_q_b[19]_PORT_B_data_out">DE1_q_b[19]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[22]_PORT_A_data_in">DE2_q_b[22]_PORT_A_data_in</A> = <A HREF="#YD1L908">YD1L908</A>;
<P><A NAME="DE2_q_b[22]_PORT_A_data_in_reg">DE2_q_b[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[22]_PORT_A_data_in">DE2_q_b[22]_PORT_A_data_in</A>, DE2_q_b[22]_clock_0, , , );
<P><A NAME="DE2_q_b[22]_PORT_A_address">DE2_q_b[22]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[22]_PORT_A_address_reg">DE2_q_b[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[22]_PORT_A_address">DE2_q_b[22]_PORT_A_address</A>, DE2_q_b[22]_clock_0, , , );
<P><A NAME="DE2_q_b[22]_PORT_B_address">DE2_q_b[22]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[22]_PORT_B_address_reg">DE2_q_b[22]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[22]_PORT_B_address">DE2_q_b[22]_PORT_B_address</A>, DE2_q_b[22]_clock_1, , , );
<P><A NAME="DE2_q_b[22]_PORT_A_write_enable">DE2_q_b[22]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[22]_PORT_A_write_enable_reg">DE2_q_b[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[22]_PORT_A_write_enable">DE2_q_b[22]_PORT_A_write_enable</A>, DE2_q_b[22]_clock_0, , , );
<P><A NAME="DE2_q_b[22]_PORT_B_read_enable">DE2_q_b[22]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[22]_PORT_B_read_enable_reg">DE2_q_b[22]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[22]_PORT_B_read_enable">DE2_q_b[22]_PORT_B_read_enable</A>, DE2_q_b[22]_clock_1, , , );
<P><A NAME="DE2_q_b[22]_clock_0">DE2_q_b[22]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[22]_clock_1">DE2_q_b[22]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[22]_clock_enable_0">DE2_q_b[22]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[22]_PORT_B_data_out">DE2_q_b[22]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[22]_PORT_A_data_in_reg">DE2_q_b[22]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[22]_PORT_A_address_reg">DE2_q_b[22]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[22]_PORT_B_address_reg">DE2_q_b[22]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[22]_PORT_A_write_enable_reg">DE2_q_b[22]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[22]_PORT_B_read_enable_reg">DE2_q_b[22]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[22]_clock_0">DE2_q_b[22]_clock_0</A>, <A HREF="#DE2_q_b[22]_clock_1">DE2_q_b[22]_clock_1</A>, <A HREF="#DE2_q_b[22]_clock_enable_0">DE2_q_b[22]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[22]">DE2_q_b[22]</A> = <A HREF="#DE2_q_b[22]_PORT_B_data_out">DE2_q_b[22]_PORT_B_data_out</A>[0];


<P> --YD1_D_iw[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[26]">YD1_D_iw[26]</A> = DFFEAS(<A HREF="#YD1L666">YD1L666</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --YD1L34 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
<P><A NAME="YD1L34_adder_eqn">YD1L34_adder_eqn</A> = ( <A HREF="#YD1_F_pc[20]">YD1_F_pc[20]</A> ) + ( GND ) + ( <A HREF="#YD1L23">YD1L23</A> );
<P><A NAME="YD1L34">YD1L34</A> = SUM(<A HREF="#YD1L34_adder_eqn">YD1L34_adder_eqn</A>);

<P> --YD1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
<P><A NAME="YD1L35_adder_eqn">YD1L35_adder_eqn</A> = ( <A HREF="#YD1_F_pc[20]">YD1_F_pc[20]</A> ) + ( GND ) + ( <A HREF="#YD1L23">YD1L23</A> );
<P><A NAME="YD1L35">YD1L35</A> = CARRY(<A HREF="#YD1L35_adder_eqn">YD1L35_adder_eqn</A>);


<P> --DE1_q_b[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[22]_PORT_A_data_in">DE1_q_b[22]_PORT_A_data_in</A> = <A HREF="#YD1L908">YD1L908</A>;
<P><A NAME="DE1_q_b[22]_PORT_A_data_in_reg">DE1_q_b[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[22]_PORT_A_data_in">DE1_q_b[22]_PORT_A_data_in</A>, DE1_q_b[22]_clock_0, , , );
<P><A NAME="DE1_q_b[22]_PORT_A_address">DE1_q_b[22]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[22]_PORT_A_address_reg">DE1_q_b[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[22]_PORT_A_address">DE1_q_b[22]_PORT_A_address</A>, DE1_q_b[22]_clock_0, , , );
<P><A NAME="DE1_q_b[22]_PORT_B_address">DE1_q_b[22]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[22]_PORT_B_address_reg">DE1_q_b[22]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[22]_PORT_B_address">DE1_q_b[22]_PORT_B_address</A>, DE1_q_b[22]_clock_1, , , );
<P><A NAME="DE1_q_b[22]_PORT_A_write_enable">DE1_q_b[22]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[22]_PORT_A_write_enable_reg">DE1_q_b[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[22]_PORT_A_write_enable">DE1_q_b[22]_PORT_A_write_enable</A>, DE1_q_b[22]_clock_0, , , );
<P><A NAME="DE1_q_b[22]_PORT_B_read_enable">DE1_q_b[22]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[22]_PORT_B_read_enable_reg">DE1_q_b[22]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[22]_PORT_B_read_enable">DE1_q_b[22]_PORT_B_read_enable</A>, DE1_q_b[22]_clock_1, , , );
<P><A NAME="DE1_q_b[22]_clock_0">DE1_q_b[22]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[22]_clock_1">DE1_q_b[22]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[22]_clock_enable_0">DE1_q_b[22]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[22]_PORT_B_data_out">DE1_q_b[22]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[22]_PORT_A_data_in_reg">DE1_q_b[22]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[22]_PORT_A_address_reg">DE1_q_b[22]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[22]_PORT_B_address_reg">DE1_q_b[22]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[22]_PORT_A_write_enable_reg">DE1_q_b[22]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[22]_PORT_B_read_enable_reg">DE1_q_b[22]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[22]_clock_0">DE1_q_b[22]_clock_0</A>, <A HREF="#DE1_q_b[22]_clock_1">DE1_q_b[22]_clock_1</A>, <A HREF="#DE1_q_b[22]_clock_enable_0">DE1_q_b[22]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[22]">DE1_q_b[22]</A> = <A HREF="#DE1_q_b[22]_PORT_B_data_out">DE1_q_b[22]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[23]_PORT_A_data_in">DE2_q_b[23]_PORT_A_data_in</A> = <A HREF="#YD1L909">YD1L909</A>;
<P><A NAME="DE2_q_b[23]_PORT_A_data_in_reg">DE2_q_b[23]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[23]_PORT_A_data_in">DE2_q_b[23]_PORT_A_data_in</A>, DE2_q_b[23]_clock_0, , , );
<P><A NAME="DE2_q_b[23]_PORT_A_address">DE2_q_b[23]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[23]_PORT_A_address_reg">DE2_q_b[23]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[23]_PORT_A_address">DE2_q_b[23]_PORT_A_address</A>, DE2_q_b[23]_clock_0, , , );
<P><A NAME="DE2_q_b[23]_PORT_B_address">DE2_q_b[23]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[23]_PORT_B_address_reg">DE2_q_b[23]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[23]_PORT_B_address">DE2_q_b[23]_PORT_B_address</A>, DE2_q_b[23]_clock_1, , , );
<P><A NAME="DE2_q_b[23]_PORT_A_write_enable">DE2_q_b[23]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[23]_PORT_A_write_enable_reg">DE2_q_b[23]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[23]_PORT_A_write_enable">DE2_q_b[23]_PORT_A_write_enable</A>, DE2_q_b[23]_clock_0, , , );
<P><A NAME="DE2_q_b[23]_PORT_B_read_enable">DE2_q_b[23]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[23]_PORT_B_read_enable_reg">DE2_q_b[23]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[23]_PORT_B_read_enable">DE2_q_b[23]_PORT_B_read_enable</A>, DE2_q_b[23]_clock_1, , , );
<P><A NAME="DE2_q_b[23]_clock_0">DE2_q_b[23]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[23]_clock_1">DE2_q_b[23]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[23]_clock_enable_0">DE2_q_b[23]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[23]_PORT_B_data_out">DE2_q_b[23]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[23]_PORT_A_data_in_reg">DE2_q_b[23]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[23]_PORT_A_address_reg">DE2_q_b[23]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[23]_PORT_B_address_reg">DE2_q_b[23]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[23]_PORT_A_write_enable_reg">DE2_q_b[23]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[23]_PORT_B_read_enable_reg">DE2_q_b[23]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[23]_clock_0">DE2_q_b[23]_clock_0</A>, <A HREF="#DE2_q_b[23]_clock_1">DE2_q_b[23]_clock_1</A>, <A HREF="#DE2_q_b[23]_clock_enable_0">DE2_q_b[23]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[23]">DE2_q_b[23]</A> = <A HREF="#DE2_q_b[23]_PORT_B_data_out">DE2_q_b[23]_PORT_B_data_out</A>[0];


<P> --YD1L38 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
<P><A NAME="YD1L38_adder_eqn">YD1L38_adder_eqn</A> = ( <A HREF="#YD1_F_pc[21]">YD1_F_pc[21]</A> ) + ( GND ) + ( <A HREF="#YD1L35">YD1L35</A> );
<P><A NAME="YD1L38">YD1L38</A> = SUM(<A HREF="#YD1L38_adder_eqn">YD1L38_adder_eqn</A>);

<P> --YD1L39 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
<P><A NAME="YD1L39_adder_eqn">YD1L39_adder_eqn</A> = ( <A HREF="#YD1_F_pc[21]">YD1_F_pc[21]</A> ) + ( GND ) + ( <A HREF="#YD1L35">YD1L35</A> );
<P><A NAME="YD1L39">YD1L39</A> = CARRY(<A HREF="#YD1L39_adder_eqn">YD1L39_adder_eqn</A>);


<P> --YD1_D_iw[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[27]">YD1_D_iw[27]</A> = DFFEAS(<A HREF="#YD1L667">YD1L667</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --DE1_q_b[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[23]_PORT_A_data_in">DE1_q_b[23]_PORT_A_data_in</A> = <A HREF="#YD1L909">YD1L909</A>;
<P><A NAME="DE1_q_b[23]_PORT_A_data_in_reg">DE1_q_b[23]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[23]_PORT_A_data_in">DE1_q_b[23]_PORT_A_data_in</A>, DE1_q_b[23]_clock_0, , , );
<P><A NAME="DE1_q_b[23]_PORT_A_address">DE1_q_b[23]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[23]_PORT_A_address_reg">DE1_q_b[23]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[23]_PORT_A_address">DE1_q_b[23]_PORT_A_address</A>, DE1_q_b[23]_clock_0, , , );
<P><A NAME="DE1_q_b[23]_PORT_B_address">DE1_q_b[23]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[23]_PORT_B_address_reg">DE1_q_b[23]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[23]_PORT_B_address">DE1_q_b[23]_PORT_B_address</A>, DE1_q_b[23]_clock_1, , , );
<P><A NAME="DE1_q_b[23]_PORT_A_write_enable">DE1_q_b[23]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[23]_PORT_A_write_enable_reg">DE1_q_b[23]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[23]_PORT_A_write_enable">DE1_q_b[23]_PORT_A_write_enable</A>, DE1_q_b[23]_clock_0, , , );
<P><A NAME="DE1_q_b[23]_PORT_B_read_enable">DE1_q_b[23]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[23]_PORT_B_read_enable_reg">DE1_q_b[23]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[23]_PORT_B_read_enable">DE1_q_b[23]_PORT_B_read_enable</A>, DE1_q_b[23]_clock_1, , , );
<P><A NAME="DE1_q_b[23]_clock_0">DE1_q_b[23]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[23]_clock_1">DE1_q_b[23]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[23]_clock_enable_0">DE1_q_b[23]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[23]_PORT_B_data_out">DE1_q_b[23]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[23]_PORT_A_data_in_reg">DE1_q_b[23]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[23]_PORT_A_address_reg">DE1_q_b[23]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[23]_PORT_B_address_reg">DE1_q_b[23]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[23]_PORT_A_write_enable_reg">DE1_q_b[23]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[23]_PORT_B_read_enable_reg">DE1_q_b[23]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[23]_clock_0">DE1_q_b[23]_clock_0</A>, <A HREF="#DE1_q_b[23]_clock_1">DE1_q_b[23]_clock_1</A>, <A HREF="#DE1_q_b[23]_clock_enable_0">DE1_q_b[23]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[23]">DE1_q_b[23]</A> = <A HREF="#DE1_q_b[23]_PORT_B_data_out">DE1_q_b[23]_PORT_B_data_out</A>[0];


<P> --YD1_E_shift_rot_result[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[27]">YD1_E_shift_rot_result[27]</A> = DFFEAS(<A HREF="#YD1L503">YD1L503</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[27]">YD1_E_src1[27]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1L42 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
<P><A NAME="YD1L42_adder_eqn">YD1L42_adder_eqn</A> = ( !<A HREF="#YD1_F_pc[24]">YD1_F_pc[24]</A> ) + ( GND ) + ( <A HREF="#YD1L19">YD1L19</A> );
<P><A NAME="YD1L42">YD1L42</A> = SUM(<A HREF="#YD1L42_adder_eqn">YD1L42_adder_eqn</A>);


<P> --YD1_D_iw[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[30]">YD1_D_iw[30]</A> = DFFEAS(<A HREF="#YD1L670">YD1L670</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --DE1_q_b[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[26]_PORT_A_data_in">DE1_q_b[26]_PORT_A_data_in</A> = <A HREF="#YD1L912">YD1L912</A>;
<P><A NAME="DE1_q_b[26]_PORT_A_data_in_reg">DE1_q_b[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[26]_PORT_A_data_in">DE1_q_b[26]_PORT_A_data_in</A>, DE1_q_b[26]_clock_0, , , );
<P><A NAME="DE1_q_b[26]_PORT_A_address">DE1_q_b[26]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[26]_PORT_A_address_reg">DE1_q_b[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[26]_PORT_A_address">DE1_q_b[26]_PORT_A_address</A>, DE1_q_b[26]_clock_0, , , );
<P><A NAME="DE1_q_b[26]_PORT_B_address">DE1_q_b[26]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[26]_PORT_B_address_reg">DE1_q_b[26]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[26]_PORT_B_address">DE1_q_b[26]_PORT_B_address</A>, DE1_q_b[26]_clock_1, , , );
<P><A NAME="DE1_q_b[26]_PORT_A_write_enable">DE1_q_b[26]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[26]_PORT_A_write_enable_reg">DE1_q_b[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[26]_PORT_A_write_enable">DE1_q_b[26]_PORT_A_write_enable</A>, DE1_q_b[26]_clock_0, , , );
<P><A NAME="DE1_q_b[26]_PORT_B_read_enable">DE1_q_b[26]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[26]_PORT_B_read_enable_reg">DE1_q_b[26]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[26]_PORT_B_read_enable">DE1_q_b[26]_PORT_B_read_enable</A>, DE1_q_b[26]_clock_1, , , );
<P><A NAME="DE1_q_b[26]_clock_0">DE1_q_b[26]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[26]_clock_1">DE1_q_b[26]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[26]_clock_enable_0">DE1_q_b[26]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[26]_PORT_B_data_out">DE1_q_b[26]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[26]_PORT_A_data_in_reg">DE1_q_b[26]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[26]_PORT_A_address_reg">DE1_q_b[26]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[26]_PORT_B_address_reg">DE1_q_b[26]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[26]_PORT_A_write_enable_reg">DE1_q_b[26]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[26]_PORT_B_read_enable_reg">DE1_q_b[26]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[26]_clock_0">DE1_q_b[26]_clock_0</A>, <A HREF="#DE1_q_b[26]_clock_1">DE1_q_b[26]_clock_1</A>, <A HREF="#DE1_q_b[26]_clock_enable_0">DE1_q_b[26]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[26]">DE1_q_b[26]</A> = <A HREF="#DE1_q_b[26]_PORT_B_data_out">DE1_q_b[26]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[26]_PORT_A_data_in">DE2_q_b[26]_PORT_A_data_in</A> = <A HREF="#YD1L912">YD1L912</A>;
<P><A NAME="DE2_q_b[26]_PORT_A_data_in_reg">DE2_q_b[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[26]_PORT_A_data_in">DE2_q_b[26]_PORT_A_data_in</A>, DE2_q_b[26]_clock_0, , , );
<P><A NAME="DE2_q_b[26]_PORT_A_address">DE2_q_b[26]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[26]_PORT_A_address_reg">DE2_q_b[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[26]_PORT_A_address">DE2_q_b[26]_PORT_A_address</A>, DE2_q_b[26]_clock_0, , , );
<P><A NAME="DE2_q_b[26]_PORT_B_address">DE2_q_b[26]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[26]_PORT_B_address_reg">DE2_q_b[26]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[26]_PORT_B_address">DE2_q_b[26]_PORT_B_address</A>, DE2_q_b[26]_clock_1, , , );
<P><A NAME="DE2_q_b[26]_PORT_A_write_enable">DE2_q_b[26]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[26]_PORT_A_write_enable_reg">DE2_q_b[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[26]_PORT_A_write_enable">DE2_q_b[26]_PORT_A_write_enable</A>, DE2_q_b[26]_clock_0, , , );
<P><A NAME="DE2_q_b[26]_PORT_B_read_enable">DE2_q_b[26]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[26]_PORT_B_read_enable_reg">DE2_q_b[26]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[26]_PORT_B_read_enable">DE2_q_b[26]_PORT_B_read_enable</A>, DE2_q_b[26]_clock_1, , , );
<P><A NAME="DE2_q_b[26]_clock_0">DE2_q_b[26]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[26]_clock_1">DE2_q_b[26]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[26]_clock_enable_0">DE2_q_b[26]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[26]_PORT_B_data_out">DE2_q_b[26]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[26]_PORT_A_data_in_reg">DE2_q_b[26]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[26]_PORT_A_address_reg">DE2_q_b[26]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[26]_PORT_B_address_reg">DE2_q_b[26]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[26]_PORT_A_write_enable_reg">DE2_q_b[26]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[26]_PORT_B_read_enable_reg">DE2_q_b[26]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[26]_clock_0">DE2_q_b[26]_clock_0</A>, <A HREF="#DE2_q_b[26]_clock_1">DE2_q_b[26]_clock_1</A>, <A HREF="#DE2_q_b[26]_clock_enable_0">DE2_q_b[26]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[26]">DE2_q_b[26]</A> = <A HREF="#DE2_q_b[26]_PORT_B_data_out">DE2_q_b[26]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[24]_PORT_A_data_in">DE2_q_b[24]_PORT_A_data_in</A> = <A HREF="#YD1L910">YD1L910</A>;
<P><A NAME="DE2_q_b[24]_PORT_A_data_in_reg">DE2_q_b[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[24]_PORT_A_data_in">DE2_q_b[24]_PORT_A_data_in</A>, DE2_q_b[24]_clock_0, , , );
<P><A NAME="DE2_q_b[24]_PORT_A_address">DE2_q_b[24]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[24]_PORT_A_address_reg">DE2_q_b[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[24]_PORT_A_address">DE2_q_b[24]_PORT_A_address</A>, DE2_q_b[24]_clock_0, , , );
<P><A NAME="DE2_q_b[24]_PORT_B_address">DE2_q_b[24]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[24]_PORT_B_address_reg">DE2_q_b[24]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[24]_PORT_B_address">DE2_q_b[24]_PORT_B_address</A>, DE2_q_b[24]_clock_1, , , );
<P><A NAME="DE2_q_b[24]_PORT_A_write_enable">DE2_q_b[24]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[24]_PORT_A_write_enable_reg">DE2_q_b[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[24]_PORT_A_write_enable">DE2_q_b[24]_PORT_A_write_enable</A>, DE2_q_b[24]_clock_0, , , );
<P><A NAME="DE2_q_b[24]_PORT_B_read_enable">DE2_q_b[24]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[24]_PORT_B_read_enable_reg">DE2_q_b[24]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[24]_PORT_B_read_enable">DE2_q_b[24]_PORT_B_read_enable</A>, DE2_q_b[24]_clock_1, , , );
<P><A NAME="DE2_q_b[24]_clock_0">DE2_q_b[24]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[24]_clock_1">DE2_q_b[24]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[24]_clock_enable_0">DE2_q_b[24]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[24]_PORT_B_data_out">DE2_q_b[24]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[24]_PORT_A_data_in_reg">DE2_q_b[24]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[24]_PORT_A_address_reg">DE2_q_b[24]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[24]_PORT_B_address_reg">DE2_q_b[24]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[24]_PORT_A_write_enable_reg">DE2_q_b[24]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[24]_PORT_B_read_enable_reg">DE2_q_b[24]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[24]_clock_0">DE2_q_b[24]_clock_0</A>, <A HREF="#DE2_q_b[24]_clock_1">DE2_q_b[24]_clock_1</A>, <A HREF="#DE2_q_b[24]_clock_enable_0">DE2_q_b[24]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[24]">DE2_q_b[24]</A> = <A HREF="#DE2_q_b[24]_PORT_B_data_out">DE2_q_b[24]_PORT_B_data_out</A>[0];


<P> --YD1L46 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
<P><A NAME="YD1L46_adder_eqn">YD1L46_adder_eqn</A> = ( <A HREF="#YD1_F_pc[22]">YD1_F_pc[22]</A> ) + ( GND ) + ( <A HREF="#YD1L39">YD1L39</A> );
<P><A NAME="YD1L46">YD1L46</A> = SUM(<A HREF="#YD1L46_adder_eqn">YD1L46_adder_eqn</A>);

<P> --YD1L47 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46
<P><A NAME="YD1L47_adder_eqn">YD1L47_adder_eqn</A> = ( <A HREF="#YD1_F_pc[22]">YD1_F_pc[22]</A> ) + ( GND ) + ( <A HREF="#YD1L39">YD1L39</A> );
<P><A NAME="YD1L47">YD1L47</A> = CARRY(<A HREF="#YD1L47_adder_eqn">YD1L47_adder_eqn</A>);


<P> --YD1_D_iw[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[28]">YD1_D_iw[28]</A> = DFFEAS(<A HREF="#YD1L668">YD1L668</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --DE1_q_b[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[24]_PORT_A_data_in">DE1_q_b[24]_PORT_A_data_in</A> = <A HREF="#YD1L910">YD1L910</A>;
<P><A NAME="DE1_q_b[24]_PORT_A_data_in_reg">DE1_q_b[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[24]_PORT_A_data_in">DE1_q_b[24]_PORT_A_data_in</A>, DE1_q_b[24]_clock_0, , , );
<P><A NAME="DE1_q_b[24]_PORT_A_address">DE1_q_b[24]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[24]_PORT_A_address_reg">DE1_q_b[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[24]_PORT_A_address">DE1_q_b[24]_PORT_A_address</A>, DE1_q_b[24]_clock_0, , , );
<P><A NAME="DE1_q_b[24]_PORT_B_address">DE1_q_b[24]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[24]_PORT_B_address_reg">DE1_q_b[24]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[24]_PORT_B_address">DE1_q_b[24]_PORT_B_address</A>, DE1_q_b[24]_clock_1, , , );
<P><A NAME="DE1_q_b[24]_PORT_A_write_enable">DE1_q_b[24]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[24]_PORT_A_write_enable_reg">DE1_q_b[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[24]_PORT_A_write_enable">DE1_q_b[24]_PORT_A_write_enable</A>, DE1_q_b[24]_clock_0, , , );
<P><A NAME="DE1_q_b[24]_PORT_B_read_enable">DE1_q_b[24]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[24]_PORT_B_read_enable_reg">DE1_q_b[24]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[24]_PORT_B_read_enable">DE1_q_b[24]_PORT_B_read_enable</A>, DE1_q_b[24]_clock_1, , , );
<P><A NAME="DE1_q_b[24]_clock_0">DE1_q_b[24]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[24]_clock_1">DE1_q_b[24]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[24]_clock_enable_0">DE1_q_b[24]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[24]_PORT_B_data_out">DE1_q_b[24]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[24]_PORT_A_data_in_reg">DE1_q_b[24]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[24]_PORT_A_address_reg">DE1_q_b[24]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[24]_PORT_B_address_reg">DE1_q_b[24]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[24]_PORT_A_write_enable_reg">DE1_q_b[24]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[24]_PORT_B_read_enable_reg">DE1_q_b[24]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[24]_clock_0">DE1_q_b[24]_clock_0</A>, <A HREF="#DE1_q_b[24]_clock_1">DE1_q_b[24]_clock_1</A>, <A HREF="#DE1_q_b[24]_clock_enable_0">DE1_q_b[24]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[24]">DE1_q_b[24]</A> = <A HREF="#DE1_q_b[24]_PORT_B_data_out">DE1_q_b[24]_PORT_B_data_out</A>[0];


<P> --YD1_D_iw[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[17]">YD1_D_iw[17]</A> = DFFEAS(<A HREF="#YD1L653">YD1L653</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --YD1L50 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
<P><A NAME="YD1L50_adder_eqn">YD1L50_adder_eqn</A> = ( <A HREF="#YD1_F_pc[11]">YD1_F_pc[11]</A> ) + ( GND ) + ( <A HREF="#YD1L91">YD1L91</A> );
<P><A NAME="YD1L50">YD1L50</A> = SUM(<A HREF="#YD1L50_adder_eqn">YD1L50_adder_eqn</A>);

<P> --YD1L51 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50
<P><A NAME="YD1L51_adder_eqn">YD1L51_adder_eqn</A> = ( <A HREF="#YD1_F_pc[11]">YD1_F_pc[11]</A> ) + ( GND ) + ( <A HREF="#YD1L91">YD1L91</A> );
<P><A NAME="YD1L51">YD1L51</A> = CARRY(<A HREF="#YD1L51_adder_eqn">YD1L51_adder_eqn</A>);


<P> --DE1_q_b[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[13]_PORT_A_data_in">DE1_q_b[13]_PORT_A_data_in</A> = <A HREF="#YD1L899">YD1L899</A>;
<P><A NAME="DE1_q_b[13]_PORT_A_data_in_reg">DE1_q_b[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[13]_PORT_A_data_in">DE1_q_b[13]_PORT_A_data_in</A>, DE1_q_b[13]_clock_0, , , );
<P><A NAME="DE1_q_b[13]_PORT_A_address">DE1_q_b[13]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[13]_PORT_A_address_reg">DE1_q_b[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[13]_PORT_A_address">DE1_q_b[13]_PORT_A_address</A>, DE1_q_b[13]_clock_0, , , );
<P><A NAME="DE1_q_b[13]_PORT_B_address">DE1_q_b[13]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[13]_PORT_B_address_reg">DE1_q_b[13]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[13]_PORT_B_address">DE1_q_b[13]_PORT_B_address</A>, DE1_q_b[13]_clock_1, , , );
<P><A NAME="DE1_q_b[13]_PORT_A_write_enable">DE1_q_b[13]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[13]_PORT_A_write_enable_reg">DE1_q_b[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[13]_PORT_A_write_enable">DE1_q_b[13]_PORT_A_write_enable</A>, DE1_q_b[13]_clock_0, , , );
<P><A NAME="DE1_q_b[13]_PORT_B_read_enable">DE1_q_b[13]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[13]_PORT_B_read_enable_reg">DE1_q_b[13]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[13]_PORT_B_read_enable">DE1_q_b[13]_PORT_B_read_enable</A>, DE1_q_b[13]_clock_1, , , );
<P><A NAME="DE1_q_b[13]_clock_0">DE1_q_b[13]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[13]_clock_1">DE1_q_b[13]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[13]_clock_enable_0">DE1_q_b[13]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[13]_PORT_B_data_out">DE1_q_b[13]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[13]_PORT_A_data_in_reg">DE1_q_b[13]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[13]_PORT_A_address_reg">DE1_q_b[13]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[13]_PORT_B_address_reg">DE1_q_b[13]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[13]_PORT_A_write_enable_reg">DE1_q_b[13]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[13]_PORT_B_read_enable_reg">DE1_q_b[13]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[13]_clock_0">DE1_q_b[13]_clock_0</A>, <A HREF="#DE1_q_b[13]_clock_1">DE1_q_b[13]_clock_1</A>, <A HREF="#DE1_q_b[13]_clock_enable_0">DE1_q_b[13]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[13]">DE1_q_b[13]</A> = <A HREF="#DE1_q_b[13]_PORT_B_data_out">DE1_q_b[13]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[13]_PORT_A_data_in">DE2_q_b[13]_PORT_A_data_in</A> = <A HREF="#YD1L899">YD1L899</A>;
<P><A NAME="DE2_q_b[13]_PORT_A_data_in_reg">DE2_q_b[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[13]_PORT_A_data_in">DE2_q_b[13]_PORT_A_data_in</A>, DE2_q_b[13]_clock_0, , , );
<P><A NAME="DE2_q_b[13]_PORT_A_address">DE2_q_b[13]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[13]_PORT_A_address_reg">DE2_q_b[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[13]_PORT_A_address">DE2_q_b[13]_PORT_A_address</A>, DE2_q_b[13]_clock_0, , , );
<P><A NAME="DE2_q_b[13]_PORT_B_address">DE2_q_b[13]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[13]_PORT_B_address_reg">DE2_q_b[13]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[13]_PORT_B_address">DE2_q_b[13]_PORT_B_address</A>, DE2_q_b[13]_clock_1, , , );
<P><A NAME="DE2_q_b[13]_PORT_A_write_enable">DE2_q_b[13]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[13]_PORT_A_write_enable_reg">DE2_q_b[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[13]_PORT_A_write_enable">DE2_q_b[13]_PORT_A_write_enable</A>, DE2_q_b[13]_clock_0, , , );
<P><A NAME="DE2_q_b[13]_PORT_B_read_enable">DE2_q_b[13]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[13]_PORT_B_read_enable_reg">DE2_q_b[13]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[13]_PORT_B_read_enable">DE2_q_b[13]_PORT_B_read_enable</A>, DE2_q_b[13]_clock_1, , , );
<P><A NAME="DE2_q_b[13]_clock_0">DE2_q_b[13]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[13]_clock_1">DE2_q_b[13]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[13]_clock_enable_0">DE2_q_b[13]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[13]_PORT_B_data_out">DE2_q_b[13]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[13]_PORT_A_data_in_reg">DE2_q_b[13]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[13]_PORT_A_address_reg">DE2_q_b[13]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[13]_PORT_B_address_reg">DE2_q_b[13]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[13]_PORT_A_write_enable_reg">DE2_q_b[13]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[13]_PORT_B_read_enable_reg">DE2_q_b[13]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[13]_clock_0">DE2_q_b[13]_clock_0</A>, <A HREF="#DE2_q_b[13]_clock_1">DE2_q_b[13]_clock_1</A>, <A HREF="#DE2_q_b[13]_clock_enable_0">DE2_q_b[13]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[13]">DE2_q_b[13]</A> = <A HREF="#DE2_q_b[13]_PORT_B_data_out">DE2_q_b[13]_PORT_B_data_out</A>[0];


<P> --YD1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
<P><A NAME="YD1L54_adder_eqn">YD1L54_adder_eqn</A> = ( <A HREF="#YD1_F_pc[12]">YD1_F_pc[12]</A> ) + ( GND ) + ( <A HREF="#YD1L51">YD1L51</A> );
<P><A NAME="YD1L54">YD1L54</A> = SUM(<A HREF="#YD1L54_adder_eqn">YD1L54_adder_eqn</A>);

<P> --YD1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
<P><A NAME="YD1L55_adder_eqn">YD1L55_adder_eqn</A> = ( <A HREF="#YD1_F_pc[12]">YD1_F_pc[12]</A> ) + ( GND ) + ( <A HREF="#YD1L51">YD1L51</A> );
<P><A NAME="YD1L55">YD1L55</A> = CARRY(<A HREF="#YD1L55_adder_eqn">YD1L55_adder_eqn</A>);


<P> --DE1_q_b[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[14]_PORT_A_data_in">DE1_q_b[14]_PORT_A_data_in</A> = <A HREF="#YD1L900">YD1L900</A>;
<P><A NAME="DE1_q_b[14]_PORT_A_data_in_reg">DE1_q_b[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[14]_PORT_A_data_in">DE1_q_b[14]_PORT_A_data_in</A>, DE1_q_b[14]_clock_0, , , );
<P><A NAME="DE1_q_b[14]_PORT_A_address">DE1_q_b[14]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[14]_PORT_A_address_reg">DE1_q_b[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[14]_PORT_A_address">DE1_q_b[14]_PORT_A_address</A>, DE1_q_b[14]_clock_0, , , );
<P><A NAME="DE1_q_b[14]_PORT_B_address">DE1_q_b[14]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[14]_PORT_B_address_reg">DE1_q_b[14]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[14]_PORT_B_address">DE1_q_b[14]_PORT_B_address</A>, DE1_q_b[14]_clock_1, , , );
<P><A NAME="DE1_q_b[14]_PORT_A_write_enable">DE1_q_b[14]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[14]_PORT_A_write_enable_reg">DE1_q_b[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[14]_PORT_A_write_enable">DE1_q_b[14]_PORT_A_write_enable</A>, DE1_q_b[14]_clock_0, , , );
<P><A NAME="DE1_q_b[14]_PORT_B_read_enable">DE1_q_b[14]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[14]_PORT_B_read_enable_reg">DE1_q_b[14]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[14]_PORT_B_read_enable">DE1_q_b[14]_PORT_B_read_enable</A>, DE1_q_b[14]_clock_1, , , );
<P><A NAME="DE1_q_b[14]_clock_0">DE1_q_b[14]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[14]_clock_1">DE1_q_b[14]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[14]_clock_enable_0">DE1_q_b[14]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[14]_PORT_B_data_out">DE1_q_b[14]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[14]_PORT_A_data_in_reg">DE1_q_b[14]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[14]_PORT_A_address_reg">DE1_q_b[14]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[14]_PORT_B_address_reg">DE1_q_b[14]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[14]_PORT_A_write_enable_reg">DE1_q_b[14]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[14]_PORT_B_read_enable_reg">DE1_q_b[14]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[14]_clock_0">DE1_q_b[14]_clock_0</A>, <A HREF="#DE1_q_b[14]_clock_1">DE1_q_b[14]_clock_1</A>, <A HREF="#DE1_q_b[14]_clock_enable_0">DE1_q_b[14]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[14]">DE1_q_b[14]</A> = <A HREF="#DE1_q_b[14]_PORT_B_data_out">DE1_q_b[14]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[14]_PORT_A_data_in">DE2_q_b[14]_PORT_A_data_in</A> = <A HREF="#YD1L900">YD1L900</A>;
<P><A NAME="DE2_q_b[14]_PORT_A_data_in_reg">DE2_q_b[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[14]_PORT_A_data_in">DE2_q_b[14]_PORT_A_data_in</A>, DE2_q_b[14]_clock_0, , , );
<P><A NAME="DE2_q_b[14]_PORT_A_address">DE2_q_b[14]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[14]_PORT_A_address_reg">DE2_q_b[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[14]_PORT_A_address">DE2_q_b[14]_PORT_A_address</A>, DE2_q_b[14]_clock_0, , , );
<P><A NAME="DE2_q_b[14]_PORT_B_address">DE2_q_b[14]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[14]_PORT_B_address_reg">DE2_q_b[14]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[14]_PORT_B_address">DE2_q_b[14]_PORT_B_address</A>, DE2_q_b[14]_clock_1, , , );
<P><A NAME="DE2_q_b[14]_PORT_A_write_enable">DE2_q_b[14]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[14]_PORT_A_write_enable_reg">DE2_q_b[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[14]_PORT_A_write_enable">DE2_q_b[14]_PORT_A_write_enable</A>, DE2_q_b[14]_clock_0, , , );
<P><A NAME="DE2_q_b[14]_PORT_B_read_enable">DE2_q_b[14]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[14]_PORT_B_read_enable_reg">DE2_q_b[14]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[14]_PORT_B_read_enable">DE2_q_b[14]_PORT_B_read_enable</A>, DE2_q_b[14]_clock_1, , , );
<P><A NAME="DE2_q_b[14]_clock_0">DE2_q_b[14]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[14]_clock_1">DE2_q_b[14]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[14]_clock_enable_0">DE2_q_b[14]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[14]_PORT_B_data_out">DE2_q_b[14]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[14]_PORT_A_data_in_reg">DE2_q_b[14]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[14]_PORT_A_address_reg">DE2_q_b[14]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[14]_PORT_B_address_reg">DE2_q_b[14]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[14]_PORT_A_write_enable_reg">DE2_q_b[14]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[14]_PORT_B_read_enable_reg">DE2_q_b[14]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[14]_clock_0">DE2_q_b[14]_clock_0</A>, <A HREF="#DE2_q_b[14]_clock_1">DE2_q_b[14]_clock_1</A>, <A HREF="#DE2_q_b[14]_clock_enable_0">DE2_q_b[14]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[14]">DE2_q_b[14]</A> = <A HREF="#DE2_q_b[14]_PORT_B_data_out">DE2_q_b[14]_PORT_B_data_out</A>[0];


<P> --YD1L58 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57
<P><A NAME="YD1L58_adder_eqn">YD1L58_adder_eqn</A> = ( <A HREF="#YD1_F_pc[13]">YD1_F_pc[13]</A> ) + ( GND ) + ( <A HREF="#YD1L55">YD1L55</A> );
<P><A NAME="YD1L58">YD1L58</A> = SUM(<A HREF="#YD1L58_adder_eqn">YD1L58_adder_eqn</A>);

<P> --YD1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58
<P><A NAME="YD1L59_adder_eqn">YD1L59_adder_eqn</A> = ( <A HREF="#YD1_F_pc[13]">YD1_F_pc[13]</A> ) + ( GND ) + ( <A HREF="#YD1L55">YD1L55</A> );
<P><A NAME="YD1L59">YD1L59</A> = CARRY(<A HREF="#YD1L59_adder_eqn">YD1L59_adder_eqn</A>);


<P> --DE1_q_b[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[15]_PORT_A_data_in">DE1_q_b[15]_PORT_A_data_in</A> = <A HREF="#YD1L901">YD1L901</A>;
<P><A NAME="DE1_q_b[15]_PORT_A_data_in_reg">DE1_q_b[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[15]_PORT_A_data_in">DE1_q_b[15]_PORT_A_data_in</A>, DE1_q_b[15]_clock_0, , , );
<P><A NAME="DE1_q_b[15]_PORT_A_address">DE1_q_b[15]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[15]_PORT_A_address_reg">DE1_q_b[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[15]_PORT_A_address">DE1_q_b[15]_PORT_A_address</A>, DE1_q_b[15]_clock_0, , , );
<P><A NAME="DE1_q_b[15]_PORT_B_address">DE1_q_b[15]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[15]_PORT_B_address_reg">DE1_q_b[15]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[15]_PORT_B_address">DE1_q_b[15]_PORT_B_address</A>, DE1_q_b[15]_clock_1, , , );
<P><A NAME="DE1_q_b[15]_PORT_A_write_enable">DE1_q_b[15]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[15]_PORT_A_write_enable_reg">DE1_q_b[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[15]_PORT_A_write_enable">DE1_q_b[15]_PORT_A_write_enable</A>, DE1_q_b[15]_clock_0, , , );
<P><A NAME="DE1_q_b[15]_PORT_B_read_enable">DE1_q_b[15]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[15]_PORT_B_read_enable_reg">DE1_q_b[15]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[15]_PORT_B_read_enable">DE1_q_b[15]_PORT_B_read_enable</A>, DE1_q_b[15]_clock_1, , , );
<P><A NAME="DE1_q_b[15]_clock_0">DE1_q_b[15]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[15]_clock_1">DE1_q_b[15]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[15]_clock_enable_0">DE1_q_b[15]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[15]_PORT_B_data_out">DE1_q_b[15]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[15]_PORT_A_data_in_reg">DE1_q_b[15]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[15]_PORT_A_address_reg">DE1_q_b[15]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[15]_PORT_B_address_reg">DE1_q_b[15]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[15]_PORT_A_write_enable_reg">DE1_q_b[15]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[15]_PORT_B_read_enable_reg">DE1_q_b[15]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[15]_clock_0">DE1_q_b[15]_clock_0</A>, <A HREF="#DE1_q_b[15]_clock_1">DE1_q_b[15]_clock_1</A>, <A HREF="#DE1_q_b[15]_clock_enable_0">DE1_q_b[15]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[15]">DE1_q_b[15]</A> = <A HREF="#DE1_q_b[15]_PORT_B_data_out">DE1_q_b[15]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[15]_PORT_A_data_in">DE2_q_b[15]_PORT_A_data_in</A> = <A HREF="#YD1L901">YD1L901</A>;
<P><A NAME="DE2_q_b[15]_PORT_A_data_in_reg">DE2_q_b[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[15]_PORT_A_data_in">DE2_q_b[15]_PORT_A_data_in</A>, DE2_q_b[15]_clock_0, , , );
<P><A NAME="DE2_q_b[15]_PORT_A_address">DE2_q_b[15]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[15]_PORT_A_address_reg">DE2_q_b[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[15]_PORT_A_address">DE2_q_b[15]_PORT_A_address</A>, DE2_q_b[15]_clock_0, , , );
<P><A NAME="DE2_q_b[15]_PORT_B_address">DE2_q_b[15]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[15]_PORT_B_address_reg">DE2_q_b[15]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[15]_PORT_B_address">DE2_q_b[15]_PORT_B_address</A>, DE2_q_b[15]_clock_1, , , );
<P><A NAME="DE2_q_b[15]_PORT_A_write_enable">DE2_q_b[15]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[15]_PORT_A_write_enable_reg">DE2_q_b[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[15]_PORT_A_write_enable">DE2_q_b[15]_PORT_A_write_enable</A>, DE2_q_b[15]_clock_0, , , );
<P><A NAME="DE2_q_b[15]_PORT_B_read_enable">DE2_q_b[15]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[15]_PORT_B_read_enable_reg">DE2_q_b[15]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[15]_PORT_B_read_enable">DE2_q_b[15]_PORT_B_read_enable</A>, DE2_q_b[15]_clock_1, , , );
<P><A NAME="DE2_q_b[15]_clock_0">DE2_q_b[15]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[15]_clock_1">DE2_q_b[15]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[15]_clock_enable_0">DE2_q_b[15]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[15]_PORT_B_data_out">DE2_q_b[15]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[15]_PORT_A_data_in_reg">DE2_q_b[15]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[15]_PORT_A_address_reg">DE2_q_b[15]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[15]_PORT_B_address_reg">DE2_q_b[15]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[15]_PORT_A_write_enable_reg">DE2_q_b[15]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[15]_PORT_B_read_enable_reg">DE2_q_b[15]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[15]_clock_0">DE2_q_b[15]_clock_0</A>, <A HREF="#DE2_q_b[15]_clock_1">DE2_q_b[15]_clock_1</A>, <A HREF="#DE2_q_b[15]_clock_enable_0">DE2_q_b[15]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[15]">DE2_q_b[15]</A> = <A HREF="#DE2_q_b[15]_PORT_B_data_out">DE2_q_b[15]_PORT_B_data_out</A>[0];


<P> --YD1L62 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~61
<P><A NAME="YD1L62_adder_eqn">YD1L62_adder_eqn</A> = ( <A HREF="#YD1_F_pc[15]">YD1_F_pc[15]</A> ) + ( GND ) + ( <A HREF="#YD1L67">YD1L67</A> );
<P><A NAME="YD1L62">YD1L62</A> = SUM(<A HREF="#YD1L62_adder_eqn">YD1L62_adder_eqn</A>);

<P> --YD1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~62
<P><A NAME="YD1L63_adder_eqn">YD1L63_adder_eqn</A> = ( <A HREF="#YD1_F_pc[15]">YD1_F_pc[15]</A> ) + ( GND ) + ( <A HREF="#YD1L67">YD1L67</A> );
<P><A NAME="YD1L63">YD1L63</A> = CARRY(<A HREF="#YD1L63_adder_eqn">YD1L63_adder_eqn</A>);


<P> --DE1_q_b[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[17]_PORT_A_data_in">DE1_q_b[17]_PORT_A_data_in</A> = <A HREF="#YD1L903">YD1L903</A>;
<P><A NAME="DE1_q_b[17]_PORT_A_data_in_reg">DE1_q_b[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[17]_PORT_A_data_in">DE1_q_b[17]_PORT_A_data_in</A>, DE1_q_b[17]_clock_0, , , );
<P><A NAME="DE1_q_b[17]_PORT_A_address">DE1_q_b[17]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[17]_PORT_A_address_reg">DE1_q_b[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[17]_PORT_A_address">DE1_q_b[17]_PORT_A_address</A>, DE1_q_b[17]_clock_0, , , );
<P><A NAME="DE1_q_b[17]_PORT_B_address">DE1_q_b[17]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[17]_PORT_B_address_reg">DE1_q_b[17]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[17]_PORT_B_address">DE1_q_b[17]_PORT_B_address</A>, DE1_q_b[17]_clock_1, , , );
<P><A NAME="DE1_q_b[17]_PORT_A_write_enable">DE1_q_b[17]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[17]_PORT_A_write_enable_reg">DE1_q_b[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[17]_PORT_A_write_enable">DE1_q_b[17]_PORT_A_write_enable</A>, DE1_q_b[17]_clock_0, , , );
<P><A NAME="DE1_q_b[17]_PORT_B_read_enable">DE1_q_b[17]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[17]_PORT_B_read_enable_reg">DE1_q_b[17]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[17]_PORT_B_read_enable">DE1_q_b[17]_PORT_B_read_enable</A>, DE1_q_b[17]_clock_1, , , );
<P><A NAME="DE1_q_b[17]_clock_0">DE1_q_b[17]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[17]_clock_1">DE1_q_b[17]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[17]_clock_enable_0">DE1_q_b[17]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[17]_PORT_B_data_out">DE1_q_b[17]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[17]_PORT_A_data_in_reg">DE1_q_b[17]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[17]_PORT_A_address_reg">DE1_q_b[17]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[17]_PORT_B_address_reg">DE1_q_b[17]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[17]_PORT_A_write_enable_reg">DE1_q_b[17]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[17]_PORT_B_read_enable_reg">DE1_q_b[17]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[17]_clock_0">DE1_q_b[17]_clock_0</A>, <A HREF="#DE1_q_b[17]_clock_1">DE1_q_b[17]_clock_1</A>, <A HREF="#DE1_q_b[17]_clock_enable_0">DE1_q_b[17]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[17]">DE1_q_b[17]</A> = <A HREF="#DE1_q_b[17]_PORT_B_data_out">DE1_q_b[17]_PORT_B_data_out</A>[0];


<P> --YD1_D_iw[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[7]">YD1_D_iw[7]</A> = DFFEAS(<A HREF="#YD1L640">YD1L640</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --DE2_q_b[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[17]_PORT_A_data_in">DE2_q_b[17]_PORT_A_data_in</A> = <A HREF="#YD1L903">YD1L903</A>;
<P><A NAME="DE2_q_b[17]_PORT_A_data_in_reg">DE2_q_b[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[17]_PORT_A_data_in">DE2_q_b[17]_PORT_A_data_in</A>, DE2_q_b[17]_clock_0, , , );
<P><A NAME="DE2_q_b[17]_PORT_A_address">DE2_q_b[17]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[17]_PORT_A_address_reg">DE2_q_b[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[17]_PORT_A_address">DE2_q_b[17]_PORT_A_address</A>, DE2_q_b[17]_clock_0, , , );
<P><A NAME="DE2_q_b[17]_PORT_B_address">DE2_q_b[17]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[17]_PORT_B_address_reg">DE2_q_b[17]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[17]_PORT_B_address">DE2_q_b[17]_PORT_B_address</A>, DE2_q_b[17]_clock_1, , , );
<P><A NAME="DE2_q_b[17]_PORT_A_write_enable">DE2_q_b[17]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[17]_PORT_A_write_enable_reg">DE2_q_b[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[17]_PORT_A_write_enable">DE2_q_b[17]_PORT_A_write_enable</A>, DE2_q_b[17]_clock_0, , , );
<P><A NAME="DE2_q_b[17]_PORT_B_read_enable">DE2_q_b[17]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[17]_PORT_B_read_enable_reg">DE2_q_b[17]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[17]_PORT_B_read_enable">DE2_q_b[17]_PORT_B_read_enable</A>, DE2_q_b[17]_clock_1, , , );
<P><A NAME="DE2_q_b[17]_clock_0">DE2_q_b[17]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[17]_clock_1">DE2_q_b[17]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[17]_clock_enable_0">DE2_q_b[17]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[17]_PORT_B_data_out">DE2_q_b[17]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[17]_PORT_A_data_in_reg">DE2_q_b[17]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[17]_PORT_A_address_reg">DE2_q_b[17]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[17]_PORT_B_address_reg">DE2_q_b[17]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[17]_PORT_A_write_enable_reg">DE2_q_b[17]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[17]_PORT_B_read_enable_reg">DE2_q_b[17]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[17]_clock_0">DE2_q_b[17]_clock_0</A>, <A HREF="#DE2_q_b[17]_clock_1">DE2_q_b[17]_clock_1</A>, <A HREF="#DE2_q_b[17]_clock_enable_0">DE2_q_b[17]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[17]">DE2_q_b[17]</A> = <A HREF="#DE2_q_b[17]_PORT_B_data_out">DE2_q_b[17]_PORT_B_data_out</A>[0];


<P> --YD1_D_iw[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[6]">YD1_D_iw[6]</A> = DFFEAS(<A HREF="#YD1L639">YD1L639</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --DE2_q_b[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[16]_PORT_A_data_in">DE2_q_b[16]_PORT_A_data_in</A> = <A HREF="#YD1L902">YD1L902</A>;
<P><A NAME="DE2_q_b[16]_PORT_A_data_in_reg">DE2_q_b[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[16]_PORT_A_data_in">DE2_q_b[16]_PORT_A_data_in</A>, DE2_q_b[16]_clock_0, , , );
<P><A NAME="DE2_q_b[16]_PORT_A_address">DE2_q_b[16]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[16]_PORT_A_address_reg">DE2_q_b[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[16]_PORT_A_address">DE2_q_b[16]_PORT_A_address</A>, DE2_q_b[16]_clock_0, , , );
<P><A NAME="DE2_q_b[16]_PORT_B_address">DE2_q_b[16]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[16]_PORT_B_address_reg">DE2_q_b[16]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[16]_PORT_B_address">DE2_q_b[16]_PORT_B_address</A>, DE2_q_b[16]_clock_1, , , );
<P><A NAME="DE2_q_b[16]_PORT_A_write_enable">DE2_q_b[16]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[16]_PORT_A_write_enable_reg">DE2_q_b[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[16]_PORT_A_write_enable">DE2_q_b[16]_PORT_A_write_enable</A>, DE2_q_b[16]_clock_0, , , );
<P><A NAME="DE2_q_b[16]_PORT_B_read_enable">DE2_q_b[16]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[16]_PORT_B_read_enable_reg">DE2_q_b[16]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[16]_PORT_B_read_enable">DE2_q_b[16]_PORT_B_read_enable</A>, DE2_q_b[16]_clock_1, , , );
<P><A NAME="DE2_q_b[16]_clock_0">DE2_q_b[16]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[16]_clock_1">DE2_q_b[16]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[16]_clock_enable_0">DE2_q_b[16]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[16]_PORT_B_data_out">DE2_q_b[16]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[16]_PORT_A_data_in_reg">DE2_q_b[16]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[16]_PORT_A_address_reg">DE2_q_b[16]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[16]_PORT_B_address_reg">DE2_q_b[16]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[16]_PORT_A_write_enable_reg">DE2_q_b[16]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[16]_PORT_B_read_enable_reg">DE2_q_b[16]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[16]_clock_0">DE2_q_b[16]_clock_0</A>, <A HREF="#DE2_q_b[16]_clock_1">DE2_q_b[16]_clock_1</A>, <A HREF="#DE2_q_b[16]_clock_enable_0">DE2_q_b[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[16]">DE2_q_b[16]</A> = <A HREF="#DE2_q_b[16]_PORT_B_data_out">DE2_q_b[16]_PORT_B_data_out</A>[0];


<P> --YD1L66 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~65
<P><A NAME="YD1L66_adder_eqn">YD1L66_adder_eqn</A> = ( !<A HREF="#YD1_F_pc[14]">YD1_F_pc[14]</A> ) + ( GND ) + ( <A HREF="#YD1L59">YD1L59</A> );
<P><A NAME="YD1L66">YD1L66</A> = SUM(<A HREF="#YD1L66_adder_eqn">YD1L66_adder_eqn</A>);

<P> --YD1L67 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~66
<P><A NAME="YD1L67_adder_eqn">YD1L67_adder_eqn</A> = ( !<A HREF="#YD1_F_pc[14]">YD1_F_pc[14]</A> ) + ( GND ) + ( <A HREF="#YD1L59">YD1L59</A> );
<P><A NAME="YD1L67">YD1L67</A> = CARRY(<A HREF="#YD1L67_adder_eqn">YD1L67_adder_eqn</A>);


<P> --DE1_q_b[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[16]_PORT_A_data_in">DE1_q_b[16]_PORT_A_data_in</A> = <A HREF="#YD1L902">YD1L902</A>;
<P><A NAME="DE1_q_b[16]_PORT_A_data_in_reg">DE1_q_b[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[16]_PORT_A_data_in">DE1_q_b[16]_PORT_A_data_in</A>, DE1_q_b[16]_clock_0, , , );
<P><A NAME="DE1_q_b[16]_PORT_A_address">DE1_q_b[16]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[16]_PORT_A_address_reg">DE1_q_b[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[16]_PORT_A_address">DE1_q_b[16]_PORT_A_address</A>, DE1_q_b[16]_clock_0, , , );
<P><A NAME="DE1_q_b[16]_PORT_B_address">DE1_q_b[16]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[16]_PORT_B_address_reg">DE1_q_b[16]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[16]_PORT_B_address">DE1_q_b[16]_PORT_B_address</A>, DE1_q_b[16]_clock_1, , , );
<P><A NAME="DE1_q_b[16]_PORT_A_write_enable">DE1_q_b[16]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[16]_PORT_A_write_enable_reg">DE1_q_b[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[16]_PORT_A_write_enable">DE1_q_b[16]_PORT_A_write_enable</A>, DE1_q_b[16]_clock_0, , , );
<P><A NAME="DE1_q_b[16]_PORT_B_read_enable">DE1_q_b[16]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[16]_PORT_B_read_enable_reg">DE1_q_b[16]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[16]_PORT_B_read_enable">DE1_q_b[16]_PORT_B_read_enable</A>, DE1_q_b[16]_clock_1, , , );
<P><A NAME="DE1_q_b[16]_clock_0">DE1_q_b[16]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[16]_clock_1">DE1_q_b[16]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[16]_clock_enable_0">DE1_q_b[16]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[16]_PORT_B_data_out">DE1_q_b[16]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[16]_PORT_A_data_in_reg">DE1_q_b[16]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[16]_PORT_A_address_reg">DE1_q_b[16]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[16]_PORT_B_address_reg">DE1_q_b[16]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[16]_PORT_A_write_enable_reg">DE1_q_b[16]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[16]_PORT_B_read_enable_reg">DE1_q_b[16]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[16]_clock_0">DE1_q_b[16]_clock_0</A>, <A HREF="#DE1_q_b[16]_clock_1">DE1_q_b[16]_clock_1</A>, <A HREF="#DE1_q_b[16]_clock_enable_0">DE1_q_b[16]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[16]">DE1_q_b[16]</A> = <A HREF="#DE1_q_b[16]_PORT_B_data_out">DE1_q_b[16]_PORT_B_data_out</A>[0];


<P> --YD1L70 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~69
<P><A NAME="YD1L70_adder_eqn">YD1L70_adder_eqn</A> = ( <A HREF="#YD1_F_pc[5]">YD1_F_pc[5]</A> ) + ( GND ) + ( <A HREF="#YD1L7">YD1L7</A> );
<P><A NAME="YD1L70">YD1L70</A> = SUM(<A HREF="#YD1L70_adder_eqn">YD1L70_adder_eqn</A>);

<P> --YD1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~70
<P><A NAME="YD1L71_adder_eqn">YD1L71_adder_eqn</A> = ( <A HREF="#YD1_F_pc[5]">YD1_F_pc[5]</A> ) + ( GND ) + ( <A HREF="#YD1L7">YD1L7</A> );
<P><A NAME="YD1L71">YD1L71</A> = CARRY(<A HREF="#YD1L71_adder_eqn">YD1L71_adder_eqn</A>);


<P> --DE1_q_b[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[7]_PORT_A_data_in">DE1_q_b[7]_PORT_A_data_in</A> = <A HREF="#YD1L893">YD1L893</A>;
<P><A NAME="DE1_q_b[7]_PORT_A_data_in_reg">DE1_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[7]_PORT_A_data_in">DE1_q_b[7]_PORT_A_data_in</A>, DE1_q_b[7]_clock_0, , , );
<P><A NAME="DE1_q_b[7]_PORT_A_address">DE1_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[7]_PORT_A_address_reg">DE1_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[7]_PORT_A_address">DE1_q_b[7]_PORT_A_address</A>, DE1_q_b[7]_clock_0, , , );
<P><A NAME="DE1_q_b[7]_PORT_B_address">DE1_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[7]_PORT_B_address_reg">DE1_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[7]_PORT_B_address">DE1_q_b[7]_PORT_B_address</A>, DE1_q_b[7]_clock_1, , , );
<P><A NAME="DE1_q_b[7]_PORT_A_write_enable">DE1_q_b[7]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[7]_PORT_A_write_enable_reg">DE1_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[7]_PORT_A_write_enable">DE1_q_b[7]_PORT_A_write_enable</A>, DE1_q_b[7]_clock_0, , , );
<P><A NAME="DE1_q_b[7]_PORT_B_read_enable">DE1_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[7]_PORT_B_read_enable_reg">DE1_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[7]_PORT_B_read_enable">DE1_q_b[7]_PORT_B_read_enable</A>, DE1_q_b[7]_clock_1, , , );
<P><A NAME="DE1_q_b[7]_clock_0">DE1_q_b[7]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[7]_clock_1">DE1_q_b[7]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[7]_clock_enable_0">DE1_q_b[7]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[7]_PORT_B_data_out">DE1_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[7]_PORT_A_data_in_reg">DE1_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[7]_PORT_A_address_reg">DE1_q_b[7]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[7]_PORT_B_address_reg">DE1_q_b[7]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[7]_PORT_A_write_enable_reg">DE1_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[7]_PORT_B_read_enable_reg">DE1_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[7]_clock_0">DE1_q_b[7]_clock_0</A>, <A HREF="#DE1_q_b[7]_clock_1">DE1_q_b[7]_clock_1</A>, <A HREF="#DE1_q_b[7]_clock_enable_0">DE1_q_b[7]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[7]">DE1_q_b[7]</A> = <A HREF="#DE1_q_b[7]_PORT_B_data_out">DE1_q_b[7]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[7]_PORT_A_data_in">DE2_q_b[7]_PORT_A_data_in</A> = <A HREF="#YD1L893">YD1L893</A>;
<P><A NAME="DE2_q_b[7]_PORT_A_data_in_reg">DE2_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[7]_PORT_A_data_in">DE2_q_b[7]_PORT_A_data_in</A>, DE2_q_b[7]_clock_0, , , );
<P><A NAME="DE2_q_b[7]_PORT_A_address">DE2_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[7]_PORT_A_address_reg">DE2_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[7]_PORT_A_address">DE2_q_b[7]_PORT_A_address</A>, DE2_q_b[7]_clock_0, , , );
<P><A NAME="DE2_q_b[7]_PORT_B_address">DE2_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[7]_PORT_B_address_reg">DE2_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[7]_PORT_B_address">DE2_q_b[7]_PORT_B_address</A>, DE2_q_b[7]_clock_1, , , );
<P><A NAME="DE2_q_b[7]_PORT_A_write_enable">DE2_q_b[7]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[7]_PORT_A_write_enable_reg">DE2_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[7]_PORT_A_write_enable">DE2_q_b[7]_PORT_A_write_enable</A>, DE2_q_b[7]_clock_0, , , );
<P><A NAME="DE2_q_b[7]_PORT_B_read_enable">DE2_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[7]_PORT_B_read_enable_reg">DE2_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[7]_PORT_B_read_enable">DE2_q_b[7]_PORT_B_read_enable</A>, DE2_q_b[7]_clock_1, , , );
<P><A NAME="DE2_q_b[7]_clock_0">DE2_q_b[7]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[7]_clock_1">DE2_q_b[7]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[7]_clock_enable_0">DE2_q_b[7]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[7]_PORT_B_data_out">DE2_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[7]_PORT_A_data_in_reg">DE2_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[7]_PORT_A_address_reg">DE2_q_b[7]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[7]_PORT_B_address_reg">DE2_q_b[7]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[7]_PORT_A_write_enable_reg">DE2_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[7]_PORT_B_read_enable_reg">DE2_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[7]_clock_0">DE2_q_b[7]_clock_0</A>, <A HREF="#DE2_q_b[7]_clock_1">DE2_q_b[7]_clock_1</A>, <A HREF="#DE2_q_b[7]_clock_enable_0">DE2_q_b[7]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[7]">DE2_q_b[7]</A> = <A HREF="#DE2_q_b[7]_PORT_B_data_out">DE2_q_b[7]_PORT_B_data_out</A>[0];


<P> --YD1L74 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~73
<P><A NAME="YD1L74_adder_eqn">YD1L74_adder_eqn</A> = ( <A HREF="#YD1_F_pc[6]">YD1_F_pc[6]</A> ) + ( GND ) + ( <A HREF="#YD1L71">YD1L71</A> );
<P><A NAME="YD1L74">YD1L74</A> = SUM(<A HREF="#YD1L74_adder_eqn">YD1L74_adder_eqn</A>);

<P> --YD1L75 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~74
<P><A NAME="YD1L75_adder_eqn">YD1L75_adder_eqn</A> = ( <A HREF="#YD1_F_pc[6]">YD1_F_pc[6]</A> ) + ( GND ) + ( <A HREF="#YD1L71">YD1L71</A> );
<P><A NAME="YD1L75">YD1L75</A> = CARRY(<A HREF="#YD1L75_adder_eqn">YD1L75_adder_eqn</A>);


<P> --DE1_q_b[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[8]_PORT_A_data_in">DE1_q_b[8]_PORT_A_data_in</A> = <A HREF="#YD1L894">YD1L894</A>;
<P><A NAME="DE1_q_b[8]_PORT_A_data_in_reg">DE1_q_b[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[8]_PORT_A_data_in">DE1_q_b[8]_PORT_A_data_in</A>, DE1_q_b[8]_clock_0, , , );
<P><A NAME="DE1_q_b[8]_PORT_A_address">DE1_q_b[8]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[8]_PORT_A_address_reg">DE1_q_b[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[8]_PORT_A_address">DE1_q_b[8]_PORT_A_address</A>, DE1_q_b[8]_clock_0, , , );
<P><A NAME="DE1_q_b[8]_PORT_B_address">DE1_q_b[8]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[8]_PORT_B_address_reg">DE1_q_b[8]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[8]_PORT_B_address">DE1_q_b[8]_PORT_B_address</A>, DE1_q_b[8]_clock_1, , , );
<P><A NAME="DE1_q_b[8]_PORT_A_write_enable">DE1_q_b[8]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[8]_PORT_A_write_enable_reg">DE1_q_b[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[8]_PORT_A_write_enable">DE1_q_b[8]_PORT_A_write_enable</A>, DE1_q_b[8]_clock_0, , , );
<P><A NAME="DE1_q_b[8]_PORT_B_read_enable">DE1_q_b[8]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[8]_PORT_B_read_enable_reg">DE1_q_b[8]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[8]_PORT_B_read_enable">DE1_q_b[8]_PORT_B_read_enable</A>, DE1_q_b[8]_clock_1, , , );
<P><A NAME="DE1_q_b[8]_clock_0">DE1_q_b[8]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[8]_clock_1">DE1_q_b[8]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[8]_clock_enable_0">DE1_q_b[8]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[8]_PORT_B_data_out">DE1_q_b[8]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[8]_PORT_A_data_in_reg">DE1_q_b[8]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[8]_PORT_A_address_reg">DE1_q_b[8]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[8]_PORT_B_address_reg">DE1_q_b[8]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[8]_PORT_A_write_enable_reg">DE1_q_b[8]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[8]_PORT_B_read_enable_reg">DE1_q_b[8]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[8]_clock_0">DE1_q_b[8]_clock_0</A>, <A HREF="#DE1_q_b[8]_clock_1">DE1_q_b[8]_clock_1</A>, <A HREF="#DE1_q_b[8]_clock_enable_0">DE1_q_b[8]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[8]">DE1_q_b[8]</A> = <A HREF="#DE1_q_b[8]_PORT_B_data_out">DE1_q_b[8]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[8]_PORT_A_data_in">DE2_q_b[8]_PORT_A_data_in</A> = <A HREF="#YD1L894">YD1L894</A>;
<P><A NAME="DE2_q_b[8]_PORT_A_data_in_reg">DE2_q_b[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[8]_PORT_A_data_in">DE2_q_b[8]_PORT_A_data_in</A>, DE2_q_b[8]_clock_0, , , );
<P><A NAME="DE2_q_b[8]_PORT_A_address">DE2_q_b[8]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[8]_PORT_A_address_reg">DE2_q_b[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[8]_PORT_A_address">DE2_q_b[8]_PORT_A_address</A>, DE2_q_b[8]_clock_0, , , );
<P><A NAME="DE2_q_b[8]_PORT_B_address">DE2_q_b[8]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[8]_PORT_B_address_reg">DE2_q_b[8]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[8]_PORT_B_address">DE2_q_b[8]_PORT_B_address</A>, DE2_q_b[8]_clock_1, , , );
<P><A NAME="DE2_q_b[8]_PORT_A_write_enable">DE2_q_b[8]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[8]_PORT_A_write_enable_reg">DE2_q_b[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[8]_PORT_A_write_enable">DE2_q_b[8]_PORT_A_write_enable</A>, DE2_q_b[8]_clock_0, , , );
<P><A NAME="DE2_q_b[8]_PORT_B_read_enable">DE2_q_b[8]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[8]_PORT_B_read_enable_reg">DE2_q_b[8]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[8]_PORT_B_read_enable">DE2_q_b[8]_PORT_B_read_enable</A>, DE2_q_b[8]_clock_1, , , );
<P><A NAME="DE2_q_b[8]_clock_0">DE2_q_b[8]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[8]_clock_1">DE2_q_b[8]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[8]_clock_enable_0">DE2_q_b[8]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[8]_PORT_B_data_out">DE2_q_b[8]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[8]_PORT_A_data_in_reg">DE2_q_b[8]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[8]_PORT_A_address_reg">DE2_q_b[8]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[8]_PORT_B_address_reg">DE2_q_b[8]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[8]_PORT_A_write_enable_reg">DE2_q_b[8]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[8]_PORT_B_read_enable_reg">DE2_q_b[8]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[8]_clock_0">DE2_q_b[8]_clock_0</A>, <A HREF="#DE2_q_b[8]_clock_1">DE2_q_b[8]_clock_1</A>, <A HREF="#DE2_q_b[8]_clock_enable_0">DE2_q_b[8]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[8]">DE2_q_b[8]</A> = <A HREF="#DE2_q_b[8]_PORT_B_data_out">DE2_q_b[8]_PORT_B_data_out</A>[0];


<P> --YD1L78 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~77
<P><A NAME="YD1L78_adder_eqn">YD1L78_adder_eqn</A> = ( <A HREF="#YD1_F_pc[7]">YD1_F_pc[7]</A> ) + ( GND ) + ( <A HREF="#YD1L75">YD1L75</A> );
<P><A NAME="YD1L78">YD1L78</A> = SUM(<A HREF="#YD1L78_adder_eqn">YD1L78_adder_eqn</A>);

<P> --YD1L79 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~78
<P><A NAME="YD1L79_adder_eqn">YD1L79_adder_eqn</A> = ( <A HREF="#YD1_F_pc[7]">YD1_F_pc[7]</A> ) + ( GND ) + ( <A HREF="#YD1L75">YD1L75</A> );
<P><A NAME="YD1L79">YD1L79</A> = CARRY(<A HREF="#YD1L79_adder_eqn">YD1L79_adder_eqn</A>);


<P> --DE1_q_b[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[9]_PORT_A_data_in">DE1_q_b[9]_PORT_A_data_in</A> = <A HREF="#YD1L895">YD1L895</A>;
<P><A NAME="DE1_q_b[9]_PORT_A_data_in_reg">DE1_q_b[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[9]_PORT_A_data_in">DE1_q_b[9]_PORT_A_data_in</A>, DE1_q_b[9]_clock_0, , , );
<P><A NAME="DE1_q_b[9]_PORT_A_address">DE1_q_b[9]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[9]_PORT_A_address_reg">DE1_q_b[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[9]_PORT_A_address">DE1_q_b[9]_PORT_A_address</A>, DE1_q_b[9]_clock_0, , , );
<P><A NAME="DE1_q_b[9]_PORT_B_address">DE1_q_b[9]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[9]_PORT_B_address_reg">DE1_q_b[9]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[9]_PORT_B_address">DE1_q_b[9]_PORT_B_address</A>, DE1_q_b[9]_clock_1, , , );
<P><A NAME="DE1_q_b[9]_PORT_A_write_enable">DE1_q_b[9]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[9]_PORT_A_write_enable_reg">DE1_q_b[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[9]_PORT_A_write_enable">DE1_q_b[9]_PORT_A_write_enable</A>, DE1_q_b[9]_clock_0, , , );
<P><A NAME="DE1_q_b[9]_PORT_B_read_enable">DE1_q_b[9]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[9]_PORT_B_read_enable_reg">DE1_q_b[9]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[9]_PORT_B_read_enable">DE1_q_b[9]_PORT_B_read_enable</A>, DE1_q_b[9]_clock_1, , , );
<P><A NAME="DE1_q_b[9]_clock_0">DE1_q_b[9]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[9]_clock_1">DE1_q_b[9]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[9]_clock_enable_0">DE1_q_b[9]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[9]_PORT_B_data_out">DE1_q_b[9]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[9]_PORT_A_data_in_reg">DE1_q_b[9]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[9]_PORT_A_address_reg">DE1_q_b[9]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[9]_PORT_B_address_reg">DE1_q_b[9]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[9]_PORT_A_write_enable_reg">DE1_q_b[9]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[9]_PORT_B_read_enable_reg">DE1_q_b[9]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[9]_clock_0">DE1_q_b[9]_clock_0</A>, <A HREF="#DE1_q_b[9]_clock_1">DE1_q_b[9]_clock_1</A>, <A HREF="#DE1_q_b[9]_clock_enable_0">DE1_q_b[9]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[9]">DE1_q_b[9]</A> = <A HREF="#DE1_q_b[9]_PORT_B_data_out">DE1_q_b[9]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[9]_PORT_A_data_in">DE2_q_b[9]_PORT_A_data_in</A> = <A HREF="#YD1L895">YD1L895</A>;
<P><A NAME="DE2_q_b[9]_PORT_A_data_in_reg">DE2_q_b[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[9]_PORT_A_data_in">DE2_q_b[9]_PORT_A_data_in</A>, DE2_q_b[9]_clock_0, , , );
<P><A NAME="DE2_q_b[9]_PORT_A_address">DE2_q_b[9]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[9]_PORT_A_address_reg">DE2_q_b[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[9]_PORT_A_address">DE2_q_b[9]_PORT_A_address</A>, DE2_q_b[9]_clock_0, , , );
<P><A NAME="DE2_q_b[9]_PORT_B_address">DE2_q_b[9]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[9]_PORT_B_address_reg">DE2_q_b[9]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[9]_PORT_B_address">DE2_q_b[9]_PORT_B_address</A>, DE2_q_b[9]_clock_1, , , );
<P><A NAME="DE2_q_b[9]_PORT_A_write_enable">DE2_q_b[9]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[9]_PORT_A_write_enable_reg">DE2_q_b[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[9]_PORT_A_write_enable">DE2_q_b[9]_PORT_A_write_enable</A>, DE2_q_b[9]_clock_0, , , );
<P><A NAME="DE2_q_b[9]_PORT_B_read_enable">DE2_q_b[9]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[9]_PORT_B_read_enable_reg">DE2_q_b[9]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[9]_PORT_B_read_enable">DE2_q_b[9]_PORT_B_read_enable</A>, DE2_q_b[9]_clock_1, , , );
<P><A NAME="DE2_q_b[9]_clock_0">DE2_q_b[9]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[9]_clock_1">DE2_q_b[9]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[9]_clock_enable_0">DE2_q_b[9]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[9]_PORT_B_data_out">DE2_q_b[9]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[9]_PORT_A_data_in_reg">DE2_q_b[9]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[9]_PORT_A_address_reg">DE2_q_b[9]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[9]_PORT_B_address_reg">DE2_q_b[9]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[9]_PORT_A_write_enable_reg">DE2_q_b[9]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[9]_PORT_B_read_enable_reg">DE2_q_b[9]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[9]_clock_0">DE2_q_b[9]_clock_0</A>, <A HREF="#DE2_q_b[9]_clock_1">DE2_q_b[9]_clock_1</A>, <A HREF="#DE2_q_b[9]_clock_enable_0">DE2_q_b[9]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[9]">DE2_q_b[9]</A> = <A HREF="#DE2_q_b[9]_PORT_B_data_out">DE2_q_b[9]_PORT_B_data_out</A>[0];


<P> --YD1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~81
<P><A NAME="YD1L82_adder_eqn">YD1L82_adder_eqn</A> = ( <A HREF="#YD1_F_pc[8]">YD1_F_pc[8]</A> ) + ( GND ) + ( <A HREF="#YD1L79">YD1L79</A> );
<P><A NAME="YD1L82">YD1L82</A> = SUM(<A HREF="#YD1L82_adder_eqn">YD1L82_adder_eqn</A>);

<P> --YD1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~82
<P><A NAME="YD1L83_adder_eqn">YD1L83_adder_eqn</A> = ( <A HREF="#YD1_F_pc[8]">YD1_F_pc[8]</A> ) + ( GND ) + ( <A HREF="#YD1L79">YD1L79</A> );
<P><A NAME="YD1L83">YD1L83</A> = CARRY(<A HREF="#YD1L83_adder_eqn">YD1L83_adder_eqn</A>);


<P> --DE1_q_b[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[10]_PORT_A_data_in">DE1_q_b[10]_PORT_A_data_in</A> = <A HREF="#YD1L896">YD1L896</A>;
<P><A NAME="DE1_q_b[10]_PORT_A_data_in_reg">DE1_q_b[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[10]_PORT_A_data_in">DE1_q_b[10]_PORT_A_data_in</A>, DE1_q_b[10]_clock_0, , , );
<P><A NAME="DE1_q_b[10]_PORT_A_address">DE1_q_b[10]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[10]_PORT_A_address_reg">DE1_q_b[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[10]_PORT_A_address">DE1_q_b[10]_PORT_A_address</A>, DE1_q_b[10]_clock_0, , , );
<P><A NAME="DE1_q_b[10]_PORT_B_address">DE1_q_b[10]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[10]_PORT_B_address_reg">DE1_q_b[10]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[10]_PORT_B_address">DE1_q_b[10]_PORT_B_address</A>, DE1_q_b[10]_clock_1, , , );
<P><A NAME="DE1_q_b[10]_PORT_A_write_enable">DE1_q_b[10]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[10]_PORT_A_write_enable_reg">DE1_q_b[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[10]_PORT_A_write_enable">DE1_q_b[10]_PORT_A_write_enable</A>, DE1_q_b[10]_clock_0, , , );
<P><A NAME="DE1_q_b[10]_PORT_B_read_enable">DE1_q_b[10]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[10]_PORT_B_read_enable_reg">DE1_q_b[10]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[10]_PORT_B_read_enable">DE1_q_b[10]_PORT_B_read_enable</A>, DE1_q_b[10]_clock_1, , , );
<P><A NAME="DE1_q_b[10]_clock_0">DE1_q_b[10]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[10]_clock_1">DE1_q_b[10]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[10]_clock_enable_0">DE1_q_b[10]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[10]_PORT_B_data_out">DE1_q_b[10]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[10]_PORT_A_data_in_reg">DE1_q_b[10]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[10]_PORT_A_address_reg">DE1_q_b[10]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[10]_PORT_B_address_reg">DE1_q_b[10]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[10]_PORT_A_write_enable_reg">DE1_q_b[10]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[10]_PORT_B_read_enable_reg">DE1_q_b[10]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[10]_clock_0">DE1_q_b[10]_clock_0</A>, <A HREF="#DE1_q_b[10]_clock_1">DE1_q_b[10]_clock_1</A>, <A HREF="#DE1_q_b[10]_clock_enable_0">DE1_q_b[10]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[10]">DE1_q_b[10]</A> = <A HREF="#DE1_q_b[10]_PORT_B_data_out">DE1_q_b[10]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[10]_PORT_A_data_in">DE2_q_b[10]_PORT_A_data_in</A> = <A HREF="#YD1L896">YD1L896</A>;
<P><A NAME="DE2_q_b[10]_PORT_A_data_in_reg">DE2_q_b[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[10]_PORT_A_data_in">DE2_q_b[10]_PORT_A_data_in</A>, DE2_q_b[10]_clock_0, , , );
<P><A NAME="DE2_q_b[10]_PORT_A_address">DE2_q_b[10]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[10]_PORT_A_address_reg">DE2_q_b[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[10]_PORT_A_address">DE2_q_b[10]_PORT_A_address</A>, DE2_q_b[10]_clock_0, , , );
<P><A NAME="DE2_q_b[10]_PORT_B_address">DE2_q_b[10]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[10]_PORT_B_address_reg">DE2_q_b[10]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[10]_PORT_B_address">DE2_q_b[10]_PORT_B_address</A>, DE2_q_b[10]_clock_1, , , );
<P><A NAME="DE2_q_b[10]_PORT_A_write_enable">DE2_q_b[10]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[10]_PORT_A_write_enable_reg">DE2_q_b[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[10]_PORT_A_write_enable">DE2_q_b[10]_PORT_A_write_enable</A>, DE2_q_b[10]_clock_0, , , );
<P><A NAME="DE2_q_b[10]_PORT_B_read_enable">DE2_q_b[10]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[10]_PORT_B_read_enable_reg">DE2_q_b[10]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[10]_PORT_B_read_enable">DE2_q_b[10]_PORT_B_read_enable</A>, DE2_q_b[10]_clock_1, , , );
<P><A NAME="DE2_q_b[10]_clock_0">DE2_q_b[10]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[10]_clock_1">DE2_q_b[10]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[10]_clock_enable_0">DE2_q_b[10]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[10]_PORT_B_data_out">DE2_q_b[10]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[10]_PORT_A_data_in_reg">DE2_q_b[10]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[10]_PORT_A_address_reg">DE2_q_b[10]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[10]_PORT_B_address_reg">DE2_q_b[10]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[10]_PORT_A_write_enable_reg">DE2_q_b[10]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[10]_PORT_B_read_enable_reg">DE2_q_b[10]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[10]_clock_0">DE2_q_b[10]_clock_0</A>, <A HREF="#DE2_q_b[10]_clock_1">DE2_q_b[10]_clock_1</A>, <A HREF="#DE2_q_b[10]_clock_enable_0">DE2_q_b[10]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[10]">DE2_q_b[10]</A> = <A HREF="#DE2_q_b[10]_PORT_B_data_out">DE2_q_b[10]_PORT_B_data_out</A>[0];


<P> --YD1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~85
<P><A NAME="YD1L86_adder_eqn">YD1L86_adder_eqn</A> = ( <A HREF="#YD1_F_pc[9]">YD1_F_pc[9]</A> ) + ( GND ) + ( <A HREF="#YD1L83">YD1L83</A> );
<P><A NAME="YD1L86">YD1L86</A> = SUM(<A HREF="#YD1L86_adder_eqn">YD1L86_adder_eqn</A>);

<P> --YD1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~86
<P><A NAME="YD1L87_adder_eqn">YD1L87_adder_eqn</A> = ( <A HREF="#YD1_F_pc[9]">YD1_F_pc[9]</A> ) + ( GND ) + ( <A HREF="#YD1L83">YD1L83</A> );
<P><A NAME="YD1L87">YD1L87</A> = CARRY(<A HREF="#YD1L87_adder_eqn">YD1L87_adder_eqn</A>);


<P> --DE1_q_b[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[11]_PORT_A_data_in">DE1_q_b[11]_PORT_A_data_in</A> = <A HREF="#YD1L897">YD1L897</A>;
<P><A NAME="DE1_q_b[11]_PORT_A_data_in_reg">DE1_q_b[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[11]_PORT_A_data_in">DE1_q_b[11]_PORT_A_data_in</A>, DE1_q_b[11]_clock_0, , , );
<P><A NAME="DE1_q_b[11]_PORT_A_address">DE1_q_b[11]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[11]_PORT_A_address_reg">DE1_q_b[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[11]_PORT_A_address">DE1_q_b[11]_PORT_A_address</A>, DE1_q_b[11]_clock_0, , , );
<P><A NAME="DE1_q_b[11]_PORT_B_address">DE1_q_b[11]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[11]_PORT_B_address_reg">DE1_q_b[11]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[11]_PORT_B_address">DE1_q_b[11]_PORT_B_address</A>, DE1_q_b[11]_clock_1, , , );
<P><A NAME="DE1_q_b[11]_PORT_A_write_enable">DE1_q_b[11]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[11]_PORT_A_write_enable_reg">DE1_q_b[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[11]_PORT_A_write_enable">DE1_q_b[11]_PORT_A_write_enable</A>, DE1_q_b[11]_clock_0, , , );
<P><A NAME="DE1_q_b[11]_PORT_B_read_enable">DE1_q_b[11]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[11]_PORT_B_read_enable_reg">DE1_q_b[11]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[11]_PORT_B_read_enable">DE1_q_b[11]_PORT_B_read_enable</A>, DE1_q_b[11]_clock_1, , , );
<P><A NAME="DE1_q_b[11]_clock_0">DE1_q_b[11]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[11]_clock_1">DE1_q_b[11]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[11]_clock_enable_0">DE1_q_b[11]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[11]_PORT_B_data_out">DE1_q_b[11]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[11]_PORT_A_data_in_reg">DE1_q_b[11]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[11]_PORT_A_address_reg">DE1_q_b[11]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[11]_PORT_B_address_reg">DE1_q_b[11]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[11]_PORT_A_write_enable_reg">DE1_q_b[11]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[11]_PORT_B_read_enable_reg">DE1_q_b[11]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[11]_clock_0">DE1_q_b[11]_clock_0</A>, <A HREF="#DE1_q_b[11]_clock_1">DE1_q_b[11]_clock_1</A>, <A HREF="#DE1_q_b[11]_clock_enable_0">DE1_q_b[11]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[11]">DE1_q_b[11]</A> = <A HREF="#DE1_q_b[11]_PORT_B_data_out">DE1_q_b[11]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[11]_PORT_A_data_in">DE2_q_b[11]_PORT_A_data_in</A> = <A HREF="#YD1L897">YD1L897</A>;
<P><A NAME="DE2_q_b[11]_PORT_A_data_in_reg">DE2_q_b[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[11]_PORT_A_data_in">DE2_q_b[11]_PORT_A_data_in</A>, DE2_q_b[11]_clock_0, , , );
<P><A NAME="DE2_q_b[11]_PORT_A_address">DE2_q_b[11]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[11]_PORT_A_address_reg">DE2_q_b[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[11]_PORT_A_address">DE2_q_b[11]_PORT_A_address</A>, DE2_q_b[11]_clock_0, , , );
<P><A NAME="DE2_q_b[11]_PORT_B_address">DE2_q_b[11]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[11]_PORT_B_address_reg">DE2_q_b[11]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[11]_PORT_B_address">DE2_q_b[11]_PORT_B_address</A>, DE2_q_b[11]_clock_1, , , );
<P><A NAME="DE2_q_b[11]_PORT_A_write_enable">DE2_q_b[11]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[11]_PORT_A_write_enable_reg">DE2_q_b[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[11]_PORT_A_write_enable">DE2_q_b[11]_PORT_A_write_enable</A>, DE2_q_b[11]_clock_0, , , );
<P><A NAME="DE2_q_b[11]_PORT_B_read_enable">DE2_q_b[11]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[11]_PORT_B_read_enable_reg">DE2_q_b[11]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[11]_PORT_B_read_enable">DE2_q_b[11]_PORT_B_read_enable</A>, DE2_q_b[11]_clock_1, , , );
<P><A NAME="DE2_q_b[11]_clock_0">DE2_q_b[11]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[11]_clock_1">DE2_q_b[11]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[11]_clock_enable_0">DE2_q_b[11]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[11]_PORT_B_data_out">DE2_q_b[11]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[11]_PORT_A_data_in_reg">DE2_q_b[11]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[11]_PORT_A_address_reg">DE2_q_b[11]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[11]_PORT_B_address_reg">DE2_q_b[11]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[11]_PORT_A_write_enable_reg">DE2_q_b[11]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[11]_PORT_B_read_enable_reg">DE2_q_b[11]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[11]_clock_0">DE2_q_b[11]_clock_0</A>, <A HREF="#DE2_q_b[11]_clock_1">DE2_q_b[11]_clock_1</A>, <A HREF="#DE2_q_b[11]_clock_enable_0">DE2_q_b[11]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[11]">DE2_q_b[11]</A> = <A HREF="#DE2_q_b[11]_PORT_B_data_out">DE2_q_b[11]_PORT_B_data_out</A>[0];


<P> --YD1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~89
<P><A NAME="YD1L90_adder_eqn">YD1L90_adder_eqn</A> = ( <A HREF="#YD1_F_pc[10]">YD1_F_pc[10]</A> ) + ( GND ) + ( <A HREF="#YD1L87">YD1L87</A> );
<P><A NAME="YD1L90">YD1L90</A> = SUM(<A HREF="#YD1L90_adder_eqn">YD1L90_adder_eqn</A>);

<P> --YD1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~90
<P><A NAME="YD1L91_adder_eqn">YD1L91_adder_eqn</A> = ( <A HREF="#YD1_F_pc[10]">YD1_F_pc[10]</A> ) + ( GND ) + ( <A HREF="#YD1L87">YD1L87</A> );
<P><A NAME="YD1L91">YD1L91</A> = CARRY(<A HREF="#YD1L91_adder_eqn">YD1L91_adder_eqn</A>);


<P> --DE1_q_b[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[12]_PORT_A_data_in">DE1_q_b[12]_PORT_A_data_in</A> = <A HREF="#YD1L898">YD1L898</A>;
<P><A NAME="DE1_q_b[12]_PORT_A_data_in_reg">DE1_q_b[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[12]_PORT_A_data_in">DE1_q_b[12]_PORT_A_data_in</A>, DE1_q_b[12]_clock_0, , , );
<P><A NAME="DE1_q_b[12]_PORT_A_address">DE1_q_b[12]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[12]_PORT_A_address_reg">DE1_q_b[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[12]_PORT_A_address">DE1_q_b[12]_PORT_A_address</A>, DE1_q_b[12]_clock_0, , , );
<P><A NAME="DE1_q_b[12]_PORT_B_address">DE1_q_b[12]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[12]_PORT_B_address_reg">DE1_q_b[12]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[12]_PORT_B_address">DE1_q_b[12]_PORT_B_address</A>, DE1_q_b[12]_clock_1, , , );
<P><A NAME="DE1_q_b[12]_PORT_A_write_enable">DE1_q_b[12]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[12]_PORT_A_write_enable_reg">DE1_q_b[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[12]_PORT_A_write_enable">DE1_q_b[12]_PORT_A_write_enable</A>, DE1_q_b[12]_clock_0, , , );
<P><A NAME="DE1_q_b[12]_PORT_B_read_enable">DE1_q_b[12]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[12]_PORT_B_read_enable_reg">DE1_q_b[12]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[12]_PORT_B_read_enable">DE1_q_b[12]_PORT_B_read_enable</A>, DE1_q_b[12]_clock_1, , , );
<P><A NAME="DE1_q_b[12]_clock_0">DE1_q_b[12]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[12]_clock_1">DE1_q_b[12]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[12]_clock_enable_0">DE1_q_b[12]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[12]_PORT_B_data_out">DE1_q_b[12]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[12]_PORT_A_data_in_reg">DE1_q_b[12]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[12]_PORT_A_address_reg">DE1_q_b[12]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[12]_PORT_B_address_reg">DE1_q_b[12]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[12]_PORT_A_write_enable_reg">DE1_q_b[12]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[12]_PORT_B_read_enable_reg">DE1_q_b[12]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[12]_clock_0">DE1_q_b[12]_clock_0</A>, <A HREF="#DE1_q_b[12]_clock_1">DE1_q_b[12]_clock_1</A>, <A HREF="#DE1_q_b[12]_clock_enable_0">DE1_q_b[12]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[12]">DE1_q_b[12]</A> = <A HREF="#DE1_q_b[12]_PORT_B_data_out">DE1_q_b[12]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[12]_PORT_A_data_in">DE2_q_b[12]_PORT_A_data_in</A> = <A HREF="#YD1L898">YD1L898</A>;
<P><A NAME="DE2_q_b[12]_PORT_A_data_in_reg">DE2_q_b[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[12]_PORT_A_data_in">DE2_q_b[12]_PORT_A_data_in</A>, DE2_q_b[12]_clock_0, , , );
<P><A NAME="DE2_q_b[12]_PORT_A_address">DE2_q_b[12]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[12]_PORT_A_address_reg">DE2_q_b[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[12]_PORT_A_address">DE2_q_b[12]_PORT_A_address</A>, DE2_q_b[12]_clock_0, , , );
<P><A NAME="DE2_q_b[12]_PORT_B_address">DE2_q_b[12]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[12]_PORT_B_address_reg">DE2_q_b[12]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[12]_PORT_B_address">DE2_q_b[12]_PORT_B_address</A>, DE2_q_b[12]_clock_1, , , );
<P><A NAME="DE2_q_b[12]_PORT_A_write_enable">DE2_q_b[12]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[12]_PORT_A_write_enable_reg">DE2_q_b[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[12]_PORT_A_write_enable">DE2_q_b[12]_PORT_A_write_enable</A>, DE2_q_b[12]_clock_0, , , );
<P><A NAME="DE2_q_b[12]_PORT_B_read_enable">DE2_q_b[12]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[12]_PORT_B_read_enable_reg">DE2_q_b[12]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[12]_PORT_B_read_enable">DE2_q_b[12]_PORT_B_read_enable</A>, DE2_q_b[12]_clock_1, , , );
<P><A NAME="DE2_q_b[12]_clock_0">DE2_q_b[12]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[12]_clock_1">DE2_q_b[12]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[12]_clock_enable_0">DE2_q_b[12]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[12]_PORT_B_data_out">DE2_q_b[12]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[12]_PORT_A_data_in_reg">DE2_q_b[12]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[12]_PORT_A_address_reg">DE2_q_b[12]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[12]_PORT_B_address_reg">DE2_q_b[12]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[12]_PORT_A_write_enable_reg">DE2_q_b[12]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[12]_PORT_B_read_enable_reg">DE2_q_b[12]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[12]_clock_0">DE2_q_b[12]_clock_0</A>, <A HREF="#DE2_q_b[12]_clock_1">DE2_q_b[12]_clock_1</A>, <A HREF="#DE2_q_b[12]_clock_enable_0">DE2_q_b[12]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[12]">DE2_q_b[12]</A> = <A HREF="#DE2_q_b[12]_PORT_B_data_out">DE2_q_b[12]_PORT_B_data_out</A>[0];


<P> --S1_s_serial_transfer.STATE_5_READ_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER
<P> --register power-up is low

<P><A NAME="S1_s_serial_transfer.STATE_5_READ_TRANSFER">S1_s_serial_transfer.STATE_5_READ_TRANSFER</A> = DFFEAS(<A HREF="#S1L5">S1L5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --NC8_mem[1][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]
<P> --register power-up is low

<P><A NAME="NC8_mem[1][87]">NC8_mem[1][87]</A> = DFFEAS(<A HREF="#MC8L14">MC8L14</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L2">NC8L2</A>, <A HREF="#NC8_mem[2][87]">NC8_mem[2][87]</A>,  ,  , <A HREF="#NC8_mem_used[2]">NC8_mem_used[2]</A>);


<P> --NC8_mem[1][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]
<P> --register power-up is low

<P><A NAME="NC8_mem[1][19]">NC8_mem[1][19]</A> = DFFEAS(<A HREF="#XC2L70">XC2L70</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L2">NC8L2</A>, <A HREF="#NC8_mem[2][19]">NC8_mem[2][19]</A>,  ,  , <A HREF="#NC8_mem_used[2]">NC8_mem_used[2]</A>);


<P> --JD8L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1
<P><A NAME="JD8L2_adder_eqn">JD8L2_adder_eqn</A> = ( (!<A HREF="#MC8L3">MC8L3</A> & (((<A HREF="#JD8_burst_uncompress_address_offset[1]">JD8_burst_uncompress_address_offset[1]</A>)))) # (<A HREF="#MC8L3">MC8L3</A> & ((!<A HREF="#NC8_mem_used[0]">NC8_mem_used[0]</A> & ((<A HREF="#JD8_burst_uncompress_address_offset[1]">JD8_burst_uncompress_address_offset[1]</A>))) # (<A HREF="#NC8_mem_used[0]">NC8_mem_used[0]</A> & (<A HREF="#NC8_mem[0][19]">NC8_mem[0][19]</A>)))) ) + ( <A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> ) + ( <A HREF="#JD8L7">JD8L7</A> );
<P><A NAME="JD8L2">JD8L2</A> = SUM(<A HREF="#JD8L2_adder_eqn">JD8L2_adder_eqn</A>);


<P> --NC8_mem[1][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]
<P> --register power-up is low

<P><A NAME="NC8_mem[1][88]">NC8_mem[1][88]</A> = DFFEAS(<A HREF="#XC2L95">XC2L95</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L2">NC8L2</A>, <A HREF="#NC8_mem[2][88]">NC8_mem[2][88]</A>,  ,  , <A HREF="#NC8_mem_used[2]">NC8_mem_used[2]</A>);


<P> --YD1_av_ld_byte0_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte0_data[0]">YD1_av_ld_byte0_data[0]</A> = DFFEAS(<A HREF="#GD1L10">GD1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L938">YD1L938</A>, <A HREF="#YD1_av_ld_byte1_data[0]">YD1_av_ld_byte1_data[0]</A>,  ,  , <A HREF="#YD1L1051">YD1L1051</A>);


<P> --YD1_W_alu_result[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[0]">YD1_W_alu_result[0]</A> = DFFEAS(<A HREF="#YD1L352">YD1L352</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1L211 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
<P><A NAME="YD1L211_adder_eqn">YD1L211_adder_eqn</A> = ( <A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="YD1L211">YD1L211</A> = CARRY(<A HREF="#YD1L211_adder_eqn">YD1L211_adder_eqn</A>);


<P> --DF1_ram_block1a36 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a36
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a36_PORT_A_data_in">DF1_ram_block1a36_PORT_A_data_in</A> = <A HREF="#VC2L22">VC2L22</A>;
<P><A NAME="DF1_ram_block1a36_PORT_A_data_in_reg">DF1_ram_block1a36_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a36_PORT_A_data_in">DF1_ram_block1a36_PORT_A_data_in</A>, DF1_ram_block1a36_clock_0, , , DF1_ram_block1a36_clock_enable_0);
<P><A NAME="DF1_ram_block1a36_PORT_A_address">DF1_ram_block1a36_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a36_PORT_A_address_reg">DF1_ram_block1a36_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a36_PORT_A_address">DF1_ram_block1a36_PORT_A_address</A>, DF1_ram_block1a36_clock_0, , , DF1_ram_block1a36_clock_enable_0);
<P><A NAME="DF1_ram_block1a36_PORT_A_write_enable">DF1_ram_block1a36_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a36_PORT_A_write_enable_reg">DF1_ram_block1a36_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a36_PORT_A_write_enable">DF1_ram_block1a36_PORT_A_write_enable</A>, DF1_ram_block1a36_clock_0, , , DF1_ram_block1a36_clock_enable_0);
<P><A NAME="DF1_ram_block1a36_PORT_A_read_enable">DF1_ram_block1a36_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a36_PORT_A_read_enable_reg">DF1_ram_block1a36_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a36_PORT_A_read_enable">DF1_ram_block1a36_PORT_A_read_enable</A>, DF1_ram_block1a36_clock_0, , , DF1_ram_block1a36_clock_enable_0);
<P><A NAME="DF1_ram_block1a36_PORT_A_byte_mask">DF1_ram_block1a36_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a36_PORT_A_byte_mask_reg">DF1_ram_block1a36_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a36_PORT_A_byte_mask">DF1_ram_block1a36_PORT_A_byte_mask</A>, DF1_ram_block1a36_clock_0, , , DF1_ram_block1a36_clock_enable_0);
<P><A NAME="DF1_ram_block1a36_clock_0">DF1_ram_block1a36_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a36_clock_enable_0">DF1_ram_block1a36_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a36_PORT_A_data_out">DF1_ram_block1a36_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a36_PORT_A_data_in_reg">DF1_ram_block1a36_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a36_PORT_A_address_reg">DF1_ram_block1a36_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a36_PORT_A_write_enable_reg">DF1_ram_block1a36_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a36_PORT_A_read_enable_reg">DF1_ram_block1a36_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a36_PORT_A_byte_mask_reg">DF1_ram_block1a36_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a36_clock_0">DF1_ram_block1a36_clock_0</A>, , <A HREF="#DF1_ram_block1a36_clock_enable_0">DF1_ram_block1a36_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a36">DF1_ram_block1a36</A> = <A HREF="#DF1_ram_block1a36_PORT_A_data_out">DF1_ram_block1a36_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a4
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a4_PORT_A_data_in">DF1_ram_block1a4_PORT_A_data_in</A> = <A HREF="#VC2L22">VC2L22</A>;
<P><A NAME="DF1_ram_block1a4_PORT_A_data_in_reg">DF1_ram_block1a4_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a4_PORT_A_data_in">DF1_ram_block1a4_PORT_A_data_in</A>, DF1_ram_block1a4_clock_0, , , DF1_ram_block1a4_clock_enable_0);
<P><A NAME="DF1_ram_block1a4_PORT_A_address">DF1_ram_block1a4_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a4_PORT_A_address_reg">DF1_ram_block1a4_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a4_PORT_A_address">DF1_ram_block1a4_PORT_A_address</A>, DF1_ram_block1a4_clock_0, , , DF1_ram_block1a4_clock_enable_0);
<P><A NAME="DF1_ram_block1a4_PORT_A_write_enable">DF1_ram_block1a4_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a4_PORT_A_write_enable_reg">DF1_ram_block1a4_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a4_PORT_A_write_enable">DF1_ram_block1a4_PORT_A_write_enable</A>, DF1_ram_block1a4_clock_0, , , DF1_ram_block1a4_clock_enable_0);
<P><A NAME="DF1_ram_block1a4_PORT_A_read_enable">DF1_ram_block1a4_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a4_PORT_A_read_enable_reg">DF1_ram_block1a4_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a4_PORT_A_read_enable">DF1_ram_block1a4_PORT_A_read_enable</A>, DF1_ram_block1a4_clock_0, , , DF1_ram_block1a4_clock_enable_0);
<P><A NAME="DF1_ram_block1a4_PORT_A_byte_mask">DF1_ram_block1a4_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a4_PORT_A_byte_mask_reg">DF1_ram_block1a4_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a4_PORT_A_byte_mask">DF1_ram_block1a4_PORT_A_byte_mask</A>, DF1_ram_block1a4_clock_0, , , DF1_ram_block1a4_clock_enable_0);
<P><A NAME="DF1_ram_block1a4_clock_0">DF1_ram_block1a4_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a4_clock_enable_0">DF1_ram_block1a4_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a4_PORT_A_data_out">DF1_ram_block1a4_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a4_PORT_A_data_in_reg">DF1_ram_block1a4_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a4_PORT_A_address_reg">DF1_ram_block1a4_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a4_PORT_A_write_enable_reg">DF1_ram_block1a4_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a4_PORT_A_read_enable_reg">DF1_ram_block1a4_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a4_PORT_A_byte_mask_reg">DF1_ram_block1a4_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a4_clock_0">DF1_ram_block1a4_clock_0</A>, , <A HREF="#DF1_ram_block1a4_clock_enable_0">DF1_ram_block1a4_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a4">DF1_ram_block1a4</A> = <A HREF="#DF1_ram_block1a4_PORT_A_data_out">DF1_ram_block1a4_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a32 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a32
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a32_PORT_A_data_in">DF1_ram_block1a32_PORT_A_data_in</A> = <A HREF="#VC2L23">VC2L23</A>;
<P><A NAME="DF1_ram_block1a32_PORT_A_data_in_reg">DF1_ram_block1a32_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a32_PORT_A_data_in">DF1_ram_block1a32_PORT_A_data_in</A>, DF1_ram_block1a32_clock_0, , , DF1_ram_block1a32_clock_enable_0);
<P><A NAME="DF1_ram_block1a32_PORT_A_address">DF1_ram_block1a32_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a32_PORT_A_address_reg">DF1_ram_block1a32_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a32_PORT_A_address">DF1_ram_block1a32_PORT_A_address</A>, DF1_ram_block1a32_clock_0, , , DF1_ram_block1a32_clock_enable_0);
<P><A NAME="DF1_ram_block1a32_PORT_A_write_enable">DF1_ram_block1a32_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a32_PORT_A_write_enable_reg">DF1_ram_block1a32_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a32_PORT_A_write_enable">DF1_ram_block1a32_PORT_A_write_enable</A>, DF1_ram_block1a32_clock_0, , , DF1_ram_block1a32_clock_enable_0);
<P><A NAME="DF1_ram_block1a32_PORT_A_read_enable">DF1_ram_block1a32_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a32_PORT_A_read_enable_reg">DF1_ram_block1a32_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a32_PORT_A_read_enable">DF1_ram_block1a32_PORT_A_read_enable</A>, DF1_ram_block1a32_clock_0, , , DF1_ram_block1a32_clock_enable_0);
<P><A NAME="DF1_ram_block1a32_PORT_A_byte_mask">DF1_ram_block1a32_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a32_PORT_A_byte_mask_reg">DF1_ram_block1a32_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a32_PORT_A_byte_mask">DF1_ram_block1a32_PORT_A_byte_mask</A>, DF1_ram_block1a32_clock_0, , , DF1_ram_block1a32_clock_enable_0);
<P><A NAME="DF1_ram_block1a32_clock_0">DF1_ram_block1a32_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a32_clock_enable_0">DF1_ram_block1a32_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a32_PORT_A_data_out">DF1_ram_block1a32_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a32_PORT_A_data_in_reg">DF1_ram_block1a32_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a32_PORT_A_address_reg">DF1_ram_block1a32_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a32_PORT_A_write_enable_reg">DF1_ram_block1a32_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a32_PORT_A_read_enable_reg">DF1_ram_block1a32_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a32_PORT_A_byte_mask_reg">DF1_ram_block1a32_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a32_clock_0">DF1_ram_block1a32_clock_0</A>, , <A HREF="#DF1_ram_block1a32_clock_enable_0">DF1_ram_block1a32_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a32">DF1_ram_block1a32</A> = <A HREF="#DF1_ram_block1a32_PORT_A_data_out">DF1_ram_block1a32_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a0 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a0_PORT_A_data_in">DF1_ram_block1a0_PORT_A_data_in</A> = <A HREF="#VC2L23">VC2L23</A>;
<P><A NAME="DF1_ram_block1a0_PORT_A_data_in_reg">DF1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a0_PORT_A_data_in">DF1_ram_block1a0_PORT_A_data_in</A>, DF1_ram_block1a0_clock_0, , , DF1_ram_block1a0_clock_enable_0);
<P><A NAME="DF1_ram_block1a0_PORT_A_address">DF1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a0_PORT_A_address_reg">DF1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a0_PORT_A_address">DF1_ram_block1a0_PORT_A_address</A>, DF1_ram_block1a0_clock_0, , , DF1_ram_block1a0_clock_enable_0);
<P><A NAME="DF1_ram_block1a0_PORT_A_write_enable">DF1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a0_PORT_A_write_enable_reg">DF1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a0_PORT_A_write_enable">DF1_ram_block1a0_PORT_A_write_enable</A>, DF1_ram_block1a0_clock_0, , , DF1_ram_block1a0_clock_enable_0);
<P><A NAME="DF1_ram_block1a0_PORT_A_read_enable">DF1_ram_block1a0_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a0_PORT_A_read_enable_reg">DF1_ram_block1a0_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a0_PORT_A_read_enable">DF1_ram_block1a0_PORT_A_read_enable</A>, DF1_ram_block1a0_clock_0, , , DF1_ram_block1a0_clock_enable_0);
<P><A NAME="DF1_ram_block1a0_PORT_A_byte_mask">DF1_ram_block1a0_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a0_PORT_A_byte_mask_reg">DF1_ram_block1a0_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a0_PORT_A_byte_mask">DF1_ram_block1a0_PORT_A_byte_mask</A>, DF1_ram_block1a0_clock_0, , , DF1_ram_block1a0_clock_enable_0);
<P><A NAME="DF1_ram_block1a0_clock_0">DF1_ram_block1a0_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a0_clock_enable_0">DF1_ram_block1a0_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a0_PORT_A_data_out">DF1_ram_block1a0_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a0_PORT_A_data_in_reg">DF1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a0_PORT_A_address_reg">DF1_ram_block1a0_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a0_PORT_A_write_enable_reg">DF1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a0_PORT_A_read_enable_reg">DF1_ram_block1a0_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a0_PORT_A_byte_mask_reg">DF1_ram_block1a0_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a0_clock_0">DF1_ram_block1a0_clock_0</A>, , <A HREF="#DF1_ram_block1a0_clock_enable_0">DF1_ram_block1a0_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a0">DF1_ram_block1a0</A> = <A HREF="#DF1_ram_block1a0_PORT_A_data_out">DF1_ram_block1a0_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a33 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a33
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a33_PORT_A_data_in">DF1_ram_block1a33_PORT_A_data_in</A> = <A HREF="#VC2L24">VC2L24</A>;
<P><A NAME="DF1_ram_block1a33_PORT_A_data_in_reg">DF1_ram_block1a33_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a33_PORT_A_data_in">DF1_ram_block1a33_PORT_A_data_in</A>, DF1_ram_block1a33_clock_0, , , DF1_ram_block1a33_clock_enable_0);
<P><A NAME="DF1_ram_block1a33_PORT_A_address">DF1_ram_block1a33_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a33_PORT_A_address_reg">DF1_ram_block1a33_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a33_PORT_A_address">DF1_ram_block1a33_PORT_A_address</A>, DF1_ram_block1a33_clock_0, , , DF1_ram_block1a33_clock_enable_0);
<P><A NAME="DF1_ram_block1a33_PORT_A_write_enable">DF1_ram_block1a33_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a33_PORT_A_write_enable_reg">DF1_ram_block1a33_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a33_PORT_A_write_enable">DF1_ram_block1a33_PORT_A_write_enable</A>, DF1_ram_block1a33_clock_0, , , DF1_ram_block1a33_clock_enable_0);
<P><A NAME="DF1_ram_block1a33_PORT_A_read_enable">DF1_ram_block1a33_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a33_PORT_A_read_enable_reg">DF1_ram_block1a33_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a33_PORT_A_read_enable">DF1_ram_block1a33_PORT_A_read_enable</A>, DF1_ram_block1a33_clock_0, , , DF1_ram_block1a33_clock_enable_0);
<P><A NAME="DF1_ram_block1a33_PORT_A_byte_mask">DF1_ram_block1a33_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a33_PORT_A_byte_mask_reg">DF1_ram_block1a33_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a33_PORT_A_byte_mask">DF1_ram_block1a33_PORT_A_byte_mask</A>, DF1_ram_block1a33_clock_0, , , DF1_ram_block1a33_clock_enable_0);
<P><A NAME="DF1_ram_block1a33_clock_0">DF1_ram_block1a33_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a33_clock_enable_0">DF1_ram_block1a33_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a33_PORT_A_data_out">DF1_ram_block1a33_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a33_PORT_A_data_in_reg">DF1_ram_block1a33_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a33_PORT_A_address_reg">DF1_ram_block1a33_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a33_PORT_A_write_enable_reg">DF1_ram_block1a33_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a33_PORT_A_read_enable_reg">DF1_ram_block1a33_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a33_PORT_A_byte_mask_reg">DF1_ram_block1a33_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a33_clock_0">DF1_ram_block1a33_clock_0</A>, , <A HREF="#DF1_ram_block1a33_clock_enable_0">DF1_ram_block1a33_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a33">DF1_ram_block1a33</A> = <A HREF="#DF1_ram_block1a33_PORT_A_data_out">DF1_ram_block1a33_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a1 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a1
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a1_PORT_A_data_in">DF1_ram_block1a1_PORT_A_data_in</A> = <A HREF="#VC2L24">VC2L24</A>;
<P><A NAME="DF1_ram_block1a1_PORT_A_data_in_reg">DF1_ram_block1a1_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a1_PORT_A_data_in">DF1_ram_block1a1_PORT_A_data_in</A>, DF1_ram_block1a1_clock_0, , , DF1_ram_block1a1_clock_enable_0);
<P><A NAME="DF1_ram_block1a1_PORT_A_address">DF1_ram_block1a1_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a1_PORT_A_address_reg">DF1_ram_block1a1_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a1_PORT_A_address">DF1_ram_block1a1_PORT_A_address</A>, DF1_ram_block1a1_clock_0, , , DF1_ram_block1a1_clock_enable_0);
<P><A NAME="DF1_ram_block1a1_PORT_A_write_enable">DF1_ram_block1a1_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a1_PORT_A_write_enable_reg">DF1_ram_block1a1_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a1_PORT_A_write_enable">DF1_ram_block1a1_PORT_A_write_enable</A>, DF1_ram_block1a1_clock_0, , , DF1_ram_block1a1_clock_enable_0);
<P><A NAME="DF1_ram_block1a1_PORT_A_read_enable">DF1_ram_block1a1_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a1_PORT_A_read_enable_reg">DF1_ram_block1a1_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a1_PORT_A_read_enable">DF1_ram_block1a1_PORT_A_read_enable</A>, DF1_ram_block1a1_clock_0, , , DF1_ram_block1a1_clock_enable_0);
<P><A NAME="DF1_ram_block1a1_PORT_A_byte_mask">DF1_ram_block1a1_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a1_PORT_A_byte_mask_reg">DF1_ram_block1a1_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a1_PORT_A_byte_mask">DF1_ram_block1a1_PORT_A_byte_mask</A>, DF1_ram_block1a1_clock_0, , , DF1_ram_block1a1_clock_enable_0);
<P><A NAME="DF1_ram_block1a1_clock_0">DF1_ram_block1a1_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a1_clock_enable_0">DF1_ram_block1a1_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a1_PORT_A_data_out">DF1_ram_block1a1_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a1_PORT_A_data_in_reg">DF1_ram_block1a1_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a1_PORT_A_address_reg">DF1_ram_block1a1_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a1_PORT_A_write_enable_reg">DF1_ram_block1a1_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a1_PORT_A_read_enable_reg">DF1_ram_block1a1_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a1_PORT_A_byte_mask_reg">DF1_ram_block1a1_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a1_clock_0">DF1_ram_block1a1_clock_0</A>, , <A HREF="#DF1_ram_block1a1_clock_enable_0">DF1_ram_block1a1_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a1">DF1_ram_block1a1</A> = <A HREF="#DF1_ram_block1a1_PORT_A_data_out">DF1_ram_block1a1_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a34 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a34
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a34_PORT_A_data_in">DF1_ram_block1a34_PORT_A_data_in</A> = <A HREF="#VC2L25">VC2L25</A>;
<P><A NAME="DF1_ram_block1a34_PORT_A_data_in_reg">DF1_ram_block1a34_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a34_PORT_A_data_in">DF1_ram_block1a34_PORT_A_data_in</A>, DF1_ram_block1a34_clock_0, , , DF1_ram_block1a34_clock_enable_0);
<P><A NAME="DF1_ram_block1a34_PORT_A_address">DF1_ram_block1a34_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a34_PORT_A_address_reg">DF1_ram_block1a34_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a34_PORT_A_address">DF1_ram_block1a34_PORT_A_address</A>, DF1_ram_block1a34_clock_0, , , DF1_ram_block1a34_clock_enable_0);
<P><A NAME="DF1_ram_block1a34_PORT_A_write_enable">DF1_ram_block1a34_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a34_PORT_A_write_enable_reg">DF1_ram_block1a34_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a34_PORT_A_write_enable">DF1_ram_block1a34_PORT_A_write_enable</A>, DF1_ram_block1a34_clock_0, , , DF1_ram_block1a34_clock_enable_0);
<P><A NAME="DF1_ram_block1a34_PORT_A_read_enable">DF1_ram_block1a34_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a34_PORT_A_read_enable_reg">DF1_ram_block1a34_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a34_PORT_A_read_enable">DF1_ram_block1a34_PORT_A_read_enable</A>, DF1_ram_block1a34_clock_0, , , DF1_ram_block1a34_clock_enable_0);
<P><A NAME="DF1_ram_block1a34_PORT_A_byte_mask">DF1_ram_block1a34_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a34_PORT_A_byte_mask_reg">DF1_ram_block1a34_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a34_PORT_A_byte_mask">DF1_ram_block1a34_PORT_A_byte_mask</A>, DF1_ram_block1a34_clock_0, , , DF1_ram_block1a34_clock_enable_0);
<P><A NAME="DF1_ram_block1a34_clock_0">DF1_ram_block1a34_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a34_clock_enable_0">DF1_ram_block1a34_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a34_PORT_A_data_out">DF1_ram_block1a34_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a34_PORT_A_data_in_reg">DF1_ram_block1a34_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a34_PORT_A_address_reg">DF1_ram_block1a34_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a34_PORT_A_write_enable_reg">DF1_ram_block1a34_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a34_PORT_A_read_enable_reg">DF1_ram_block1a34_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a34_PORT_A_byte_mask_reg">DF1_ram_block1a34_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a34_clock_0">DF1_ram_block1a34_clock_0</A>, , <A HREF="#DF1_ram_block1a34_clock_enable_0">DF1_ram_block1a34_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a34">DF1_ram_block1a34</A> = <A HREF="#DF1_ram_block1a34_PORT_A_data_out">DF1_ram_block1a34_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a2
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a2_PORT_A_data_in">DF1_ram_block1a2_PORT_A_data_in</A> = <A HREF="#VC2L25">VC2L25</A>;
<P><A NAME="DF1_ram_block1a2_PORT_A_data_in_reg">DF1_ram_block1a2_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a2_PORT_A_data_in">DF1_ram_block1a2_PORT_A_data_in</A>, DF1_ram_block1a2_clock_0, , , DF1_ram_block1a2_clock_enable_0);
<P><A NAME="DF1_ram_block1a2_PORT_A_address">DF1_ram_block1a2_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a2_PORT_A_address_reg">DF1_ram_block1a2_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a2_PORT_A_address">DF1_ram_block1a2_PORT_A_address</A>, DF1_ram_block1a2_clock_0, , , DF1_ram_block1a2_clock_enable_0);
<P><A NAME="DF1_ram_block1a2_PORT_A_write_enable">DF1_ram_block1a2_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a2_PORT_A_write_enable_reg">DF1_ram_block1a2_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a2_PORT_A_write_enable">DF1_ram_block1a2_PORT_A_write_enable</A>, DF1_ram_block1a2_clock_0, , , DF1_ram_block1a2_clock_enable_0);
<P><A NAME="DF1_ram_block1a2_PORT_A_read_enable">DF1_ram_block1a2_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a2_PORT_A_read_enable_reg">DF1_ram_block1a2_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a2_PORT_A_read_enable">DF1_ram_block1a2_PORT_A_read_enable</A>, DF1_ram_block1a2_clock_0, , , DF1_ram_block1a2_clock_enable_0);
<P><A NAME="DF1_ram_block1a2_PORT_A_byte_mask">DF1_ram_block1a2_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a2_PORT_A_byte_mask_reg">DF1_ram_block1a2_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a2_PORT_A_byte_mask">DF1_ram_block1a2_PORT_A_byte_mask</A>, DF1_ram_block1a2_clock_0, , , DF1_ram_block1a2_clock_enable_0);
<P><A NAME="DF1_ram_block1a2_clock_0">DF1_ram_block1a2_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a2_clock_enable_0">DF1_ram_block1a2_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a2_PORT_A_data_out">DF1_ram_block1a2_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a2_PORT_A_data_in_reg">DF1_ram_block1a2_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a2_PORT_A_address_reg">DF1_ram_block1a2_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a2_PORT_A_write_enable_reg">DF1_ram_block1a2_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a2_PORT_A_read_enable_reg">DF1_ram_block1a2_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a2_PORT_A_byte_mask_reg">DF1_ram_block1a2_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a2_clock_0">DF1_ram_block1a2_clock_0</A>, , <A HREF="#DF1_ram_block1a2_clock_enable_0">DF1_ram_block1a2_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a2">DF1_ram_block1a2</A> = <A HREF="#DF1_ram_block1a2_PORT_A_data_out">DF1_ram_block1a2_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a35 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a35
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a35_PORT_A_data_in">DF1_ram_block1a35_PORT_A_data_in</A> = <A HREF="#VC2L26">VC2L26</A>;
<P><A NAME="DF1_ram_block1a35_PORT_A_data_in_reg">DF1_ram_block1a35_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a35_PORT_A_data_in">DF1_ram_block1a35_PORT_A_data_in</A>, DF1_ram_block1a35_clock_0, , , DF1_ram_block1a35_clock_enable_0);
<P><A NAME="DF1_ram_block1a35_PORT_A_address">DF1_ram_block1a35_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a35_PORT_A_address_reg">DF1_ram_block1a35_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a35_PORT_A_address">DF1_ram_block1a35_PORT_A_address</A>, DF1_ram_block1a35_clock_0, , , DF1_ram_block1a35_clock_enable_0);
<P><A NAME="DF1_ram_block1a35_PORT_A_write_enable">DF1_ram_block1a35_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a35_PORT_A_write_enable_reg">DF1_ram_block1a35_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a35_PORT_A_write_enable">DF1_ram_block1a35_PORT_A_write_enable</A>, DF1_ram_block1a35_clock_0, , , DF1_ram_block1a35_clock_enable_0);
<P><A NAME="DF1_ram_block1a35_PORT_A_read_enable">DF1_ram_block1a35_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a35_PORT_A_read_enable_reg">DF1_ram_block1a35_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a35_PORT_A_read_enable">DF1_ram_block1a35_PORT_A_read_enable</A>, DF1_ram_block1a35_clock_0, , , DF1_ram_block1a35_clock_enable_0);
<P><A NAME="DF1_ram_block1a35_PORT_A_byte_mask">DF1_ram_block1a35_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a35_PORT_A_byte_mask_reg">DF1_ram_block1a35_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a35_PORT_A_byte_mask">DF1_ram_block1a35_PORT_A_byte_mask</A>, DF1_ram_block1a35_clock_0, , , DF1_ram_block1a35_clock_enable_0);
<P><A NAME="DF1_ram_block1a35_clock_0">DF1_ram_block1a35_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a35_clock_enable_0">DF1_ram_block1a35_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a35_PORT_A_data_out">DF1_ram_block1a35_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a35_PORT_A_data_in_reg">DF1_ram_block1a35_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a35_PORT_A_address_reg">DF1_ram_block1a35_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a35_PORT_A_write_enable_reg">DF1_ram_block1a35_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a35_PORT_A_read_enable_reg">DF1_ram_block1a35_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a35_PORT_A_byte_mask_reg">DF1_ram_block1a35_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a35_clock_0">DF1_ram_block1a35_clock_0</A>, , <A HREF="#DF1_ram_block1a35_clock_enable_0">DF1_ram_block1a35_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a35">DF1_ram_block1a35</A> = <A HREF="#DF1_ram_block1a35_PORT_A_data_out">DF1_ram_block1a35_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a3 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a3
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a3_PORT_A_data_in">DF1_ram_block1a3_PORT_A_data_in</A> = <A HREF="#VC2L26">VC2L26</A>;
<P><A NAME="DF1_ram_block1a3_PORT_A_data_in_reg">DF1_ram_block1a3_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a3_PORT_A_data_in">DF1_ram_block1a3_PORT_A_data_in</A>, DF1_ram_block1a3_clock_0, , , DF1_ram_block1a3_clock_enable_0);
<P><A NAME="DF1_ram_block1a3_PORT_A_address">DF1_ram_block1a3_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a3_PORT_A_address_reg">DF1_ram_block1a3_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a3_PORT_A_address">DF1_ram_block1a3_PORT_A_address</A>, DF1_ram_block1a3_clock_0, , , DF1_ram_block1a3_clock_enable_0);
<P><A NAME="DF1_ram_block1a3_PORT_A_write_enable">DF1_ram_block1a3_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a3_PORT_A_write_enable_reg">DF1_ram_block1a3_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a3_PORT_A_write_enable">DF1_ram_block1a3_PORT_A_write_enable</A>, DF1_ram_block1a3_clock_0, , , DF1_ram_block1a3_clock_enable_0);
<P><A NAME="DF1_ram_block1a3_PORT_A_read_enable">DF1_ram_block1a3_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a3_PORT_A_read_enable_reg">DF1_ram_block1a3_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a3_PORT_A_read_enable">DF1_ram_block1a3_PORT_A_read_enable</A>, DF1_ram_block1a3_clock_0, , , DF1_ram_block1a3_clock_enable_0);
<P><A NAME="DF1_ram_block1a3_PORT_A_byte_mask">DF1_ram_block1a3_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a3_PORT_A_byte_mask_reg">DF1_ram_block1a3_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a3_PORT_A_byte_mask">DF1_ram_block1a3_PORT_A_byte_mask</A>, DF1_ram_block1a3_clock_0, , , DF1_ram_block1a3_clock_enable_0);
<P><A NAME="DF1_ram_block1a3_clock_0">DF1_ram_block1a3_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a3_clock_enable_0">DF1_ram_block1a3_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a3_PORT_A_data_out">DF1_ram_block1a3_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a3_PORT_A_data_in_reg">DF1_ram_block1a3_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a3_PORT_A_address_reg">DF1_ram_block1a3_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a3_PORT_A_write_enable_reg">DF1_ram_block1a3_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a3_PORT_A_read_enable_reg">DF1_ram_block1a3_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a3_PORT_A_byte_mask_reg">DF1_ram_block1a3_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a3_clock_0">DF1_ram_block1a3_clock_0</A>, , <A HREF="#DF1_ram_block1a3_clock_enable_0">DF1_ram_block1a3_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a3">DF1_ram_block1a3</A> = <A HREF="#DF1_ram_block1a3_PORT_A_data_out">DF1_ram_block1a3_PORT_A_data_out</A>[0];


<P> --YD1_E_shift_rot_result[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[1]">YD1_E_shift_rot_result[1]</A> = DFFEAS(<A HREF="#YD1L477">YD1L477</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[1]">YD1_E_src1[1]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1L94 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~93
<P><A NAME="YD1L94_adder_eqn">YD1L94_adder_eqn</A> = ( <A HREF="#YD1_F_pc[0]">YD1_F_pc[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="YD1L94">YD1L94</A> = SUM(<A HREF="#YD1L94_adder_eqn">YD1L94_adder_eqn</A>);

<P> --YD1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~94
<P><A NAME="YD1L95_adder_eqn">YD1L95_adder_eqn</A> = ( <A HREF="#YD1_F_pc[0]">YD1_F_pc[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="YD1L95">YD1L95</A> = CARRY(<A HREF="#YD1L95_adder_eqn">YD1L95_adder_eqn</A>);


<P> --DE1_q_b[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[2]_PORT_A_data_in">DE1_q_b[2]_PORT_A_data_in</A> = <A HREF="#YD1L888">YD1L888</A>;
<P><A NAME="DE1_q_b[2]_PORT_A_data_in_reg">DE1_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[2]_PORT_A_data_in">DE1_q_b[2]_PORT_A_data_in</A>, DE1_q_b[2]_clock_0, , , );
<P><A NAME="DE1_q_b[2]_PORT_A_address">DE1_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[2]_PORT_A_address_reg">DE1_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[2]_PORT_A_address">DE1_q_b[2]_PORT_A_address</A>, DE1_q_b[2]_clock_0, , , );
<P><A NAME="DE1_q_b[2]_PORT_B_address">DE1_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[2]_PORT_B_address_reg">DE1_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[2]_PORT_B_address">DE1_q_b[2]_PORT_B_address</A>, DE1_q_b[2]_clock_1, , , );
<P><A NAME="DE1_q_b[2]_PORT_A_write_enable">DE1_q_b[2]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[2]_PORT_A_write_enable_reg">DE1_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[2]_PORT_A_write_enable">DE1_q_b[2]_PORT_A_write_enable</A>, DE1_q_b[2]_clock_0, , , );
<P><A NAME="DE1_q_b[2]_PORT_B_read_enable">DE1_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[2]_PORT_B_read_enable_reg">DE1_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[2]_PORT_B_read_enable">DE1_q_b[2]_PORT_B_read_enable</A>, DE1_q_b[2]_clock_1, , , );
<P><A NAME="DE1_q_b[2]_clock_0">DE1_q_b[2]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[2]_clock_1">DE1_q_b[2]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[2]_clock_enable_0">DE1_q_b[2]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[2]_PORT_B_data_out">DE1_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[2]_PORT_A_data_in_reg">DE1_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[2]_PORT_A_address_reg">DE1_q_b[2]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[2]_PORT_B_address_reg">DE1_q_b[2]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[2]_PORT_A_write_enable_reg">DE1_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[2]_PORT_B_read_enable_reg">DE1_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[2]_clock_0">DE1_q_b[2]_clock_0</A>, <A HREF="#DE1_q_b[2]_clock_1">DE1_q_b[2]_clock_1</A>, <A HREF="#DE1_q_b[2]_clock_enable_0">DE1_q_b[2]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[2]">DE1_q_b[2]</A> = <A HREF="#DE1_q_b[2]_PORT_B_data_out">DE1_q_b[2]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[2]_PORT_A_data_in">DE2_q_b[2]_PORT_A_data_in</A> = <A HREF="#YD1L888">YD1L888</A>;
<P><A NAME="DE2_q_b[2]_PORT_A_data_in_reg">DE2_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[2]_PORT_A_data_in">DE2_q_b[2]_PORT_A_data_in</A>, DE2_q_b[2]_clock_0, , , );
<P><A NAME="DE2_q_b[2]_PORT_A_address">DE2_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[2]_PORT_A_address_reg">DE2_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[2]_PORT_A_address">DE2_q_b[2]_PORT_A_address</A>, DE2_q_b[2]_clock_0, , , );
<P><A NAME="DE2_q_b[2]_PORT_B_address">DE2_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[2]_PORT_B_address_reg">DE2_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[2]_PORT_B_address">DE2_q_b[2]_PORT_B_address</A>, DE2_q_b[2]_clock_1, , , );
<P><A NAME="DE2_q_b[2]_PORT_A_write_enable">DE2_q_b[2]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[2]_PORT_A_write_enable_reg">DE2_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[2]_PORT_A_write_enable">DE2_q_b[2]_PORT_A_write_enable</A>, DE2_q_b[2]_clock_0, , , );
<P><A NAME="DE2_q_b[2]_PORT_B_read_enable">DE2_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[2]_PORT_B_read_enable_reg">DE2_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[2]_PORT_B_read_enable">DE2_q_b[2]_PORT_B_read_enable</A>, DE2_q_b[2]_clock_1, , , );
<P><A NAME="DE2_q_b[2]_clock_0">DE2_q_b[2]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[2]_clock_1">DE2_q_b[2]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[2]_clock_enable_0">DE2_q_b[2]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[2]_PORT_B_data_out">DE2_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[2]_PORT_A_data_in_reg">DE2_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[2]_PORT_A_address_reg">DE2_q_b[2]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[2]_PORT_B_address_reg">DE2_q_b[2]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[2]_PORT_A_write_enable_reg">DE2_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[2]_PORT_B_read_enable_reg">DE2_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[2]_clock_0">DE2_q_b[2]_clock_0</A>, <A HREF="#DE2_q_b[2]_clock_1">DE2_q_b[2]_clock_1</A>, <A HREF="#DE2_q_b[2]_clock_enable_0">DE2_q_b[2]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[2]">DE2_q_b[2]</A> = <A HREF="#DE2_q_b[2]_PORT_B_data_out">DE2_q_b[2]_PORT_B_data_out</A>[0];


<P> --YD1L98 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~97
<P><A NAME="YD1L98_adder_eqn">YD1L98_adder_eqn</A> = ( <A HREF="#YD1_F_pc[1]">YD1_F_pc[1]</A> ) + ( GND ) + ( <A HREF="#YD1L95">YD1L95</A> );
<P><A NAME="YD1L98">YD1L98</A> = SUM(<A HREF="#YD1L98_adder_eqn">YD1L98_adder_eqn</A>);

<P> --YD1L99 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~98
<P><A NAME="YD1L99_adder_eqn">YD1L99_adder_eqn</A> = ( <A HREF="#YD1_F_pc[1]">YD1_F_pc[1]</A> ) + ( GND ) + ( <A HREF="#YD1L95">YD1L95</A> );
<P><A NAME="YD1L99">YD1L99</A> = CARRY(<A HREF="#YD1L99_adder_eqn">YD1L99_adder_eqn</A>);


<P> --DE1_q_b[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[3]_PORT_A_data_in">DE1_q_b[3]_PORT_A_data_in</A> = <A HREF="#YD1L889">YD1L889</A>;
<P><A NAME="DE1_q_b[3]_PORT_A_data_in_reg">DE1_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[3]_PORT_A_data_in">DE1_q_b[3]_PORT_A_data_in</A>, DE1_q_b[3]_clock_0, , , );
<P><A NAME="DE1_q_b[3]_PORT_A_address">DE1_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[3]_PORT_A_address_reg">DE1_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[3]_PORT_A_address">DE1_q_b[3]_PORT_A_address</A>, DE1_q_b[3]_clock_0, , , );
<P><A NAME="DE1_q_b[3]_PORT_B_address">DE1_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[3]_PORT_B_address_reg">DE1_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[3]_PORT_B_address">DE1_q_b[3]_PORT_B_address</A>, DE1_q_b[3]_clock_1, , , );
<P><A NAME="DE1_q_b[3]_PORT_A_write_enable">DE1_q_b[3]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[3]_PORT_A_write_enable_reg">DE1_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[3]_PORT_A_write_enable">DE1_q_b[3]_PORT_A_write_enable</A>, DE1_q_b[3]_clock_0, , , );
<P><A NAME="DE1_q_b[3]_PORT_B_read_enable">DE1_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[3]_PORT_B_read_enable_reg">DE1_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[3]_PORT_B_read_enable">DE1_q_b[3]_PORT_B_read_enable</A>, DE1_q_b[3]_clock_1, , , );
<P><A NAME="DE1_q_b[3]_clock_0">DE1_q_b[3]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[3]_clock_1">DE1_q_b[3]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[3]_clock_enable_0">DE1_q_b[3]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[3]_PORT_B_data_out">DE1_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[3]_PORT_A_data_in_reg">DE1_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[3]_PORT_A_address_reg">DE1_q_b[3]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[3]_PORT_B_address_reg">DE1_q_b[3]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[3]_PORT_A_write_enable_reg">DE1_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[3]_PORT_B_read_enable_reg">DE1_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[3]_clock_0">DE1_q_b[3]_clock_0</A>, <A HREF="#DE1_q_b[3]_clock_1">DE1_q_b[3]_clock_1</A>, <A HREF="#DE1_q_b[3]_clock_enable_0">DE1_q_b[3]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[3]">DE1_q_b[3]</A> = <A HREF="#DE1_q_b[3]_PORT_B_data_out">DE1_q_b[3]_PORT_B_data_out</A>[0];


<P> --ZB1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~9
<P><A NAME="ZB1L10_adder_eqn">ZB1L10_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[5]">ZB1_clk_counter[5]</A> ) + ( GND ) + ( <A HREF="#ZB1L23">ZB1L23</A> );
<P><A NAME="ZB1L10">ZB1L10</A> = SUM(<A HREF="#ZB1L10_adder_eqn">ZB1L10_adder_eqn</A>);

<P> --ZB1L11 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~10
<P><A NAME="ZB1L11_adder_eqn">ZB1L11_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[5]">ZB1_clk_counter[5]</A> ) + ( GND ) + ( <A HREF="#ZB1L23">ZB1L23</A> );
<P><A NAME="ZB1L11">ZB1L11</A> = CARRY(<A HREF="#ZB1L11_adder_eqn">ZB1L11_adder_eqn</A>);


<P> --ZB1L14 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~13
<P><A NAME="ZB1L14_adder_eqn">ZB1L14_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[1]">ZB1_clk_counter[1]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="ZB1L14">ZB1L14</A> = SUM(<A HREF="#ZB1L14_adder_eqn">ZB1L14_adder_eqn</A>);

<P> --ZB1L15 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~14
<P><A NAME="ZB1L15_adder_eqn">ZB1L15_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[1]">ZB1_clk_counter[1]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="ZB1L15">ZB1L15</A> = CARRY(<A HREF="#ZB1L15_adder_eqn">ZB1L15_adder_eqn</A>);


<P> --ZB1L18 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~17
<P><A NAME="ZB1L18_adder_eqn">ZB1L18_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[6]">ZB1_clk_counter[6]</A> ) + ( GND ) + ( <A HREF="#ZB1L11">ZB1L11</A> );
<P><A NAME="ZB1L18">ZB1L18</A> = SUM(<A HREF="#ZB1L18_adder_eqn">ZB1L18_adder_eqn</A>);

<P> --ZB1L19 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~18
<P><A NAME="ZB1L19_adder_eqn">ZB1L19_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[6]">ZB1_clk_counter[6]</A> ) + ( GND ) + ( <A HREF="#ZB1L11">ZB1L11</A> );
<P><A NAME="ZB1L19">ZB1L19</A> = CARRY(<A HREF="#ZB1L19_adder_eqn">ZB1L19_adder_eqn</A>);


<P> --ZB1L22 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~21
<P><A NAME="ZB1L22_adder_eqn">ZB1L22_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[4]">ZB1_clk_counter[4]</A> ) + ( GND ) + ( <A HREF="#ZB1L27">ZB1L27</A> );
<P><A NAME="ZB1L22">ZB1L22</A> = SUM(<A HREF="#ZB1L22_adder_eqn">ZB1L22_adder_eqn</A>);

<P> --ZB1L23 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~22
<P><A NAME="ZB1L23_adder_eqn">ZB1L23_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[4]">ZB1_clk_counter[4]</A> ) + ( GND ) + ( <A HREF="#ZB1L27">ZB1L27</A> );
<P><A NAME="ZB1L23">ZB1L23</A> = CARRY(<A HREF="#ZB1L23_adder_eqn">ZB1L23_adder_eqn</A>);


<P> --ZB1L26 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~25
<P><A NAME="ZB1L26_adder_eqn">ZB1L26_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[3]">ZB1_clk_counter[3]</A> ) + ( GND ) + ( <A HREF="#ZB1L31">ZB1L31</A> );
<P><A NAME="ZB1L26">ZB1L26</A> = SUM(<A HREF="#ZB1L26_adder_eqn">ZB1L26_adder_eqn</A>);

<P> --ZB1L27 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~26
<P><A NAME="ZB1L27_adder_eqn">ZB1L27_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[3]">ZB1_clk_counter[3]</A> ) + ( GND ) + ( <A HREF="#ZB1L31">ZB1L31</A> );
<P><A NAME="ZB1L27">ZB1L27</A> = CARRY(<A HREF="#ZB1L27_adder_eqn">ZB1L27_adder_eqn</A>);


<P> --ZB1L30 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~29
<P><A NAME="ZB1L30_adder_eqn">ZB1L30_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[2]">ZB1_clk_counter[2]</A> ) + ( GND ) + ( <A HREF="#ZB1L15">ZB1L15</A> );
<P><A NAME="ZB1L30">ZB1L30</A> = SUM(<A HREF="#ZB1L30_adder_eqn">ZB1L30_adder_eqn</A>);

<P> --ZB1L31 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~30
<P><A NAME="ZB1L31_adder_eqn">ZB1L31_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[2]">ZB1_clk_counter[2]</A> ) + ( GND ) + ( <A HREF="#ZB1L15">ZB1L15</A> );
<P><A NAME="ZB1L31">ZB1L31</A> = CARRY(<A HREF="#ZB1L31_adder_eqn">ZB1L31_adder_eqn</A>);


<P> --ZB1L34 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~33
<P><A NAME="ZB1L34_adder_eqn">ZB1L34_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[9]">ZB1_clk_counter[9]</A> ) + ( GND ) + ( <A HREF="#ZB1L39">ZB1L39</A> );
<P><A NAME="ZB1L34">ZB1L34</A> = SUM(<A HREF="#ZB1L34_adder_eqn">ZB1L34_adder_eqn</A>);

<P> --ZB1L35 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~34
<P><A NAME="ZB1L35_adder_eqn">ZB1L35_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[9]">ZB1_clk_counter[9]</A> ) + ( GND ) + ( <A HREF="#ZB1L39">ZB1L39</A> );
<P><A NAME="ZB1L35">ZB1L35</A> = CARRY(<A HREF="#ZB1L35_adder_eqn">ZB1L35_adder_eqn</A>);


<P> --ZB1L38 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~37
<P><A NAME="ZB1L38_adder_eqn">ZB1L38_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[8]">ZB1_clk_counter[8]</A> ) + ( GND ) + ( <A HREF="#ZB1L43">ZB1L43</A> );
<P><A NAME="ZB1L38">ZB1L38</A> = SUM(<A HREF="#ZB1L38_adder_eqn">ZB1L38_adder_eqn</A>);

<P> --ZB1L39 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~38
<P><A NAME="ZB1L39_adder_eqn">ZB1L39_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[8]">ZB1_clk_counter[8]</A> ) + ( GND ) + ( <A HREF="#ZB1L43">ZB1L43</A> );
<P><A NAME="ZB1L39">ZB1L39</A> = CARRY(<A HREF="#ZB1L39_adder_eqn">ZB1L39_adder_eqn</A>);


<P> --ZB1L42 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~41
<P><A NAME="ZB1L42_adder_eqn">ZB1L42_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[7]">ZB1_clk_counter[7]</A> ) + ( GND ) + ( <A HREF="#ZB1L19">ZB1L19</A> );
<P><A NAME="ZB1L42">ZB1L42</A> = SUM(<A HREF="#ZB1L42_adder_eqn">ZB1L42_adder_eqn</A>);

<P> --ZB1L43 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~42
<P><A NAME="ZB1L43_adder_eqn">ZB1L43_adder_eqn</A> = ( <A HREF="#ZB1_clk_counter[7]">ZB1_clk_counter[7]</A> ) + ( GND ) + ( <A HREF="#ZB1L19">ZB1L19</A> );
<P><A NAME="ZB1L43">ZB1L43</A> = CARRY(<A HREF="#ZB1L43_adder_eqn">ZB1L43_adder_eqn</A>);


<P> --WB1_s_serial_protocol.STATE_3_START_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT
<P> --register power-up is low

<P><A NAME="WB1_s_serial_protocol.STATE_3_START_BIT">WB1_s_serial_protocol.STATE_3_START_BIT</A> = DFFEAS(<A HREF="#WB1L4">WB1L4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --AC1_count[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
<P> --register power-up is low

<P><A NAME="AC1_count[0]">AC1_count[0]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L16">AC1L16</A>, !<A HREF="#A1L150">A1L150</A>, !<A HREF="#A1L156">A1L156</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --AC1_td_shift[10] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
<P> --register power-up is low

<P><A NAME="AC1_td_shift[10]">AC1_td_shift[10]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#A1L159">A1L159</A>, !<A HREF="#A1L150">A1L150</A>, !<A HREF="#A1L156">A1L156</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --AC1_count[8] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
<P> --register power-up is low

<P><A NAME="AC1_count[8]">AC1_count[8]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_count[7]">AC1_count[7]</A>, !<A HREF="#A1L150">A1L150</A>, !<A HREF="#A1L156">A1L156</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --UE1_sr[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
<P> --register power-up is low

<P><A NAME="UE1_sr[3]">UE1_sr[3]</A> = DFFEAS(<A HREF="#UE1L59">UE1L59</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L25">UE1L25</A>,  ,  , <A HREF="#UE1L24">UE1L24</A>,  );


<P> --GE1_break_readreg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[1]">GE1_break_readreg[1]</A> = DFFEAS(<A HREF="#TE1_jdo[1]">TE1_jdo[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --RE1_MonAReg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
<P> --register power-up is low

<P><A NAME="RE1_MonAReg[3]">RE1_MonAReg[3]</A> = DFFEAS(<A HREF="#RE1L7">RE1L7</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1L49">TE1L49</A>, <A HREF="#TE1_jdo[27]">TE1_jdo[27]</A>,  ,  , <A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>);


<P> --RE1_MonAReg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
<P> --register power-up is low

<P><A NAME="RE1_MonAReg[2]">RE1_MonAReg[2]</A> = DFFEAS(<A HREF="#RE1L11">RE1L11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1L49">TE1L49</A>, <A HREF="#TE1_jdo[26]">TE1_jdo[26]</A>,  ,  , <A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>);


<P> --RE1_MonAReg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
<P> --register power-up is low

<P><A NAME="RE1_MonAReg[4]">RE1_MonAReg[4]</A> = DFFEAS(<A HREF="#RE1L15">RE1L15</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1L49">TE1L49</A>, <A HREF="#TE1_jdo[28]">TE1_jdo[28]</A>,  ,  , <A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>);


<P> --CF1_q_a[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[0]_PORT_A_data_in">CF1_q_a[0]_PORT_A_data_in</A> = <A HREF="#RE1L132">RE1L132</A>;
<P><A NAME="CF1_q_a[0]_PORT_A_data_in_reg">CF1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[0]_PORT_A_data_in">CF1_q_a[0]_PORT_A_data_in</A>, CF1_q_a[0]_clock_0, , , CF1_q_a[0]_clock_enable_0);
<P><A NAME="CF1_q_a[0]_PORT_A_address">CF1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[0]_PORT_A_address_reg">CF1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[0]_PORT_A_address">CF1_q_a[0]_PORT_A_address</A>, CF1_q_a[0]_clock_0, , , CF1_q_a[0]_clock_enable_0);
<P><A NAME="CF1_q_a[0]_PORT_A_write_enable">CF1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[0]_PORT_A_write_enable_reg">CF1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[0]_PORT_A_write_enable">CF1_q_a[0]_PORT_A_write_enable</A>, CF1_q_a[0]_clock_0, , , CF1_q_a[0]_clock_enable_0);
<P><A NAME="CF1_q_a[0]_PORT_A_read_enable">CF1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[0]_PORT_A_read_enable_reg">CF1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[0]_PORT_A_read_enable">CF1_q_a[0]_PORT_A_read_enable</A>, CF1_q_a[0]_clock_0, , , CF1_q_a[0]_clock_enable_0);
<P><A NAME="CF1_q_a[0]_PORT_A_byte_mask">CF1_q_a[0]_PORT_A_byte_mask</A> = <A HREF="#RE1L127">RE1L127</A>;
<P><A NAME="CF1_q_a[0]_PORT_A_byte_mask_reg">CF1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[0]_PORT_A_byte_mask">CF1_q_a[0]_PORT_A_byte_mask</A>, CF1_q_a[0]_clock_0, , , CF1_q_a[0]_clock_enable_0);
<P><A NAME="CF1_q_a[0]_clock_0">CF1_q_a[0]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[0]_clock_enable_0">CF1_q_a[0]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[0]_PORT_A_data_out">CF1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[0]_PORT_A_data_in_reg">CF1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[0]_PORT_A_address_reg">CF1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[0]_PORT_A_write_enable_reg">CF1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[0]_PORT_A_read_enable_reg">CF1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[0]_PORT_A_byte_mask_reg">CF1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[0]_clock_0">CF1_q_a[0]_clock_0</A>, , <A HREF="#CF1_q_a[0]_clock_enable_0">CF1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[0]">CF1_q_a[0]</A> = <A HREF="#CF1_q_a[0]_PORT_A_data_out">CF1_q_a[0]_PORT_A_data_out</A>[0];


<P> --WB1_shiftreg_data[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[25]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[25]">WB1_shiftreg_data[25]</A> = DFFEAS(<A HREF="#WB1L68">WB1L68</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[25]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[25]">WB1_shiftreg_mask[25]</A> = DFFEAS(<A HREF="#WB1L127">WB1L127</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --SB3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="SB3_counter_reg_bit[2]">SB3_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#SB3_counter_comb_bita2">SB3_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB3L1">SB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --SB3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="SB3_counter_reg_bit[1]">SB3_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#SB3_counter_comb_bita1">SB3_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB3L1">SB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --SB3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="SB3_counter_reg_bit[0]">SB3_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#SB3_counter_comb_bita0">SB3_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB3L1">SB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --SB3_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
<P> --register power-up is low

<P><A NAME="SB3_counter_reg_bit[6]">SB3_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#SB3_counter_comb_bita6">SB3_counter_comb_bita6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB3L1">SB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --SB3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="SB3_counter_reg_bit[5]">SB3_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#SB3_counter_comb_bita5">SB3_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB3L1">SB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --SB3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="SB3_counter_reg_bit[4]">SB3_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#SB3_counter_comb_bita4">SB3_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB3L1">SB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --SB3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="SB3_counter_reg_bit[3]">SB3_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#SB3_counter_comb_bita3">SB3_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB3L1">SB3L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --TB3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0
<P><A NAME="TB3_counter_comb_bita0_adder_eqn">TB3_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB3_counter_comb_bita0">TB3_counter_comb_bita0</A> = SUM(<A HREF="#TB3_counter_comb_bita0_adder_eqn">TB3_counter_comb_bita0_adder_eqn</A>);

<P> --TB3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT
<P><A NAME="TB3L4_adder_eqn">TB3L4_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB3L4">TB3L4</A> = CARRY(<A HREF="#TB3L4_adder_eqn">TB3L4_adder_eqn</A>);


<P> --TB3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1
<P><A NAME="TB3_counter_comb_bita1_adder_eqn">TB3_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#TB3L4">TB3L4</A> );
<P><A NAME="TB3_counter_comb_bita1">TB3_counter_comb_bita1</A> = SUM(<A HREF="#TB3_counter_comb_bita1_adder_eqn">TB3_counter_comb_bita1_adder_eqn</A>);

<P> --TB3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT
<P><A NAME="TB3L8_adder_eqn">TB3L8_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#TB3L4">TB3L4</A> );
<P><A NAME="TB3L8">TB3L8</A> = CARRY(<A HREF="#TB3L8_adder_eqn">TB3L8_adder_eqn</A>);


<P> --TB3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2
<P><A NAME="TB3_counter_comb_bita2_adder_eqn">TB3_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#TB3L8">TB3L8</A> );
<P><A NAME="TB3_counter_comb_bita2">TB3_counter_comb_bita2</A> = SUM(<A HREF="#TB3_counter_comb_bita2_adder_eqn">TB3_counter_comb_bita2_adder_eqn</A>);

<P> --TB3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT
<P><A NAME="TB3L12_adder_eqn">TB3L12_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#TB3L8">TB3L8</A> );
<P><A NAME="TB3L12">TB3L12</A> = CARRY(<A HREF="#TB3L12_adder_eqn">TB3L12_adder_eqn</A>);


<P> --TB3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3
<P><A NAME="TB3_counter_comb_bita3_adder_eqn">TB3_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#TB3L12">TB3L12</A> );
<P><A NAME="TB3_counter_comb_bita3">TB3_counter_comb_bita3</A> = SUM(<A HREF="#TB3_counter_comb_bita3_adder_eqn">TB3_counter_comb_bita3_adder_eqn</A>);

<P> --TB3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT
<P><A NAME="TB3L16_adder_eqn">TB3L16_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#TB3L12">TB3L12</A> );
<P><A NAME="TB3L16">TB3L16</A> = CARRY(<A HREF="#TB3L16_adder_eqn">TB3L16_adder_eqn</A>);


<P> --TB3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4
<P><A NAME="TB3_counter_comb_bita4_adder_eqn">TB3_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#TB3L16">TB3L16</A> );
<P><A NAME="TB3_counter_comb_bita4">TB3_counter_comb_bita4</A> = SUM(<A HREF="#TB3_counter_comb_bita4_adder_eqn">TB3_counter_comb_bita4_adder_eqn</A>);

<P> --TB3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT
<P><A NAME="TB3L20_adder_eqn">TB3L20_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#TB3L16">TB3L16</A> );
<P><A NAME="TB3L20">TB3L20</A> = CARRY(<A HREF="#TB3L20_adder_eqn">TB3L20_adder_eqn</A>);


<P> --TB3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5
<P><A NAME="TB3_counter_comb_bita5_adder_eqn">TB3_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#TB3L20">TB3L20</A> );
<P><A NAME="TB3_counter_comb_bita5">TB3_counter_comb_bita5</A> = SUM(<A HREF="#TB3_counter_comb_bita5_adder_eqn">TB3_counter_comb_bita5_adder_eqn</A>);

<P> --TB3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT
<P><A NAME="TB3L24_adder_eqn">TB3L24_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#TB3L20">TB3L20</A> );
<P><A NAME="TB3L24">TB3L24</A> = CARRY(<A HREF="#TB3L24_adder_eqn">TB3L24_adder_eqn</A>);


<P> --TB3_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6
<P><A NAME="TB3_counter_comb_bita6_adder_eqn">TB3_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#TB3L24">TB3L24</A> );
<P><A NAME="TB3_counter_comb_bita6">TB3_counter_comb_bita6</A> = SUM(<A HREF="#TB3_counter_comb_bita6_adder_eqn">TB3_counter_comb_bita6_adder_eqn</A>);


<P> --RB3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0
<P><A NAME="RB3_counter_comb_bita0_adder_eqn">RB3_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#RB3_counter_reg_bit[0]">RB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="RB3_counter_comb_bita0">RB3_counter_comb_bita0</A> = SUM(<A HREF="#RB3_counter_comb_bita0_adder_eqn">RB3_counter_comb_bita0_adder_eqn</A>);

<P> --RB3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT
<P><A NAME="RB3L4_adder_eqn">RB3L4_adder_eqn</A> = ( <A HREF="#RB3_counter_reg_bit[0]">RB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="RB3L4">RB3L4</A> = CARRY(<A HREF="#RB3L4_adder_eqn">RB3L4_adder_eqn</A>);


<P> --RB3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1
<P><A NAME="RB3_counter_comb_bita1_adder_eqn">RB3_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#RB3_counter_reg_bit[1]">RB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#RB3L4">RB3L4</A> );
<P><A NAME="RB3_counter_comb_bita1">RB3_counter_comb_bita1</A> = SUM(<A HREF="#RB3_counter_comb_bita1_adder_eqn">RB3_counter_comb_bita1_adder_eqn</A>);

<P> --RB3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT
<P><A NAME="RB3L8_adder_eqn">RB3L8_adder_eqn</A> = ( <A HREF="#RB3_counter_reg_bit[1]">RB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#RB3L4">RB3L4</A> );
<P><A NAME="RB3L8">RB3L8</A> = CARRY(<A HREF="#RB3L8_adder_eqn">RB3L8_adder_eqn</A>);


<P> --RB3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2
<P><A NAME="RB3_counter_comb_bita2_adder_eqn">RB3_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#RB3_counter_reg_bit[2]">RB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#RB3L8">RB3L8</A> );
<P><A NAME="RB3_counter_comb_bita2">RB3_counter_comb_bita2</A> = SUM(<A HREF="#RB3_counter_comb_bita2_adder_eqn">RB3_counter_comb_bita2_adder_eqn</A>);

<P> --RB3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT
<P><A NAME="RB3L12_adder_eqn">RB3L12_adder_eqn</A> = ( <A HREF="#RB3_counter_reg_bit[2]">RB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#RB3L8">RB3L8</A> );
<P><A NAME="RB3L12">RB3L12</A> = CARRY(<A HREF="#RB3L12_adder_eqn">RB3L12_adder_eqn</A>);


<P> --RB3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3
<P><A NAME="RB3_counter_comb_bita3_adder_eqn">RB3_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#RB3_counter_reg_bit[3]">RB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#RB3L12">RB3L12</A> );
<P><A NAME="RB3_counter_comb_bita3">RB3_counter_comb_bita3</A> = SUM(<A HREF="#RB3_counter_comb_bita3_adder_eqn">RB3_counter_comb_bita3_adder_eqn</A>);

<P> --RB3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT
<P><A NAME="RB3L16_adder_eqn">RB3L16_adder_eqn</A> = ( <A HREF="#RB3_counter_reg_bit[3]">RB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#RB3L12">RB3L12</A> );
<P><A NAME="RB3L16">RB3L16</A> = CARRY(<A HREF="#RB3L16_adder_eqn">RB3L16_adder_eqn</A>);


<P> --RB3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4
<P><A NAME="RB3_counter_comb_bita4_adder_eqn">RB3_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#RB3_counter_reg_bit[4]">RB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#RB3L16">RB3L16</A> );
<P><A NAME="RB3_counter_comb_bita4">RB3_counter_comb_bita4</A> = SUM(<A HREF="#RB3_counter_comb_bita4_adder_eqn">RB3_counter_comb_bita4_adder_eqn</A>);

<P> --RB3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT
<P><A NAME="RB3L20_adder_eqn">RB3L20_adder_eqn</A> = ( <A HREF="#RB3_counter_reg_bit[4]">RB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#RB3L16">RB3L16</A> );
<P><A NAME="RB3L20">RB3L20</A> = CARRY(<A HREF="#RB3L20_adder_eqn">RB3L20_adder_eqn</A>);


<P> --RB3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5
<P><A NAME="RB3_counter_comb_bita5_adder_eqn">RB3_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#RB3_counter_reg_bit[5]">RB3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#RB3L20">RB3L20</A> );
<P><A NAME="RB3_counter_comb_bita5">RB3_counter_comb_bita5</A> = SUM(<A HREF="#RB3_counter_comb_bita5_adder_eqn">RB3_counter_comb_bita5_adder_eqn</A>);


<P> --SB4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="SB4_counter_reg_bit[2]">SB4_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#SB4_counter_comb_bita2">SB4_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB4L1">SB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --SB4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="SB4_counter_reg_bit[1]">SB4_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#SB4_counter_comb_bita1">SB4_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB4L1">SB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --SB4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="SB4_counter_reg_bit[0]">SB4_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#SB4_counter_comb_bita0">SB4_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB4L1">SB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --SB4_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
<P> --register power-up is low

<P><A NAME="SB4_counter_reg_bit[6]">SB4_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#SB4_counter_comb_bita6">SB4_counter_comb_bita6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB4L1">SB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --SB4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="SB4_counter_reg_bit[5]">SB4_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#SB4_counter_comb_bita5">SB4_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB4L1">SB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --SB4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="SB4_counter_reg_bit[4]">SB4_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#SB4_counter_comb_bita4">SB4_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB4L1">SB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --SB4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="SB4_counter_reg_bit[3]">SB4_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#SB4_counter_comb_bita3">SB4_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB4L1">SB4L1</A>,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --TB4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0
<P><A NAME="TB4_counter_comb_bita0_adder_eqn">TB4_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB4_counter_comb_bita0">TB4_counter_comb_bita0</A> = SUM(<A HREF="#TB4_counter_comb_bita0_adder_eqn">TB4_counter_comb_bita0_adder_eqn</A>);

<P> --TB4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT
<P><A NAME="TB4L4_adder_eqn">TB4L4_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB4L4">TB4L4</A> = CARRY(<A HREF="#TB4L4_adder_eqn">TB4L4_adder_eqn</A>);


<P> --TB4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1
<P><A NAME="TB4_counter_comb_bita1_adder_eqn">TB4_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#TB4L4">TB4L4</A> );
<P><A NAME="TB4_counter_comb_bita1">TB4_counter_comb_bita1</A> = SUM(<A HREF="#TB4_counter_comb_bita1_adder_eqn">TB4_counter_comb_bita1_adder_eqn</A>);

<P> --TB4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT
<P><A NAME="TB4L8_adder_eqn">TB4L8_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#TB4L4">TB4L4</A> );
<P><A NAME="TB4L8">TB4L8</A> = CARRY(<A HREF="#TB4L8_adder_eqn">TB4L8_adder_eqn</A>);


<P> --TB4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2
<P><A NAME="TB4_counter_comb_bita2_adder_eqn">TB4_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#TB4L8">TB4L8</A> );
<P><A NAME="TB4_counter_comb_bita2">TB4_counter_comb_bita2</A> = SUM(<A HREF="#TB4_counter_comb_bita2_adder_eqn">TB4_counter_comb_bita2_adder_eqn</A>);

<P> --TB4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT
<P><A NAME="TB4L12_adder_eqn">TB4L12_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#TB4L8">TB4L8</A> );
<P><A NAME="TB4L12">TB4L12</A> = CARRY(<A HREF="#TB4L12_adder_eqn">TB4L12_adder_eqn</A>);


<P> --TB4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3
<P><A NAME="TB4_counter_comb_bita3_adder_eqn">TB4_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#TB4L12">TB4L12</A> );
<P><A NAME="TB4_counter_comb_bita3">TB4_counter_comb_bita3</A> = SUM(<A HREF="#TB4_counter_comb_bita3_adder_eqn">TB4_counter_comb_bita3_adder_eqn</A>);

<P> --TB4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT
<P><A NAME="TB4L16_adder_eqn">TB4L16_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#TB4L12">TB4L12</A> );
<P><A NAME="TB4L16">TB4L16</A> = CARRY(<A HREF="#TB4L16_adder_eqn">TB4L16_adder_eqn</A>);


<P> --TB4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4
<P><A NAME="TB4_counter_comb_bita4_adder_eqn">TB4_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#TB4L16">TB4L16</A> );
<P><A NAME="TB4_counter_comb_bita4">TB4_counter_comb_bita4</A> = SUM(<A HREF="#TB4_counter_comb_bita4_adder_eqn">TB4_counter_comb_bita4_adder_eqn</A>);

<P> --TB4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT
<P><A NAME="TB4L20_adder_eqn">TB4L20_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#TB4L16">TB4L16</A> );
<P><A NAME="TB4L20">TB4L20</A> = CARRY(<A HREF="#TB4L20_adder_eqn">TB4L20_adder_eqn</A>);


<P> --TB4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5
<P><A NAME="TB4_counter_comb_bita5_adder_eqn">TB4_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#TB4L20">TB4L20</A> );
<P><A NAME="TB4_counter_comb_bita5">TB4_counter_comb_bita5</A> = SUM(<A HREF="#TB4_counter_comb_bita5_adder_eqn">TB4_counter_comb_bita5_adder_eqn</A>);

<P> --TB4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT
<P><A NAME="TB4L24_adder_eqn">TB4L24_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#TB4L20">TB4L20</A> );
<P><A NAME="TB4L24">TB4L24</A> = CARRY(<A HREF="#TB4L24_adder_eqn">TB4L24_adder_eqn</A>);


<P> --TB4_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6
<P><A NAME="TB4_counter_comb_bita6_adder_eqn">TB4_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#TB4L24">TB4L24</A> );
<P><A NAME="TB4_counter_comb_bita6">TB4_counter_comb_bita6</A> = SUM(<A HREF="#TB4_counter_comb_bita6_adder_eqn">TB4_counter_comb_bita6_adder_eqn</A>);


<P> --RB4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0
<P><A NAME="RB4_counter_comb_bita0_adder_eqn">RB4_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#RB4_counter_reg_bit[0]">RB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="RB4_counter_comb_bita0">RB4_counter_comb_bita0</A> = SUM(<A HREF="#RB4_counter_comb_bita0_adder_eqn">RB4_counter_comb_bita0_adder_eqn</A>);

<P> --RB4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT
<P><A NAME="RB4L4_adder_eqn">RB4L4_adder_eqn</A> = ( <A HREF="#RB4_counter_reg_bit[0]">RB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="RB4L4">RB4L4</A> = CARRY(<A HREF="#RB4L4_adder_eqn">RB4L4_adder_eqn</A>);


<P> --RB4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1
<P><A NAME="RB4_counter_comb_bita1_adder_eqn">RB4_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#RB4_counter_reg_bit[1]">RB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#RB4L4">RB4L4</A> );
<P><A NAME="RB4_counter_comb_bita1">RB4_counter_comb_bita1</A> = SUM(<A HREF="#RB4_counter_comb_bita1_adder_eqn">RB4_counter_comb_bita1_adder_eqn</A>);

<P> --RB4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT
<P><A NAME="RB4L8_adder_eqn">RB4L8_adder_eqn</A> = ( <A HREF="#RB4_counter_reg_bit[1]">RB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#RB4L4">RB4L4</A> );
<P><A NAME="RB4L8">RB4L8</A> = CARRY(<A HREF="#RB4L8_adder_eqn">RB4L8_adder_eqn</A>);


<P> --RB4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2
<P><A NAME="RB4_counter_comb_bita2_adder_eqn">RB4_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#RB4_counter_reg_bit[2]">RB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#RB4L8">RB4L8</A> );
<P><A NAME="RB4_counter_comb_bita2">RB4_counter_comb_bita2</A> = SUM(<A HREF="#RB4_counter_comb_bita2_adder_eqn">RB4_counter_comb_bita2_adder_eqn</A>);

<P> --RB4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT
<P><A NAME="RB4L12_adder_eqn">RB4L12_adder_eqn</A> = ( <A HREF="#RB4_counter_reg_bit[2]">RB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#RB4L8">RB4L8</A> );
<P><A NAME="RB4L12">RB4L12</A> = CARRY(<A HREF="#RB4L12_adder_eqn">RB4L12_adder_eqn</A>);


<P> --RB4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3
<P><A NAME="RB4_counter_comb_bita3_adder_eqn">RB4_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#RB4_counter_reg_bit[3]">RB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#RB4L12">RB4L12</A> );
<P><A NAME="RB4_counter_comb_bita3">RB4_counter_comb_bita3</A> = SUM(<A HREF="#RB4_counter_comb_bita3_adder_eqn">RB4_counter_comb_bita3_adder_eqn</A>);

<P> --RB4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT
<P><A NAME="RB4L16_adder_eqn">RB4L16_adder_eqn</A> = ( <A HREF="#RB4_counter_reg_bit[3]">RB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#RB4L12">RB4L12</A> );
<P><A NAME="RB4L16">RB4L16</A> = CARRY(<A HREF="#RB4L16_adder_eqn">RB4L16_adder_eqn</A>);


<P> --RB4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4
<P><A NAME="RB4_counter_comb_bita4_adder_eqn">RB4_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#RB4_counter_reg_bit[4]">RB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#RB4L16">RB4L16</A> );
<P><A NAME="RB4_counter_comb_bita4">RB4_counter_comb_bita4</A> = SUM(<A HREF="#RB4_counter_comb_bita4_adder_eqn">RB4_counter_comb_bita4_adder_eqn</A>);

<P> --RB4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT
<P><A NAME="RB4L20_adder_eqn">RB4L20_adder_eqn</A> = ( <A HREF="#RB4_counter_reg_bit[4]">RB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#RB4L16">RB4L16</A> );
<P><A NAME="RB4L20">RB4L20</A> = CARRY(<A HREF="#RB4L20_adder_eqn">RB4L20_adder_eqn</A>);


<P> --RB4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5
<P><A NAME="RB4_counter_comb_bita5_adder_eqn">RB4_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#RB4_counter_reg_bit[5]">RB4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#RB4L20">RB4L20</A> );
<P><A NAME="RB4_counter_comb_bita5">RB4_counter_comb_bita5</A> = SUM(<A HREF="#RB4_counter_comb_bita5_adder_eqn">RB4_counter_comb_bita5_adder_eqn</A>);


<P> --YD1_d_writedata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[14]">YD1_d_writedata[14]</A> = DFFEAS(<A HREF="#DE2_q_b[6]">DE2_q_b[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[14]">DE2_q_b[14]</A>,  ,  , <A HREF="#YD1L278">YD1L278</A>);


<P> --QB3_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[13]_PORT_A_data_in">QB3_q_b[13]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[13]">YD1_d_writedata[13]</A>;
<P><A NAME="QB3_q_b[13]_PORT_A_data_in_reg">QB3_q_b[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[13]_PORT_A_data_in">QB3_q_b[13]_PORT_A_data_in</A>, QB3_q_b[13]_clock_0, , , );
<P><A NAME="QB3_q_b[13]_PORT_A_address">QB3_q_b[13]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[13]_PORT_A_address_reg">QB3_q_b[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[13]_PORT_A_address">QB3_q_b[13]_PORT_A_address</A>, QB3_q_b[13]_clock_0, , , );
<P><A NAME="QB3_q_b[13]_PORT_B_address">QB3_q_b[13]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[13]_PORT_B_address_reg">QB3_q_b[13]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[13]_PORT_B_address">QB3_q_b[13]_PORT_B_address</A>, QB3_q_b[13]_clock_1, , , );
<P><A NAME="QB3_q_b[13]_PORT_A_write_enable">QB3_q_b[13]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[13]_PORT_A_write_enable_reg">QB3_q_b[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[13]_PORT_A_write_enable">QB3_q_b[13]_PORT_A_write_enable</A>, QB3_q_b[13]_clock_0, , , );
<P><A NAME="QB3_q_b[13]_PORT_B_read_enable">QB3_q_b[13]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[13]_PORT_B_read_enable_reg">QB3_q_b[13]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[13]_PORT_B_read_enable">QB3_q_b[13]_PORT_B_read_enable</A>, QB3_q_b[13]_clock_1, , , );
<P><A NAME="QB3_q_b[13]_clock_0">QB3_q_b[13]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[13]_clock_1">QB3_q_b[13]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[13]_clock_enable_0">QB3_q_b[13]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[13]_PORT_B_data_out">QB3_q_b[13]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[13]_PORT_A_data_in_reg">QB3_q_b[13]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[13]_PORT_A_address_reg">QB3_q_b[13]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[13]_PORT_B_address_reg">QB3_q_b[13]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[13]_PORT_A_write_enable_reg">QB3_q_b[13]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[13]_PORT_B_read_enable_reg">QB3_q_b[13]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[13]_clock_0">QB3_q_b[13]_clock_0</A>, <A HREF="#QB3_q_b[13]_clock_1">QB3_q_b[13]_clock_1</A>, <A HREF="#QB3_q_b[13]_clock_enable_0">QB3_q_b[13]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[13]">QB3_q_b[13]</A> = <A HREF="#QB3_q_b[13]_PORT_B_data_out">QB3_q_b[13]_PORT_B_data_out</A>[0];


<P> --QB4_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[13]_PORT_A_data_in">QB4_q_b[13]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[13]">YD1_d_writedata[13]</A>;
<P><A NAME="QB4_q_b[13]_PORT_A_data_in_reg">QB4_q_b[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[13]_PORT_A_data_in">QB4_q_b[13]_PORT_A_data_in</A>, QB4_q_b[13]_clock_0, , , );
<P><A NAME="QB4_q_b[13]_PORT_A_address">QB4_q_b[13]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[13]_PORT_A_address_reg">QB4_q_b[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[13]_PORT_A_address">QB4_q_b[13]_PORT_A_address</A>, QB4_q_b[13]_clock_0, , , );
<P><A NAME="QB4_q_b[13]_PORT_B_address">QB4_q_b[13]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[13]_PORT_B_address_reg">QB4_q_b[13]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[13]_PORT_B_address">QB4_q_b[13]_PORT_B_address</A>, QB4_q_b[13]_clock_1, , , );
<P><A NAME="QB4_q_b[13]_PORT_A_write_enable">QB4_q_b[13]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[13]_PORT_A_write_enable_reg">QB4_q_b[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[13]_PORT_A_write_enable">QB4_q_b[13]_PORT_A_write_enable</A>, QB4_q_b[13]_clock_0, , , );
<P><A NAME="QB4_q_b[13]_PORT_B_read_enable">QB4_q_b[13]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[13]_PORT_B_read_enable_reg">QB4_q_b[13]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[13]_PORT_B_read_enable">QB4_q_b[13]_PORT_B_read_enable</A>, QB4_q_b[13]_clock_1, , , );
<P><A NAME="QB4_q_b[13]_clock_0">QB4_q_b[13]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[13]_clock_1">QB4_q_b[13]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[13]_clock_enable_0">QB4_q_b[13]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[13]_PORT_B_data_out">QB4_q_b[13]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[13]_PORT_A_data_in_reg">QB4_q_b[13]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[13]_PORT_A_address_reg">QB4_q_b[13]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[13]_PORT_B_address_reg">QB4_q_b[13]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[13]_PORT_A_write_enable_reg">QB4_q_b[13]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[13]_PORT_B_read_enable_reg">QB4_q_b[13]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[13]_clock_0">QB4_q_b[13]_clock_0</A>, <A HREF="#QB4_q_b[13]_clock_1">QB4_q_b[13]_clock_1</A>, <A HREF="#QB4_q_b[13]_clock_enable_0">QB4_q_b[13]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[13]">QB4_q_b[13]</A> = <A HREF="#QB4_q_b[13]_PORT_B_data_out">QB4_q_b[13]_PORT_B_data_out</A>[0];


<P> --HB1_data_out_shift_reg[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[12]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[12]">HB1_data_out_shift_reg[12]</A> = DFFEAS(<A HREF="#HB1L94">HB1L94</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#HB1L83">HB1L83</A>,  ,  , <A HREF="#HB1L81">HB1L81</A>,  );


<P> --YD1_av_ld_byte0_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte0_data[3]">YD1_av_ld_byte0_data[3]</A> = DFFEAS(<A HREF="#GD1L29">GD1L29</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L938">YD1L938</A>, <A HREF="#YD1_av_ld_byte1_data[3]">YD1_av_ld_byte1_data[3]</A>,  ,  , <A HREF="#YD1L1051">YD1L1051</A>);


<P> --DF1_ram_block1a43 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a43
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a43_PORT_A_data_in">DF1_ram_block1a43_PORT_A_data_in</A> = <A HREF="#VC2L27">VC2L27</A>;
<P><A NAME="DF1_ram_block1a43_PORT_A_data_in_reg">DF1_ram_block1a43_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a43_PORT_A_data_in">DF1_ram_block1a43_PORT_A_data_in</A>, DF1_ram_block1a43_clock_0, , , DF1_ram_block1a43_clock_enable_0);
<P><A NAME="DF1_ram_block1a43_PORT_A_address">DF1_ram_block1a43_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a43_PORT_A_address_reg">DF1_ram_block1a43_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a43_PORT_A_address">DF1_ram_block1a43_PORT_A_address</A>, DF1_ram_block1a43_clock_0, , , DF1_ram_block1a43_clock_enable_0);
<P><A NAME="DF1_ram_block1a43_PORT_A_write_enable">DF1_ram_block1a43_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a43_PORT_A_write_enable_reg">DF1_ram_block1a43_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a43_PORT_A_write_enable">DF1_ram_block1a43_PORT_A_write_enable</A>, DF1_ram_block1a43_clock_0, , , DF1_ram_block1a43_clock_enable_0);
<P><A NAME="DF1_ram_block1a43_PORT_A_read_enable">DF1_ram_block1a43_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a43_PORT_A_read_enable_reg">DF1_ram_block1a43_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a43_PORT_A_read_enable">DF1_ram_block1a43_PORT_A_read_enable</A>, DF1_ram_block1a43_clock_0, , , DF1_ram_block1a43_clock_enable_0);
<P><A NAME="DF1_ram_block1a43_PORT_A_byte_mask">DF1_ram_block1a43_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a43_PORT_A_byte_mask_reg">DF1_ram_block1a43_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a43_PORT_A_byte_mask">DF1_ram_block1a43_PORT_A_byte_mask</A>, DF1_ram_block1a43_clock_0, , , DF1_ram_block1a43_clock_enable_0);
<P><A NAME="DF1_ram_block1a43_clock_0">DF1_ram_block1a43_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a43_clock_enable_0">DF1_ram_block1a43_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a43_PORT_A_data_out">DF1_ram_block1a43_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a43_PORT_A_data_in_reg">DF1_ram_block1a43_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a43_PORT_A_address_reg">DF1_ram_block1a43_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a43_PORT_A_write_enable_reg">DF1_ram_block1a43_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a43_PORT_A_read_enable_reg">DF1_ram_block1a43_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a43_PORT_A_byte_mask_reg">DF1_ram_block1a43_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a43_clock_0">DF1_ram_block1a43_clock_0</A>, , <A HREF="#DF1_ram_block1a43_clock_enable_0">DF1_ram_block1a43_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a43">DF1_ram_block1a43</A> = <A HREF="#DF1_ram_block1a43_PORT_A_data_out">DF1_ram_block1a43_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a11 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a11
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a11_PORT_A_data_in">DF1_ram_block1a11_PORT_A_data_in</A> = <A HREF="#VC2L27">VC2L27</A>;
<P><A NAME="DF1_ram_block1a11_PORT_A_data_in_reg">DF1_ram_block1a11_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a11_PORT_A_data_in">DF1_ram_block1a11_PORT_A_data_in</A>, DF1_ram_block1a11_clock_0, , , DF1_ram_block1a11_clock_enable_0);
<P><A NAME="DF1_ram_block1a11_PORT_A_address">DF1_ram_block1a11_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a11_PORT_A_address_reg">DF1_ram_block1a11_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a11_PORT_A_address">DF1_ram_block1a11_PORT_A_address</A>, DF1_ram_block1a11_clock_0, , , DF1_ram_block1a11_clock_enable_0);
<P><A NAME="DF1_ram_block1a11_PORT_A_write_enable">DF1_ram_block1a11_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a11_PORT_A_write_enable_reg">DF1_ram_block1a11_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a11_PORT_A_write_enable">DF1_ram_block1a11_PORT_A_write_enable</A>, DF1_ram_block1a11_clock_0, , , DF1_ram_block1a11_clock_enable_0);
<P><A NAME="DF1_ram_block1a11_PORT_A_read_enable">DF1_ram_block1a11_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a11_PORT_A_read_enable_reg">DF1_ram_block1a11_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a11_PORT_A_read_enable">DF1_ram_block1a11_PORT_A_read_enable</A>, DF1_ram_block1a11_clock_0, , , DF1_ram_block1a11_clock_enable_0);
<P><A NAME="DF1_ram_block1a11_PORT_A_byte_mask">DF1_ram_block1a11_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a11_PORT_A_byte_mask_reg">DF1_ram_block1a11_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a11_PORT_A_byte_mask">DF1_ram_block1a11_PORT_A_byte_mask</A>, DF1_ram_block1a11_clock_0, , , DF1_ram_block1a11_clock_enable_0);
<P><A NAME="DF1_ram_block1a11_clock_0">DF1_ram_block1a11_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a11_clock_enable_0">DF1_ram_block1a11_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a11_PORT_A_data_out">DF1_ram_block1a11_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a11_PORT_A_data_in_reg">DF1_ram_block1a11_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a11_PORT_A_address_reg">DF1_ram_block1a11_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a11_PORT_A_write_enable_reg">DF1_ram_block1a11_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a11_PORT_A_read_enable_reg">DF1_ram_block1a11_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a11_PORT_A_byte_mask_reg">DF1_ram_block1a11_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a11_clock_0">DF1_ram_block1a11_clock_0</A>, , <A HREF="#DF1_ram_block1a11_clock_enable_0">DF1_ram_block1a11_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a11">DF1_ram_block1a11</A> = <A HREF="#DF1_ram_block1a11_PORT_A_data_out">DF1_ram_block1a11_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a44 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a44
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a44_PORT_A_data_in">DF1_ram_block1a44_PORT_A_data_in</A> = <A HREF="#VC2L28">VC2L28</A>;
<P><A NAME="DF1_ram_block1a44_PORT_A_data_in_reg">DF1_ram_block1a44_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a44_PORT_A_data_in">DF1_ram_block1a44_PORT_A_data_in</A>, DF1_ram_block1a44_clock_0, , , DF1_ram_block1a44_clock_enable_0);
<P><A NAME="DF1_ram_block1a44_PORT_A_address">DF1_ram_block1a44_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a44_PORT_A_address_reg">DF1_ram_block1a44_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a44_PORT_A_address">DF1_ram_block1a44_PORT_A_address</A>, DF1_ram_block1a44_clock_0, , , DF1_ram_block1a44_clock_enable_0);
<P><A NAME="DF1_ram_block1a44_PORT_A_write_enable">DF1_ram_block1a44_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a44_PORT_A_write_enable_reg">DF1_ram_block1a44_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a44_PORT_A_write_enable">DF1_ram_block1a44_PORT_A_write_enable</A>, DF1_ram_block1a44_clock_0, , , DF1_ram_block1a44_clock_enable_0);
<P><A NAME="DF1_ram_block1a44_PORT_A_read_enable">DF1_ram_block1a44_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a44_PORT_A_read_enable_reg">DF1_ram_block1a44_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a44_PORT_A_read_enable">DF1_ram_block1a44_PORT_A_read_enable</A>, DF1_ram_block1a44_clock_0, , , DF1_ram_block1a44_clock_enable_0);
<P><A NAME="DF1_ram_block1a44_PORT_A_byte_mask">DF1_ram_block1a44_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a44_PORT_A_byte_mask_reg">DF1_ram_block1a44_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a44_PORT_A_byte_mask">DF1_ram_block1a44_PORT_A_byte_mask</A>, DF1_ram_block1a44_clock_0, , , DF1_ram_block1a44_clock_enable_0);
<P><A NAME="DF1_ram_block1a44_clock_0">DF1_ram_block1a44_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a44_clock_enable_0">DF1_ram_block1a44_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a44_PORT_A_data_out">DF1_ram_block1a44_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a44_PORT_A_data_in_reg">DF1_ram_block1a44_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a44_PORT_A_address_reg">DF1_ram_block1a44_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a44_PORT_A_write_enable_reg">DF1_ram_block1a44_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a44_PORT_A_read_enable_reg">DF1_ram_block1a44_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a44_PORT_A_byte_mask_reg">DF1_ram_block1a44_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a44_clock_0">DF1_ram_block1a44_clock_0</A>, , <A HREF="#DF1_ram_block1a44_clock_enable_0">DF1_ram_block1a44_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a44">DF1_ram_block1a44</A> = <A HREF="#DF1_ram_block1a44_PORT_A_data_out">DF1_ram_block1a44_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a12 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a12
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a12_PORT_A_data_in">DF1_ram_block1a12_PORT_A_data_in</A> = <A HREF="#VC2L28">VC2L28</A>;
<P><A NAME="DF1_ram_block1a12_PORT_A_data_in_reg">DF1_ram_block1a12_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a12_PORT_A_data_in">DF1_ram_block1a12_PORT_A_data_in</A>, DF1_ram_block1a12_clock_0, , , DF1_ram_block1a12_clock_enable_0);
<P><A NAME="DF1_ram_block1a12_PORT_A_address">DF1_ram_block1a12_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a12_PORT_A_address_reg">DF1_ram_block1a12_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a12_PORT_A_address">DF1_ram_block1a12_PORT_A_address</A>, DF1_ram_block1a12_clock_0, , , DF1_ram_block1a12_clock_enable_0);
<P><A NAME="DF1_ram_block1a12_PORT_A_write_enable">DF1_ram_block1a12_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a12_PORT_A_write_enable_reg">DF1_ram_block1a12_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a12_PORT_A_write_enable">DF1_ram_block1a12_PORT_A_write_enable</A>, DF1_ram_block1a12_clock_0, , , DF1_ram_block1a12_clock_enable_0);
<P><A NAME="DF1_ram_block1a12_PORT_A_read_enable">DF1_ram_block1a12_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a12_PORT_A_read_enable_reg">DF1_ram_block1a12_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a12_PORT_A_read_enable">DF1_ram_block1a12_PORT_A_read_enable</A>, DF1_ram_block1a12_clock_0, , , DF1_ram_block1a12_clock_enable_0);
<P><A NAME="DF1_ram_block1a12_PORT_A_byte_mask">DF1_ram_block1a12_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a12_PORT_A_byte_mask_reg">DF1_ram_block1a12_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a12_PORT_A_byte_mask">DF1_ram_block1a12_PORT_A_byte_mask</A>, DF1_ram_block1a12_clock_0, , , DF1_ram_block1a12_clock_enable_0);
<P><A NAME="DF1_ram_block1a12_clock_0">DF1_ram_block1a12_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a12_clock_enable_0">DF1_ram_block1a12_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a12_PORT_A_data_out">DF1_ram_block1a12_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a12_PORT_A_data_in_reg">DF1_ram_block1a12_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a12_PORT_A_address_reg">DF1_ram_block1a12_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a12_PORT_A_write_enable_reg">DF1_ram_block1a12_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a12_PORT_A_read_enable_reg">DF1_ram_block1a12_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a12_PORT_A_byte_mask_reg">DF1_ram_block1a12_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a12_clock_0">DF1_ram_block1a12_clock_0</A>, , <A HREF="#DF1_ram_block1a12_clock_enable_0">DF1_ram_block1a12_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a12">DF1_ram_block1a12</A> = <A HREF="#DF1_ram_block1a12_PORT_A_data_out">DF1_ram_block1a12_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a45 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a45
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a45_PORT_A_data_in">DF1_ram_block1a45_PORT_A_data_in</A> = <A HREF="#VC2L29">VC2L29</A>;
<P><A NAME="DF1_ram_block1a45_PORT_A_data_in_reg">DF1_ram_block1a45_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a45_PORT_A_data_in">DF1_ram_block1a45_PORT_A_data_in</A>, DF1_ram_block1a45_clock_0, , , DF1_ram_block1a45_clock_enable_0);
<P><A NAME="DF1_ram_block1a45_PORT_A_address">DF1_ram_block1a45_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a45_PORT_A_address_reg">DF1_ram_block1a45_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a45_PORT_A_address">DF1_ram_block1a45_PORT_A_address</A>, DF1_ram_block1a45_clock_0, , , DF1_ram_block1a45_clock_enable_0);
<P><A NAME="DF1_ram_block1a45_PORT_A_write_enable">DF1_ram_block1a45_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a45_PORT_A_write_enable_reg">DF1_ram_block1a45_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a45_PORT_A_write_enable">DF1_ram_block1a45_PORT_A_write_enable</A>, DF1_ram_block1a45_clock_0, , , DF1_ram_block1a45_clock_enable_0);
<P><A NAME="DF1_ram_block1a45_PORT_A_read_enable">DF1_ram_block1a45_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a45_PORT_A_read_enable_reg">DF1_ram_block1a45_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a45_PORT_A_read_enable">DF1_ram_block1a45_PORT_A_read_enable</A>, DF1_ram_block1a45_clock_0, , , DF1_ram_block1a45_clock_enable_0);
<P><A NAME="DF1_ram_block1a45_PORT_A_byte_mask">DF1_ram_block1a45_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a45_PORT_A_byte_mask_reg">DF1_ram_block1a45_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a45_PORT_A_byte_mask">DF1_ram_block1a45_PORT_A_byte_mask</A>, DF1_ram_block1a45_clock_0, , , DF1_ram_block1a45_clock_enable_0);
<P><A NAME="DF1_ram_block1a45_clock_0">DF1_ram_block1a45_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a45_clock_enable_0">DF1_ram_block1a45_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a45_PORT_A_data_out">DF1_ram_block1a45_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a45_PORT_A_data_in_reg">DF1_ram_block1a45_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a45_PORT_A_address_reg">DF1_ram_block1a45_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a45_PORT_A_write_enable_reg">DF1_ram_block1a45_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a45_PORT_A_read_enable_reg">DF1_ram_block1a45_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a45_PORT_A_byte_mask_reg">DF1_ram_block1a45_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a45_clock_0">DF1_ram_block1a45_clock_0</A>, , <A HREF="#DF1_ram_block1a45_clock_enable_0">DF1_ram_block1a45_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a45">DF1_ram_block1a45</A> = <A HREF="#DF1_ram_block1a45_PORT_A_data_out">DF1_ram_block1a45_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a13 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a13
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a13_PORT_A_data_in">DF1_ram_block1a13_PORT_A_data_in</A> = <A HREF="#VC2L29">VC2L29</A>;
<P><A NAME="DF1_ram_block1a13_PORT_A_data_in_reg">DF1_ram_block1a13_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a13_PORT_A_data_in">DF1_ram_block1a13_PORT_A_data_in</A>, DF1_ram_block1a13_clock_0, , , DF1_ram_block1a13_clock_enable_0);
<P><A NAME="DF1_ram_block1a13_PORT_A_address">DF1_ram_block1a13_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a13_PORT_A_address_reg">DF1_ram_block1a13_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a13_PORT_A_address">DF1_ram_block1a13_PORT_A_address</A>, DF1_ram_block1a13_clock_0, , , DF1_ram_block1a13_clock_enable_0);
<P><A NAME="DF1_ram_block1a13_PORT_A_write_enable">DF1_ram_block1a13_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a13_PORT_A_write_enable_reg">DF1_ram_block1a13_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a13_PORT_A_write_enable">DF1_ram_block1a13_PORT_A_write_enable</A>, DF1_ram_block1a13_clock_0, , , DF1_ram_block1a13_clock_enable_0);
<P><A NAME="DF1_ram_block1a13_PORT_A_read_enable">DF1_ram_block1a13_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a13_PORT_A_read_enable_reg">DF1_ram_block1a13_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a13_PORT_A_read_enable">DF1_ram_block1a13_PORT_A_read_enable</A>, DF1_ram_block1a13_clock_0, , , DF1_ram_block1a13_clock_enable_0);
<P><A NAME="DF1_ram_block1a13_PORT_A_byte_mask">DF1_ram_block1a13_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a13_PORT_A_byte_mask_reg">DF1_ram_block1a13_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a13_PORT_A_byte_mask">DF1_ram_block1a13_PORT_A_byte_mask</A>, DF1_ram_block1a13_clock_0, , , DF1_ram_block1a13_clock_enable_0);
<P><A NAME="DF1_ram_block1a13_clock_0">DF1_ram_block1a13_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a13_clock_enable_0">DF1_ram_block1a13_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a13_PORT_A_data_out">DF1_ram_block1a13_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a13_PORT_A_data_in_reg">DF1_ram_block1a13_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a13_PORT_A_address_reg">DF1_ram_block1a13_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a13_PORT_A_write_enable_reg">DF1_ram_block1a13_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a13_PORT_A_read_enable_reg">DF1_ram_block1a13_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a13_PORT_A_byte_mask_reg">DF1_ram_block1a13_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a13_clock_0">DF1_ram_block1a13_clock_0</A>, , <A HREF="#DF1_ram_block1a13_clock_enable_0">DF1_ram_block1a13_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a13">DF1_ram_block1a13</A> = <A HREF="#DF1_ram_block1a13_PORT_A_data_out">DF1_ram_block1a13_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a46 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a46
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a46_PORT_A_data_in">DF1_ram_block1a46_PORT_A_data_in</A> = <A HREF="#VC2L30">VC2L30</A>;
<P><A NAME="DF1_ram_block1a46_PORT_A_data_in_reg">DF1_ram_block1a46_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a46_PORT_A_data_in">DF1_ram_block1a46_PORT_A_data_in</A>, DF1_ram_block1a46_clock_0, , , DF1_ram_block1a46_clock_enable_0);
<P><A NAME="DF1_ram_block1a46_PORT_A_address">DF1_ram_block1a46_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a46_PORT_A_address_reg">DF1_ram_block1a46_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a46_PORT_A_address">DF1_ram_block1a46_PORT_A_address</A>, DF1_ram_block1a46_clock_0, , , DF1_ram_block1a46_clock_enable_0);
<P><A NAME="DF1_ram_block1a46_PORT_A_write_enable">DF1_ram_block1a46_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a46_PORT_A_write_enable_reg">DF1_ram_block1a46_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a46_PORT_A_write_enable">DF1_ram_block1a46_PORT_A_write_enable</A>, DF1_ram_block1a46_clock_0, , , DF1_ram_block1a46_clock_enable_0);
<P><A NAME="DF1_ram_block1a46_PORT_A_read_enable">DF1_ram_block1a46_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a46_PORT_A_read_enable_reg">DF1_ram_block1a46_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a46_PORT_A_read_enable">DF1_ram_block1a46_PORT_A_read_enable</A>, DF1_ram_block1a46_clock_0, , , DF1_ram_block1a46_clock_enable_0);
<P><A NAME="DF1_ram_block1a46_PORT_A_byte_mask">DF1_ram_block1a46_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a46_PORT_A_byte_mask_reg">DF1_ram_block1a46_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a46_PORT_A_byte_mask">DF1_ram_block1a46_PORT_A_byte_mask</A>, DF1_ram_block1a46_clock_0, , , DF1_ram_block1a46_clock_enable_0);
<P><A NAME="DF1_ram_block1a46_clock_0">DF1_ram_block1a46_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a46_clock_enable_0">DF1_ram_block1a46_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a46_PORT_A_data_out">DF1_ram_block1a46_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a46_PORT_A_data_in_reg">DF1_ram_block1a46_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a46_PORT_A_address_reg">DF1_ram_block1a46_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a46_PORT_A_write_enable_reg">DF1_ram_block1a46_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a46_PORT_A_read_enable_reg">DF1_ram_block1a46_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a46_PORT_A_byte_mask_reg">DF1_ram_block1a46_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a46_clock_0">DF1_ram_block1a46_clock_0</A>, , <A HREF="#DF1_ram_block1a46_clock_enable_0">DF1_ram_block1a46_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a46">DF1_ram_block1a46</A> = <A HREF="#DF1_ram_block1a46_PORT_A_data_out">DF1_ram_block1a46_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a14 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a14
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a14_PORT_A_data_in">DF1_ram_block1a14_PORT_A_data_in</A> = <A HREF="#VC2L30">VC2L30</A>;
<P><A NAME="DF1_ram_block1a14_PORT_A_data_in_reg">DF1_ram_block1a14_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a14_PORT_A_data_in">DF1_ram_block1a14_PORT_A_data_in</A>, DF1_ram_block1a14_clock_0, , , DF1_ram_block1a14_clock_enable_0);
<P><A NAME="DF1_ram_block1a14_PORT_A_address">DF1_ram_block1a14_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a14_PORT_A_address_reg">DF1_ram_block1a14_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a14_PORT_A_address">DF1_ram_block1a14_PORT_A_address</A>, DF1_ram_block1a14_clock_0, , , DF1_ram_block1a14_clock_enable_0);
<P><A NAME="DF1_ram_block1a14_PORT_A_write_enable">DF1_ram_block1a14_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a14_PORT_A_write_enable_reg">DF1_ram_block1a14_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a14_PORT_A_write_enable">DF1_ram_block1a14_PORT_A_write_enable</A>, DF1_ram_block1a14_clock_0, , , DF1_ram_block1a14_clock_enable_0);
<P><A NAME="DF1_ram_block1a14_PORT_A_read_enable">DF1_ram_block1a14_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a14_PORT_A_read_enable_reg">DF1_ram_block1a14_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a14_PORT_A_read_enable">DF1_ram_block1a14_PORT_A_read_enable</A>, DF1_ram_block1a14_clock_0, , , DF1_ram_block1a14_clock_enable_0);
<P><A NAME="DF1_ram_block1a14_PORT_A_byte_mask">DF1_ram_block1a14_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a14_PORT_A_byte_mask_reg">DF1_ram_block1a14_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a14_PORT_A_byte_mask">DF1_ram_block1a14_PORT_A_byte_mask</A>, DF1_ram_block1a14_clock_0, , , DF1_ram_block1a14_clock_enable_0);
<P><A NAME="DF1_ram_block1a14_clock_0">DF1_ram_block1a14_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a14_clock_enable_0">DF1_ram_block1a14_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a14_PORT_A_data_out">DF1_ram_block1a14_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a14_PORT_A_data_in_reg">DF1_ram_block1a14_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a14_PORT_A_address_reg">DF1_ram_block1a14_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a14_PORT_A_write_enable_reg">DF1_ram_block1a14_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a14_PORT_A_read_enable_reg">DF1_ram_block1a14_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a14_PORT_A_byte_mask_reg">DF1_ram_block1a14_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a14_clock_0">DF1_ram_block1a14_clock_0</A>, , <A HREF="#DF1_ram_block1a14_clock_enable_0">DF1_ram_block1a14_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a14">DF1_ram_block1a14</A> = <A HREF="#DF1_ram_block1a14_PORT_A_data_out">DF1_ram_block1a14_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a47 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a47
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a47_PORT_A_data_in">DF1_ram_block1a47_PORT_A_data_in</A> = <A HREF="#VC2L31">VC2L31</A>;
<P><A NAME="DF1_ram_block1a47_PORT_A_data_in_reg">DF1_ram_block1a47_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a47_PORT_A_data_in">DF1_ram_block1a47_PORT_A_data_in</A>, DF1_ram_block1a47_clock_0, , , DF1_ram_block1a47_clock_enable_0);
<P><A NAME="DF1_ram_block1a47_PORT_A_address">DF1_ram_block1a47_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a47_PORT_A_address_reg">DF1_ram_block1a47_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a47_PORT_A_address">DF1_ram_block1a47_PORT_A_address</A>, DF1_ram_block1a47_clock_0, , , DF1_ram_block1a47_clock_enable_0);
<P><A NAME="DF1_ram_block1a47_PORT_A_write_enable">DF1_ram_block1a47_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a47_PORT_A_write_enable_reg">DF1_ram_block1a47_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a47_PORT_A_write_enable">DF1_ram_block1a47_PORT_A_write_enable</A>, DF1_ram_block1a47_clock_0, , , DF1_ram_block1a47_clock_enable_0);
<P><A NAME="DF1_ram_block1a47_PORT_A_read_enable">DF1_ram_block1a47_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a47_PORT_A_read_enable_reg">DF1_ram_block1a47_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a47_PORT_A_read_enable">DF1_ram_block1a47_PORT_A_read_enable</A>, DF1_ram_block1a47_clock_0, , , DF1_ram_block1a47_clock_enable_0);
<P><A NAME="DF1_ram_block1a47_PORT_A_byte_mask">DF1_ram_block1a47_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a47_PORT_A_byte_mask_reg">DF1_ram_block1a47_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a47_PORT_A_byte_mask">DF1_ram_block1a47_PORT_A_byte_mask</A>, DF1_ram_block1a47_clock_0, , , DF1_ram_block1a47_clock_enable_0);
<P><A NAME="DF1_ram_block1a47_clock_0">DF1_ram_block1a47_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a47_clock_enable_0">DF1_ram_block1a47_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a47_PORT_A_data_out">DF1_ram_block1a47_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a47_PORT_A_data_in_reg">DF1_ram_block1a47_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a47_PORT_A_address_reg">DF1_ram_block1a47_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a47_PORT_A_write_enable_reg">DF1_ram_block1a47_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a47_PORT_A_read_enable_reg">DF1_ram_block1a47_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a47_PORT_A_byte_mask_reg">DF1_ram_block1a47_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a47_clock_0">DF1_ram_block1a47_clock_0</A>, , <A HREF="#DF1_ram_block1a47_clock_enable_0">DF1_ram_block1a47_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a47">DF1_ram_block1a47</A> = <A HREF="#DF1_ram_block1a47_PORT_A_data_out">DF1_ram_block1a47_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a15 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a15
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a15_PORT_A_data_in">DF1_ram_block1a15_PORT_A_data_in</A> = <A HREF="#VC2L31">VC2L31</A>;
<P><A NAME="DF1_ram_block1a15_PORT_A_data_in_reg">DF1_ram_block1a15_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a15_PORT_A_data_in">DF1_ram_block1a15_PORT_A_data_in</A>, DF1_ram_block1a15_clock_0, , , DF1_ram_block1a15_clock_enable_0);
<P><A NAME="DF1_ram_block1a15_PORT_A_address">DF1_ram_block1a15_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a15_PORT_A_address_reg">DF1_ram_block1a15_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a15_PORT_A_address">DF1_ram_block1a15_PORT_A_address</A>, DF1_ram_block1a15_clock_0, , , DF1_ram_block1a15_clock_enable_0);
<P><A NAME="DF1_ram_block1a15_PORT_A_write_enable">DF1_ram_block1a15_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a15_PORT_A_write_enable_reg">DF1_ram_block1a15_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a15_PORT_A_write_enable">DF1_ram_block1a15_PORT_A_write_enable</A>, DF1_ram_block1a15_clock_0, , , DF1_ram_block1a15_clock_enable_0);
<P><A NAME="DF1_ram_block1a15_PORT_A_read_enable">DF1_ram_block1a15_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a15_PORT_A_read_enable_reg">DF1_ram_block1a15_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a15_PORT_A_read_enable">DF1_ram_block1a15_PORT_A_read_enable</A>, DF1_ram_block1a15_clock_0, , , DF1_ram_block1a15_clock_enable_0);
<P><A NAME="DF1_ram_block1a15_PORT_A_byte_mask">DF1_ram_block1a15_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a15_PORT_A_byte_mask_reg">DF1_ram_block1a15_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a15_PORT_A_byte_mask">DF1_ram_block1a15_PORT_A_byte_mask</A>, DF1_ram_block1a15_clock_0, , , DF1_ram_block1a15_clock_enable_0);
<P><A NAME="DF1_ram_block1a15_clock_0">DF1_ram_block1a15_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a15_clock_enable_0">DF1_ram_block1a15_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a15_PORT_A_data_out">DF1_ram_block1a15_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a15_PORT_A_data_in_reg">DF1_ram_block1a15_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a15_PORT_A_address_reg">DF1_ram_block1a15_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a15_PORT_A_write_enable_reg">DF1_ram_block1a15_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a15_PORT_A_read_enable_reg">DF1_ram_block1a15_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a15_PORT_A_byte_mask_reg">DF1_ram_block1a15_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a15_clock_0">DF1_ram_block1a15_clock_0</A>, , <A HREF="#DF1_ram_block1a15_clock_enable_0">DF1_ram_block1a15_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a15">DF1_ram_block1a15</A> = <A HREF="#DF1_ram_block1a15_PORT_A_data_out">DF1_ram_block1a15_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a48 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a48
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a48_PORT_A_data_in">DF1_ram_block1a48_PORT_A_data_in</A> = <A HREF="#VC2L32">VC2L32</A>;
<P><A NAME="DF1_ram_block1a48_PORT_A_data_in_reg">DF1_ram_block1a48_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a48_PORT_A_data_in">DF1_ram_block1a48_PORT_A_data_in</A>, DF1_ram_block1a48_clock_0, , , DF1_ram_block1a48_clock_enable_0);
<P><A NAME="DF1_ram_block1a48_PORT_A_address">DF1_ram_block1a48_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a48_PORT_A_address_reg">DF1_ram_block1a48_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a48_PORT_A_address">DF1_ram_block1a48_PORT_A_address</A>, DF1_ram_block1a48_clock_0, , , DF1_ram_block1a48_clock_enable_0);
<P><A NAME="DF1_ram_block1a48_PORT_A_write_enable">DF1_ram_block1a48_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a48_PORT_A_write_enable_reg">DF1_ram_block1a48_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a48_PORT_A_write_enable">DF1_ram_block1a48_PORT_A_write_enable</A>, DF1_ram_block1a48_clock_0, , , DF1_ram_block1a48_clock_enable_0);
<P><A NAME="DF1_ram_block1a48_PORT_A_read_enable">DF1_ram_block1a48_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a48_PORT_A_read_enable_reg">DF1_ram_block1a48_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a48_PORT_A_read_enable">DF1_ram_block1a48_PORT_A_read_enable</A>, DF1_ram_block1a48_clock_0, , , DF1_ram_block1a48_clock_enable_0);
<P><A NAME="DF1_ram_block1a48_PORT_A_byte_mask">DF1_ram_block1a48_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a48_PORT_A_byte_mask_reg">DF1_ram_block1a48_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a48_PORT_A_byte_mask">DF1_ram_block1a48_PORT_A_byte_mask</A>, DF1_ram_block1a48_clock_0, , , DF1_ram_block1a48_clock_enable_0);
<P><A NAME="DF1_ram_block1a48_clock_0">DF1_ram_block1a48_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a48_clock_enable_0">DF1_ram_block1a48_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a48_PORT_A_data_out">DF1_ram_block1a48_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a48_PORT_A_data_in_reg">DF1_ram_block1a48_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a48_PORT_A_address_reg">DF1_ram_block1a48_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a48_PORT_A_write_enable_reg">DF1_ram_block1a48_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a48_PORT_A_read_enable_reg">DF1_ram_block1a48_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a48_PORT_A_byte_mask_reg">DF1_ram_block1a48_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a48_clock_0">DF1_ram_block1a48_clock_0</A>, , <A HREF="#DF1_ram_block1a48_clock_enable_0">DF1_ram_block1a48_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a48">DF1_ram_block1a48</A> = <A HREF="#DF1_ram_block1a48_PORT_A_data_out">DF1_ram_block1a48_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a16 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a16
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a16_PORT_A_data_in">DF1_ram_block1a16_PORT_A_data_in</A> = <A HREF="#VC2L32">VC2L32</A>;
<P><A NAME="DF1_ram_block1a16_PORT_A_data_in_reg">DF1_ram_block1a16_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a16_PORT_A_data_in">DF1_ram_block1a16_PORT_A_data_in</A>, DF1_ram_block1a16_clock_0, , , DF1_ram_block1a16_clock_enable_0);
<P><A NAME="DF1_ram_block1a16_PORT_A_address">DF1_ram_block1a16_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a16_PORT_A_address_reg">DF1_ram_block1a16_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a16_PORT_A_address">DF1_ram_block1a16_PORT_A_address</A>, DF1_ram_block1a16_clock_0, , , DF1_ram_block1a16_clock_enable_0);
<P><A NAME="DF1_ram_block1a16_PORT_A_write_enable">DF1_ram_block1a16_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a16_PORT_A_write_enable_reg">DF1_ram_block1a16_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a16_PORT_A_write_enable">DF1_ram_block1a16_PORT_A_write_enable</A>, DF1_ram_block1a16_clock_0, , , DF1_ram_block1a16_clock_enable_0);
<P><A NAME="DF1_ram_block1a16_PORT_A_read_enable">DF1_ram_block1a16_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a16_PORT_A_read_enable_reg">DF1_ram_block1a16_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a16_PORT_A_read_enable">DF1_ram_block1a16_PORT_A_read_enable</A>, DF1_ram_block1a16_clock_0, , , DF1_ram_block1a16_clock_enable_0);
<P><A NAME="DF1_ram_block1a16_PORT_A_byte_mask">DF1_ram_block1a16_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a16_PORT_A_byte_mask_reg">DF1_ram_block1a16_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a16_PORT_A_byte_mask">DF1_ram_block1a16_PORT_A_byte_mask</A>, DF1_ram_block1a16_clock_0, , , DF1_ram_block1a16_clock_enable_0);
<P><A NAME="DF1_ram_block1a16_clock_0">DF1_ram_block1a16_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a16_clock_enable_0">DF1_ram_block1a16_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a16_PORT_A_data_out">DF1_ram_block1a16_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a16_PORT_A_data_in_reg">DF1_ram_block1a16_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a16_PORT_A_address_reg">DF1_ram_block1a16_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a16_PORT_A_write_enable_reg">DF1_ram_block1a16_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a16_PORT_A_read_enable_reg">DF1_ram_block1a16_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a16_PORT_A_byte_mask_reg">DF1_ram_block1a16_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a16_clock_0">DF1_ram_block1a16_clock_0</A>, , <A HREF="#DF1_ram_block1a16_clock_enable_0">DF1_ram_block1a16_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a16">DF1_ram_block1a16</A> = <A HREF="#DF1_ram_block1a16_PORT_A_data_out">DF1_ram_block1a16_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a37 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a37
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a37_PORT_A_data_in">DF1_ram_block1a37_PORT_A_data_in</A> = <A HREF="#VC2L33">VC2L33</A>;
<P><A NAME="DF1_ram_block1a37_PORT_A_data_in_reg">DF1_ram_block1a37_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a37_PORT_A_data_in">DF1_ram_block1a37_PORT_A_data_in</A>, DF1_ram_block1a37_clock_0, , , DF1_ram_block1a37_clock_enable_0);
<P><A NAME="DF1_ram_block1a37_PORT_A_address">DF1_ram_block1a37_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a37_PORT_A_address_reg">DF1_ram_block1a37_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a37_PORT_A_address">DF1_ram_block1a37_PORT_A_address</A>, DF1_ram_block1a37_clock_0, , , DF1_ram_block1a37_clock_enable_0);
<P><A NAME="DF1_ram_block1a37_PORT_A_write_enable">DF1_ram_block1a37_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a37_PORT_A_write_enable_reg">DF1_ram_block1a37_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a37_PORT_A_write_enable">DF1_ram_block1a37_PORT_A_write_enable</A>, DF1_ram_block1a37_clock_0, , , DF1_ram_block1a37_clock_enable_0);
<P><A NAME="DF1_ram_block1a37_PORT_A_read_enable">DF1_ram_block1a37_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a37_PORT_A_read_enable_reg">DF1_ram_block1a37_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a37_PORT_A_read_enable">DF1_ram_block1a37_PORT_A_read_enable</A>, DF1_ram_block1a37_clock_0, , , DF1_ram_block1a37_clock_enable_0);
<P><A NAME="DF1_ram_block1a37_PORT_A_byte_mask">DF1_ram_block1a37_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a37_PORT_A_byte_mask_reg">DF1_ram_block1a37_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a37_PORT_A_byte_mask">DF1_ram_block1a37_PORT_A_byte_mask</A>, DF1_ram_block1a37_clock_0, , , DF1_ram_block1a37_clock_enable_0);
<P><A NAME="DF1_ram_block1a37_clock_0">DF1_ram_block1a37_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a37_clock_enable_0">DF1_ram_block1a37_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a37_PORT_A_data_out">DF1_ram_block1a37_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a37_PORT_A_data_in_reg">DF1_ram_block1a37_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a37_PORT_A_address_reg">DF1_ram_block1a37_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a37_PORT_A_write_enable_reg">DF1_ram_block1a37_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a37_PORT_A_read_enable_reg">DF1_ram_block1a37_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a37_PORT_A_byte_mask_reg">DF1_ram_block1a37_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a37_clock_0">DF1_ram_block1a37_clock_0</A>, , <A HREF="#DF1_ram_block1a37_clock_enable_0">DF1_ram_block1a37_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a37">DF1_ram_block1a37</A> = <A HREF="#DF1_ram_block1a37_PORT_A_data_out">DF1_ram_block1a37_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a5 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a5
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a5_PORT_A_data_in">DF1_ram_block1a5_PORT_A_data_in</A> = <A HREF="#VC2L33">VC2L33</A>;
<P><A NAME="DF1_ram_block1a5_PORT_A_data_in_reg">DF1_ram_block1a5_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a5_PORT_A_data_in">DF1_ram_block1a5_PORT_A_data_in</A>, DF1_ram_block1a5_clock_0, , , DF1_ram_block1a5_clock_enable_0);
<P><A NAME="DF1_ram_block1a5_PORT_A_address">DF1_ram_block1a5_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a5_PORT_A_address_reg">DF1_ram_block1a5_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a5_PORT_A_address">DF1_ram_block1a5_PORT_A_address</A>, DF1_ram_block1a5_clock_0, , , DF1_ram_block1a5_clock_enable_0);
<P><A NAME="DF1_ram_block1a5_PORT_A_write_enable">DF1_ram_block1a5_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a5_PORT_A_write_enable_reg">DF1_ram_block1a5_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a5_PORT_A_write_enable">DF1_ram_block1a5_PORT_A_write_enable</A>, DF1_ram_block1a5_clock_0, , , DF1_ram_block1a5_clock_enable_0);
<P><A NAME="DF1_ram_block1a5_PORT_A_read_enable">DF1_ram_block1a5_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a5_PORT_A_read_enable_reg">DF1_ram_block1a5_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a5_PORT_A_read_enable">DF1_ram_block1a5_PORT_A_read_enable</A>, DF1_ram_block1a5_clock_0, , , DF1_ram_block1a5_clock_enable_0);
<P><A NAME="DF1_ram_block1a5_PORT_A_byte_mask">DF1_ram_block1a5_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a5_PORT_A_byte_mask_reg">DF1_ram_block1a5_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a5_PORT_A_byte_mask">DF1_ram_block1a5_PORT_A_byte_mask</A>, DF1_ram_block1a5_clock_0, , , DF1_ram_block1a5_clock_enable_0);
<P><A NAME="DF1_ram_block1a5_clock_0">DF1_ram_block1a5_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a5_clock_enable_0">DF1_ram_block1a5_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a5_PORT_A_data_out">DF1_ram_block1a5_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a5_PORT_A_data_in_reg">DF1_ram_block1a5_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a5_PORT_A_address_reg">DF1_ram_block1a5_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a5_PORT_A_write_enable_reg">DF1_ram_block1a5_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a5_PORT_A_read_enable_reg">DF1_ram_block1a5_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a5_PORT_A_byte_mask_reg">DF1_ram_block1a5_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a5_clock_0">DF1_ram_block1a5_clock_0</A>, , <A HREF="#DF1_ram_block1a5_clock_enable_0">DF1_ram_block1a5_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a5">DF1_ram_block1a5</A> = <A HREF="#DF1_ram_block1a5_PORT_A_data_out">DF1_ram_block1a5_PORT_A_data_out</A>[0];


<P> --YD1_E_shift_rot_cnt[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_cnt[4]">YD1_E_shift_rot_cnt[4]</A> = DFFEAS(<A HREF="#YD1L237">YD1L237</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src2[4]">YD1_E_src2[4]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_shift_rot_cnt[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_cnt[3]">YD1_E_shift_rot_cnt[3]</A> = DFFEAS(<A HREF="#YD1L238">YD1L238</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src2[3]">YD1_E_src2[3]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_shift_rot_cnt[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_cnt[2]">YD1_E_shift_rot_cnt[2]</A> = DFFEAS(<A HREF="#YD1L239">YD1L239</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src2[2]">YD1_E_src2[2]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_shift_rot_cnt[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_cnt[1]">YD1_E_shift_rot_cnt[1]</A> = DFFEAS(<A HREF="#YD1L240">YD1L240</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src2[1]">YD1_E_src2[1]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_E_shift_rot_cnt[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_cnt[0]">YD1_E_shift_rot_cnt[0]</A> = DFFEAS(<A HREF="#YD1_E_src2[0]">YD1_E_src2[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1L437">YD1L437</A>,  ,  , !<A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --DF1_ram_block1a40 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a40
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a40_PORT_A_data_in">DF1_ram_block1a40_PORT_A_data_in</A> = <A HREF="#VC2L34">VC2L34</A>;
<P><A NAME="DF1_ram_block1a40_PORT_A_data_in_reg">DF1_ram_block1a40_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a40_PORT_A_data_in">DF1_ram_block1a40_PORT_A_data_in</A>, DF1_ram_block1a40_clock_0, , , DF1_ram_block1a40_clock_enable_0);
<P><A NAME="DF1_ram_block1a40_PORT_A_address">DF1_ram_block1a40_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a40_PORT_A_address_reg">DF1_ram_block1a40_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a40_PORT_A_address">DF1_ram_block1a40_PORT_A_address</A>, DF1_ram_block1a40_clock_0, , , DF1_ram_block1a40_clock_enable_0);
<P><A NAME="DF1_ram_block1a40_PORT_A_write_enable">DF1_ram_block1a40_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a40_PORT_A_write_enable_reg">DF1_ram_block1a40_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a40_PORT_A_write_enable">DF1_ram_block1a40_PORT_A_write_enable</A>, DF1_ram_block1a40_clock_0, , , DF1_ram_block1a40_clock_enable_0);
<P><A NAME="DF1_ram_block1a40_PORT_A_read_enable">DF1_ram_block1a40_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a40_PORT_A_read_enable_reg">DF1_ram_block1a40_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a40_PORT_A_read_enable">DF1_ram_block1a40_PORT_A_read_enable</A>, DF1_ram_block1a40_clock_0, , , DF1_ram_block1a40_clock_enable_0);
<P><A NAME="DF1_ram_block1a40_PORT_A_byte_mask">DF1_ram_block1a40_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a40_PORT_A_byte_mask_reg">DF1_ram_block1a40_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a40_PORT_A_byte_mask">DF1_ram_block1a40_PORT_A_byte_mask</A>, DF1_ram_block1a40_clock_0, , , DF1_ram_block1a40_clock_enable_0);
<P><A NAME="DF1_ram_block1a40_clock_0">DF1_ram_block1a40_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a40_clock_enable_0">DF1_ram_block1a40_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a40_PORT_A_data_out">DF1_ram_block1a40_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a40_PORT_A_data_in_reg">DF1_ram_block1a40_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a40_PORT_A_address_reg">DF1_ram_block1a40_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a40_PORT_A_write_enable_reg">DF1_ram_block1a40_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a40_PORT_A_read_enable_reg">DF1_ram_block1a40_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a40_PORT_A_byte_mask_reg">DF1_ram_block1a40_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a40_clock_0">DF1_ram_block1a40_clock_0</A>, , <A HREF="#DF1_ram_block1a40_clock_enable_0">DF1_ram_block1a40_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a40">DF1_ram_block1a40</A> = <A HREF="#DF1_ram_block1a40_PORT_A_data_out">DF1_ram_block1a40_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a8 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a8
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a8_PORT_A_data_in">DF1_ram_block1a8_PORT_A_data_in</A> = <A HREF="#VC2L34">VC2L34</A>;
<P><A NAME="DF1_ram_block1a8_PORT_A_data_in_reg">DF1_ram_block1a8_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a8_PORT_A_data_in">DF1_ram_block1a8_PORT_A_data_in</A>, DF1_ram_block1a8_clock_0, , , DF1_ram_block1a8_clock_enable_0);
<P><A NAME="DF1_ram_block1a8_PORT_A_address">DF1_ram_block1a8_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a8_PORT_A_address_reg">DF1_ram_block1a8_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a8_PORT_A_address">DF1_ram_block1a8_PORT_A_address</A>, DF1_ram_block1a8_clock_0, , , DF1_ram_block1a8_clock_enable_0);
<P><A NAME="DF1_ram_block1a8_PORT_A_write_enable">DF1_ram_block1a8_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a8_PORT_A_write_enable_reg">DF1_ram_block1a8_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a8_PORT_A_write_enable">DF1_ram_block1a8_PORT_A_write_enable</A>, DF1_ram_block1a8_clock_0, , , DF1_ram_block1a8_clock_enable_0);
<P><A NAME="DF1_ram_block1a8_PORT_A_read_enable">DF1_ram_block1a8_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a8_PORT_A_read_enable_reg">DF1_ram_block1a8_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a8_PORT_A_read_enable">DF1_ram_block1a8_PORT_A_read_enable</A>, DF1_ram_block1a8_clock_0, , , DF1_ram_block1a8_clock_enable_0);
<P><A NAME="DF1_ram_block1a8_PORT_A_byte_mask">DF1_ram_block1a8_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a8_PORT_A_byte_mask_reg">DF1_ram_block1a8_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a8_PORT_A_byte_mask">DF1_ram_block1a8_PORT_A_byte_mask</A>, DF1_ram_block1a8_clock_0, , , DF1_ram_block1a8_clock_enable_0);
<P><A NAME="DF1_ram_block1a8_clock_0">DF1_ram_block1a8_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a8_clock_enable_0">DF1_ram_block1a8_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a8_PORT_A_data_out">DF1_ram_block1a8_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a8_PORT_A_data_in_reg">DF1_ram_block1a8_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a8_PORT_A_address_reg">DF1_ram_block1a8_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a8_PORT_A_write_enable_reg">DF1_ram_block1a8_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a8_PORT_A_read_enable_reg">DF1_ram_block1a8_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a8_PORT_A_byte_mask_reg">DF1_ram_block1a8_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a8_clock_0">DF1_ram_block1a8_clock_0</A>, , <A HREF="#DF1_ram_block1a8_clock_enable_0">DF1_ram_block1a8_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a8">DF1_ram_block1a8</A> = <A HREF="#DF1_ram_block1a8_PORT_A_data_out">DF1_ram_block1a8_PORT_A_data_out</A>[0];


<P> --YD1_F_pc[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[2]">YD1_F_pc[2]</A> = DFFEAS(<A HREF="#YD1L700">YD1L700</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_av_ld_byte0_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte0_data[4]">YD1_av_ld_byte0_data[4]</A> = DFFEAS(<A HREF="#GD1L32">GD1L32</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L938">YD1L938</A>, <A HREF="#YD1_av_ld_byte1_data[4]">YD1_av_ld_byte1_data[4]</A>,  ,  , <A HREF="#YD1L1051">YD1L1051</A>);


<P> --YD1_D_iw[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[31]">YD1_D_iw[31]</A> = DFFEAS(<A HREF="#YD1L671">YD1L671</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  , <A HREF="#YD1L1101">YD1L1101</A>,  );


<P> --DF1_ram_block1a42 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a42
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a42_PORT_A_data_in">DF1_ram_block1a42_PORT_A_data_in</A> = <A HREF="#VC2L35">VC2L35</A>;
<P><A NAME="DF1_ram_block1a42_PORT_A_data_in_reg">DF1_ram_block1a42_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a42_PORT_A_data_in">DF1_ram_block1a42_PORT_A_data_in</A>, DF1_ram_block1a42_clock_0, , , DF1_ram_block1a42_clock_enable_0);
<P><A NAME="DF1_ram_block1a42_PORT_A_address">DF1_ram_block1a42_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a42_PORT_A_address_reg">DF1_ram_block1a42_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a42_PORT_A_address">DF1_ram_block1a42_PORT_A_address</A>, DF1_ram_block1a42_clock_0, , , DF1_ram_block1a42_clock_enable_0);
<P><A NAME="DF1_ram_block1a42_PORT_A_write_enable">DF1_ram_block1a42_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a42_PORT_A_write_enable_reg">DF1_ram_block1a42_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a42_PORT_A_write_enable">DF1_ram_block1a42_PORT_A_write_enable</A>, DF1_ram_block1a42_clock_0, , , DF1_ram_block1a42_clock_enable_0);
<P><A NAME="DF1_ram_block1a42_PORT_A_read_enable">DF1_ram_block1a42_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a42_PORT_A_read_enable_reg">DF1_ram_block1a42_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a42_PORT_A_read_enable">DF1_ram_block1a42_PORT_A_read_enable</A>, DF1_ram_block1a42_clock_0, , , DF1_ram_block1a42_clock_enable_0);
<P><A NAME="DF1_ram_block1a42_PORT_A_byte_mask">DF1_ram_block1a42_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a42_PORT_A_byte_mask_reg">DF1_ram_block1a42_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a42_PORT_A_byte_mask">DF1_ram_block1a42_PORT_A_byte_mask</A>, DF1_ram_block1a42_clock_0, , , DF1_ram_block1a42_clock_enable_0);
<P><A NAME="DF1_ram_block1a42_clock_0">DF1_ram_block1a42_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a42_clock_enable_0">DF1_ram_block1a42_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a42_PORT_A_data_out">DF1_ram_block1a42_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a42_PORT_A_data_in_reg">DF1_ram_block1a42_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a42_PORT_A_address_reg">DF1_ram_block1a42_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a42_PORT_A_write_enable_reg">DF1_ram_block1a42_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a42_PORT_A_read_enable_reg">DF1_ram_block1a42_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a42_PORT_A_byte_mask_reg">DF1_ram_block1a42_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a42_clock_0">DF1_ram_block1a42_clock_0</A>, , <A HREF="#DF1_ram_block1a42_clock_enable_0">DF1_ram_block1a42_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a42">DF1_ram_block1a42</A> = <A HREF="#DF1_ram_block1a42_PORT_A_data_out">DF1_ram_block1a42_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a10 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a10
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a10_PORT_A_data_in">DF1_ram_block1a10_PORT_A_data_in</A> = <A HREF="#VC2L35">VC2L35</A>;
<P><A NAME="DF1_ram_block1a10_PORT_A_data_in_reg">DF1_ram_block1a10_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a10_PORT_A_data_in">DF1_ram_block1a10_PORT_A_data_in</A>, DF1_ram_block1a10_clock_0, , , DF1_ram_block1a10_clock_enable_0);
<P><A NAME="DF1_ram_block1a10_PORT_A_address">DF1_ram_block1a10_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a10_PORT_A_address_reg">DF1_ram_block1a10_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a10_PORT_A_address">DF1_ram_block1a10_PORT_A_address</A>, DF1_ram_block1a10_clock_0, , , DF1_ram_block1a10_clock_enable_0);
<P><A NAME="DF1_ram_block1a10_PORT_A_write_enable">DF1_ram_block1a10_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a10_PORT_A_write_enable_reg">DF1_ram_block1a10_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a10_PORT_A_write_enable">DF1_ram_block1a10_PORT_A_write_enable</A>, DF1_ram_block1a10_clock_0, , , DF1_ram_block1a10_clock_enable_0);
<P><A NAME="DF1_ram_block1a10_PORT_A_read_enable">DF1_ram_block1a10_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a10_PORT_A_read_enable_reg">DF1_ram_block1a10_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a10_PORT_A_read_enable">DF1_ram_block1a10_PORT_A_read_enable</A>, DF1_ram_block1a10_clock_0, , , DF1_ram_block1a10_clock_enable_0);
<P><A NAME="DF1_ram_block1a10_PORT_A_byte_mask">DF1_ram_block1a10_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a10_PORT_A_byte_mask_reg">DF1_ram_block1a10_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a10_PORT_A_byte_mask">DF1_ram_block1a10_PORT_A_byte_mask</A>, DF1_ram_block1a10_clock_0, , , DF1_ram_block1a10_clock_enable_0);
<P><A NAME="DF1_ram_block1a10_clock_0">DF1_ram_block1a10_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a10_clock_enable_0">DF1_ram_block1a10_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a10_PORT_A_data_out">DF1_ram_block1a10_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a10_PORT_A_data_in_reg">DF1_ram_block1a10_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a10_PORT_A_address_reg">DF1_ram_block1a10_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a10_PORT_A_write_enable_reg">DF1_ram_block1a10_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a10_PORT_A_read_enable_reg">DF1_ram_block1a10_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a10_PORT_A_byte_mask_reg">DF1_ram_block1a10_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a10_clock_0">DF1_ram_block1a10_clock_0</A>, , <A HREF="#DF1_ram_block1a10_clock_enable_0">DF1_ram_block1a10_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a10">DF1_ram_block1a10</A> = <A HREF="#DF1_ram_block1a10_PORT_A_data_out">DF1_ram_block1a10_PORT_A_data_out</A>[0];


<P> --YD1_F_pc[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[4]">YD1_F_pc[4]</A> = DFFEAS(<A HREF="#YD1L701">YD1L701</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_av_ld_byte0_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte0_data[6]">YD1_av_ld_byte0_data[6]</A> = DFFEAS(<A HREF="#GD1L38">GD1L38</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L938">YD1L938</A>, <A HREF="#YD1_av_ld_byte1_data[6]">YD1_av_ld_byte1_data[6]</A>,  ,  , <A HREF="#YD1L1051">YD1L1051</A>);


<P> --YD1_av_ld_byte0_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte0_data[5]">YD1_av_ld_byte0_data[5]</A> = DFFEAS(<A HREF="#GD1L41">GD1L41</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L938">YD1L938</A>, <A HREF="#YD1_av_ld_byte1_data[5]">YD1_av_ld_byte1_data[5]</A>,  ,  , <A HREF="#YD1L1051">YD1L1051</A>);


<P> --DF1_ram_block1a41 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a41
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a41_PORT_A_data_in">DF1_ram_block1a41_PORT_A_data_in</A> = <A HREF="#VC2L36">VC2L36</A>;
<P><A NAME="DF1_ram_block1a41_PORT_A_data_in_reg">DF1_ram_block1a41_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a41_PORT_A_data_in">DF1_ram_block1a41_PORT_A_data_in</A>, DF1_ram_block1a41_clock_0, , , DF1_ram_block1a41_clock_enable_0);
<P><A NAME="DF1_ram_block1a41_PORT_A_address">DF1_ram_block1a41_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a41_PORT_A_address_reg">DF1_ram_block1a41_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a41_PORT_A_address">DF1_ram_block1a41_PORT_A_address</A>, DF1_ram_block1a41_clock_0, , , DF1_ram_block1a41_clock_enable_0);
<P><A NAME="DF1_ram_block1a41_PORT_A_write_enable">DF1_ram_block1a41_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a41_PORT_A_write_enable_reg">DF1_ram_block1a41_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a41_PORT_A_write_enable">DF1_ram_block1a41_PORT_A_write_enable</A>, DF1_ram_block1a41_clock_0, , , DF1_ram_block1a41_clock_enable_0);
<P><A NAME="DF1_ram_block1a41_PORT_A_read_enable">DF1_ram_block1a41_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a41_PORT_A_read_enable_reg">DF1_ram_block1a41_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a41_PORT_A_read_enable">DF1_ram_block1a41_PORT_A_read_enable</A>, DF1_ram_block1a41_clock_0, , , DF1_ram_block1a41_clock_enable_0);
<P><A NAME="DF1_ram_block1a41_PORT_A_byte_mask">DF1_ram_block1a41_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a41_PORT_A_byte_mask_reg">DF1_ram_block1a41_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a41_PORT_A_byte_mask">DF1_ram_block1a41_PORT_A_byte_mask</A>, DF1_ram_block1a41_clock_0, , , DF1_ram_block1a41_clock_enable_0);
<P><A NAME="DF1_ram_block1a41_clock_0">DF1_ram_block1a41_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a41_clock_enable_0">DF1_ram_block1a41_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a41_PORT_A_data_out">DF1_ram_block1a41_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a41_PORT_A_data_in_reg">DF1_ram_block1a41_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a41_PORT_A_address_reg">DF1_ram_block1a41_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a41_PORT_A_write_enable_reg">DF1_ram_block1a41_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a41_PORT_A_read_enable_reg">DF1_ram_block1a41_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a41_PORT_A_byte_mask_reg">DF1_ram_block1a41_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a41_clock_0">DF1_ram_block1a41_clock_0</A>, , <A HREF="#DF1_ram_block1a41_clock_enable_0">DF1_ram_block1a41_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a41">DF1_ram_block1a41</A> = <A HREF="#DF1_ram_block1a41_PORT_A_data_out">DF1_ram_block1a41_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a9 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a9
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a9_PORT_A_data_in">DF1_ram_block1a9_PORT_A_data_in</A> = <A HREF="#VC2L36">VC2L36</A>;
<P><A NAME="DF1_ram_block1a9_PORT_A_data_in_reg">DF1_ram_block1a9_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a9_PORT_A_data_in">DF1_ram_block1a9_PORT_A_data_in</A>, DF1_ram_block1a9_clock_0, , , DF1_ram_block1a9_clock_enable_0);
<P><A NAME="DF1_ram_block1a9_PORT_A_address">DF1_ram_block1a9_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a9_PORT_A_address_reg">DF1_ram_block1a9_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a9_PORT_A_address">DF1_ram_block1a9_PORT_A_address</A>, DF1_ram_block1a9_clock_0, , , DF1_ram_block1a9_clock_enable_0);
<P><A NAME="DF1_ram_block1a9_PORT_A_write_enable">DF1_ram_block1a9_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a9_PORT_A_write_enable_reg">DF1_ram_block1a9_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a9_PORT_A_write_enable">DF1_ram_block1a9_PORT_A_write_enable</A>, DF1_ram_block1a9_clock_0, , , DF1_ram_block1a9_clock_enable_0);
<P><A NAME="DF1_ram_block1a9_PORT_A_read_enable">DF1_ram_block1a9_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a9_PORT_A_read_enable_reg">DF1_ram_block1a9_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a9_PORT_A_read_enable">DF1_ram_block1a9_PORT_A_read_enable</A>, DF1_ram_block1a9_clock_0, , , DF1_ram_block1a9_clock_enable_0);
<P><A NAME="DF1_ram_block1a9_PORT_A_byte_mask">DF1_ram_block1a9_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[33]">VC2_src_data[33]</A>;
<P><A NAME="DF1_ram_block1a9_PORT_A_byte_mask_reg">DF1_ram_block1a9_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a9_PORT_A_byte_mask">DF1_ram_block1a9_PORT_A_byte_mask</A>, DF1_ram_block1a9_clock_0, , , DF1_ram_block1a9_clock_enable_0);
<P><A NAME="DF1_ram_block1a9_clock_0">DF1_ram_block1a9_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a9_clock_enable_0">DF1_ram_block1a9_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a9_PORT_A_data_out">DF1_ram_block1a9_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a9_PORT_A_data_in_reg">DF1_ram_block1a9_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a9_PORT_A_address_reg">DF1_ram_block1a9_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a9_PORT_A_write_enable_reg">DF1_ram_block1a9_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a9_PORT_A_read_enable_reg">DF1_ram_block1a9_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a9_PORT_A_byte_mask_reg">DF1_ram_block1a9_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a9_clock_0">DF1_ram_block1a9_clock_0</A>, , <A HREF="#DF1_ram_block1a9_clock_enable_0">DF1_ram_block1a9_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a9">DF1_ram_block1a9</A> = <A HREF="#DF1_ram_block1a9_PORT_A_data_out">DF1_ram_block1a9_PORT_A_data_out</A>[0];


<P> --YD1_F_pc[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[3]">YD1_F_pc[3]</A> = DFFEAS(<A HREF="#YD1L722">YD1L722</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>, VCC,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>);


<P> --DF1_ram_block1a56 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a56
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a56_PORT_A_data_in">DF1_ram_block1a56_PORT_A_data_in</A> = <A HREF="#VC2L37">VC2L37</A>;
<P><A NAME="DF1_ram_block1a56_PORT_A_data_in_reg">DF1_ram_block1a56_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a56_PORT_A_data_in">DF1_ram_block1a56_PORT_A_data_in</A>, DF1_ram_block1a56_clock_0, , , DF1_ram_block1a56_clock_enable_0);
<P><A NAME="DF1_ram_block1a56_PORT_A_address">DF1_ram_block1a56_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a56_PORT_A_address_reg">DF1_ram_block1a56_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a56_PORT_A_address">DF1_ram_block1a56_PORT_A_address</A>, DF1_ram_block1a56_clock_0, , , DF1_ram_block1a56_clock_enable_0);
<P><A NAME="DF1_ram_block1a56_PORT_A_write_enable">DF1_ram_block1a56_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a56_PORT_A_write_enable_reg">DF1_ram_block1a56_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a56_PORT_A_write_enable">DF1_ram_block1a56_PORT_A_write_enable</A>, DF1_ram_block1a56_clock_0, , , DF1_ram_block1a56_clock_enable_0);
<P><A NAME="DF1_ram_block1a56_PORT_A_read_enable">DF1_ram_block1a56_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a56_PORT_A_read_enable_reg">DF1_ram_block1a56_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a56_PORT_A_read_enable">DF1_ram_block1a56_PORT_A_read_enable</A>, DF1_ram_block1a56_clock_0, , , DF1_ram_block1a56_clock_enable_0);
<P><A NAME="DF1_ram_block1a56_PORT_A_byte_mask">DF1_ram_block1a56_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a56_PORT_A_byte_mask_reg">DF1_ram_block1a56_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a56_PORT_A_byte_mask">DF1_ram_block1a56_PORT_A_byte_mask</A>, DF1_ram_block1a56_clock_0, , , DF1_ram_block1a56_clock_enable_0);
<P><A NAME="DF1_ram_block1a56_clock_0">DF1_ram_block1a56_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a56_clock_enable_0">DF1_ram_block1a56_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a56_PORT_A_data_out">DF1_ram_block1a56_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a56_PORT_A_data_in_reg">DF1_ram_block1a56_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a56_PORT_A_address_reg">DF1_ram_block1a56_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a56_PORT_A_write_enable_reg">DF1_ram_block1a56_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a56_PORT_A_read_enable_reg">DF1_ram_block1a56_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a56_PORT_A_byte_mask_reg">DF1_ram_block1a56_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a56_clock_0">DF1_ram_block1a56_clock_0</A>, , <A HREF="#DF1_ram_block1a56_clock_enable_0">DF1_ram_block1a56_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a56">DF1_ram_block1a56</A> = <A HREF="#DF1_ram_block1a56_PORT_A_data_out">DF1_ram_block1a56_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a24 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a24
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a24_PORT_A_data_in">DF1_ram_block1a24_PORT_A_data_in</A> = <A HREF="#VC2L37">VC2L37</A>;
<P><A NAME="DF1_ram_block1a24_PORT_A_data_in_reg">DF1_ram_block1a24_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a24_PORT_A_data_in">DF1_ram_block1a24_PORT_A_data_in</A>, DF1_ram_block1a24_clock_0, , , DF1_ram_block1a24_clock_enable_0);
<P><A NAME="DF1_ram_block1a24_PORT_A_address">DF1_ram_block1a24_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a24_PORT_A_address_reg">DF1_ram_block1a24_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a24_PORT_A_address">DF1_ram_block1a24_PORT_A_address</A>, DF1_ram_block1a24_clock_0, , , DF1_ram_block1a24_clock_enable_0);
<P><A NAME="DF1_ram_block1a24_PORT_A_write_enable">DF1_ram_block1a24_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a24_PORT_A_write_enable_reg">DF1_ram_block1a24_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a24_PORT_A_write_enable">DF1_ram_block1a24_PORT_A_write_enable</A>, DF1_ram_block1a24_clock_0, , , DF1_ram_block1a24_clock_enable_0);
<P><A NAME="DF1_ram_block1a24_PORT_A_read_enable">DF1_ram_block1a24_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a24_PORT_A_read_enable_reg">DF1_ram_block1a24_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a24_PORT_A_read_enable">DF1_ram_block1a24_PORT_A_read_enable</A>, DF1_ram_block1a24_clock_0, , , DF1_ram_block1a24_clock_enable_0);
<P><A NAME="DF1_ram_block1a24_PORT_A_byte_mask">DF1_ram_block1a24_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a24_PORT_A_byte_mask_reg">DF1_ram_block1a24_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a24_PORT_A_byte_mask">DF1_ram_block1a24_PORT_A_byte_mask</A>, DF1_ram_block1a24_clock_0, , , DF1_ram_block1a24_clock_enable_0);
<P><A NAME="DF1_ram_block1a24_clock_0">DF1_ram_block1a24_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a24_clock_enable_0">DF1_ram_block1a24_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a24_PORT_A_data_out">DF1_ram_block1a24_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a24_PORT_A_data_in_reg">DF1_ram_block1a24_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a24_PORT_A_address_reg">DF1_ram_block1a24_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a24_PORT_A_write_enable_reg">DF1_ram_block1a24_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a24_PORT_A_read_enable_reg">DF1_ram_block1a24_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a24_PORT_A_byte_mask_reg">DF1_ram_block1a24_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a24_clock_0">DF1_ram_block1a24_clock_0</A>, , <A HREF="#DF1_ram_block1a24_clock_enable_0">DF1_ram_block1a24_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a24">DF1_ram_block1a24</A> = <A HREF="#DF1_ram_block1a24_PORT_A_data_out">DF1_ram_block1a24_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a53 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a53
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a53_PORT_A_data_in">DF1_ram_block1a53_PORT_A_data_in</A> = <A HREF="#VC2L38">VC2L38</A>;
<P><A NAME="DF1_ram_block1a53_PORT_A_data_in_reg">DF1_ram_block1a53_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a53_PORT_A_data_in">DF1_ram_block1a53_PORT_A_data_in</A>, DF1_ram_block1a53_clock_0, , , DF1_ram_block1a53_clock_enable_0);
<P><A NAME="DF1_ram_block1a53_PORT_A_address">DF1_ram_block1a53_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a53_PORT_A_address_reg">DF1_ram_block1a53_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a53_PORT_A_address">DF1_ram_block1a53_PORT_A_address</A>, DF1_ram_block1a53_clock_0, , , DF1_ram_block1a53_clock_enable_0);
<P><A NAME="DF1_ram_block1a53_PORT_A_write_enable">DF1_ram_block1a53_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a53_PORT_A_write_enable_reg">DF1_ram_block1a53_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a53_PORT_A_write_enable">DF1_ram_block1a53_PORT_A_write_enable</A>, DF1_ram_block1a53_clock_0, , , DF1_ram_block1a53_clock_enable_0);
<P><A NAME="DF1_ram_block1a53_PORT_A_read_enable">DF1_ram_block1a53_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a53_PORT_A_read_enable_reg">DF1_ram_block1a53_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a53_PORT_A_read_enable">DF1_ram_block1a53_PORT_A_read_enable</A>, DF1_ram_block1a53_clock_0, , , DF1_ram_block1a53_clock_enable_0);
<P><A NAME="DF1_ram_block1a53_PORT_A_byte_mask">DF1_ram_block1a53_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a53_PORT_A_byte_mask_reg">DF1_ram_block1a53_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a53_PORT_A_byte_mask">DF1_ram_block1a53_PORT_A_byte_mask</A>, DF1_ram_block1a53_clock_0, , , DF1_ram_block1a53_clock_enable_0);
<P><A NAME="DF1_ram_block1a53_clock_0">DF1_ram_block1a53_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a53_clock_enable_0">DF1_ram_block1a53_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a53_PORT_A_data_out">DF1_ram_block1a53_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a53_PORT_A_data_in_reg">DF1_ram_block1a53_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a53_PORT_A_address_reg">DF1_ram_block1a53_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a53_PORT_A_write_enable_reg">DF1_ram_block1a53_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a53_PORT_A_read_enable_reg">DF1_ram_block1a53_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a53_PORT_A_byte_mask_reg">DF1_ram_block1a53_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a53_clock_0">DF1_ram_block1a53_clock_0</A>, , <A HREF="#DF1_ram_block1a53_clock_enable_0">DF1_ram_block1a53_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a53">DF1_ram_block1a53</A> = <A HREF="#DF1_ram_block1a53_PORT_A_data_out">DF1_ram_block1a53_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a21 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a21
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a21_PORT_A_data_in">DF1_ram_block1a21_PORT_A_data_in</A> = <A HREF="#VC2L38">VC2L38</A>;
<P><A NAME="DF1_ram_block1a21_PORT_A_data_in_reg">DF1_ram_block1a21_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a21_PORT_A_data_in">DF1_ram_block1a21_PORT_A_data_in</A>, DF1_ram_block1a21_clock_0, , , DF1_ram_block1a21_clock_enable_0);
<P><A NAME="DF1_ram_block1a21_PORT_A_address">DF1_ram_block1a21_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a21_PORT_A_address_reg">DF1_ram_block1a21_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a21_PORT_A_address">DF1_ram_block1a21_PORT_A_address</A>, DF1_ram_block1a21_clock_0, , , DF1_ram_block1a21_clock_enable_0);
<P><A NAME="DF1_ram_block1a21_PORT_A_write_enable">DF1_ram_block1a21_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a21_PORT_A_write_enable_reg">DF1_ram_block1a21_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a21_PORT_A_write_enable">DF1_ram_block1a21_PORT_A_write_enable</A>, DF1_ram_block1a21_clock_0, , , DF1_ram_block1a21_clock_enable_0);
<P><A NAME="DF1_ram_block1a21_PORT_A_read_enable">DF1_ram_block1a21_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a21_PORT_A_read_enable_reg">DF1_ram_block1a21_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a21_PORT_A_read_enable">DF1_ram_block1a21_PORT_A_read_enable</A>, DF1_ram_block1a21_clock_0, , , DF1_ram_block1a21_clock_enable_0);
<P><A NAME="DF1_ram_block1a21_PORT_A_byte_mask">DF1_ram_block1a21_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a21_PORT_A_byte_mask_reg">DF1_ram_block1a21_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a21_PORT_A_byte_mask">DF1_ram_block1a21_PORT_A_byte_mask</A>, DF1_ram_block1a21_clock_0, , , DF1_ram_block1a21_clock_enable_0);
<P><A NAME="DF1_ram_block1a21_clock_0">DF1_ram_block1a21_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a21_clock_enable_0">DF1_ram_block1a21_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a21_PORT_A_data_out">DF1_ram_block1a21_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a21_PORT_A_data_in_reg">DF1_ram_block1a21_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a21_PORT_A_address_reg">DF1_ram_block1a21_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a21_PORT_A_write_enable_reg">DF1_ram_block1a21_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a21_PORT_A_read_enable_reg">DF1_ram_block1a21_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a21_PORT_A_byte_mask_reg">DF1_ram_block1a21_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a21_clock_0">DF1_ram_block1a21_clock_0</A>, , <A HREF="#DF1_ram_block1a21_clock_enable_0">DF1_ram_block1a21_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a21">DF1_ram_block1a21</A> = <A HREF="#DF1_ram_block1a21_PORT_A_data_out">DF1_ram_block1a21_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a61 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a61
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a61_PORT_A_data_in">DF1_ram_block1a61_PORT_A_data_in</A> = <A HREF="#VC2L39">VC2L39</A>;
<P><A NAME="DF1_ram_block1a61_PORT_A_data_in_reg">DF1_ram_block1a61_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a61_PORT_A_data_in">DF1_ram_block1a61_PORT_A_data_in</A>, DF1_ram_block1a61_clock_0, , , DF1_ram_block1a61_clock_enable_0);
<P><A NAME="DF1_ram_block1a61_PORT_A_address">DF1_ram_block1a61_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a61_PORT_A_address_reg">DF1_ram_block1a61_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a61_PORT_A_address">DF1_ram_block1a61_PORT_A_address</A>, DF1_ram_block1a61_clock_0, , , DF1_ram_block1a61_clock_enable_0);
<P><A NAME="DF1_ram_block1a61_PORT_A_write_enable">DF1_ram_block1a61_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a61_PORT_A_write_enable_reg">DF1_ram_block1a61_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a61_PORT_A_write_enable">DF1_ram_block1a61_PORT_A_write_enable</A>, DF1_ram_block1a61_clock_0, , , DF1_ram_block1a61_clock_enable_0);
<P><A NAME="DF1_ram_block1a61_PORT_A_read_enable">DF1_ram_block1a61_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a61_PORT_A_read_enable_reg">DF1_ram_block1a61_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a61_PORT_A_read_enable">DF1_ram_block1a61_PORT_A_read_enable</A>, DF1_ram_block1a61_clock_0, , , DF1_ram_block1a61_clock_enable_0);
<P><A NAME="DF1_ram_block1a61_PORT_A_byte_mask">DF1_ram_block1a61_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a61_PORT_A_byte_mask_reg">DF1_ram_block1a61_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a61_PORT_A_byte_mask">DF1_ram_block1a61_PORT_A_byte_mask</A>, DF1_ram_block1a61_clock_0, , , DF1_ram_block1a61_clock_enable_0);
<P><A NAME="DF1_ram_block1a61_clock_0">DF1_ram_block1a61_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a61_clock_enable_0">DF1_ram_block1a61_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a61_PORT_A_data_out">DF1_ram_block1a61_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a61_PORT_A_data_in_reg">DF1_ram_block1a61_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a61_PORT_A_address_reg">DF1_ram_block1a61_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a61_PORT_A_write_enable_reg">DF1_ram_block1a61_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a61_PORT_A_read_enable_reg">DF1_ram_block1a61_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a61_PORT_A_byte_mask_reg">DF1_ram_block1a61_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a61_clock_0">DF1_ram_block1a61_clock_0</A>, , <A HREF="#DF1_ram_block1a61_clock_enable_0">DF1_ram_block1a61_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a61">DF1_ram_block1a61</A> = <A HREF="#DF1_ram_block1a61_PORT_A_data_out">DF1_ram_block1a61_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a29 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a29
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a29_PORT_A_data_in">DF1_ram_block1a29_PORT_A_data_in</A> = <A HREF="#VC2L39">VC2L39</A>;
<P><A NAME="DF1_ram_block1a29_PORT_A_data_in_reg">DF1_ram_block1a29_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a29_PORT_A_data_in">DF1_ram_block1a29_PORT_A_data_in</A>, DF1_ram_block1a29_clock_0, , , DF1_ram_block1a29_clock_enable_0);
<P><A NAME="DF1_ram_block1a29_PORT_A_address">DF1_ram_block1a29_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a29_PORT_A_address_reg">DF1_ram_block1a29_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a29_PORT_A_address">DF1_ram_block1a29_PORT_A_address</A>, DF1_ram_block1a29_clock_0, , , DF1_ram_block1a29_clock_enable_0);
<P><A NAME="DF1_ram_block1a29_PORT_A_write_enable">DF1_ram_block1a29_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a29_PORT_A_write_enable_reg">DF1_ram_block1a29_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a29_PORT_A_write_enable">DF1_ram_block1a29_PORT_A_write_enable</A>, DF1_ram_block1a29_clock_0, , , DF1_ram_block1a29_clock_enable_0);
<P><A NAME="DF1_ram_block1a29_PORT_A_read_enable">DF1_ram_block1a29_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a29_PORT_A_read_enable_reg">DF1_ram_block1a29_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a29_PORT_A_read_enable">DF1_ram_block1a29_PORT_A_read_enable</A>, DF1_ram_block1a29_clock_0, , , DF1_ram_block1a29_clock_enable_0);
<P><A NAME="DF1_ram_block1a29_PORT_A_byte_mask">DF1_ram_block1a29_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a29_PORT_A_byte_mask_reg">DF1_ram_block1a29_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a29_PORT_A_byte_mask">DF1_ram_block1a29_PORT_A_byte_mask</A>, DF1_ram_block1a29_clock_0, , , DF1_ram_block1a29_clock_enable_0);
<P><A NAME="DF1_ram_block1a29_clock_0">DF1_ram_block1a29_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a29_clock_enable_0">DF1_ram_block1a29_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a29_PORT_A_data_out">DF1_ram_block1a29_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a29_PORT_A_data_in_reg">DF1_ram_block1a29_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a29_PORT_A_address_reg">DF1_ram_block1a29_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a29_PORT_A_write_enable_reg">DF1_ram_block1a29_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a29_PORT_A_read_enable_reg">DF1_ram_block1a29_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a29_PORT_A_byte_mask_reg">DF1_ram_block1a29_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a29_clock_0">DF1_ram_block1a29_clock_0</A>, , <A HREF="#DF1_ram_block1a29_clock_enable_0">DF1_ram_block1a29_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a29">DF1_ram_block1a29</A> = <A HREF="#DF1_ram_block1a29_PORT_A_data_out">DF1_ram_block1a29_PORT_A_data_out</A>[0];


<P> --YD1_av_ld_byte3_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte3_data[1]">YD1_av_ld_byte3_data[1]</A> = DFFEAS(<A HREF="#GD1L43">GD1L43</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#YD1L1051">YD1L1051</A>, <A HREF="#YD1L925">YD1L925</A>,  ,  , <A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>);


<P> --DF1_ram_block1a57 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a57
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a57_PORT_A_data_in">DF1_ram_block1a57_PORT_A_data_in</A> = <A HREF="#VC2L40">VC2L40</A>;
<P><A NAME="DF1_ram_block1a57_PORT_A_data_in_reg">DF1_ram_block1a57_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a57_PORT_A_data_in">DF1_ram_block1a57_PORT_A_data_in</A>, DF1_ram_block1a57_clock_0, , , DF1_ram_block1a57_clock_enable_0);
<P><A NAME="DF1_ram_block1a57_PORT_A_address">DF1_ram_block1a57_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a57_PORT_A_address_reg">DF1_ram_block1a57_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a57_PORT_A_address">DF1_ram_block1a57_PORT_A_address</A>, DF1_ram_block1a57_clock_0, , , DF1_ram_block1a57_clock_enable_0);
<P><A NAME="DF1_ram_block1a57_PORT_A_write_enable">DF1_ram_block1a57_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a57_PORT_A_write_enable_reg">DF1_ram_block1a57_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a57_PORT_A_write_enable">DF1_ram_block1a57_PORT_A_write_enable</A>, DF1_ram_block1a57_clock_0, , , DF1_ram_block1a57_clock_enable_0);
<P><A NAME="DF1_ram_block1a57_PORT_A_read_enable">DF1_ram_block1a57_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a57_PORT_A_read_enable_reg">DF1_ram_block1a57_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a57_PORT_A_read_enable">DF1_ram_block1a57_PORT_A_read_enable</A>, DF1_ram_block1a57_clock_0, , , DF1_ram_block1a57_clock_enable_0);
<P><A NAME="DF1_ram_block1a57_PORT_A_byte_mask">DF1_ram_block1a57_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a57_PORT_A_byte_mask_reg">DF1_ram_block1a57_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a57_PORT_A_byte_mask">DF1_ram_block1a57_PORT_A_byte_mask</A>, DF1_ram_block1a57_clock_0, , , DF1_ram_block1a57_clock_enable_0);
<P><A NAME="DF1_ram_block1a57_clock_0">DF1_ram_block1a57_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a57_clock_enable_0">DF1_ram_block1a57_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a57_PORT_A_data_out">DF1_ram_block1a57_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a57_PORT_A_data_in_reg">DF1_ram_block1a57_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a57_PORT_A_address_reg">DF1_ram_block1a57_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a57_PORT_A_write_enable_reg">DF1_ram_block1a57_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a57_PORT_A_read_enable_reg">DF1_ram_block1a57_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a57_PORT_A_byte_mask_reg">DF1_ram_block1a57_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a57_clock_0">DF1_ram_block1a57_clock_0</A>, , <A HREF="#DF1_ram_block1a57_clock_enable_0">DF1_ram_block1a57_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a57">DF1_ram_block1a57</A> = <A HREF="#DF1_ram_block1a57_PORT_A_data_out">DF1_ram_block1a57_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a25 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a25
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a25_PORT_A_data_in">DF1_ram_block1a25_PORT_A_data_in</A> = <A HREF="#VC2L40">VC2L40</A>;
<P><A NAME="DF1_ram_block1a25_PORT_A_data_in_reg">DF1_ram_block1a25_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a25_PORT_A_data_in">DF1_ram_block1a25_PORT_A_data_in</A>, DF1_ram_block1a25_clock_0, , , DF1_ram_block1a25_clock_enable_0);
<P><A NAME="DF1_ram_block1a25_PORT_A_address">DF1_ram_block1a25_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a25_PORT_A_address_reg">DF1_ram_block1a25_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a25_PORT_A_address">DF1_ram_block1a25_PORT_A_address</A>, DF1_ram_block1a25_clock_0, , , DF1_ram_block1a25_clock_enable_0);
<P><A NAME="DF1_ram_block1a25_PORT_A_write_enable">DF1_ram_block1a25_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a25_PORT_A_write_enable_reg">DF1_ram_block1a25_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a25_PORT_A_write_enable">DF1_ram_block1a25_PORT_A_write_enable</A>, DF1_ram_block1a25_clock_0, , , DF1_ram_block1a25_clock_enable_0);
<P><A NAME="DF1_ram_block1a25_PORT_A_read_enable">DF1_ram_block1a25_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a25_PORT_A_read_enable_reg">DF1_ram_block1a25_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a25_PORT_A_read_enable">DF1_ram_block1a25_PORT_A_read_enable</A>, DF1_ram_block1a25_clock_0, , , DF1_ram_block1a25_clock_enable_0);
<P><A NAME="DF1_ram_block1a25_PORT_A_byte_mask">DF1_ram_block1a25_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a25_PORT_A_byte_mask_reg">DF1_ram_block1a25_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a25_PORT_A_byte_mask">DF1_ram_block1a25_PORT_A_byte_mask</A>, DF1_ram_block1a25_clock_0, , , DF1_ram_block1a25_clock_enable_0);
<P><A NAME="DF1_ram_block1a25_clock_0">DF1_ram_block1a25_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a25_clock_enable_0">DF1_ram_block1a25_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a25_PORT_A_data_out">DF1_ram_block1a25_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a25_PORT_A_data_in_reg">DF1_ram_block1a25_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a25_PORT_A_address_reg">DF1_ram_block1a25_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a25_PORT_A_write_enable_reg">DF1_ram_block1a25_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a25_PORT_A_read_enable_reg">DF1_ram_block1a25_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a25_PORT_A_byte_mask_reg">DF1_ram_block1a25_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a25_clock_0">DF1_ram_block1a25_clock_0</A>, , <A HREF="#DF1_ram_block1a25_clock_enable_0">DF1_ram_block1a25_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a25">DF1_ram_block1a25</A> = <A HREF="#DF1_ram_block1a25_PORT_A_data_out">DF1_ram_block1a25_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a54 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a54
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a54_PORT_A_data_in">DF1_ram_block1a54_PORT_A_data_in</A> = <A HREF="#VC2L41">VC2L41</A>;
<P><A NAME="DF1_ram_block1a54_PORT_A_data_in_reg">DF1_ram_block1a54_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a54_PORT_A_data_in">DF1_ram_block1a54_PORT_A_data_in</A>, DF1_ram_block1a54_clock_0, , , DF1_ram_block1a54_clock_enable_0);
<P><A NAME="DF1_ram_block1a54_PORT_A_address">DF1_ram_block1a54_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a54_PORT_A_address_reg">DF1_ram_block1a54_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a54_PORT_A_address">DF1_ram_block1a54_PORT_A_address</A>, DF1_ram_block1a54_clock_0, , , DF1_ram_block1a54_clock_enable_0);
<P><A NAME="DF1_ram_block1a54_PORT_A_write_enable">DF1_ram_block1a54_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a54_PORT_A_write_enable_reg">DF1_ram_block1a54_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a54_PORT_A_write_enable">DF1_ram_block1a54_PORT_A_write_enable</A>, DF1_ram_block1a54_clock_0, , , DF1_ram_block1a54_clock_enable_0);
<P><A NAME="DF1_ram_block1a54_PORT_A_read_enable">DF1_ram_block1a54_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a54_PORT_A_read_enable_reg">DF1_ram_block1a54_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a54_PORT_A_read_enable">DF1_ram_block1a54_PORT_A_read_enable</A>, DF1_ram_block1a54_clock_0, , , DF1_ram_block1a54_clock_enable_0);
<P><A NAME="DF1_ram_block1a54_PORT_A_byte_mask">DF1_ram_block1a54_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a54_PORT_A_byte_mask_reg">DF1_ram_block1a54_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a54_PORT_A_byte_mask">DF1_ram_block1a54_PORT_A_byte_mask</A>, DF1_ram_block1a54_clock_0, , , DF1_ram_block1a54_clock_enable_0);
<P><A NAME="DF1_ram_block1a54_clock_0">DF1_ram_block1a54_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a54_clock_enable_0">DF1_ram_block1a54_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a54_PORT_A_data_out">DF1_ram_block1a54_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a54_PORT_A_data_in_reg">DF1_ram_block1a54_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a54_PORT_A_address_reg">DF1_ram_block1a54_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a54_PORT_A_write_enable_reg">DF1_ram_block1a54_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a54_PORT_A_read_enable_reg">DF1_ram_block1a54_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a54_PORT_A_byte_mask_reg">DF1_ram_block1a54_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a54_clock_0">DF1_ram_block1a54_clock_0</A>, , <A HREF="#DF1_ram_block1a54_clock_enable_0">DF1_ram_block1a54_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a54">DF1_ram_block1a54</A> = <A HREF="#DF1_ram_block1a54_PORT_A_data_out">DF1_ram_block1a54_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a22 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a22
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a22_PORT_A_data_in">DF1_ram_block1a22_PORT_A_data_in</A> = <A HREF="#VC2L41">VC2L41</A>;
<P><A NAME="DF1_ram_block1a22_PORT_A_data_in_reg">DF1_ram_block1a22_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a22_PORT_A_data_in">DF1_ram_block1a22_PORT_A_data_in</A>, DF1_ram_block1a22_clock_0, , , DF1_ram_block1a22_clock_enable_0);
<P><A NAME="DF1_ram_block1a22_PORT_A_address">DF1_ram_block1a22_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a22_PORT_A_address_reg">DF1_ram_block1a22_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a22_PORT_A_address">DF1_ram_block1a22_PORT_A_address</A>, DF1_ram_block1a22_clock_0, , , DF1_ram_block1a22_clock_enable_0);
<P><A NAME="DF1_ram_block1a22_PORT_A_write_enable">DF1_ram_block1a22_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a22_PORT_A_write_enable_reg">DF1_ram_block1a22_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a22_PORT_A_write_enable">DF1_ram_block1a22_PORT_A_write_enable</A>, DF1_ram_block1a22_clock_0, , , DF1_ram_block1a22_clock_enable_0);
<P><A NAME="DF1_ram_block1a22_PORT_A_read_enable">DF1_ram_block1a22_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a22_PORT_A_read_enable_reg">DF1_ram_block1a22_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a22_PORT_A_read_enable">DF1_ram_block1a22_PORT_A_read_enable</A>, DF1_ram_block1a22_clock_0, , , DF1_ram_block1a22_clock_enable_0);
<P><A NAME="DF1_ram_block1a22_PORT_A_byte_mask">DF1_ram_block1a22_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a22_PORT_A_byte_mask_reg">DF1_ram_block1a22_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a22_PORT_A_byte_mask">DF1_ram_block1a22_PORT_A_byte_mask</A>, DF1_ram_block1a22_clock_0, , , DF1_ram_block1a22_clock_enable_0);
<P><A NAME="DF1_ram_block1a22_clock_0">DF1_ram_block1a22_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a22_clock_enable_0">DF1_ram_block1a22_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a22_PORT_A_data_out">DF1_ram_block1a22_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a22_PORT_A_data_in_reg">DF1_ram_block1a22_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a22_PORT_A_address_reg">DF1_ram_block1a22_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a22_PORT_A_write_enable_reg">DF1_ram_block1a22_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a22_PORT_A_read_enable_reg">DF1_ram_block1a22_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a22_PORT_A_byte_mask_reg">DF1_ram_block1a22_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a22_clock_0">DF1_ram_block1a22_clock_0</A>, , <A HREF="#DF1_ram_block1a22_clock_enable_0">DF1_ram_block1a22_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a22">DF1_ram_block1a22</A> = <A HREF="#DF1_ram_block1a22_PORT_A_data_out">DF1_ram_block1a22_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a55 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a55
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a55_PORT_A_data_in">DF1_ram_block1a55_PORT_A_data_in</A> = <A HREF="#VC2L42">VC2L42</A>;
<P><A NAME="DF1_ram_block1a55_PORT_A_data_in_reg">DF1_ram_block1a55_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a55_PORT_A_data_in">DF1_ram_block1a55_PORT_A_data_in</A>, DF1_ram_block1a55_clock_0, , , DF1_ram_block1a55_clock_enable_0);
<P><A NAME="DF1_ram_block1a55_PORT_A_address">DF1_ram_block1a55_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a55_PORT_A_address_reg">DF1_ram_block1a55_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a55_PORT_A_address">DF1_ram_block1a55_PORT_A_address</A>, DF1_ram_block1a55_clock_0, , , DF1_ram_block1a55_clock_enable_0);
<P><A NAME="DF1_ram_block1a55_PORT_A_write_enable">DF1_ram_block1a55_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a55_PORT_A_write_enable_reg">DF1_ram_block1a55_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a55_PORT_A_write_enable">DF1_ram_block1a55_PORT_A_write_enable</A>, DF1_ram_block1a55_clock_0, , , DF1_ram_block1a55_clock_enable_0);
<P><A NAME="DF1_ram_block1a55_PORT_A_read_enable">DF1_ram_block1a55_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a55_PORT_A_read_enable_reg">DF1_ram_block1a55_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a55_PORT_A_read_enable">DF1_ram_block1a55_PORT_A_read_enable</A>, DF1_ram_block1a55_clock_0, , , DF1_ram_block1a55_clock_enable_0);
<P><A NAME="DF1_ram_block1a55_PORT_A_byte_mask">DF1_ram_block1a55_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a55_PORT_A_byte_mask_reg">DF1_ram_block1a55_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a55_PORT_A_byte_mask">DF1_ram_block1a55_PORT_A_byte_mask</A>, DF1_ram_block1a55_clock_0, , , DF1_ram_block1a55_clock_enable_0);
<P><A NAME="DF1_ram_block1a55_clock_0">DF1_ram_block1a55_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a55_clock_enable_0">DF1_ram_block1a55_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a55_PORT_A_data_out">DF1_ram_block1a55_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a55_PORT_A_data_in_reg">DF1_ram_block1a55_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a55_PORT_A_address_reg">DF1_ram_block1a55_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a55_PORT_A_write_enable_reg">DF1_ram_block1a55_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a55_PORT_A_read_enable_reg">DF1_ram_block1a55_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a55_PORT_A_byte_mask_reg">DF1_ram_block1a55_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a55_clock_0">DF1_ram_block1a55_clock_0</A>, , <A HREF="#DF1_ram_block1a55_clock_enable_0">DF1_ram_block1a55_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a55">DF1_ram_block1a55</A> = <A HREF="#DF1_ram_block1a55_PORT_A_data_out">DF1_ram_block1a55_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a23 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a23
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a23_PORT_A_data_in">DF1_ram_block1a23_PORT_A_data_in</A> = <A HREF="#VC2L42">VC2L42</A>;
<P><A NAME="DF1_ram_block1a23_PORT_A_data_in_reg">DF1_ram_block1a23_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a23_PORT_A_data_in">DF1_ram_block1a23_PORT_A_data_in</A>, DF1_ram_block1a23_clock_0, , , DF1_ram_block1a23_clock_enable_0);
<P><A NAME="DF1_ram_block1a23_PORT_A_address">DF1_ram_block1a23_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a23_PORT_A_address_reg">DF1_ram_block1a23_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a23_PORT_A_address">DF1_ram_block1a23_PORT_A_address</A>, DF1_ram_block1a23_clock_0, , , DF1_ram_block1a23_clock_enable_0);
<P><A NAME="DF1_ram_block1a23_PORT_A_write_enable">DF1_ram_block1a23_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a23_PORT_A_write_enable_reg">DF1_ram_block1a23_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a23_PORT_A_write_enable">DF1_ram_block1a23_PORT_A_write_enable</A>, DF1_ram_block1a23_clock_0, , , DF1_ram_block1a23_clock_enable_0);
<P><A NAME="DF1_ram_block1a23_PORT_A_read_enable">DF1_ram_block1a23_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a23_PORT_A_read_enable_reg">DF1_ram_block1a23_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a23_PORT_A_read_enable">DF1_ram_block1a23_PORT_A_read_enable</A>, DF1_ram_block1a23_clock_0, , , DF1_ram_block1a23_clock_enable_0);
<P><A NAME="DF1_ram_block1a23_PORT_A_byte_mask">DF1_ram_block1a23_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a23_PORT_A_byte_mask_reg">DF1_ram_block1a23_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a23_PORT_A_byte_mask">DF1_ram_block1a23_PORT_A_byte_mask</A>, DF1_ram_block1a23_clock_0, , , DF1_ram_block1a23_clock_enable_0);
<P><A NAME="DF1_ram_block1a23_clock_0">DF1_ram_block1a23_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a23_clock_enable_0">DF1_ram_block1a23_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a23_PORT_A_data_out">DF1_ram_block1a23_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a23_PORT_A_data_in_reg">DF1_ram_block1a23_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a23_PORT_A_address_reg">DF1_ram_block1a23_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a23_PORT_A_write_enable_reg">DF1_ram_block1a23_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a23_PORT_A_read_enable_reg">DF1_ram_block1a23_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a23_PORT_A_byte_mask_reg">DF1_ram_block1a23_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a23_clock_0">DF1_ram_block1a23_clock_0</A>, , <A HREF="#DF1_ram_block1a23_clock_enable_0">DF1_ram_block1a23_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a23">DF1_ram_block1a23</A> = <A HREF="#DF1_ram_block1a23_PORT_A_data_out">DF1_ram_block1a23_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a58 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a58
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a58_PORT_A_data_in">DF1_ram_block1a58_PORT_A_data_in</A> = <A HREF="#VC2L43">VC2L43</A>;
<P><A NAME="DF1_ram_block1a58_PORT_A_data_in_reg">DF1_ram_block1a58_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a58_PORT_A_data_in">DF1_ram_block1a58_PORT_A_data_in</A>, DF1_ram_block1a58_clock_0, , , DF1_ram_block1a58_clock_enable_0);
<P><A NAME="DF1_ram_block1a58_PORT_A_address">DF1_ram_block1a58_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a58_PORT_A_address_reg">DF1_ram_block1a58_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a58_PORT_A_address">DF1_ram_block1a58_PORT_A_address</A>, DF1_ram_block1a58_clock_0, , , DF1_ram_block1a58_clock_enable_0);
<P><A NAME="DF1_ram_block1a58_PORT_A_write_enable">DF1_ram_block1a58_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a58_PORT_A_write_enable_reg">DF1_ram_block1a58_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a58_PORT_A_write_enable">DF1_ram_block1a58_PORT_A_write_enable</A>, DF1_ram_block1a58_clock_0, , , DF1_ram_block1a58_clock_enable_0);
<P><A NAME="DF1_ram_block1a58_PORT_A_read_enable">DF1_ram_block1a58_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a58_PORT_A_read_enable_reg">DF1_ram_block1a58_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a58_PORT_A_read_enable">DF1_ram_block1a58_PORT_A_read_enable</A>, DF1_ram_block1a58_clock_0, , , DF1_ram_block1a58_clock_enable_0);
<P><A NAME="DF1_ram_block1a58_PORT_A_byte_mask">DF1_ram_block1a58_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a58_PORT_A_byte_mask_reg">DF1_ram_block1a58_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a58_PORT_A_byte_mask">DF1_ram_block1a58_PORT_A_byte_mask</A>, DF1_ram_block1a58_clock_0, , , DF1_ram_block1a58_clock_enable_0);
<P><A NAME="DF1_ram_block1a58_clock_0">DF1_ram_block1a58_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a58_clock_enable_0">DF1_ram_block1a58_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a58_PORT_A_data_out">DF1_ram_block1a58_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a58_PORT_A_data_in_reg">DF1_ram_block1a58_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a58_PORT_A_address_reg">DF1_ram_block1a58_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a58_PORT_A_write_enable_reg">DF1_ram_block1a58_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a58_PORT_A_read_enable_reg">DF1_ram_block1a58_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a58_PORT_A_byte_mask_reg">DF1_ram_block1a58_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a58_clock_0">DF1_ram_block1a58_clock_0</A>, , <A HREF="#DF1_ram_block1a58_clock_enable_0">DF1_ram_block1a58_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a58">DF1_ram_block1a58</A> = <A HREF="#DF1_ram_block1a58_PORT_A_data_out">DF1_ram_block1a58_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a26 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a26
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a26_PORT_A_data_in">DF1_ram_block1a26_PORT_A_data_in</A> = <A HREF="#VC2L43">VC2L43</A>;
<P><A NAME="DF1_ram_block1a26_PORT_A_data_in_reg">DF1_ram_block1a26_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a26_PORT_A_data_in">DF1_ram_block1a26_PORT_A_data_in</A>, DF1_ram_block1a26_clock_0, , , DF1_ram_block1a26_clock_enable_0);
<P><A NAME="DF1_ram_block1a26_PORT_A_address">DF1_ram_block1a26_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a26_PORT_A_address_reg">DF1_ram_block1a26_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a26_PORT_A_address">DF1_ram_block1a26_PORT_A_address</A>, DF1_ram_block1a26_clock_0, , , DF1_ram_block1a26_clock_enable_0);
<P><A NAME="DF1_ram_block1a26_PORT_A_write_enable">DF1_ram_block1a26_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a26_PORT_A_write_enable_reg">DF1_ram_block1a26_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a26_PORT_A_write_enable">DF1_ram_block1a26_PORT_A_write_enable</A>, DF1_ram_block1a26_clock_0, , , DF1_ram_block1a26_clock_enable_0);
<P><A NAME="DF1_ram_block1a26_PORT_A_read_enable">DF1_ram_block1a26_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a26_PORT_A_read_enable_reg">DF1_ram_block1a26_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a26_PORT_A_read_enable">DF1_ram_block1a26_PORT_A_read_enable</A>, DF1_ram_block1a26_clock_0, , , DF1_ram_block1a26_clock_enable_0);
<P><A NAME="DF1_ram_block1a26_PORT_A_byte_mask">DF1_ram_block1a26_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a26_PORT_A_byte_mask_reg">DF1_ram_block1a26_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a26_PORT_A_byte_mask">DF1_ram_block1a26_PORT_A_byte_mask</A>, DF1_ram_block1a26_clock_0, , , DF1_ram_block1a26_clock_enable_0);
<P><A NAME="DF1_ram_block1a26_clock_0">DF1_ram_block1a26_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a26_clock_enable_0">DF1_ram_block1a26_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a26_PORT_A_data_out">DF1_ram_block1a26_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a26_PORT_A_data_in_reg">DF1_ram_block1a26_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a26_PORT_A_address_reg">DF1_ram_block1a26_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a26_PORT_A_write_enable_reg">DF1_ram_block1a26_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a26_PORT_A_read_enable_reg">DF1_ram_block1a26_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a26_PORT_A_byte_mask_reg">DF1_ram_block1a26_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a26_clock_0">DF1_ram_block1a26_clock_0</A>, , <A HREF="#DF1_ram_block1a26_clock_enable_0">DF1_ram_block1a26_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a26">DF1_ram_block1a26</A> = <A HREF="#DF1_ram_block1a26_PORT_A_data_out">DF1_ram_block1a26_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a59 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a59
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a59_PORT_A_data_in">DF1_ram_block1a59_PORT_A_data_in</A> = <A HREF="#VC2L44">VC2L44</A>;
<P><A NAME="DF1_ram_block1a59_PORT_A_data_in_reg">DF1_ram_block1a59_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a59_PORT_A_data_in">DF1_ram_block1a59_PORT_A_data_in</A>, DF1_ram_block1a59_clock_0, , , DF1_ram_block1a59_clock_enable_0);
<P><A NAME="DF1_ram_block1a59_PORT_A_address">DF1_ram_block1a59_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a59_PORT_A_address_reg">DF1_ram_block1a59_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a59_PORT_A_address">DF1_ram_block1a59_PORT_A_address</A>, DF1_ram_block1a59_clock_0, , , DF1_ram_block1a59_clock_enable_0);
<P><A NAME="DF1_ram_block1a59_PORT_A_write_enable">DF1_ram_block1a59_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a59_PORT_A_write_enable_reg">DF1_ram_block1a59_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a59_PORT_A_write_enable">DF1_ram_block1a59_PORT_A_write_enable</A>, DF1_ram_block1a59_clock_0, , , DF1_ram_block1a59_clock_enable_0);
<P><A NAME="DF1_ram_block1a59_PORT_A_read_enable">DF1_ram_block1a59_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a59_PORT_A_read_enable_reg">DF1_ram_block1a59_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a59_PORT_A_read_enable">DF1_ram_block1a59_PORT_A_read_enable</A>, DF1_ram_block1a59_clock_0, , , DF1_ram_block1a59_clock_enable_0);
<P><A NAME="DF1_ram_block1a59_PORT_A_byte_mask">DF1_ram_block1a59_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a59_PORT_A_byte_mask_reg">DF1_ram_block1a59_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a59_PORT_A_byte_mask">DF1_ram_block1a59_PORT_A_byte_mask</A>, DF1_ram_block1a59_clock_0, , , DF1_ram_block1a59_clock_enable_0);
<P><A NAME="DF1_ram_block1a59_clock_0">DF1_ram_block1a59_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a59_clock_enable_0">DF1_ram_block1a59_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a59_PORT_A_data_out">DF1_ram_block1a59_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a59_PORT_A_data_in_reg">DF1_ram_block1a59_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a59_PORT_A_address_reg">DF1_ram_block1a59_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a59_PORT_A_write_enable_reg">DF1_ram_block1a59_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a59_PORT_A_read_enable_reg">DF1_ram_block1a59_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a59_PORT_A_byte_mask_reg">DF1_ram_block1a59_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a59_clock_0">DF1_ram_block1a59_clock_0</A>, , <A HREF="#DF1_ram_block1a59_clock_enable_0">DF1_ram_block1a59_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a59">DF1_ram_block1a59</A> = <A HREF="#DF1_ram_block1a59_PORT_A_data_out">DF1_ram_block1a59_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a27 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a27
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a27_PORT_A_data_in">DF1_ram_block1a27_PORT_A_data_in</A> = <A HREF="#VC2L44">VC2L44</A>;
<P><A NAME="DF1_ram_block1a27_PORT_A_data_in_reg">DF1_ram_block1a27_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a27_PORT_A_data_in">DF1_ram_block1a27_PORT_A_data_in</A>, DF1_ram_block1a27_clock_0, , , DF1_ram_block1a27_clock_enable_0);
<P><A NAME="DF1_ram_block1a27_PORT_A_address">DF1_ram_block1a27_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a27_PORT_A_address_reg">DF1_ram_block1a27_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a27_PORT_A_address">DF1_ram_block1a27_PORT_A_address</A>, DF1_ram_block1a27_clock_0, , , DF1_ram_block1a27_clock_enable_0);
<P><A NAME="DF1_ram_block1a27_PORT_A_write_enable">DF1_ram_block1a27_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a27_PORT_A_write_enable_reg">DF1_ram_block1a27_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a27_PORT_A_write_enable">DF1_ram_block1a27_PORT_A_write_enable</A>, DF1_ram_block1a27_clock_0, , , DF1_ram_block1a27_clock_enable_0);
<P><A NAME="DF1_ram_block1a27_PORT_A_read_enable">DF1_ram_block1a27_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a27_PORT_A_read_enable_reg">DF1_ram_block1a27_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a27_PORT_A_read_enable">DF1_ram_block1a27_PORT_A_read_enable</A>, DF1_ram_block1a27_clock_0, , , DF1_ram_block1a27_clock_enable_0);
<P><A NAME="DF1_ram_block1a27_PORT_A_byte_mask">DF1_ram_block1a27_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a27_PORT_A_byte_mask_reg">DF1_ram_block1a27_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a27_PORT_A_byte_mask">DF1_ram_block1a27_PORT_A_byte_mask</A>, DF1_ram_block1a27_clock_0, , , DF1_ram_block1a27_clock_enable_0);
<P><A NAME="DF1_ram_block1a27_clock_0">DF1_ram_block1a27_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a27_clock_enable_0">DF1_ram_block1a27_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a27_PORT_A_data_out">DF1_ram_block1a27_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a27_PORT_A_data_in_reg">DF1_ram_block1a27_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a27_PORT_A_address_reg">DF1_ram_block1a27_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a27_PORT_A_write_enable_reg">DF1_ram_block1a27_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a27_PORT_A_read_enable_reg">DF1_ram_block1a27_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a27_PORT_A_byte_mask_reg">DF1_ram_block1a27_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a27_clock_0">DF1_ram_block1a27_clock_0</A>, , <A HREF="#DF1_ram_block1a27_clock_enable_0">DF1_ram_block1a27_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a27">DF1_ram_block1a27</A> = <A HREF="#DF1_ram_block1a27_PORT_A_data_out">DF1_ram_block1a27_PORT_A_data_out</A>[0];


<P> --YD1_E_shift_rot_result[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[28]">YD1_E_shift_rot_result[28]</A> = DFFEAS(<A HREF="#YD1L504">YD1L504</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[28]">YD1_E_src1[28]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --DF1_ram_block1a62 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a62
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a62_PORT_A_data_in">DF1_ram_block1a62_PORT_A_data_in</A> = <A HREF="#VC2L45">VC2L45</A>;
<P><A NAME="DF1_ram_block1a62_PORT_A_data_in_reg">DF1_ram_block1a62_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a62_PORT_A_data_in">DF1_ram_block1a62_PORT_A_data_in</A>, DF1_ram_block1a62_clock_0, , , DF1_ram_block1a62_clock_enable_0);
<P><A NAME="DF1_ram_block1a62_PORT_A_address">DF1_ram_block1a62_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a62_PORT_A_address_reg">DF1_ram_block1a62_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a62_PORT_A_address">DF1_ram_block1a62_PORT_A_address</A>, DF1_ram_block1a62_clock_0, , , DF1_ram_block1a62_clock_enable_0);
<P><A NAME="DF1_ram_block1a62_PORT_A_write_enable">DF1_ram_block1a62_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a62_PORT_A_write_enable_reg">DF1_ram_block1a62_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a62_PORT_A_write_enable">DF1_ram_block1a62_PORT_A_write_enable</A>, DF1_ram_block1a62_clock_0, , , DF1_ram_block1a62_clock_enable_0);
<P><A NAME="DF1_ram_block1a62_PORT_A_read_enable">DF1_ram_block1a62_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a62_PORT_A_read_enable_reg">DF1_ram_block1a62_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a62_PORT_A_read_enable">DF1_ram_block1a62_PORT_A_read_enable</A>, DF1_ram_block1a62_clock_0, , , DF1_ram_block1a62_clock_enable_0);
<P><A NAME="DF1_ram_block1a62_PORT_A_byte_mask">DF1_ram_block1a62_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a62_PORT_A_byte_mask_reg">DF1_ram_block1a62_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a62_PORT_A_byte_mask">DF1_ram_block1a62_PORT_A_byte_mask</A>, DF1_ram_block1a62_clock_0, , , DF1_ram_block1a62_clock_enable_0);
<P><A NAME="DF1_ram_block1a62_clock_0">DF1_ram_block1a62_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a62_clock_enable_0">DF1_ram_block1a62_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a62_PORT_A_data_out">DF1_ram_block1a62_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a62_PORT_A_data_in_reg">DF1_ram_block1a62_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a62_PORT_A_address_reg">DF1_ram_block1a62_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a62_PORT_A_write_enable_reg">DF1_ram_block1a62_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a62_PORT_A_read_enable_reg">DF1_ram_block1a62_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a62_PORT_A_byte_mask_reg">DF1_ram_block1a62_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a62_clock_0">DF1_ram_block1a62_clock_0</A>, , <A HREF="#DF1_ram_block1a62_clock_enable_0">DF1_ram_block1a62_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a62">DF1_ram_block1a62</A> = <A HREF="#DF1_ram_block1a62_PORT_A_data_out">DF1_ram_block1a62_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a30 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a30
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a30_PORT_A_data_in">DF1_ram_block1a30_PORT_A_data_in</A> = <A HREF="#VC2L45">VC2L45</A>;
<P><A NAME="DF1_ram_block1a30_PORT_A_data_in_reg">DF1_ram_block1a30_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a30_PORT_A_data_in">DF1_ram_block1a30_PORT_A_data_in</A>, DF1_ram_block1a30_clock_0, , , DF1_ram_block1a30_clock_enable_0);
<P><A NAME="DF1_ram_block1a30_PORT_A_address">DF1_ram_block1a30_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a30_PORT_A_address_reg">DF1_ram_block1a30_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a30_PORT_A_address">DF1_ram_block1a30_PORT_A_address</A>, DF1_ram_block1a30_clock_0, , , DF1_ram_block1a30_clock_enable_0);
<P><A NAME="DF1_ram_block1a30_PORT_A_write_enable">DF1_ram_block1a30_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a30_PORT_A_write_enable_reg">DF1_ram_block1a30_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a30_PORT_A_write_enable">DF1_ram_block1a30_PORT_A_write_enable</A>, DF1_ram_block1a30_clock_0, , , DF1_ram_block1a30_clock_enable_0);
<P><A NAME="DF1_ram_block1a30_PORT_A_read_enable">DF1_ram_block1a30_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a30_PORT_A_read_enable_reg">DF1_ram_block1a30_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a30_PORT_A_read_enable">DF1_ram_block1a30_PORT_A_read_enable</A>, DF1_ram_block1a30_clock_0, , , DF1_ram_block1a30_clock_enable_0);
<P><A NAME="DF1_ram_block1a30_PORT_A_byte_mask">DF1_ram_block1a30_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a30_PORT_A_byte_mask_reg">DF1_ram_block1a30_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a30_PORT_A_byte_mask">DF1_ram_block1a30_PORT_A_byte_mask</A>, DF1_ram_block1a30_clock_0, , , DF1_ram_block1a30_clock_enable_0);
<P><A NAME="DF1_ram_block1a30_clock_0">DF1_ram_block1a30_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a30_clock_enable_0">DF1_ram_block1a30_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a30_PORT_A_data_out">DF1_ram_block1a30_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a30_PORT_A_data_in_reg">DF1_ram_block1a30_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a30_PORT_A_address_reg">DF1_ram_block1a30_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a30_PORT_A_write_enable_reg">DF1_ram_block1a30_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a30_PORT_A_read_enable_reg">DF1_ram_block1a30_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a30_PORT_A_byte_mask_reg">DF1_ram_block1a30_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a30_clock_0">DF1_ram_block1a30_clock_0</A>, , <A HREF="#DF1_ram_block1a30_clock_enable_0">DF1_ram_block1a30_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a30">DF1_ram_block1a30</A> = <A HREF="#DF1_ram_block1a30_PORT_A_data_out">DF1_ram_block1a30_PORT_A_data_out</A>[0];


<P> --YD1_av_ld_byte3_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte3_data[2]">YD1_av_ld_byte3_data[2]</A> = DFFEAS(<A HREF="#GD1L44">GD1L44</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#YD1L1051">YD1L1051</A>, <A HREF="#YD1L925">YD1L925</A>,  ,  , <A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>);


<P> --YD1_av_ld_byte3_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte3_data[0]">YD1_av_ld_byte3_data[0]</A> = DFFEAS(<A HREF="#GD1L45">GD1L45</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#YD1L1051">YD1L1051</A>, <A HREF="#YD1L925">YD1L925</A>,  ,  , <A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>);


<P> --DF1_ram_block1a60 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a60
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a60_PORT_A_data_in">DF1_ram_block1a60_PORT_A_data_in</A> = <A HREF="#VC2L46">VC2L46</A>;
<P><A NAME="DF1_ram_block1a60_PORT_A_data_in_reg">DF1_ram_block1a60_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a60_PORT_A_data_in">DF1_ram_block1a60_PORT_A_data_in</A>, DF1_ram_block1a60_clock_0, , , DF1_ram_block1a60_clock_enable_0);
<P><A NAME="DF1_ram_block1a60_PORT_A_address">DF1_ram_block1a60_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a60_PORT_A_address_reg">DF1_ram_block1a60_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a60_PORT_A_address">DF1_ram_block1a60_PORT_A_address</A>, DF1_ram_block1a60_clock_0, , , DF1_ram_block1a60_clock_enable_0);
<P><A NAME="DF1_ram_block1a60_PORT_A_write_enable">DF1_ram_block1a60_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a60_PORT_A_write_enable_reg">DF1_ram_block1a60_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a60_PORT_A_write_enable">DF1_ram_block1a60_PORT_A_write_enable</A>, DF1_ram_block1a60_clock_0, , , DF1_ram_block1a60_clock_enable_0);
<P><A NAME="DF1_ram_block1a60_PORT_A_read_enable">DF1_ram_block1a60_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a60_PORT_A_read_enable_reg">DF1_ram_block1a60_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a60_PORT_A_read_enable">DF1_ram_block1a60_PORT_A_read_enable</A>, DF1_ram_block1a60_clock_0, , , DF1_ram_block1a60_clock_enable_0);
<P><A NAME="DF1_ram_block1a60_PORT_A_byte_mask">DF1_ram_block1a60_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a60_PORT_A_byte_mask_reg">DF1_ram_block1a60_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a60_PORT_A_byte_mask">DF1_ram_block1a60_PORT_A_byte_mask</A>, DF1_ram_block1a60_clock_0, , , DF1_ram_block1a60_clock_enable_0);
<P><A NAME="DF1_ram_block1a60_clock_0">DF1_ram_block1a60_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a60_clock_enable_0">DF1_ram_block1a60_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a60_PORT_A_data_out">DF1_ram_block1a60_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a60_PORT_A_data_in_reg">DF1_ram_block1a60_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a60_PORT_A_address_reg">DF1_ram_block1a60_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a60_PORT_A_write_enable_reg">DF1_ram_block1a60_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a60_PORT_A_read_enable_reg">DF1_ram_block1a60_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a60_PORT_A_byte_mask_reg">DF1_ram_block1a60_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a60_clock_0">DF1_ram_block1a60_clock_0</A>, , <A HREF="#DF1_ram_block1a60_clock_enable_0">DF1_ram_block1a60_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a60">DF1_ram_block1a60</A> = <A HREF="#DF1_ram_block1a60_PORT_A_data_out">DF1_ram_block1a60_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a28 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a28
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a28_PORT_A_data_in">DF1_ram_block1a28_PORT_A_data_in</A> = <A HREF="#VC2L46">VC2L46</A>;
<P><A NAME="DF1_ram_block1a28_PORT_A_data_in_reg">DF1_ram_block1a28_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a28_PORT_A_data_in">DF1_ram_block1a28_PORT_A_data_in</A>, DF1_ram_block1a28_clock_0, , , DF1_ram_block1a28_clock_enable_0);
<P><A NAME="DF1_ram_block1a28_PORT_A_address">DF1_ram_block1a28_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a28_PORT_A_address_reg">DF1_ram_block1a28_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a28_PORT_A_address">DF1_ram_block1a28_PORT_A_address</A>, DF1_ram_block1a28_clock_0, , , DF1_ram_block1a28_clock_enable_0);
<P><A NAME="DF1_ram_block1a28_PORT_A_write_enable">DF1_ram_block1a28_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a28_PORT_A_write_enable_reg">DF1_ram_block1a28_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a28_PORT_A_write_enable">DF1_ram_block1a28_PORT_A_write_enable</A>, DF1_ram_block1a28_clock_0, , , DF1_ram_block1a28_clock_enable_0);
<P><A NAME="DF1_ram_block1a28_PORT_A_read_enable">DF1_ram_block1a28_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a28_PORT_A_read_enable_reg">DF1_ram_block1a28_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a28_PORT_A_read_enable">DF1_ram_block1a28_PORT_A_read_enable</A>, DF1_ram_block1a28_clock_0, , , DF1_ram_block1a28_clock_enable_0);
<P><A NAME="DF1_ram_block1a28_PORT_A_byte_mask">DF1_ram_block1a28_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a28_PORT_A_byte_mask_reg">DF1_ram_block1a28_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a28_PORT_A_byte_mask">DF1_ram_block1a28_PORT_A_byte_mask</A>, DF1_ram_block1a28_clock_0, , , DF1_ram_block1a28_clock_enable_0);
<P><A NAME="DF1_ram_block1a28_clock_0">DF1_ram_block1a28_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a28_clock_enable_0">DF1_ram_block1a28_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a28_PORT_A_data_out">DF1_ram_block1a28_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a28_PORT_A_data_in_reg">DF1_ram_block1a28_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a28_PORT_A_address_reg">DF1_ram_block1a28_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a28_PORT_A_write_enable_reg">DF1_ram_block1a28_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a28_PORT_A_read_enable_reg">DF1_ram_block1a28_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a28_PORT_A_byte_mask_reg">DF1_ram_block1a28_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a28_clock_0">DF1_ram_block1a28_clock_0</A>, , <A HREF="#DF1_ram_block1a28_clock_enable_0">DF1_ram_block1a28_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a28">DF1_ram_block1a28</A> = <A HREF="#DF1_ram_block1a28_PORT_A_data_out">DF1_ram_block1a28_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a49 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a49
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a49_PORT_A_data_in">DF1_ram_block1a49_PORT_A_data_in</A> = <A HREF="#VC2L47">VC2L47</A>;
<P><A NAME="DF1_ram_block1a49_PORT_A_data_in_reg">DF1_ram_block1a49_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a49_PORT_A_data_in">DF1_ram_block1a49_PORT_A_data_in</A>, DF1_ram_block1a49_clock_0, , , DF1_ram_block1a49_clock_enable_0);
<P><A NAME="DF1_ram_block1a49_PORT_A_address">DF1_ram_block1a49_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a49_PORT_A_address_reg">DF1_ram_block1a49_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a49_PORT_A_address">DF1_ram_block1a49_PORT_A_address</A>, DF1_ram_block1a49_clock_0, , , DF1_ram_block1a49_clock_enable_0);
<P><A NAME="DF1_ram_block1a49_PORT_A_write_enable">DF1_ram_block1a49_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a49_PORT_A_write_enable_reg">DF1_ram_block1a49_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a49_PORT_A_write_enable">DF1_ram_block1a49_PORT_A_write_enable</A>, DF1_ram_block1a49_clock_0, , , DF1_ram_block1a49_clock_enable_0);
<P><A NAME="DF1_ram_block1a49_PORT_A_read_enable">DF1_ram_block1a49_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a49_PORT_A_read_enable_reg">DF1_ram_block1a49_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a49_PORT_A_read_enable">DF1_ram_block1a49_PORT_A_read_enable</A>, DF1_ram_block1a49_clock_0, , , DF1_ram_block1a49_clock_enable_0);
<P><A NAME="DF1_ram_block1a49_PORT_A_byte_mask">DF1_ram_block1a49_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a49_PORT_A_byte_mask_reg">DF1_ram_block1a49_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a49_PORT_A_byte_mask">DF1_ram_block1a49_PORT_A_byte_mask</A>, DF1_ram_block1a49_clock_0, , , DF1_ram_block1a49_clock_enable_0);
<P><A NAME="DF1_ram_block1a49_clock_0">DF1_ram_block1a49_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a49_clock_enable_0">DF1_ram_block1a49_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a49_PORT_A_data_out">DF1_ram_block1a49_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a49_PORT_A_data_in_reg">DF1_ram_block1a49_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a49_PORT_A_address_reg">DF1_ram_block1a49_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a49_PORT_A_write_enable_reg">DF1_ram_block1a49_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a49_PORT_A_read_enable_reg">DF1_ram_block1a49_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a49_PORT_A_byte_mask_reg">DF1_ram_block1a49_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a49_clock_0">DF1_ram_block1a49_clock_0</A>, , <A HREF="#DF1_ram_block1a49_clock_enable_0">DF1_ram_block1a49_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a49">DF1_ram_block1a49</A> = <A HREF="#DF1_ram_block1a49_PORT_A_data_out">DF1_ram_block1a49_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a17 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a17
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a17_PORT_A_data_in">DF1_ram_block1a17_PORT_A_data_in</A> = <A HREF="#VC2L47">VC2L47</A>;
<P><A NAME="DF1_ram_block1a17_PORT_A_data_in_reg">DF1_ram_block1a17_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a17_PORT_A_data_in">DF1_ram_block1a17_PORT_A_data_in</A>, DF1_ram_block1a17_clock_0, , , DF1_ram_block1a17_clock_enable_0);
<P><A NAME="DF1_ram_block1a17_PORT_A_address">DF1_ram_block1a17_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a17_PORT_A_address_reg">DF1_ram_block1a17_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a17_PORT_A_address">DF1_ram_block1a17_PORT_A_address</A>, DF1_ram_block1a17_clock_0, , , DF1_ram_block1a17_clock_enable_0);
<P><A NAME="DF1_ram_block1a17_PORT_A_write_enable">DF1_ram_block1a17_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a17_PORT_A_write_enable_reg">DF1_ram_block1a17_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a17_PORT_A_write_enable">DF1_ram_block1a17_PORT_A_write_enable</A>, DF1_ram_block1a17_clock_0, , , DF1_ram_block1a17_clock_enable_0);
<P><A NAME="DF1_ram_block1a17_PORT_A_read_enable">DF1_ram_block1a17_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a17_PORT_A_read_enable_reg">DF1_ram_block1a17_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a17_PORT_A_read_enable">DF1_ram_block1a17_PORT_A_read_enable</A>, DF1_ram_block1a17_clock_0, , , DF1_ram_block1a17_clock_enable_0);
<P><A NAME="DF1_ram_block1a17_PORT_A_byte_mask">DF1_ram_block1a17_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a17_PORT_A_byte_mask_reg">DF1_ram_block1a17_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a17_PORT_A_byte_mask">DF1_ram_block1a17_PORT_A_byte_mask</A>, DF1_ram_block1a17_clock_0, , , DF1_ram_block1a17_clock_enable_0);
<P><A NAME="DF1_ram_block1a17_clock_0">DF1_ram_block1a17_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a17_clock_enable_0">DF1_ram_block1a17_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a17_PORT_A_data_out">DF1_ram_block1a17_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a17_PORT_A_data_in_reg">DF1_ram_block1a17_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a17_PORT_A_address_reg">DF1_ram_block1a17_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a17_PORT_A_write_enable_reg">DF1_ram_block1a17_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a17_PORT_A_read_enable_reg">DF1_ram_block1a17_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a17_PORT_A_byte_mask_reg">DF1_ram_block1a17_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a17_clock_0">DF1_ram_block1a17_clock_0</A>, , <A HREF="#DF1_ram_block1a17_clock_enable_0">DF1_ram_block1a17_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a17">DF1_ram_block1a17</A> = <A HREF="#DF1_ram_block1a17_PORT_A_data_out">DF1_ram_block1a17_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a51 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a51
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a51_PORT_A_data_in">DF1_ram_block1a51_PORT_A_data_in</A> = <A HREF="#VC2L48">VC2L48</A>;
<P><A NAME="DF1_ram_block1a51_PORT_A_data_in_reg">DF1_ram_block1a51_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a51_PORT_A_data_in">DF1_ram_block1a51_PORT_A_data_in</A>, DF1_ram_block1a51_clock_0, , , DF1_ram_block1a51_clock_enable_0);
<P><A NAME="DF1_ram_block1a51_PORT_A_address">DF1_ram_block1a51_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a51_PORT_A_address_reg">DF1_ram_block1a51_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a51_PORT_A_address">DF1_ram_block1a51_PORT_A_address</A>, DF1_ram_block1a51_clock_0, , , DF1_ram_block1a51_clock_enable_0);
<P><A NAME="DF1_ram_block1a51_PORT_A_write_enable">DF1_ram_block1a51_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a51_PORT_A_write_enable_reg">DF1_ram_block1a51_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a51_PORT_A_write_enable">DF1_ram_block1a51_PORT_A_write_enable</A>, DF1_ram_block1a51_clock_0, , , DF1_ram_block1a51_clock_enable_0);
<P><A NAME="DF1_ram_block1a51_PORT_A_read_enable">DF1_ram_block1a51_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a51_PORT_A_read_enable_reg">DF1_ram_block1a51_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a51_PORT_A_read_enable">DF1_ram_block1a51_PORT_A_read_enable</A>, DF1_ram_block1a51_clock_0, , , DF1_ram_block1a51_clock_enable_0);
<P><A NAME="DF1_ram_block1a51_PORT_A_byte_mask">DF1_ram_block1a51_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a51_PORT_A_byte_mask_reg">DF1_ram_block1a51_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a51_PORT_A_byte_mask">DF1_ram_block1a51_PORT_A_byte_mask</A>, DF1_ram_block1a51_clock_0, , , DF1_ram_block1a51_clock_enable_0);
<P><A NAME="DF1_ram_block1a51_clock_0">DF1_ram_block1a51_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a51_clock_enable_0">DF1_ram_block1a51_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a51_PORT_A_data_out">DF1_ram_block1a51_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a51_PORT_A_data_in_reg">DF1_ram_block1a51_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a51_PORT_A_address_reg">DF1_ram_block1a51_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a51_PORT_A_write_enable_reg">DF1_ram_block1a51_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a51_PORT_A_read_enable_reg">DF1_ram_block1a51_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a51_PORT_A_byte_mask_reg">DF1_ram_block1a51_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a51_clock_0">DF1_ram_block1a51_clock_0</A>, , <A HREF="#DF1_ram_block1a51_clock_enable_0">DF1_ram_block1a51_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a51">DF1_ram_block1a51</A> = <A HREF="#DF1_ram_block1a51_PORT_A_data_out">DF1_ram_block1a51_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a19 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a19
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a19_PORT_A_data_in">DF1_ram_block1a19_PORT_A_data_in</A> = <A HREF="#VC2L48">VC2L48</A>;
<P><A NAME="DF1_ram_block1a19_PORT_A_data_in_reg">DF1_ram_block1a19_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a19_PORT_A_data_in">DF1_ram_block1a19_PORT_A_data_in</A>, DF1_ram_block1a19_clock_0, , , DF1_ram_block1a19_clock_enable_0);
<P><A NAME="DF1_ram_block1a19_PORT_A_address">DF1_ram_block1a19_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a19_PORT_A_address_reg">DF1_ram_block1a19_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a19_PORT_A_address">DF1_ram_block1a19_PORT_A_address</A>, DF1_ram_block1a19_clock_0, , , DF1_ram_block1a19_clock_enable_0);
<P><A NAME="DF1_ram_block1a19_PORT_A_write_enable">DF1_ram_block1a19_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a19_PORT_A_write_enable_reg">DF1_ram_block1a19_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a19_PORT_A_write_enable">DF1_ram_block1a19_PORT_A_write_enable</A>, DF1_ram_block1a19_clock_0, , , DF1_ram_block1a19_clock_enable_0);
<P><A NAME="DF1_ram_block1a19_PORT_A_read_enable">DF1_ram_block1a19_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a19_PORT_A_read_enable_reg">DF1_ram_block1a19_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a19_PORT_A_read_enable">DF1_ram_block1a19_PORT_A_read_enable</A>, DF1_ram_block1a19_clock_0, , , DF1_ram_block1a19_clock_enable_0);
<P><A NAME="DF1_ram_block1a19_PORT_A_byte_mask">DF1_ram_block1a19_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a19_PORT_A_byte_mask_reg">DF1_ram_block1a19_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a19_PORT_A_byte_mask">DF1_ram_block1a19_PORT_A_byte_mask</A>, DF1_ram_block1a19_clock_0, , , DF1_ram_block1a19_clock_enable_0);
<P><A NAME="DF1_ram_block1a19_clock_0">DF1_ram_block1a19_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a19_clock_enable_0">DF1_ram_block1a19_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a19_PORT_A_data_out">DF1_ram_block1a19_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a19_PORT_A_data_in_reg">DF1_ram_block1a19_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a19_PORT_A_address_reg">DF1_ram_block1a19_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a19_PORT_A_write_enable_reg">DF1_ram_block1a19_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a19_PORT_A_read_enable_reg">DF1_ram_block1a19_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a19_PORT_A_byte_mask_reg">DF1_ram_block1a19_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a19_clock_0">DF1_ram_block1a19_clock_0</A>, , <A HREF="#DF1_ram_block1a19_clock_enable_0">DF1_ram_block1a19_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a19">DF1_ram_block1a19</A> = <A HREF="#DF1_ram_block1a19_PORT_A_data_out">DF1_ram_block1a19_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a50 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a50
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a50_PORT_A_data_in">DF1_ram_block1a50_PORT_A_data_in</A> = <A HREF="#VC2L49">VC2L49</A>;
<P><A NAME="DF1_ram_block1a50_PORT_A_data_in_reg">DF1_ram_block1a50_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a50_PORT_A_data_in">DF1_ram_block1a50_PORT_A_data_in</A>, DF1_ram_block1a50_clock_0, , , DF1_ram_block1a50_clock_enable_0);
<P><A NAME="DF1_ram_block1a50_PORT_A_address">DF1_ram_block1a50_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a50_PORT_A_address_reg">DF1_ram_block1a50_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a50_PORT_A_address">DF1_ram_block1a50_PORT_A_address</A>, DF1_ram_block1a50_clock_0, , , DF1_ram_block1a50_clock_enable_0);
<P><A NAME="DF1_ram_block1a50_PORT_A_write_enable">DF1_ram_block1a50_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a50_PORT_A_write_enable_reg">DF1_ram_block1a50_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a50_PORT_A_write_enable">DF1_ram_block1a50_PORT_A_write_enable</A>, DF1_ram_block1a50_clock_0, , , DF1_ram_block1a50_clock_enable_0);
<P><A NAME="DF1_ram_block1a50_PORT_A_read_enable">DF1_ram_block1a50_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a50_PORT_A_read_enable_reg">DF1_ram_block1a50_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a50_PORT_A_read_enable">DF1_ram_block1a50_PORT_A_read_enable</A>, DF1_ram_block1a50_clock_0, , , DF1_ram_block1a50_clock_enable_0);
<P><A NAME="DF1_ram_block1a50_PORT_A_byte_mask">DF1_ram_block1a50_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a50_PORT_A_byte_mask_reg">DF1_ram_block1a50_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a50_PORT_A_byte_mask">DF1_ram_block1a50_PORT_A_byte_mask</A>, DF1_ram_block1a50_clock_0, , , DF1_ram_block1a50_clock_enable_0);
<P><A NAME="DF1_ram_block1a50_clock_0">DF1_ram_block1a50_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a50_clock_enable_0">DF1_ram_block1a50_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a50_PORT_A_data_out">DF1_ram_block1a50_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a50_PORT_A_data_in_reg">DF1_ram_block1a50_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a50_PORT_A_address_reg">DF1_ram_block1a50_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a50_PORT_A_write_enable_reg">DF1_ram_block1a50_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a50_PORT_A_read_enable_reg">DF1_ram_block1a50_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a50_PORT_A_byte_mask_reg">DF1_ram_block1a50_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a50_clock_0">DF1_ram_block1a50_clock_0</A>, , <A HREF="#DF1_ram_block1a50_clock_enable_0">DF1_ram_block1a50_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a50">DF1_ram_block1a50</A> = <A HREF="#DF1_ram_block1a50_PORT_A_data_out">DF1_ram_block1a50_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a18 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a18
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a18_PORT_A_data_in">DF1_ram_block1a18_PORT_A_data_in</A> = <A HREF="#VC2L49">VC2L49</A>;
<P><A NAME="DF1_ram_block1a18_PORT_A_data_in_reg">DF1_ram_block1a18_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a18_PORT_A_data_in">DF1_ram_block1a18_PORT_A_data_in</A>, DF1_ram_block1a18_clock_0, , , DF1_ram_block1a18_clock_enable_0);
<P><A NAME="DF1_ram_block1a18_PORT_A_address">DF1_ram_block1a18_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a18_PORT_A_address_reg">DF1_ram_block1a18_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a18_PORT_A_address">DF1_ram_block1a18_PORT_A_address</A>, DF1_ram_block1a18_clock_0, , , DF1_ram_block1a18_clock_enable_0);
<P><A NAME="DF1_ram_block1a18_PORT_A_write_enable">DF1_ram_block1a18_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a18_PORT_A_write_enable_reg">DF1_ram_block1a18_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a18_PORT_A_write_enable">DF1_ram_block1a18_PORT_A_write_enable</A>, DF1_ram_block1a18_clock_0, , , DF1_ram_block1a18_clock_enable_0);
<P><A NAME="DF1_ram_block1a18_PORT_A_read_enable">DF1_ram_block1a18_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a18_PORT_A_read_enable_reg">DF1_ram_block1a18_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a18_PORT_A_read_enable">DF1_ram_block1a18_PORT_A_read_enable</A>, DF1_ram_block1a18_clock_0, , , DF1_ram_block1a18_clock_enable_0);
<P><A NAME="DF1_ram_block1a18_PORT_A_byte_mask">DF1_ram_block1a18_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a18_PORT_A_byte_mask_reg">DF1_ram_block1a18_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a18_PORT_A_byte_mask">DF1_ram_block1a18_PORT_A_byte_mask</A>, DF1_ram_block1a18_clock_0, , , DF1_ram_block1a18_clock_enable_0);
<P><A NAME="DF1_ram_block1a18_clock_0">DF1_ram_block1a18_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a18_clock_enable_0">DF1_ram_block1a18_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a18_PORT_A_data_out">DF1_ram_block1a18_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a18_PORT_A_data_in_reg">DF1_ram_block1a18_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a18_PORT_A_address_reg">DF1_ram_block1a18_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a18_PORT_A_write_enable_reg">DF1_ram_block1a18_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a18_PORT_A_read_enable_reg">DF1_ram_block1a18_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a18_PORT_A_byte_mask_reg">DF1_ram_block1a18_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a18_clock_0">DF1_ram_block1a18_clock_0</A>, , <A HREF="#DF1_ram_block1a18_clock_enable_0">DF1_ram_block1a18_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a18">DF1_ram_block1a18</A> = <A HREF="#DF1_ram_block1a18_PORT_A_data_out">DF1_ram_block1a18_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a52 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a52
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a52_PORT_A_data_in">DF1_ram_block1a52_PORT_A_data_in</A> = <A HREF="#VC2L50">VC2L50</A>;
<P><A NAME="DF1_ram_block1a52_PORT_A_data_in_reg">DF1_ram_block1a52_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a52_PORT_A_data_in">DF1_ram_block1a52_PORT_A_data_in</A>, DF1_ram_block1a52_clock_0, , , DF1_ram_block1a52_clock_enable_0);
<P><A NAME="DF1_ram_block1a52_PORT_A_address">DF1_ram_block1a52_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a52_PORT_A_address_reg">DF1_ram_block1a52_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a52_PORT_A_address">DF1_ram_block1a52_PORT_A_address</A>, DF1_ram_block1a52_clock_0, , , DF1_ram_block1a52_clock_enable_0);
<P><A NAME="DF1_ram_block1a52_PORT_A_write_enable">DF1_ram_block1a52_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a52_PORT_A_write_enable_reg">DF1_ram_block1a52_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a52_PORT_A_write_enable">DF1_ram_block1a52_PORT_A_write_enable</A>, DF1_ram_block1a52_clock_0, , , DF1_ram_block1a52_clock_enable_0);
<P><A NAME="DF1_ram_block1a52_PORT_A_read_enable">DF1_ram_block1a52_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a52_PORT_A_read_enable_reg">DF1_ram_block1a52_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a52_PORT_A_read_enable">DF1_ram_block1a52_PORT_A_read_enable</A>, DF1_ram_block1a52_clock_0, , , DF1_ram_block1a52_clock_enable_0);
<P><A NAME="DF1_ram_block1a52_PORT_A_byte_mask">DF1_ram_block1a52_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a52_PORT_A_byte_mask_reg">DF1_ram_block1a52_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a52_PORT_A_byte_mask">DF1_ram_block1a52_PORT_A_byte_mask</A>, DF1_ram_block1a52_clock_0, , , DF1_ram_block1a52_clock_enable_0);
<P><A NAME="DF1_ram_block1a52_clock_0">DF1_ram_block1a52_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a52_clock_enable_0">DF1_ram_block1a52_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a52_PORT_A_data_out">DF1_ram_block1a52_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a52_PORT_A_data_in_reg">DF1_ram_block1a52_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a52_PORT_A_address_reg">DF1_ram_block1a52_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a52_PORT_A_write_enable_reg">DF1_ram_block1a52_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a52_PORT_A_read_enable_reg">DF1_ram_block1a52_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a52_PORT_A_byte_mask_reg">DF1_ram_block1a52_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a52_clock_0">DF1_ram_block1a52_clock_0</A>, , <A HREF="#DF1_ram_block1a52_clock_enable_0">DF1_ram_block1a52_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a52">DF1_ram_block1a52</A> = <A HREF="#DF1_ram_block1a52_PORT_A_data_out">DF1_ram_block1a52_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a20 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a20
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a20_PORT_A_data_in">DF1_ram_block1a20_PORT_A_data_in</A> = <A HREF="#VC2L50">VC2L50</A>;
<P><A NAME="DF1_ram_block1a20_PORT_A_data_in_reg">DF1_ram_block1a20_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a20_PORT_A_data_in">DF1_ram_block1a20_PORT_A_data_in</A>, DF1_ram_block1a20_clock_0, , , DF1_ram_block1a20_clock_enable_0);
<P><A NAME="DF1_ram_block1a20_PORT_A_address">DF1_ram_block1a20_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a20_PORT_A_address_reg">DF1_ram_block1a20_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a20_PORT_A_address">DF1_ram_block1a20_PORT_A_address</A>, DF1_ram_block1a20_clock_0, , , DF1_ram_block1a20_clock_enable_0);
<P><A NAME="DF1_ram_block1a20_PORT_A_write_enable">DF1_ram_block1a20_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a20_PORT_A_write_enable_reg">DF1_ram_block1a20_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a20_PORT_A_write_enable">DF1_ram_block1a20_PORT_A_write_enable</A>, DF1_ram_block1a20_clock_0, , , DF1_ram_block1a20_clock_enable_0);
<P><A NAME="DF1_ram_block1a20_PORT_A_read_enable">DF1_ram_block1a20_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a20_PORT_A_read_enable_reg">DF1_ram_block1a20_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a20_PORT_A_read_enable">DF1_ram_block1a20_PORT_A_read_enable</A>, DF1_ram_block1a20_clock_0, , , DF1_ram_block1a20_clock_enable_0);
<P><A NAME="DF1_ram_block1a20_PORT_A_byte_mask">DF1_ram_block1a20_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[34]">VC2_src_data[34]</A>;
<P><A NAME="DF1_ram_block1a20_PORT_A_byte_mask_reg">DF1_ram_block1a20_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a20_PORT_A_byte_mask">DF1_ram_block1a20_PORT_A_byte_mask</A>, DF1_ram_block1a20_clock_0, , , DF1_ram_block1a20_clock_enable_0);
<P><A NAME="DF1_ram_block1a20_clock_0">DF1_ram_block1a20_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a20_clock_enable_0">DF1_ram_block1a20_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a20_PORT_A_data_out">DF1_ram_block1a20_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a20_PORT_A_data_in_reg">DF1_ram_block1a20_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a20_PORT_A_address_reg">DF1_ram_block1a20_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a20_PORT_A_write_enable_reg">DF1_ram_block1a20_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a20_PORT_A_read_enable_reg">DF1_ram_block1a20_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a20_PORT_A_byte_mask_reg">DF1_ram_block1a20_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a20_clock_0">DF1_ram_block1a20_clock_0</A>, , <A HREF="#DF1_ram_block1a20_clock_enable_0">DF1_ram_block1a20_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a20">DF1_ram_block1a20</A> = <A HREF="#DF1_ram_block1a20_PORT_A_data_out">DF1_ram_block1a20_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a39 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a39
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a39_PORT_A_data_in">DF1_ram_block1a39_PORT_A_data_in</A> = <A HREF="#VC2L51">VC2L51</A>;
<P><A NAME="DF1_ram_block1a39_PORT_A_data_in_reg">DF1_ram_block1a39_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a39_PORT_A_data_in">DF1_ram_block1a39_PORT_A_data_in</A>, DF1_ram_block1a39_clock_0, , , DF1_ram_block1a39_clock_enable_0);
<P><A NAME="DF1_ram_block1a39_PORT_A_address">DF1_ram_block1a39_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a39_PORT_A_address_reg">DF1_ram_block1a39_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a39_PORT_A_address">DF1_ram_block1a39_PORT_A_address</A>, DF1_ram_block1a39_clock_0, , , DF1_ram_block1a39_clock_enable_0);
<P><A NAME="DF1_ram_block1a39_PORT_A_write_enable">DF1_ram_block1a39_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a39_PORT_A_write_enable_reg">DF1_ram_block1a39_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a39_PORT_A_write_enable">DF1_ram_block1a39_PORT_A_write_enable</A>, DF1_ram_block1a39_clock_0, , , DF1_ram_block1a39_clock_enable_0);
<P><A NAME="DF1_ram_block1a39_PORT_A_read_enable">DF1_ram_block1a39_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a39_PORT_A_read_enable_reg">DF1_ram_block1a39_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a39_PORT_A_read_enable">DF1_ram_block1a39_PORT_A_read_enable</A>, DF1_ram_block1a39_clock_0, , , DF1_ram_block1a39_clock_enable_0);
<P><A NAME="DF1_ram_block1a39_PORT_A_byte_mask">DF1_ram_block1a39_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a39_PORT_A_byte_mask_reg">DF1_ram_block1a39_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a39_PORT_A_byte_mask">DF1_ram_block1a39_PORT_A_byte_mask</A>, DF1_ram_block1a39_clock_0, , , DF1_ram_block1a39_clock_enable_0);
<P><A NAME="DF1_ram_block1a39_clock_0">DF1_ram_block1a39_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a39_clock_enable_0">DF1_ram_block1a39_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a39_PORT_A_data_out">DF1_ram_block1a39_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a39_PORT_A_data_in_reg">DF1_ram_block1a39_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a39_PORT_A_address_reg">DF1_ram_block1a39_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a39_PORT_A_write_enable_reg">DF1_ram_block1a39_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a39_PORT_A_read_enable_reg">DF1_ram_block1a39_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a39_PORT_A_byte_mask_reg">DF1_ram_block1a39_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a39_clock_0">DF1_ram_block1a39_clock_0</A>, , <A HREF="#DF1_ram_block1a39_clock_enable_0">DF1_ram_block1a39_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a39">DF1_ram_block1a39</A> = <A HREF="#DF1_ram_block1a39_PORT_A_data_out">DF1_ram_block1a39_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a7 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a7
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a7_PORT_A_data_in">DF1_ram_block1a7_PORT_A_data_in</A> = <A HREF="#VC2L51">VC2L51</A>;
<P><A NAME="DF1_ram_block1a7_PORT_A_data_in_reg">DF1_ram_block1a7_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a7_PORT_A_data_in">DF1_ram_block1a7_PORT_A_data_in</A>, DF1_ram_block1a7_clock_0, , , DF1_ram_block1a7_clock_enable_0);
<P><A NAME="DF1_ram_block1a7_PORT_A_address">DF1_ram_block1a7_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a7_PORT_A_address_reg">DF1_ram_block1a7_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a7_PORT_A_address">DF1_ram_block1a7_PORT_A_address</A>, DF1_ram_block1a7_clock_0, , , DF1_ram_block1a7_clock_enable_0);
<P><A NAME="DF1_ram_block1a7_PORT_A_write_enable">DF1_ram_block1a7_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a7_PORT_A_write_enable_reg">DF1_ram_block1a7_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a7_PORT_A_write_enable">DF1_ram_block1a7_PORT_A_write_enable</A>, DF1_ram_block1a7_clock_0, , , DF1_ram_block1a7_clock_enable_0);
<P><A NAME="DF1_ram_block1a7_PORT_A_read_enable">DF1_ram_block1a7_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a7_PORT_A_read_enable_reg">DF1_ram_block1a7_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a7_PORT_A_read_enable">DF1_ram_block1a7_PORT_A_read_enable</A>, DF1_ram_block1a7_clock_0, , , DF1_ram_block1a7_clock_enable_0);
<P><A NAME="DF1_ram_block1a7_PORT_A_byte_mask">DF1_ram_block1a7_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a7_PORT_A_byte_mask_reg">DF1_ram_block1a7_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a7_PORT_A_byte_mask">DF1_ram_block1a7_PORT_A_byte_mask</A>, DF1_ram_block1a7_clock_0, , , DF1_ram_block1a7_clock_enable_0);
<P><A NAME="DF1_ram_block1a7_clock_0">DF1_ram_block1a7_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a7_clock_enable_0">DF1_ram_block1a7_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a7_PORT_A_data_out">DF1_ram_block1a7_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a7_PORT_A_data_in_reg">DF1_ram_block1a7_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a7_PORT_A_address_reg">DF1_ram_block1a7_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a7_PORT_A_write_enable_reg">DF1_ram_block1a7_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a7_PORT_A_read_enable_reg">DF1_ram_block1a7_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a7_PORT_A_byte_mask_reg">DF1_ram_block1a7_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a7_clock_0">DF1_ram_block1a7_clock_0</A>, , <A HREF="#DF1_ram_block1a7_clock_enable_0">DF1_ram_block1a7_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a7">DF1_ram_block1a7</A> = <A HREF="#DF1_ram_block1a7_PORT_A_data_out">DF1_ram_block1a7_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a38 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a38
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a38_PORT_A_data_in">DF1_ram_block1a38_PORT_A_data_in</A> = <A HREF="#VC2L52">VC2L52</A>;
<P><A NAME="DF1_ram_block1a38_PORT_A_data_in_reg">DF1_ram_block1a38_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a38_PORT_A_data_in">DF1_ram_block1a38_PORT_A_data_in</A>, DF1_ram_block1a38_clock_0, , , DF1_ram_block1a38_clock_enable_0);
<P><A NAME="DF1_ram_block1a38_PORT_A_address">DF1_ram_block1a38_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a38_PORT_A_address_reg">DF1_ram_block1a38_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a38_PORT_A_address">DF1_ram_block1a38_PORT_A_address</A>, DF1_ram_block1a38_clock_0, , , DF1_ram_block1a38_clock_enable_0);
<P><A NAME="DF1_ram_block1a38_PORT_A_write_enable">DF1_ram_block1a38_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a38_PORT_A_write_enable_reg">DF1_ram_block1a38_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a38_PORT_A_write_enable">DF1_ram_block1a38_PORT_A_write_enable</A>, DF1_ram_block1a38_clock_0, , , DF1_ram_block1a38_clock_enable_0);
<P><A NAME="DF1_ram_block1a38_PORT_A_read_enable">DF1_ram_block1a38_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a38_PORT_A_read_enable_reg">DF1_ram_block1a38_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a38_PORT_A_read_enable">DF1_ram_block1a38_PORT_A_read_enable</A>, DF1_ram_block1a38_clock_0, , , DF1_ram_block1a38_clock_enable_0);
<P><A NAME="DF1_ram_block1a38_PORT_A_byte_mask">DF1_ram_block1a38_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a38_PORT_A_byte_mask_reg">DF1_ram_block1a38_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a38_PORT_A_byte_mask">DF1_ram_block1a38_PORT_A_byte_mask</A>, DF1_ram_block1a38_clock_0, , , DF1_ram_block1a38_clock_enable_0);
<P><A NAME="DF1_ram_block1a38_clock_0">DF1_ram_block1a38_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a38_clock_enable_0">DF1_ram_block1a38_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a38_PORT_A_data_out">DF1_ram_block1a38_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a38_PORT_A_data_in_reg">DF1_ram_block1a38_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a38_PORT_A_address_reg">DF1_ram_block1a38_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a38_PORT_A_write_enable_reg">DF1_ram_block1a38_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a38_PORT_A_read_enable_reg">DF1_ram_block1a38_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a38_PORT_A_byte_mask_reg">DF1_ram_block1a38_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a38_clock_0">DF1_ram_block1a38_clock_0</A>, , <A HREF="#DF1_ram_block1a38_clock_enable_0">DF1_ram_block1a38_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a38">DF1_ram_block1a38</A> = <A HREF="#DF1_ram_block1a38_PORT_A_data_out">DF1_ram_block1a38_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a6 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a6
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a6_PORT_A_data_in">DF1_ram_block1a6_PORT_A_data_in</A> = <A HREF="#VC2L52">VC2L52</A>;
<P><A NAME="DF1_ram_block1a6_PORT_A_data_in_reg">DF1_ram_block1a6_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a6_PORT_A_data_in">DF1_ram_block1a6_PORT_A_data_in</A>, DF1_ram_block1a6_clock_0, , , DF1_ram_block1a6_clock_enable_0);
<P><A NAME="DF1_ram_block1a6_PORT_A_address">DF1_ram_block1a6_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a6_PORT_A_address_reg">DF1_ram_block1a6_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a6_PORT_A_address">DF1_ram_block1a6_PORT_A_address</A>, DF1_ram_block1a6_clock_0, , , DF1_ram_block1a6_clock_enable_0);
<P><A NAME="DF1_ram_block1a6_PORT_A_write_enable">DF1_ram_block1a6_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a6_PORT_A_write_enable_reg">DF1_ram_block1a6_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a6_PORT_A_write_enable">DF1_ram_block1a6_PORT_A_write_enable</A>, DF1_ram_block1a6_clock_0, , , DF1_ram_block1a6_clock_enable_0);
<P><A NAME="DF1_ram_block1a6_PORT_A_read_enable">DF1_ram_block1a6_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a6_PORT_A_read_enable_reg">DF1_ram_block1a6_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a6_PORT_A_read_enable">DF1_ram_block1a6_PORT_A_read_enable</A>, DF1_ram_block1a6_clock_0, , , DF1_ram_block1a6_clock_enable_0);
<P><A NAME="DF1_ram_block1a6_PORT_A_byte_mask">DF1_ram_block1a6_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[32]">VC2_src_data[32]</A>;
<P><A NAME="DF1_ram_block1a6_PORT_A_byte_mask_reg">DF1_ram_block1a6_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a6_PORT_A_byte_mask">DF1_ram_block1a6_PORT_A_byte_mask</A>, DF1_ram_block1a6_clock_0, , , DF1_ram_block1a6_clock_enable_0);
<P><A NAME="DF1_ram_block1a6_clock_0">DF1_ram_block1a6_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a6_clock_enable_0">DF1_ram_block1a6_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a6_PORT_A_data_out">DF1_ram_block1a6_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a6_PORT_A_data_in_reg">DF1_ram_block1a6_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a6_PORT_A_address_reg">DF1_ram_block1a6_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a6_PORT_A_write_enable_reg">DF1_ram_block1a6_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a6_PORT_A_read_enable_reg">DF1_ram_block1a6_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a6_PORT_A_byte_mask_reg">DF1_ram_block1a6_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a6_clock_0">DF1_ram_block1a6_clock_0</A>, , <A HREF="#DF1_ram_block1a6_clock_enable_0">DF1_ram_block1a6_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a6">DF1_ram_block1a6</A> = <A HREF="#DF1_ram_block1a6_PORT_A_data_out">DF1_ram_block1a6_PORT_A_data_out</A>[0];


<P> --YD1_F_pc[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[5]">YD1_F_pc[5]</A> = DFFEAS(<A HREF="#YD1L702">YD1L702</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_av_ld_byte0_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte0_data[7]">YD1_av_ld_byte0_data[7]</A> = DFFEAS(<A HREF="#GD1L48">GD1L48</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L938">YD1L938</A>, <A HREF="#YD1_av_ld_byte1_data[7]">YD1_av_ld_byte1_data[7]</A>,  ,  , <A HREF="#YD1L1051">YD1L1051</A>);


<P> --YD1_F_pc[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[6]">YD1_F_pc[6]</A> = DFFEAS(<A HREF="#YD1L703">YD1L703</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[7]">YD1_F_pc[7]</A> = DFFEAS(<A HREF="#YD1L704">YD1L704</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[8]">YD1_F_pc[8]</A> = DFFEAS(<A HREF="#YD1L705">YD1L705</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_d_writedata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[16]">YD1_d_writedata[16]</A> = DFFEAS(<A HREF="#DE2_q_b[0]">DE2_q_b[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[16]">DE2_q_b[16]</A>,  ,  , <A HREF="#YD1L575">YD1L575</A>);


<P> --YD1_d_writedata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[17]">YD1_d_writedata[17]</A> = DFFEAS(<A HREF="#DE2_q_b[1]">DE2_q_b[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[17]">DE2_q_b[17]</A>,  ,  , <A HREF="#YD1L575">YD1L575</A>);


<P> --YD1L214 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
<P><A NAME="YD1L214_adder_eqn">YD1L214_adder_eqn</A> = ( <A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> ) + ( GND ) + ( <A HREF="#YD1L219">YD1L219</A> );
<P><A NAME="YD1L214">YD1L214</A> = SUM(<A HREF="#YD1L214_adder_eqn">YD1L214_adder_eqn</A>);


<P> --YD1_E_src2[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[29]">YD1_E_src2[29]</A> = DFFEAS(<A HREF="#YD1L811">YD1L811</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L814">YD1L814</A>,  );


<P> --YD1_E_src2[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[28]">YD1_E_src2[28]</A> = DFFEAS(<A HREF="#YD1L810">YD1L810</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L814">YD1L814</A>,  );


<P> --YD1_E_src2[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[27]">YD1_E_src2[27]</A> = DFFEAS(<A HREF="#YD1L809">YD1L809</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L814">YD1L814</A>,  );


<P> --YD1_E_src2[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[30]">YD1_E_src2[30]</A> = DFFEAS(<A HREF="#YD1L812">YD1L812</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L814">YD1L814</A>,  );


<P> --RE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
<P><A NAME="RE1L2_adder_eqn">RE1L2_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[10]">RE1_MonAReg[10]</A> ) + ( VCC ) + ( <A HREF="#RE1L20">RE1L20</A> );
<P><A NAME="RE1L2">RE1L2</A> = SUM(<A HREF="#RE1L2_adder_eqn">RE1L2_adder_eqn</A>);


<P> --NC8_mem[2][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]
<P> --register power-up is low

<P><A NAME="NC8_mem[2][87]">NC8_mem[2][87]</A> = DFFEAS(<A HREF="#MC8L14">MC8L14</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L3">NC8L3</A>, <A HREF="#NC8_mem[3][87]">NC8_mem[3][87]</A>,  ,  , <A HREF="#NC8_mem_used[3]">NC8_mem_used[3]</A>);


<P> --NC8_mem[2][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]
<P> --register power-up is low

<P><A NAME="NC8_mem[2][19]">NC8_mem[2][19]</A> = DFFEAS(<A HREF="#XC2L70">XC2L70</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L3">NC8L3</A>, <A HREF="#NC8_mem[3][19]">NC8_mem[3][19]</A>,  ,  , <A HREF="#NC8_mem_used[3]">NC8_mem_used[3]</A>);


<P> --JD8L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5
<P><A NAME="JD8L6_adder_eqn">JD8L6_adder_eqn</A> = ( (<A HREF="#JD8_burst_uncompress_address_offset[0]">JD8_burst_uncompress_address_offset[0]</A> & ((!<A HREF="#MC8L3">MC8L3</A>) # (!<A HREF="#NC8_mem_used[0]">NC8_mem_used[0]</A>))) ) + ( !<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> ) + ( !VCC );
<P><A NAME="JD8L6">JD8L6</A> = SUM(<A HREF="#JD8L6_adder_eqn">JD8L6_adder_eqn</A>);

<P> --JD8L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6
<P><A NAME="JD8L7_adder_eqn">JD8L7_adder_eqn</A> = ( (<A HREF="#JD8_burst_uncompress_address_offset[0]">JD8_burst_uncompress_address_offset[0]</A> & ((!<A HREF="#MC8L3">MC8L3</A>) # (!<A HREF="#NC8_mem_used[0]">NC8_mem_used[0]</A>))) ) + ( !<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> ) + ( !VCC );
<P><A NAME="JD8L7">JD8L7</A> = CARRY(<A HREF="#JD8L7_adder_eqn">JD8L7_adder_eqn</A>);


<P> --NC8_mem[2][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]
<P> --register power-up is low

<P><A NAME="NC8_mem[2][88]">NC8_mem[2][88]</A> = DFFEAS(<A HREF="#XC2L95">XC2L95</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L3">NC8L3</A>, <A HREF="#NC8_mem[3][88]">NC8_mem[3][88]</A>,  ,  , <A HREF="#NC8_mem_used[3]">NC8_mem_used[3]</A>);


<P> --XC1_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[0]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[0]">XC1_data_reg[0]</A> = DFFEAS(<A HREF="#XC1L20">XC1L20</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --PC3_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[0]">PC3_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#U1_ien_AF">U1_ien_AF</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#JC2_q_b[0]">JC2_q_b[0]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --R1_readdata[0] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[0]
<P> --register power-up is low

<P><A NAME="R1_readdata[0]">R1_readdata[0]</A> = DFFEAS(<A HREF="#R1L54">R1L54</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --S1_readdata[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[0]
<P> --register power-up is low

<P><A NAME="S1_readdata[0]">S1_readdata[0]</A> = DFFEAS(<A HREF="#S1L79">S1L79</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --YD1_W_alu_result[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[1]">YD1_W_alu_result[1]</A> = DFFEAS(<A HREF="#YD1L353">YD1L353</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_estatus_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
<P> --register power-up is low

<P><A NAME="YD1_W_estatus_reg">YD1_W_estatus_reg</A> = DFFEAS(<A HREF="#YD1L872">YD1L872</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_E_valid_from_R">YD1_E_valid_from_R</A>, <A HREF="#YD1_W_status_reg_pie">YD1_W_status_reg_pie</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>);


<P> --YD1_E_shift_rot_result[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[0]">YD1_E_shift_rot_result[0]</A> = DFFEAS(<A HREF="#YD1L476">YD1L476</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[0]">YD1_E_src1[0]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --DE1_q_b[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[0]_PORT_A_data_in">DE1_q_b[0]_PORT_A_data_in</A> = <A HREF="#YD1L883">YD1L883</A>;
<P><A NAME="DE1_q_b[0]_PORT_A_data_in_reg">DE1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[0]_PORT_A_data_in">DE1_q_b[0]_PORT_A_data_in</A>, DE1_q_b[0]_clock_0, , , );
<P><A NAME="DE1_q_b[0]_PORT_A_address">DE1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[0]_PORT_A_address_reg">DE1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[0]_PORT_A_address">DE1_q_b[0]_PORT_A_address</A>, DE1_q_b[0]_clock_0, , , );
<P><A NAME="DE1_q_b[0]_PORT_B_address">DE1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[0]_PORT_B_address_reg">DE1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[0]_PORT_B_address">DE1_q_b[0]_PORT_B_address</A>, DE1_q_b[0]_clock_1, , , );
<P><A NAME="DE1_q_b[0]_PORT_A_write_enable">DE1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[0]_PORT_A_write_enable_reg">DE1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[0]_PORT_A_write_enable">DE1_q_b[0]_PORT_A_write_enable</A>, DE1_q_b[0]_clock_0, , , );
<P><A NAME="DE1_q_b[0]_PORT_B_read_enable">DE1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[0]_PORT_B_read_enable_reg">DE1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[0]_PORT_B_read_enable">DE1_q_b[0]_PORT_B_read_enable</A>, DE1_q_b[0]_clock_1, , , );
<P><A NAME="DE1_q_b[0]_clock_0">DE1_q_b[0]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[0]_clock_1">DE1_q_b[0]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[0]_clock_enable_0">DE1_q_b[0]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[0]_PORT_B_data_out">DE1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[0]_PORT_A_data_in_reg">DE1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[0]_PORT_A_address_reg">DE1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[0]_PORT_B_address_reg">DE1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[0]_PORT_A_write_enable_reg">DE1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[0]_PORT_B_read_enable_reg">DE1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[0]_clock_0">DE1_q_b[0]_clock_0</A>, <A HREF="#DE1_q_b[0]_clock_1">DE1_q_b[0]_clock_1</A>, <A HREF="#DE1_q_b[0]_clock_enable_0">DE1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[0]">DE1_q_b[0]</A> = <A HREF="#DE1_q_b[0]_PORT_B_data_out">DE1_q_b[0]_PORT_B_data_out</A>[0];


<P> --BE1_readdata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
<P> --register power-up is low

<P><A NAME="BE1_readdata[4]">BE1_readdata[4]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[4]">CF1_q_a[4]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --YD1_F_pc[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[0]">YD1_F_pc[0]</A> = DFFEAS(<A HREF="#YD1L698">YD1L698</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --YD1_F_pc[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[1]">YD1_F_pc[1]</A> = DFFEAS(<A HREF="#YD1L699">YD1L699</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  , <A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A>,  );


<P> --BE1_readdata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
<P> --register power-up is low

<P><A NAME="BE1_readdata[2]">BE1_readdata[2]</A> = DFFEAS(<A HREF="#BE1L53">BE1L53</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[2]">CF1_q_a[2]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --BE1_readdata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
<P> --register power-up is low

<P><A NAME="BE1_readdata[3]">BE1_readdata[3]</A> = DFFEAS(<A HREF="#BE1L54">BE1L54</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[3]">CF1_q_a[3]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --DE2_q_b[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[1]_PORT_A_data_in">DE2_q_b[1]_PORT_A_data_in</A> = <A HREF="#YD1L887">YD1L887</A>;
<P><A NAME="DE2_q_b[1]_PORT_A_data_in_reg">DE2_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[1]_PORT_A_data_in">DE2_q_b[1]_PORT_A_data_in</A>, DE2_q_b[1]_clock_0, , , );
<P><A NAME="DE2_q_b[1]_PORT_A_address">DE2_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[1]_PORT_A_address_reg">DE2_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[1]_PORT_A_address">DE2_q_b[1]_PORT_A_address</A>, DE2_q_b[1]_clock_0, , , );
<P><A NAME="DE2_q_b[1]_PORT_B_address">DE2_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[1]_PORT_B_address_reg">DE2_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[1]_PORT_B_address">DE2_q_b[1]_PORT_B_address</A>, DE2_q_b[1]_clock_1, , , );
<P><A NAME="DE2_q_b[1]_PORT_A_write_enable">DE2_q_b[1]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[1]_PORT_A_write_enable_reg">DE2_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[1]_PORT_A_write_enable">DE2_q_b[1]_PORT_A_write_enable</A>, DE2_q_b[1]_clock_0, , , );
<P><A NAME="DE2_q_b[1]_PORT_B_read_enable">DE2_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[1]_PORT_B_read_enable_reg">DE2_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[1]_PORT_B_read_enable">DE2_q_b[1]_PORT_B_read_enable</A>, DE2_q_b[1]_clock_1, , , );
<P><A NAME="DE2_q_b[1]_clock_0">DE2_q_b[1]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[1]_clock_1">DE2_q_b[1]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[1]_clock_enable_0">DE2_q_b[1]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[1]_PORT_B_data_out">DE2_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[1]_PORT_A_data_in_reg">DE2_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[1]_PORT_A_address_reg">DE2_q_b[1]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[1]_PORT_B_address_reg">DE2_q_b[1]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[1]_PORT_A_write_enable_reg">DE2_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[1]_PORT_B_read_enable_reg">DE2_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[1]_clock_0">DE2_q_b[1]_clock_0</A>, <A HREF="#DE2_q_b[1]_clock_1">DE2_q_b[1]_clock_1</A>, <A HREF="#DE2_q_b[1]_clock_enable_0">DE2_q_b[1]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[1]">DE2_q_b[1]</A> = <A HREF="#DE2_q_b[1]_PORT_B_data_out">DE2_q_b[1]_PORT_B_data_out</A>[0];


<P> --DE1_q_b[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[1]_PORT_A_data_in">DE1_q_b[1]_PORT_A_data_in</A> = <A HREF="#YD1L887">YD1L887</A>;
<P><A NAME="DE1_q_b[1]_PORT_A_data_in_reg">DE1_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[1]_PORT_A_data_in">DE1_q_b[1]_PORT_A_data_in</A>, DE1_q_b[1]_clock_0, , , );
<P><A NAME="DE1_q_b[1]_PORT_A_address">DE1_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[1]_PORT_A_address_reg">DE1_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[1]_PORT_A_address">DE1_q_b[1]_PORT_A_address</A>, DE1_q_b[1]_clock_0, , , );
<P><A NAME="DE1_q_b[1]_PORT_B_address">DE1_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[1]_PORT_B_address_reg">DE1_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[1]_PORT_B_address">DE1_q_b[1]_PORT_B_address</A>, DE1_q_b[1]_clock_1, , , );
<P><A NAME="DE1_q_b[1]_PORT_A_write_enable">DE1_q_b[1]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[1]_PORT_A_write_enable_reg">DE1_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[1]_PORT_A_write_enable">DE1_q_b[1]_PORT_A_write_enable</A>, DE1_q_b[1]_clock_0, , , );
<P><A NAME="DE1_q_b[1]_PORT_B_read_enable">DE1_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[1]_PORT_B_read_enable_reg">DE1_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[1]_PORT_B_read_enable">DE1_q_b[1]_PORT_B_read_enable</A>, DE1_q_b[1]_clock_1, , , );
<P><A NAME="DE1_q_b[1]_clock_0">DE1_q_b[1]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[1]_clock_1">DE1_q_b[1]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[1]_clock_enable_0">DE1_q_b[1]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[1]_PORT_B_data_out">DE1_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[1]_PORT_A_data_in_reg">DE1_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[1]_PORT_A_address_reg">DE1_q_b[1]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[1]_PORT_B_address_reg">DE1_q_b[1]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[1]_PORT_A_write_enable_reg">DE1_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[1]_PORT_B_read_enable_reg">DE1_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[1]_clock_0">DE1_q_b[1]_clock_0</A>, <A HREF="#DE1_q_b[1]_clock_1">DE1_q_b[1]_clock_1</A>, <A HREF="#DE1_q_b[1]_clock_enable_0">DE1_q_b[1]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[1]">DE1_q_b[1]</A> = <A HREF="#DE1_q_b[1]_PORT_B_data_out">DE1_q_b[1]_PORT_B_data_out</A>[0];


<P> --YD1_av_ld_byte0_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte0_data[2]">YD1_av_ld_byte0_data[2]</A> = DFFEAS(<A HREF="#GD1L53">GD1L53</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L938">YD1L938</A>, <A HREF="#YD1_av_ld_byte1_data[2]">YD1_av_ld_byte1_data[2]</A>,  ,  , <A HREF="#YD1L1051">YD1L1051</A>);


<P> --JC1_q_b[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC1_q_b[7]_PORT_A_data_in">JC1_q_b[7]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[7]">YD1_d_writedata[7]</A>;
<P><A NAME="JC1_q_b[7]_PORT_A_data_in_reg">JC1_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC1_q_b[7]_PORT_A_data_in">JC1_q_b[7]_PORT_A_data_in</A>, JC1_q_b[7]_clock_0, , , );
<P><A NAME="JC1_q_b[7]_PORT_A_address">JC1_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#KC2_counter_reg_bit[0]">KC2_counter_reg_bit[0]</A>, <A HREF="#KC2_counter_reg_bit[1]">KC2_counter_reg_bit[1]</A>, <A HREF="#KC2_counter_reg_bit[2]">KC2_counter_reg_bit[2]</A>, <A HREF="#KC2_counter_reg_bit[3]">KC2_counter_reg_bit[3]</A>, <A HREF="#KC2_counter_reg_bit[4]">KC2_counter_reg_bit[4]</A>, <A HREF="#KC2_counter_reg_bit[5]">KC2_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[7]_PORT_A_address_reg">JC1_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC1_q_b[7]_PORT_A_address">JC1_q_b[7]_PORT_A_address</A>, JC1_q_b[7]_clock_0, , , );
<P><A NAME="JC1_q_b[7]_PORT_B_address">JC1_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#KC1_counter_reg_bit[0]">KC1_counter_reg_bit[0]</A>, <A HREF="#KC1_counter_reg_bit[1]">KC1_counter_reg_bit[1]</A>, <A HREF="#KC1_counter_reg_bit[2]">KC1_counter_reg_bit[2]</A>, <A HREF="#KC1_counter_reg_bit[3]">KC1_counter_reg_bit[3]</A>, <A HREF="#KC1_counter_reg_bit[4]">KC1_counter_reg_bit[4]</A>, <A HREF="#KC1_counter_reg_bit[5]">KC1_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[7]_PORT_B_address_reg">JC1_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC1_q_b[7]_PORT_B_address">JC1_q_b[7]_PORT_B_address</A>, JC1_q_b[7]_clock_1, , , JC1_q_b[7]_clock_enable_1);
<P><A NAME="JC1_q_b[7]_PORT_A_write_enable">JC1_q_b[7]_PORT_A_write_enable</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[7]_PORT_A_write_enable_reg">JC1_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[7]_PORT_A_write_enable">JC1_q_b[7]_PORT_A_write_enable</A>, JC1_q_b[7]_clock_0, , , );
<P><A NAME="JC1_q_b[7]_PORT_B_read_enable">JC1_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC1_q_b[7]_PORT_B_read_enable_reg">JC1_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[7]_PORT_B_read_enable">JC1_q_b[7]_PORT_B_read_enable</A>, JC1_q_b[7]_clock_1, , , JC1_q_b[7]_clock_enable_1);
<P><A NAME="JC1_q_b[7]_clock_0">JC1_q_b[7]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[7]_clock_1">JC1_q_b[7]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[7]_clock_enable_0">JC1_q_b[7]_clock_enable_0</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[7]_clock_enable_1">JC1_q_b[7]_clock_enable_1</A> = <A HREF="#U1L82">U1L82</A>;
<P><A NAME="JC1_q_b[7]_PORT_B_data_out">JC1_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC1_q_b[7]_PORT_A_data_in_reg">JC1_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#JC1_q_b[7]_PORT_A_address_reg">JC1_q_b[7]_PORT_A_address_reg</A>, <A HREF="#JC1_q_b[7]_PORT_B_address_reg">JC1_q_b[7]_PORT_B_address_reg</A>, <A HREF="#JC1_q_b[7]_PORT_A_write_enable_reg">JC1_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC1_q_b[7]_PORT_B_read_enable_reg">JC1_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC1_q_b[7]_clock_0">JC1_q_b[7]_clock_0</A>, <A HREF="#JC1_q_b[7]_clock_1">JC1_q_b[7]_clock_1</A>, <A HREF="#JC1_q_b[7]_clock_enable_0">JC1_q_b[7]_clock_enable_0</A>, <A HREF="#JC1_q_b[7]_clock_enable_1">JC1_q_b[7]_clock_enable_1</A>, , , , );
<P><A NAME="JC1_q_b[7]">JC1_q_b[7]</A> = <A HREF="#JC1_q_b[7]_PORT_B_data_out">JC1_q_b[7]_PORT_B_data_out</A>[0];


<P> --AC1_count[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
<P> --register power-up is low

<P><A NAME="AC1_count[7]">AC1_count[7]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_count[6]">AC1_count[6]</A>, !<A HREF="#A1L150">A1L150</A>, !<A HREF="#A1L156">A1L156</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --UE1_sr[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
<P> --register power-up is low

<P><A NAME="UE1_sr[4]">UE1_sr[4]</A> = DFFEAS(<A HREF="#UE1L60">UE1L60</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L25">UE1L25</A>,  ,  , <A HREF="#UE1L24">UE1L24</A>,  );


<P> --GE1_break_readreg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[2]">GE1_break_readreg[2]</A> = DFFEAS(<A HREF="#TE1_jdo[2]">TE1_jdo[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --RE1_MonDReg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[2]">RE1_MonDReg[2]</A> = DFFEAS(<A HREF="#TE1_jdo[5]">TE1_jdo[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[2]">CF1_q_a[2]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --CF1_q_a[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[1]_PORT_A_data_in">CF1_q_a[1]_PORT_A_data_in</A> = <A HREF="#RE1L133">RE1L133</A>;
<P><A NAME="CF1_q_a[1]_PORT_A_data_in_reg">CF1_q_a[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[1]_PORT_A_data_in">CF1_q_a[1]_PORT_A_data_in</A>, CF1_q_a[1]_clock_0, , , CF1_q_a[1]_clock_enable_0);
<P><A NAME="CF1_q_a[1]_PORT_A_address">CF1_q_a[1]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[1]_PORT_A_address_reg">CF1_q_a[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[1]_PORT_A_address">CF1_q_a[1]_PORT_A_address</A>, CF1_q_a[1]_clock_0, , , CF1_q_a[1]_clock_enable_0);
<P><A NAME="CF1_q_a[1]_PORT_A_write_enable">CF1_q_a[1]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[1]_PORT_A_write_enable_reg">CF1_q_a[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[1]_PORT_A_write_enable">CF1_q_a[1]_PORT_A_write_enable</A>, CF1_q_a[1]_clock_0, , , CF1_q_a[1]_clock_enable_0);
<P><A NAME="CF1_q_a[1]_PORT_A_read_enable">CF1_q_a[1]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[1]_PORT_A_read_enable_reg">CF1_q_a[1]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[1]_PORT_A_read_enable">CF1_q_a[1]_PORT_A_read_enable</A>, CF1_q_a[1]_clock_0, , , CF1_q_a[1]_clock_enable_0);
<P><A NAME="CF1_q_a[1]_PORT_A_byte_mask">CF1_q_a[1]_PORT_A_byte_mask</A> = <A HREF="#RE1L127">RE1L127</A>;
<P><A NAME="CF1_q_a[1]_PORT_A_byte_mask_reg">CF1_q_a[1]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[1]_PORT_A_byte_mask">CF1_q_a[1]_PORT_A_byte_mask</A>, CF1_q_a[1]_clock_0, , , CF1_q_a[1]_clock_enable_0);
<P><A NAME="CF1_q_a[1]_clock_0">CF1_q_a[1]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[1]_clock_enable_0">CF1_q_a[1]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[1]_PORT_A_data_out">CF1_q_a[1]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[1]_PORT_A_data_in_reg">CF1_q_a[1]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[1]_PORT_A_address_reg">CF1_q_a[1]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[1]_PORT_A_write_enable_reg">CF1_q_a[1]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[1]_PORT_A_read_enable_reg">CF1_q_a[1]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[1]_PORT_A_byte_mask_reg">CF1_q_a[1]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[1]_clock_0">CF1_q_a[1]_clock_0</A>, , <A HREF="#CF1_q_a[1]_clock_enable_0">CF1_q_a[1]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[1]">CF1_q_a[1]</A> = <A HREF="#CF1_q_a[1]_PORT_A_data_out">CF1_q_a[1]_PORT_A_data_out</A>[0];


<P> --RE1L7 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
<P><A NAME="RE1L7_adder_eqn">RE1L7_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[3]">RE1_MonAReg[3]</A> ) + ( GND ) + ( <A HREF="#RE1L12">RE1L12</A> );
<P><A NAME="RE1L7">RE1L7</A> = SUM(<A HREF="#RE1L7_adder_eqn">RE1L7_adder_eqn</A>);

<P> --RE1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
<P><A NAME="RE1L8_adder_eqn">RE1L8_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[3]">RE1_MonAReg[3]</A> ) + ( GND ) + ( <A HREF="#RE1L12">RE1L12</A> );
<P><A NAME="RE1L8">RE1L8</A> = CARRY(<A HREF="#RE1L8_adder_eqn">RE1L8_adder_eqn</A>);


<P> --RE1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
<P><A NAME="RE1L11_adder_eqn">RE1L11_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[2]">RE1_MonAReg[2]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="RE1L11">RE1L11</A> = SUM(<A HREF="#RE1L11_adder_eqn">RE1L11_adder_eqn</A>);

<P> --RE1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
<P><A NAME="RE1L12_adder_eqn">RE1L12_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[2]">RE1_MonAReg[2]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="RE1L12">RE1L12</A> = CARRY(<A HREF="#RE1L12_adder_eqn">RE1L12_adder_eqn</A>);


<P> --RE1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
<P><A NAME="RE1L15_adder_eqn">RE1L15_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[4]">RE1_MonAReg[4]</A> ) + ( GND ) + ( <A HREF="#RE1L8">RE1L8</A> );
<P><A NAME="RE1L15">RE1L15</A> = SUM(<A HREF="#RE1L15_adder_eqn">RE1L15_adder_eqn</A>);

<P> --RE1L16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
<P><A NAME="RE1L16_adder_eqn">RE1L16_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[4]">RE1_MonAReg[4]</A> ) + ( GND ) + ( <A HREF="#RE1L8">RE1L8</A> );
<P><A NAME="RE1L16">RE1L16</A> = CARRY(<A HREF="#RE1L16_adder_eqn">RE1L16_adder_eqn</A>);


<P> --RE1_MonAReg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
<P> --register power-up is low

<P><A NAME="RE1_MonAReg[5]">RE1_MonAReg[5]</A> = DFFEAS(<A HREF="#RE1L23">RE1L23</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1L49">TE1L49</A>, <A HREF="#TE1_jdo[29]">TE1_jdo[29]</A>,  ,  , <A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>);


<P> --RE1_MonAReg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
<P> --register power-up is low

<P><A NAME="RE1_MonAReg[6]">RE1_MonAReg[6]</A> = DFFEAS(<A HREF="#RE1L27">RE1L27</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1L49">TE1L49</A>, <A HREF="#TE1_jdo[30]">TE1_jdo[30]</A>,  ,  , <A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>);


<P> --RE1_MonAReg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
<P> --register power-up is low

<P><A NAME="RE1_MonAReg[7]">RE1_MonAReg[7]</A> = DFFEAS(<A HREF="#RE1L31">RE1L31</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1L49">TE1L49</A>, <A HREF="#TE1_jdo[31]">TE1_jdo[31]</A>,  ,  , <A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>);


<P> --RE1_MonAReg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
<P> --register power-up is low

<P><A NAME="RE1_MonAReg[8]">RE1_MonAReg[8]</A> = DFFEAS(<A HREF="#RE1L35">RE1L35</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1L49">TE1L49</A>, <A HREF="#TE1_jdo[32]">TE1_jdo[32]</A>,  ,  , <A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>);


<P> --RE1_MonAReg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
<P> --register power-up is low

<P><A NAME="RE1_MonAReg[9]">RE1_MonAReg[9]</A> = DFFEAS(<A HREF="#RE1L19">RE1L19</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1L49">TE1L49</A>, <A HREF="#TE1_jdo[33]">TE1_jdo[33]</A>,  ,  , <A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>);


<P> --XC2_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[0]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[0]">XC2_data_reg[0]</A> = DFFEAS(<A HREF="#YD1_d_writedata[16]">YD1_d_writedata[16]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --XC2_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[1]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[1]">XC2_data_reg[1]</A> = DFFEAS(<A HREF="#YD1_d_writedata[17]">YD1_d_writedata[17]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --XC2_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[2]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[2]">XC2_data_reg[2]</A> = DFFEAS(<A HREF="#YD1_d_writedata[18]">YD1_d_writedata[18]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --XC2_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[3]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[3]">XC2_data_reg[3]</A> = DFFEAS(<A HREF="#YD1_d_writedata[19]">YD1_d_writedata[19]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --XC2_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[4]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[4]">XC2_data_reg[4]</A> = DFFEAS(<A HREF="#YD1_d_writedata[20]">YD1_d_writedata[20]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --XC2_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[5]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[5]">XC2_data_reg[5]</A> = DFFEAS(<A HREF="#YD1_d_writedata[21]">YD1_d_writedata[21]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --XC2_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[6]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[6]">XC2_data_reg[6]</A> = DFFEAS(<A HREF="#YD1_d_writedata[22]">YD1_d_writedata[22]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --XC2_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[7]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[7]">XC2_data_reg[7]</A> = DFFEAS(<A HREF="#YD1_d_writedata[23]">YD1_d_writedata[23]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --XC2_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[8]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[8]">XC2_data_reg[8]</A> = DFFEAS(<A HREF="#YD1_d_writedata[24]">YD1_d_writedata[24]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --YD1_d_writedata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[8]">YD1_d_writedata[8]</A> = DFFEAS(<A HREF="#DE2_q_b[0]">DE2_q_b[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[8]">DE2_q_b[8]</A>,  ,  , <A HREF="#YD1L278">YD1L278</A>);


<P> --XC2_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[9]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[9]">XC2_data_reg[9]</A> = DFFEAS(<A HREF="#YD1_d_writedata[25]">YD1_d_writedata[25]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --YD1_d_writedata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[9]">YD1_d_writedata[9]</A> = DFFEAS(<A HREF="#DE2_q_b[1]">DE2_q_b[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[9]">DE2_q_b[9]</A>,  ,  , <A HREF="#YD1L278">YD1L278</A>);


<P> --XC2_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[10]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[10]">XC2_data_reg[10]</A> = DFFEAS(<A HREF="#YD1_d_writedata[26]">YD1_d_writedata[26]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --YD1_d_writedata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[10]">YD1_d_writedata[10]</A> = DFFEAS(<A HREF="#DE2_q_b[2]">DE2_q_b[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[10]">DE2_q_b[10]</A>,  ,  , <A HREF="#YD1L278">YD1L278</A>);


<P> --XC2_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[11]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[11]">XC2_data_reg[11]</A> = DFFEAS(<A HREF="#YD1_d_writedata[27]">YD1_d_writedata[27]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --YD1_d_writedata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[11]">YD1_d_writedata[11]</A> = DFFEAS(<A HREF="#DE2_q_b[3]">DE2_q_b[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[11]">DE2_q_b[11]</A>,  ,  , <A HREF="#YD1L278">YD1L278</A>);


<P> --XC2_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[12]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[12]">XC2_data_reg[12]</A> = DFFEAS(<A HREF="#YD1_d_writedata[28]">YD1_d_writedata[28]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --YD1_d_writedata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[12]">YD1_d_writedata[12]</A> = DFFEAS(<A HREF="#DE2_q_b[4]">DE2_q_b[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[12]">DE2_q_b[12]</A>,  ,  , <A HREF="#YD1L278">YD1L278</A>);


<P> --XC2_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[13]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[13]">XC2_data_reg[13]</A> = DFFEAS(<A HREF="#YD1_d_writedata[29]">YD1_d_writedata[29]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --YD1_d_writedata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[13]">YD1_d_writedata[13]</A> = DFFEAS(<A HREF="#DE2_q_b[5]">DE2_q_b[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[13]">DE2_q_b[13]</A>,  ,  , <A HREF="#YD1L278">YD1L278</A>);


<P> --XC2_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[14]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[14]">XC2_data_reg[14]</A> = DFFEAS(<A HREF="#YD1_d_writedata[30]">YD1_d_writedata[30]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --XC2_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[15]
<P> --register power-up is low

<P><A NAME="XC2_data_reg[15]">XC2_data_reg[15]</A> = DFFEAS(<A HREF="#YD1_d_writedata[31]">YD1_d_writedata[31]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  , <A HREF="#XC2_use_reg">XC2_use_reg</A>,  );


<P> --WB1_shiftreg_data[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[24]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[24]">WB1_shiftreg_data[24]</A> = DFFEAS(<A HREF="#WB1L70">WB1L70</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_data_out[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[25]
<P> --register power-up is low

<P><A NAME="UB1_data_out[25]">UB1_data_out[25]</A> = DFFEAS(<A HREF="#YB1L5">YB1L5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[24]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[24]">WB1_shiftreg_mask[24]</A> = DFFEAS(<A HREF="#WB1L128">WB1L128</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --SB3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
<P><A NAME="SB3_counter_comb_bita2_adder_eqn">SB3_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[2]">SB3_counter_reg_bit[2]</A> ) + ( !<A HREF="#HB1L68">HB1L68</A> ) + ( <A HREF="#SB3L8">SB3L8</A> );
<P><A NAME="SB3_counter_comb_bita2">SB3_counter_comb_bita2</A> = SUM(<A HREF="#SB3_counter_comb_bita2_adder_eqn">SB3_counter_comb_bita2_adder_eqn</A>);

<P> --SB3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
<P><A NAME="SB3L12_adder_eqn">SB3L12_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[2]">SB3_counter_reg_bit[2]</A> ) + ( !<A HREF="#HB1L68">HB1L68</A> ) + ( <A HREF="#SB3L8">SB3L8</A> );
<P><A NAME="SB3L12">SB3L12</A> = CARRY(<A HREF="#SB3L12_adder_eqn">SB3L12_adder_eqn</A>);


<P> --SB3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
<P><A NAME="SB3_counter_comb_bita1_adder_eqn">SB3_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[1]">SB3_counter_reg_bit[1]</A> ) + ( !<A HREF="#HB1L68">HB1L68</A> ) + ( <A HREF="#SB3L4">SB3L4</A> );
<P><A NAME="SB3_counter_comb_bita1">SB3_counter_comb_bita1</A> = SUM(<A HREF="#SB3_counter_comb_bita1_adder_eqn">SB3_counter_comb_bita1_adder_eqn</A>);

<P> --SB3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
<P><A NAME="SB3L8_adder_eqn">SB3L8_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[1]">SB3_counter_reg_bit[1]</A> ) + ( !<A HREF="#HB1L68">HB1L68</A> ) + ( <A HREF="#SB3L4">SB3L4</A> );
<P><A NAME="SB3L8">SB3L8</A> = CARRY(<A HREF="#SB3L8_adder_eqn">SB3L8_adder_eqn</A>);


<P> --SB3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
<P><A NAME="SB3_counter_comb_bita0_adder_eqn">SB3_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[0]">SB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB3_counter_comb_bita0">SB3_counter_comb_bita0</A> = SUM(<A HREF="#SB3_counter_comb_bita0_adder_eqn">SB3_counter_comb_bita0_adder_eqn</A>);

<P> --SB3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
<P><A NAME="SB3L4_adder_eqn">SB3L4_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[0]">SB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB3L4">SB3L4</A> = CARRY(<A HREF="#SB3L4_adder_eqn">SB3L4_adder_eqn</A>);


<P> --SB3_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
<P><A NAME="SB3_counter_comb_bita6_adder_eqn">SB3_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[6]">SB3_counter_reg_bit[6]</A> ) + ( !<A HREF="#HB1L68">HB1L68</A> ) + ( <A HREF="#SB3L24">SB3L24</A> );
<P><A NAME="SB3_counter_comb_bita6">SB3_counter_comb_bita6</A> = SUM(<A HREF="#SB3_counter_comb_bita6_adder_eqn">SB3_counter_comb_bita6_adder_eqn</A>);


<P> --SB3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
<P><A NAME="SB3_counter_comb_bita5_adder_eqn">SB3_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[5]">SB3_counter_reg_bit[5]</A> ) + ( !<A HREF="#HB1L68">HB1L68</A> ) + ( <A HREF="#SB3L20">SB3L20</A> );
<P><A NAME="SB3_counter_comb_bita5">SB3_counter_comb_bita5</A> = SUM(<A HREF="#SB3_counter_comb_bita5_adder_eqn">SB3_counter_comb_bita5_adder_eqn</A>);

<P> --SB3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
<P><A NAME="SB3L24_adder_eqn">SB3L24_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[5]">SB3_counter_reg_bit[5]</A> ) + ( !<A HREF="#HB1L68">HB1L68</A> ) + ( <A HREF="#SB3L20">SB3L20</A> );
<P><A NAME="SB3L24">SB3L24</A> = CARRY(<A HREF="#SB3L24_adder_eqn">SB3L24_adder_eqn</A>);


<P> --SB3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
<P><A NAME="SB3_counter_comb_bita4_adder_eqn">SB3_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[4]">SB3_counter_reg_bit[4]</A> ) + ( !<A HREF="#HB1L68">HB1L68</A> ) + ( <A HREF="#SB3L16">SB3L16</A> );
<P><A NAME="SB3_counter_comb_bita4">SB3_counter_comb_bita4</A> = SUM(<A HREF="#SB3_counter_comb_bita4_adder_eqn">SB3_counter_comb_bita4_adder_eqn</A>);

<P> --SB3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
<P><A NAME="SB3L20_adder_eqn">SB3L20_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[4]">SB3_counter_reg_bit[4]</A> ) + ( !<A HREF="#HB1L68">HB1L68</A> ) + ( <A HREF="#SB3L16">SB3L16</A> );
<P><A NAME="SB3L20">SB3L20</A> = CARRY(<A HREF="#SB3L20_adder_eqn">SB3L20_adder_eqn</A>);


<P> --SB3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
<P><A NAME="SB3_counter_comb_bita3_adder_eqn">SB3_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[3]">SB3_counter_reg_bit[3]</A> ) + ( !<A HREF="#HB1L68">HB1L68</A> ) + ( <A HREF="#SB3L12">SB3L12</A> );
<P><A NAME="SB3_counter_comb_bita3">SB3_counter_comb_bita3</A> = SUM(<A HREF="#SB3_counter_comb_bita3_adder_eqn">SB3_counter_comb_bita3_adder_eqn</A>);

<P> --SB3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
<P><A NAME="SB3L16_adder_eqn">SB3L16_adder_eqn</A> = ( <A HREF="#SB3_counter_reg_bit[3]">SB3_counter_reg_bit[3]</A> ) + ( !<A HREF="#HB1L68">HB1L68</A> ) + ( <A HREF="#SB3L12">SB3L12</A> );
<P><A NAME="SB3L16">SB3L16</A> = CARRY(<A HREF="#SB3L16_adder_eqn">SB3L16_adder_eqn</A>);


<P> --SB4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
<P><A NAME="SB4_counter_comb_bita2_adder_eqn">SB4_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[2]">SB4_counter_reg_bit[2]</A> ) + ( !<A HREF="#HB1L70">HB1L70</A> ) + ( <A HREF="#SB4L8">SB4L8</A> );
<P><A NAME="SB4_counter_comb_bita2">SB4_counter_comb_bita2</A> = SUM(<A HREF="#SB4_counter_comb_bita2_adder_eqn">SB4_counter_comb_bita2_adder_eqn</A>);

<P> --SB4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
<P><A NAME="SB4L12_adder_eqn">SB4L12_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[2]">SB4_counter_reg_bit[2]</A> ) + ( !<A HREF="#HB1L70">HB1L70</A> ) + ( <A HREF="#SB4L8">SB4L8</A> );
<P><A NAME="SB4L12">SB4L12</A> = CARRY(<A HREF="#SB4L12_adder_eqn">SB4L12_adder_eqn</A>);


<P> --SB4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
<P><A NAME="SB4_counter_comb_bita1_adder_eqn">SB4_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[1]">SB4_counter_reg_bit[1]</A> ) + ( !<A HREF="#HB1L70">HB1L70</A> ) + ( <A HREF="#SB4L4">SB4L4</A> );
<P><A NAME="SB4_counter_comb_bita1">SB4_counter_comb_bita1</A> = SUM(<A HREF="#SB4_counter_comb_bita1_adder_eqn">SB4_counter_comb_bita1_adder_eqn</A>);

<P> --SB4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
<P><A NAME="SB4L8_adder_eqn">SB4L8_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[1]">SB4_counter_reg_bit[1]</A> ) + ( !<A HREF="#HB1L70">HB1L70</A> ) + ( <A HREF="#SB4L4">SB4L4</A> );
<P><A NAME="SB4L8">SB4L8</A> = CARRY(<A HREF="#SB4L8_adder_eqn">SB4L8_adder_eqn</A>);


<P> --SB4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
<P><A NAME="SB4_counter_comb_bita0_adder_eqn">SB4_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[0]">SB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB4_counter_comb_bita0">SB4_counter_comb_bita0</A> = SUM(<A HREF="#SB4_counter_comb_bita0_adder_eqn">SB4_counter_comb_bita0_adder_eqn</A>);

<P> --SB4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
<P><A NAME="SB4L4_adder_eqn">SB4L4_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[0]">SB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB4L4">SB4L4</A> = CARRY(<A HREF="#SB4L4_adder_eqn">SB4L4_adder_eqn</A>);


<P> --SB4_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
<P><A NAME="SB4_counter_comb_bita6_adder_eqn">SB4_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[6]">SB4_counter_reg_bit[6]</A> ) + ( !<A HREF="#HB1L70">HB1L70</A> ) + ( <A HREF="#SB4L24">SB4L24</A> );
<P><A NAME="SB4_counter_comb_bita6">SB4_counter_comb_bita6</A> = SUM(<A HREF="#SB4_counter_comb_bita6_adder_eqn">SB4_counter_comb_bita6_adder_eqn</A>);


<P> --SB4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
<P><A NAME="SB4_counter_comb_bita5_adder_eqn">SB4_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[5]">SB4_counter_reg_bit[5]</A> ) + ( !<A HREF="#HB1L70">HB1L70</A> ) + ( <A HREF="#SB4L20">SB4L20</A> );
<P><A NAME="SB4_counter_comb_bita5">SB4_counter_comb_bita5</A> = SUM(<A HREF="#SB4_counter_comb_bita5_adder_eqn">SB4_counter_comb_bita5_adder_eqn</A>);

<P> --SB4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
<P><A NAME="SB4L24_adder_eqn">SB4L24_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[5]">SB4_counter_reg_bit[5]</A> ) + ( !<A HREF="#HB1L70">HB1L70</A> ) + ( <A HREF="#SB4L20">SB4L20</A> );
<P><A NAME="SB4L24">SB4L24</A> = CARRY(<A HREF="#SB4L24_adder_eqn">SB4L24_adder_eqn</A>);


<P> --SB4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
<P><A NAME="SB4_counter_comb_bita4_adder_eqn">SB4_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[4]">SB4_counter_reg_bit[4]</A> ) + ( !<A HREF="#HB1L70">HB1L70</A> ) + ( <A HREF="#SB4L16">SB4L16</A> );
<P><A NAME="SB4_counter_comb_bita4">SB4_counter_comb_bita4</A> = SUM(<A HREF="#SB4_counter_comb_bita4_adder_eqn">SB4_counter_comb_bita4_adder_eqn</A>);

<P> --SB4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
<P><A NAME="SB4L20_adder_eqn">SB4L20_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[4]">SB4_counter_reg_bit[4]</A> ) + ( !<A HREF="#HB1L70">HB1L70</A> ) + ( <A HREF="#SB4L16">SB4L16</A> );
<P><A NAME="SB4L20">SB4L20</A> = CARRY(<A HREF="#SB4L20_adder_eqn">SB4L20_adder_eqn</A>);


<P> --SB4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
<P><A NAME="SB4_counter_comb_bita3_adder_eqn">SB4_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[3]">SB4_counter_reg_bit[3]</A> ) + ( !<A HREF="#HB1L70">HB1L70</A> ) + ( <A HREF="#SB4L12">SB4L12</A> );
<P><A NAME="SB4_counter_comb_bita3">SB4_counter_comb_bita3</A> = SUM(<A HREF="#SB4_counter_comb_bita3_adder_eqn">SB4_counter_comb_bita3_adder_eqn</A>);

<P> --SB4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
<P><A NAME="SB4L16_adder_eqn">SB4L16_adder_eqn</A> = ( <A HREF="#SB4_counter_reg_bit[3]">SB4_counter_reg_bit[3]</A> ) + ( !<A HREF="#HB1L70">HB1L70</A> ) + ( <A HREF="#SB4L12">SB4L12</A> );
<P><A NAME="SB4L16">SB4L16</A> = CARRY(<A HREF="#SB4L16_adder_eqn">SB4L16_adder_eqn</A>);


<P> --QB3_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[12]_PORT_A_data_in">QB3_q_b[12]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[12]">YD1_d_writedata[12]</A>;
<P><A NAME="QB3_q_b[12]_PORT_A_data_in_reg">QB3_q_b[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[12]_PORT_A_data_in">QB3_q_b[12]_PORT_A_data_in</A>, QB3_q_b[12]_clock_0, , , );
<P><A NAME="QB3_q_b[12]_PORT_A_address">QB3_q_b[12]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[12]_PORT_A_address_reg">QB3_q_b[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[12]_PORT_A_address">QB3_q_b[12]_PORT_A_address</A>, QB3_q_b[12]_clock_0, , , );
<P><A NAME="QB3_q_b[12]_PORT_B_address">QB3_q_b[12]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[12]_PORT_B_address_reg">QB3_q_b[12]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[12]_PORT_B_address">QB3_q_b[12]_PORT_B_address</A>, QB3_q_b[12]_clock_1, , , );
<P><A NAME="QB3_q_b[12]_PORT_A_write_enable">QB3_q_b[12]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[12]_PORT_A_write_enable_reg">QB3_q_b[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[12]_PORT_A_write_enable">QB3_q_b[12]_PORT_A_write_enable</A>, QB3_q_b[12]_clock_0, , , );
<P><A NAME="QB3_q_b[12]_PORT_B_read_enable">QB3_q_b[12]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[12]_PORT_B_read_enable_reg">QB3_q_b[12]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[12]_PORT_B_read_enable">QB3_q_b[12]_PORT_B_read_enable</A>, QB3_q_b[12]_clock_1, , , );
<P><A NAME="QB3_q_b[12]_clock_0">QB3_q_b[12]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[12]_clock_1">QB3_q_b[12]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[12]_clock_enable_0">QB3_q_b[12]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[12]_PORT_B_data_out">QB3_q_b[12]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[12]_PORT_A_data_in_reg">QB3_q_b[12]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[12]_PORT_A_address_reg">QB3_q_b[12]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[12]_PORT_B_address_reg">QB3_q_b[12]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[12]_PORT_A_write_enable_reg">QB3_q_b[12]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[12]_PORT_B_read_enable_reg">QB3_q_b[12]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[12]_clock_0">QB3_q_b[12]_clock_0</A>, <A HREF="#QB3_q_b[12]_clock_1">QB3_q_b[12]_clock_1</A>, <A HREF="#QB3_q_b[12]_clock_enable_0">QB3_q_b[12]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[12]">QB3_q_b[12]</A> = <A HREF="#QB3_q_b[12]_PORT_B_data_out">QB3_q_b[12]_PORT_B_data_out</A>[0];


<P> --QB4_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[12]_PORT_A_data_in">QB4_q_b[12]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[12]">YD1_d_writedata[12]</A>;
<P><A NAME="QB4_q_b[12]_PORT_A_data_in_reg">QB4_q_b[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[12]_PORT_A_data_in">QB4_q_b[12]_PORT_A_data_in</A>, QB4_q_b[12]_clock_0, , , );
<P><A NAME="QB4_q_b[12]_PORT_A_address">QB4_q_b[12]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[12]_PORT_A_address_reg">QB4_q_b[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[12]_PORT_A_address">QB4_q_b[12]_PORT_A_address</A>, QB4_q_b[12]_clock_0, , , );
<P><A NAME="QB4_q_b[12]_PORT_B_address">QB4_q_b[12]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[12]_PORT_B_address_reg">QB4_q_b[12]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[12]_PORT_B_address">QB4_q_b[12]_PORT_B_address</A>, QB4_q_b[12]_clock_1, , , );
<P><A NAME="QB4_q_b[12]_PORT_A_write_enable">QB4_q_b[12]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[12]_PORT_A_write_enable_reg">QB4_q_b[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[12]_PORT_A_write_enable">QB4_q_b[12]_PORT_A_write_enable</A>, QB4_q_b[12]_clock_0, , , );
<P><A NAME="QB4_q_b[12]_PORT_B_read_enable">QB4_q_b[12]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[12]_PORT_B_read_enable_reg">QB4_q_b[12]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[12]_PORT_B_read_enable">QB4_q_b[12]_PORT_B_read_enable</A>, QB4_q_b[12]_clock_1, , , );
<P><A NAME="QB4_q_b[12]_clock_0">QB4_q_b[12]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[12]_clock_1">QB4_q_b[12]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[12]_clock_enable_0">QB4_q_b[12]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[12]_PORT_B_data_out">QB4_q_b[12]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[12]_PORT_A_data_in_reg">QB4_q_b[12]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[12]_PORT_A_address_reg">QB4_q_b[12]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[12]_PORT_B_address_reg">QB4_q_b[12]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[12]_PORT_A_write_enable_reg">QB4_q_b[12]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[12]_PORT_B_read_enable_reg">QB4_q_b[12]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[12]_clock_0">QB4_q_b[12]_clock_0</A>, <A HREF="#QB4_q_b[12]_clock_1">QB4_q_b[12]_clock_1</A>, <A HREF="#QB4_q_b[12]_clock_enable_0">QB4_q_b[12]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[12]">QB4_q_b[12]</A> = <A HREF="#QB4_q_b[12]_PORT_B_data_out">QB4_q_b[12]_PORT_B_data_out</A>[0];


<P> --HB1_data_out_shift_reg[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[11]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[11]">HB1_data_out_shift_reg[11]</A> = DFFEAS(<A HREF="#HB1L95">HB1L95</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#HB1L83">HB1L83</A>,  ,  , <A HREF="#HB1L81">HB1L81</A>,  );


<P> --XC1_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[3]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[3]">XC1_data_reg[3]</A> = DFFEAS(<A HREF="#XC1L21">XC1L21</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --PC3_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[3]">PC3_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#A1L212">A1L212</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#JC2_q_b[3]">JC2_q_b[3]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --R1_readdata[3] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[3]
<P> --register power-up is low

<P><A NAME="R1_readdata[3]">R1_readdata[3]</A> = DFFEAS(<A HREF="#R1L55">R1L55</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --BE1_readdata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
<P> --register power-up is low

<P><A NAME="BE1_readdata[11]">BE1_readdata[11]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[11]">CF1_q_a[11]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --BE1_readdata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
<P> --register power-up is low

<P><A NAME="BE1_readdata[12]">BE1_readdata[12]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[12]">CF1_q_a[12]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --BE1_readdata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
<P> --register power-up is low

<P><A NAME="BE1_readdata[13]">BE1_readdata[13]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[13]">CF1_q_a[13]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --BE1_readdata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
<P> --register power-up is low

<P><A NAME="BE1_readdata[14]">BE1_readdata[14]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[14]">CF1_q_a[14]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --BE1_readdata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
<P> --register power-up is low

<P><A NAME="BE1_readdata[15]">BE1_readdata[15]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[15]">CF1_q_a[15]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --BE1_readdata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
<P> --register power-up is low

<P><A NAME="BE1_readdata[16]">BE1_readdata[16]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[16]">CF1_q_a[16]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --BE1_readdata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
<P> --register power-up is low

<P><A NAME="BE1_readdata[5]">BE1_readdata[5]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[5]">CF1_q_a[5]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --BE1_readdata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
<P> --register power-up is low

<P><A NAME="BE1_readdata[8]">BE1_readdata[8]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[8]">CF1_q_a[8]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --XC1_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[4]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[4]">XC1_data_reg[4]</A> = DFFEAS(<A HREF="#XC1L22">XC1L22</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --PC3_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[4]">PC3_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#A1L212">A1L212</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#JC2_q_b[4]">JC2_q_b[4]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --R1_readdata[4] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[4]
<P> --register power-up is low

<P><A NAME="R1_readdata[4]">R1_readdata[4]</A> = DFFEAS(<A HREF="#R1L56">R1L56</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L36">R1L36</A>,  );


<P> --DF1_ram_block1a63 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a63
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a63_PORT_A_data_in">DF1_ram_block1a63_PORT_A_data_in</A> = <A HREF="#VC2L53">VC2L53</A>;
<P><A NAME="DF1_ram_block1a63_PORT_A_data_in_reg">DF1_ram_block1a63_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a63_PORT_A_data_in">DF1_ram_block1a63_PORT_A_data_in</A>, DF1_ram_block1a63_clock_0, , , DF1_ram_block1a63_clock_enable_0);
<P><A NAME="DF1_ram_block1a63_PORT_A_address">DF1_ram_block1a63_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a63_PORT_A_address_reg">DF1_ram_block1a63_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a63_PORT_A_address">DF1_ram_block1a63_PORT_A_address</A>, DF1_ram_block1a63_clock_0, , , DF1_ram_block1a63_clock_enable_0);
<P><A NAME="DF1_ram_block1a63_PORT_A_write_enable">DF1_ram_block1a63_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[1]">EF1_eq_node[1]</A>;
<P><A NAME="DF1_ram_block1a63_PORT_A_write_enable_reg">DF1_ram_block1a63_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a63_PORT_A_write_enable">DF1_ram_block1a63_PORT_A_write_enable</A>, DF1_ram_block1a63_clock_0, , , DF1_ram_block1a63_clock_enable_0);
<P><A NAME="DF1_ram_block1a63_PORT_A_read_enable">DF1_ram_block1a63_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a63_PORT_A_read_enable_reg">DF1_ram_block1a63_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a63_PORT_A_read_enable">DF1_ram_block1a63_PORT_A_read_enable</A>, DF1_ram_block1a63_clock_0, , , DF1_ram_block1a63_clock_enable_0);
<P><A NAME="DF1_ram_block1a63_PORT_A_byte_mask">DF1_ram_block1a63_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a63_PORT_A_byte_mask_reg">DF1_ram_block1a63_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a63_PORT_A_byte_mask">DF1_ram_block1a63_PORT_A_byte_mask</A>, DF1_ram_block1a63_clock_0, , , DF1_ram_block1a63_clock_enable_0);
<P><A NAME="DF1_ram_block1a63_clock_0">DF1_ram_block1a63_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a63_clock_enable_0">DF1_ram_block1a63_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a63_PORT_A_data_out">DF1_ram_block1a63_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a63_PORT_A_data_in_reg">DF1_ram_block1a63_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a63_PORT_A_address_reg">DF1_ram_block1a63_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a63_PORT_A_write_enable_reg">DF1_ram_block1a63_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a63_PORT_A_read_enable_reg">DF1_ram_block1a63_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a63_PORT_A_byte_mask_reg">DF1_ram_block1a63_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a63_clock_0">DF1_ram_block1a63_clock_0</A>, , <A HREF="#DF1_ram_block1a63_clock_enable_0">DF1_ram_block1a63_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a63">DF1_ram_block1a63</A> = <A HREF="#DF1_ram_block1a63_PORT_A_data_out">DF1_ram_block1a63_PORT_A_data_out</A>[0];


<P> --DF1_ram_block1a31 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a31
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 16384, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="DF1_ram_block1a31_PORT_A_data_in">DF1_ram_block1a31_PORT_A_data_in</A> = <A HREF="#VC2L53">VC2L53</A>;
<P><A NAME="DF1_ram_block1a31_PORT_A_data_in_reg">DF1_ram_block1a31_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DF1_ram_block1a31_PORT_A_data_in">DF1_ram_block1a31_PORT_A_data_in</A>, DF1_ram_block1a31_clock_0, , , DF1_ram_block1a31_clock_enable_0);
<P><A NAME="DF1_ram_block1a31_PORT_A_address">DF1_ram_block1a31_PORT_A_address</A> = BUS(<A HREF="#VC2_src_data[38]">VC2_src_data[38]</A>, <A HREF="#VC2_src_data[39]">VC2_src_data[39]</A>, <A HREF="#VC2_src_data[40]">VC2_src_data[40]</A>, <A HREF="#VC2_src_data[41]">VC2_src_data[41]</A>, <A HREF="#VC2_src_data[42]">VC2_src_data[42]</A>, <A HREF="#VC2_src_data[43]">VC2_src_data[43]</A>, <A HREF="#VC2_src_data[44]">VC2_src_data[44]</A>, <A HREF="#VC2_src_data[45]">VC2_src_data[45]</A>, <A HREF="#VC2_src_data[46]">VC2_src_data[46]</A>, <A HREF="#VC2_src_data[47]">VC2_src_data[47]</A>, <A HREF="#VC2_src_data[48]">VC2_src_data[48]</A>, <A HREF="#VC2_src_data[49]">VC2_src_data[49]</A>, <A HREF="#VC2_src_data[50]">VC2_src_data[50]</A>);
<P><A NAME="DF1_ram_block1a31_PORT_A_address_reg">DF1_ram_block1a31_PORT_A_address_reg</A> = DFFE(<A HREF="#DF1_ram_block1a31_PORT_A_address">DF1_ram_block1a31_PORT_A_address</A>, DF1_ram_block1a31_clock_0, , , DF1_ram_block1a31_clock_enable_0);
<P><A NAME="DF1_ram_block1a31_PORT_A_write_enable">DF1_ram_block1a31_PORT_A_write_enable</A> = <A HREF="#EF1_eq_node[0]">EF1_eq_node[0]</A>;
<P><A NAME="DF1_ram_block1a31_PORT_A_write_enable_reg">DF1_ram_block1a31_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a31_PORT_A_write_enable">DF1_ram_block1a31_PORT_A_write_enable</A>, DF1_ram_block1a31_clock_0, , , DF1_ram_block1a31_clock_enable_0);
<P><A NAME="DF1_ram_block1a31_PORT_A_read_enable">DF1_ram_block1a31_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="DF1_ram_block1a31_PORT_A_read_enable_reg">DF1_ram_block1a31_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#DF1_ram_block1a31_PORT_A_read_enable">DF1_ram_block1a31_PORT_A_read_enable</A>, DF1_ram_block1a31_clock_0, , , DF1_ram_block1a31_clock_enable_0);
<P><A NAME="DF1_ram_block1a31_PORT_A_byte_mask">DF1_ram_block1a31_PORT_A_byte_mask</A> = <A HREF="#VC2_src_data[35]">VC2_src_data[35]</A>;
<P><A NAME="DF1_ram_block1a31_PORT_A_byte_mask_reg">DF1_ram_block1a31_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#DF1_ram_block1a31_PORT_A_byte_mask">DF1_ram_block1a31_PORT_A_byte_mask</A>, DF1_ram_block1a31_clock_0, , , DF1_ram_block1a31_clock_enable_0);
<P><A NAME="DF1_ram_block1a31_clock_0">DF1_ram_block1a31_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DF1_ram_block1a31_clock_enable_0">DF1_ram_block1a31_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="DF1_ram_block1a31_PORT_A_data_out">DF1_ram_block1a31_PORT_A_data_out</A> = MEMORY(<A HREF="#DF1_ram_block1a31_PORT_A_data_in_reg">DF1_ram_block1a31_PORT_A_data_in_reg</A>, , <A HREF="#DF1_ram_block1a31_PORT_A_address_reg">DF1_ram_block1a31_PORT_A_address_reg</A>, , <A HREF="#DF1_ram_block1a31_PORT_A_write_enable_reg">DF1_ram_block1a31_PORT_A_write_enable_reg</A>, <A HREF="#DF1_ram_block1a31_PORT_A_read_enable_reg">DF1_ram_block1a31_PORT_A_read_enable_reg</A>, , , <A HREF="#DF1_ram_block1a31_PORT_A_byte_mask_reg">DF1_ram_block1a31_PORT_A_byte_mask_reg</A>, , <A HREF="#DF1_ram_block1a31_clock_0">DF1_ram_block1a31_clock_0</A>, , <A HREF="#DF1_ram_block1a31_clock_enable_0">DF1_ram_block1a31_clock_enable_0</A>, , , , , );
<P><A NAME="DF1_ram_block1a31">DF1_ram_block1a31</A> = <A HREF="#DF1_ram_block1a31_PORT_A_data_out">DF1_ram_block1a31_PORT_A_data_out</A>[0];


<P> --BE1_readdata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
<P> --register power-up is low

<P><A NAME="BE1_readdata[10]">BE1_readdata[10]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[10]">CF1_q_a[10]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --XC1_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[6]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[6]">XC1_data_reg[6]</A> = DFFEAS(<A HREF="#XC1L23">XC1L23</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --PC3_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[6]">PC3_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#A1L212">A1L212</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#JC2_q_b[6]">JC2_q_b[6]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --R1_readdata[6] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[6]
<P> --register power-up is low

<P><A NAME="R1_readdata[6]">R1_readdata[6]</A> = DFFEAS(<A HREF="#R1L57">R1L57</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L36">R1L36</A>,  );


<P> --XC1_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[5]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[5]">XC1_data_reg[5]</A> = DFFEAS(<A HREF="#XC1L24">XC1L24</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --PC3_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[5]">PC3_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#A1L212">A1L212</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#JC2_q_b[5]">JC2_q_b[5]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --R1_readdata[5] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[5]
<P> --register power-up is low

<P><A NAME="R1_readdata[5]">R1_readdata[5]</A> = DFFEAS(<A HREF="#R1L58">R1L58</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L36">R1L36</A>,  );


<P> --BE1_readdata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
<P> --register power-up is low

<P><A NAME="BE1_readdata[9]">BE1_readdata[9]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[9]">CF1_q_a[9]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --BE1_readdata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
<P> --register power-up is low

<P><A NAME="BE1_readdata[24]">BE1_readdata[24]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[24]">CF1_q_a[24]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --R1_readdata[20] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[20]
<P> --register power-up is low

<P><A NAME="R1_readdata[20]">R1_readdata[20]</A> = DFFEAS(<A HREF="#HB1_right_channel_fifo_write_space[4]">HB1_right_channel_fifo_write_space[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --PC3_av_readdata_pre[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[20]">PC3_av_readdata_pre[20]</A> = DFFEAS(<A HREF="#U1L30">U1L30</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --YD1_av_ld_byte3_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte3_data[4]">YD1_av_ld_byte3_data[4]</A> = DFFEAS(<A HREF="#GD1L55">GD1L55</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#YD1L1051">YD1L1051</A>, <A HREF="#YD1L925">YD1L925</A>,  ,  , <A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>);


<P> --BE1_readdata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
<P> --register power-up is low

<P><A NAME="BE1_readdata[21]">BE1_readdata[21]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[21]">CF1_q_a[21]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --YD1_d_writedata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[21]">YD1_d_writedata[21]</A> = DFFEAS(<A HREF="#DE2_q_b[5]">DE2_q_b[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[21]">DE2_q_b[21]</A>,  ,  , <A HREF="#YD1L575">YD1L575</A>);


<P> --BE1_readdata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
<P> --register power-up is low

<P><A NAME="BE1_readdata[29]">BE1_readdata[29]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[29]">CF1_q_a[29]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --R1_readdata[25] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[25]
<P> --register power-up is low

<P><A NAME="R1_readdata[25]">R1_readdata[25]</A> = DFFEAS(<A HREF="#HB1_left_channel_fifo_write_space[1]">HB1_left_channel_fifo_write_space[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --R1_readdata[21] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[21]
<P> --register power-up is low

<P><A NAME="R1_readdata[21]">R1_readdata[21]</A> = DFFEAS(<A HREF="#HB1_right_channel_fifo_write_space[5]">HB1_right_channel_fifo_write_space[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --PC3_av_readdata_pre[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[21]">PC3_av_readdata_pre[21]</A> = DFFEAS(<A HREF="#U1L34">U1L34</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --YD1_av_ld_byte3_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte3_data[5]">YD1_av_ld_byte3_data[5]</A> = DFFEAS(<A HREF="#GD1L56">GD1L56</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#YD1L1051">YD1L1051</A>, <A HREF="#YD1L925">YD1L925</A>,  ,  , <A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>);


<P> --BE1_readdata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
<P> --register power-up is low

<P><A NAME="BE1_readdata[25]">BE1_readdata[25]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[25]">CF1_q_a[25]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --R1_readdata[18] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[18]
<P> --register power-up is low

<P><A NAME="R1_readdata[18]">R1_readdata[18]</A> = DFFEAS(<A HREF="#HB1_right_channel_fifo_write_space[2]">HB1_right_channel_fifo_write_space[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --PC3_av_readdata_pre[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[18]">PC3_av_readdata_pre[18]</A> = DFFEAS(<A HREF="#U1L38">U1L38</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --BE1_readdata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
<P> --register power-up is low

<P><A NAME="BE1_readdata[22]">BE1_readdata[22]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[22]">CF1_q_a[22]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --YD1_d_writedata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[22]">YD1_d_writedata[22]</A> = DFFEAS(<A HREF="#DE2_q_b[6]">DE2_q_b[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[22]">DE2_q_b[22]</A>,  ,  , <A HREF="#YD1L575">YD1L575</A>);


<P> --R1_readdata[19] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[19]
<P> --register power-up is low

<P><A NAME="R1_readdata[19]">R1_readdata[19]</A> = DFFEAS(<A HREF="#HB1_right_channel_fifo_write_space[3]">HB1_right_channel_fifo_write_space[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --PC3_av_readdata_pre[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[19]">PC3_av_readdata_pre[19]</A> = DFFEAS(<A HREF="#U1L42">U1L42</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --YD1_av_ld_byte3_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte3_data[3]">YD1_av_ld_byte3_data[3]</A> = DFFEAS(<A HREF="#GD1L58">GD1L58</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#YD1L1051">YD1L1051</A>, <A HREF="#YD1L925">YD1L925</A>,  ,  , <A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>);


<P> --BE1_readdata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
<P> --register power-up is low

<P><A NAME="BE1_readdata[23]">BE1_readdata[23]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[23]">CF1_q_a[23]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --YD1_d_writedata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[23]">YD1_d_writedata[23]</A> = DFFEAS(<A HREF="#DE2_q_b[7]">DE2_q_b[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[23]">DE2_q_b[23]</A>,  ,  , <A HREF="#YD1L575">YD1L575</A>);


<P> --R1_readdata[22] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[22]
<P> --register power-up is low

<P><A NAME="R1_readdata[22]">R1_readdata[22]</A> = DFFEAS(<A HREF="#HB1_right_channel_fifo_write_space[6]">HB1_right_channel_fifo_write_space[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --PC3_av_readdata_pre[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[22]">PC3_av_readdata_pre[22]</A> = DFFEAS(<A HREF="#U1L46">U1L46</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#HC2_b_full">HC2_b_full</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --YD1_av_ld_byte3_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte3_data[6]">YD1_av_ld_byte3_data[6]</A> = DFFEAS(<A HREF="#GD1L59">GD1L59</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#YD1L1051">YD1L1051</A>, <A HREF="#YD1L925">YD1L925</A>,  ,  , <A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>);


<P> --BE1_readdata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
<P> --register power-up is low

<P><A NAME="BE1_readdata[26]">BE1_readdata[26]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[26]">CF1_q_a[26]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --R1_readdata[23] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[23]
<P> --register power-up is low

<P><A NAME="R1_readdata[23]">R1_readdata[23]</A> = DFFEAS(<A HREF="#HB1_right_channel_fifo_write_space[7]">HB1_right_channel_fifo_write_space[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --YD1_av_ld_byte3_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte3_data[7]">YD1_av_ld_byte3_data[7]</A> = DFFEAS(<A HREF="#GD1L61">GD1L61</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#YD1L1051">YD1L1051</A>, <A HREF="#YD1L925">YD1L925</A>,  ,  , <A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>);


<P> --BE1_readdata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
<P> --register power-up is low

<P><A NAME="BE1_readdata[27]">BE1_readdata[27]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[27]">CF1_q_a[27]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --YD1_E_shift_rot_result[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[29]">YD1_E_shift_rot_result[29]</A> = DFFEAS(<A HREF="#YD1L505">YD1L505</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[29]">YD1_E_src1[29]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --DE1_q_b[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[27]_PORT_A_data_in">DE1_q_b[27]_PORT_A_data_in</A> = <A HREF="#YD1L913">YD1L913</A>;
<P><A NAME="DE1_q_b[27]_PORT_A_data_in_reg">DE1_q_b[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[27]_PORT_A_data_in">DE1_q_b[27]_PORT_A_data_in</A>, DE1_q_b[27]_clock_0, , , );
<P><A NAME="DE1_q_b[27]_PORT_A_address">DE1_q_b[27]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[27]_PORT_A_address_reg">DE1_q_b[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[27]_PORT_A_address">DE1_q_b[27]_PORT_A_address</A>, DE1_q_b[27]_clock_0, , , );
<P><A NAME="DE1_q_b[27]_PORT_B_address">DE1_q_b[27]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[27]_PORT_B_address_reg">DE1_q_b[27]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[27]_PORT_B_address">DE1_q_b[27]_PORT_B_address</A>, DE1_q_b[27]_clock_1, , , );
<P><A NAME="DE1_q_b[27]_PORT_A_write_enable">DE1_q_b[27]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[27]_PORT_A_write_enable_reg">DE1_q_b[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[27]_PORT_A_write_enable">DE1_q_b[27]_PORT_A_write_enable</A>, DE1_q_b[27]_clock_0, , , );
<P><A NAME="DE1_q_b[27]_PORT_B_read_enable">DE1_q_b[27]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[27]_PORT_B_read_enable_reg">DE1_q_b[27]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[27]_PORT_B_read_enable">DE1_q_b[27]_PORT_B_read_enable</A>, DE1_q_b[27]_clock_1, , , );
<P><A NAME="DE1_q_b[27]_clock_0">DE1_q_b[27]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[27]_clock_1">DE1_q_b[27]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[27]_clock_enable_0">DE1_q_b[27]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[27]_PORT_B_data_out">DE1_q_b[27]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[27]_PORT_A_data_in_reg">DE1_q_b[27]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[27]_PORT_A_address_reg">DE1_q_b[27]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[27]_PORT_B_address_reg">DE1_q_b[27]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[27]_PORT_A_write_enable_reg">DE1_q_b[27]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[27]_PORT_B_read_enable_reg">DE1_q_b[27]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[27]_clock_0">DE1_q_b[27]_clock_0</A>, <A HREF="#DE1_q_b[27]_clock_1">DE1_q_b[27]_clock_1</A>, <A HREF="#DE1_q_b[27]_clock_enable_0">DE1_q_b[27]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[27]">DE1_q_b[27]</A> = <A HREF="#DE1_q_b[27]_PORT_B_data_out">DE1_q_b[27]_PORT_B_data_out</A>[0];


<P> --BE1_readdata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
<P> --register power-up is low

<P><A NAME="BE1_readdata[30]">BE1_readdata[30]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[30]">CF1_q_a[30]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --R1_readdata[26] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[26]
<P> --register power-up is low

<P><A NAME="R1_readdata[26]">R1_readdata[26]</A> = DFFEAS(<A HREF="#HB1_left_channel_fifo_write_space[2]">HB1_left_channel_fifo_write_space[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --R1_readdata[24] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[24]
<P> --register power-up is low

<P><A NAME="R1_readdata[24]">R1_readdata[24]</A> = DFFEAS(<A HREF="#HB1_left_channel_fifo_write_space[0]">HB1_left_channel_fifo_write_space[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --BE1_readdata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
<P> --register power-up is low

<P><A NAME="BE1_readdata[28]">BE1_readdata[28]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[28]">CF1_q_a[28]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --BE1_readdata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
<P> --register power-up is low

<P><A NAME="BE1_readdata[17]">BE1_readdata[17]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[17]">CF1_q_a[17]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --XC1_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[13]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[13]">XC1_data_reg[13]</A> = DFFEAS(<A HREF="#XC1L25">XC1L25</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --R1_readdata[13] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[13]
<P> --register power-up is low

<P><A NAME="R1_readdata[13]">R1_readdata[13]</A> = DFFEAS(<A HREF="#R1L59">R1L59</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L36">R1L36</A>,  );


<P> --BE1_readdata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
<P> --register power-up is low

<P><A NAME="BE1_readdata[19]">BE1_readdata[19]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[19]">CF1_q_a[19]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --YD1_d_writedata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[19]">YD1_d_writedata[19]</A> = DFFEAS(<A HREF="#DE2_q_b[3]">DE2_q_b[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[19]">DE2_q_b[19]</A>,  ,  , <A HREF="#YD1L575">YD1L575</A>);


<P> --BE1_readdata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
<P> --register power-up is low

<P><A NAME="BE1_readdata[18]">BE1_readdata[18]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[18]">CF1_q_a[18]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --YD1_d_writedata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[18]">YD1_d_writedata[18]</A> = DFFEAS(<A HREF="#DE2_q_b[2]">DE2_q_b[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[18]">DE2_q_b[18]</A>,  ,  , <A HREF="#YD1L575">YD1L575</A>);


<P> --XC1_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[14]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[14]">XC1_data_reg[14]</A> = DFFEAS(<A HREF="#XC1L26">XC1L26</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --R1_readdata[14] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[14]
<P> --register power-up is low

<P><A NAME="R1_readdata[14]">R1_readdata[14]</A> = DFFEAS(<A HREF="#R1L60">R1L60</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L36">R1L36</A>,  );


<P> --BE1_readdata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
<P> --register power-up is low

<P><A NAME="BE1_readdata[20]">BE1_readdata[20]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[20]">CF1_q_a[20]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --YD1_d_writedata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[20]">YD1_d_writedata[20]</A> = DFFEAS(<A HREF="#DE2_q_b[4]">DE2_q_b[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#DE2_q_b[20]">DE2_q_b[20]</A>,  ,  , <A HREF="#YD1L575">YD1L575</A>);


<P> --XC1_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[15]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[15]">XC1_data_reg[15]</A> = DFFEAS(<A HREF="#XC1L27">XC1L27</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --R1_readdata[15] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[15]
<P> --register power-up is low

<P><A NAME="R1_readdata[15]">R1_readdata[15]</A> = DFFEAS(<A HREF="#R1L61">R1L61</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L36">R1L36</A>,  );


<P> --PC3_av_readdata_pre[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[17]">PC3_av_readdata_pre[17]</A> = DFFEAS(<A HREF="#U1L50">U1L50</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --R1_readdata[17] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[17]
<P> --register power-up is low

<P><A NAME="R1_readdata[17]">R1_readdata[17]</A> = DFFEAS(<A HREF="#HB1_right_channel_fifo_write_space[1]">HB1_right_channel_fifo_write_space[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --S1_readdata[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[17]
<P> --register power-up is low

<P><A NAME="S1_readdata[17]">S1_readdata[17]</A> = DFFEAS(<A HREF="#S1L84">S1L84</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L72">S1L72</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --BE1_readdata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
<P> --register power-up is low

<P><A NAME="BE1_readdata[7]">BE1_readdata[7]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[7]">CF1_q_a[7]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --BE1_readdata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
<P> --register power-up is low

<P><A NAME="BE1_readdata[6]">BE1_readdata[6]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[6]">CF1_q_a[6]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --PC3_av_readdata_pre[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[16]">PC3_av_readdata_pre[16]</A> = DFFEAS(<A HREF="#U1L54">U1L54</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --R1_readdata[16] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[16]
<P> --register power-up is low

<P><A NAME="R1_readdata[16]">R1_readdata[16]</A> = DFFEAS(<A HREF="#HB1_right_channel_fifo_write_space[0]">HB1_right_channel_fifo_write_space[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --S1_readdata[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[16]
<P> --register power-up is low

<P><A NAME="S1_readdata[16]">S1_readdata[16]</A> = DFFEAS(<A HREF="#S1L85">S1L85</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L72">S1L72</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --XC1_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[7]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[7]">XC1_data_reg[7]</A> = DFFEAS(<A HREF="#XC1L28">XC1L28</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --PC3_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[7]">PC3_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#A1L212">A1L212</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#JC2_q_b[7]">JC2_q_b[7]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --R1_readdata[7] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[7]
<P> --register power-up is low

<P><A NAME="R1_readdata[7]">R1_readdata[7]</A> = DFFEAS(<A HREF="#R1L62">R1L62</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L36">R1L36</A>,  );


<P> --XC1_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[8]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[8]">XC1_data_reg[8]</A> = DFFEAS(<A HREF="#XC1L29">XC1L29</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --R1_readdata[8] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[8]
<P> --register power-up is low

<P><A NAME="R1_readdata[8]">R1_readdata[8]</A> = DFFEAS(<A HREF="#R1L63">R1L63</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --S1_readdata[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[8]
<P> --register power-up is low

<P><A NAME="S1_readdata[8]">S1_readdata[8]</A> = DFFEAS(<A HREF="#S1L95">S1L95</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --XC1_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[9]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[9]">XC1_data_reg[9]</A> = DFFEAS(<A HREF="#XC1L30">XC1L30</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --R1_readdata[9] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[9]
<P> --register power-up is low

<P><A NAME="R1_readdata[9]">R1_readdata[9]</A> = DFFEAS(<A HREF="#R1L64">R1L64</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --XC1_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[10]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[10]">XC1_data_reg[10]</A> = DFFEAS(<A HREF="#XC1L31">XC1L31</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --R1_readdata[10] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[10]
<P> --register power-up is low

<P><A NAME="R1_readdata[10]">R1_readdata[10]</A> = DFFEAS(<A HREF="#R1L65">R1L65</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L36">R1L36</A>,  );


<P> --XC1_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[11]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[11]">XC1_data_reg[11]</A> = DFFEAS(<A HREF="#XC1L32">XC1L32</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --R1_readdata[11] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[11]
<P> --register power-up is low

<P><A NAME="R1_readdata[11]">R1_readdata[11]</A> = DFFEAS(<A HREF="#R1L66">R1L66</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L36">R1L36</A>,  );


<P> --XC1_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[12]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[12]">XC1_data_reg[12]</A> = DFFEAS(<A HREF="#XC1L33">XC1L33</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --R1_readdata[12] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[12]
<P> --register power-up is low

<P><A NAME="R1_readdata[12]">R1_readdata[12]</A> = DFFEAS(<A HREF="#R1L67">R1L67</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L36">R1L36</A>,  );


<P> --S1_s_serial_transfer.STATE_2_WRITE_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER
<P> --register power-up is low

<P><A NAME="S1_s_serial_transfer.STATE_2_WRITE_TRANSFER">S1_s_serial_transfer.STATE_2_WRITE_TRANSFER</A> = DFFEAS(<A HREF="#S1L4">S1L4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --YD1L218 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
<P><A NAME="YD1L218_adder_eqn">YD1L218_adder_eqn</A> = ( !<A HREF="#YD1_E_invert_arith_src_msb">YD1_E_invert_arith_src_msb</A> $ (!<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (<A HREF="#YD1_E_src2[31]">YD1_E_src2[31]</A>)) ) + ( !<A HREF="#YD1_E_invert_arith_src_msb">YD1_E_invert_arith_src_msb</A> $ (!<A HREF="#YD1_E_src1[31]">YD1_E_src1[31]</A>) ) + ( <A HREF="#YD1L223">YD1L223</A> );
<P><A NAME="YD1L218">YD1L218</A> = SUM(<A HREF="#YD1L218_adder_eqn">YD1L218_adder_eqn</A>);

<P> --YD1L219 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
<P><A NAME="YD1L219_adder_eqn">YD1L219_adder_eqn</A> = ( !<A HREF="#YD1_E_invert_arith_src_msb">YD1_E_invert_arith_src_msb</A> $ (!<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (<A HREF="#YD1_E_src2[31]">YD1_E_src2[31]</A>)) ) + ( !<A HREF="#YD1_E_invert_arith_src_msb">YD1_E_invert_arith_src_msb</A> $ (!<A HREF="#YD1_E_src1[31]">YD1_E_src1[31]</A>) ) + ( <A HREF="#YD1L223">YD1L223</A> );
<P><A NAME="YD1L219">YD1L219</A> = CARRY(<A HREF="#YD1L219_adder_eqn">YD1L219_adder_eqn</A>);


<P> --DE2_q_b[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[29]_PORT_A_data_in">DE2_q_b[29]_PORT_A_data_in</A> = <A HREF="#YD1L915">YD1L915</A>;
<P><A NAME="DE2_q_b[29]_PORT_A_data_in_reg">DE2_q_b[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[29]_PORT_A_data_in">DE2_q_b[29]_PORT_A_data_in</A>, DE2_q_b[29]_clock_0, , , );
<P><A NAME="DE2_q_b[29]_PORT_A_address">DE2_q_b[29]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[29]_PORT_A_address_reg">DE2_q_b[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[29]_PORT_A_address">DE2_q_b[29]_PORT_A_address</A>, DE2_q_b[29]_clock_0, , , );
<P><A NAME="DE2_q_b[29]_PORT_B_address">DE2_q_b[29]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[29]_PORT_B_address_reg">DE2_q_b[29]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[29]_PORT_B_address">DE2_q_b[29]_PORT_B_address</A>, DE2_q_b[29]_clock_1, , , );
<P><A NAME="DE2_q_b[29]_PORT_A_write_enable">DE2_q_b[29]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[29]_PORT_A_write_enable_reg">DE2_q_b[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[29]_PORT_A_write_enable">DE2_q_b[29]_PORT_A_write_enable</A>, DE2_q_b[29]_clock_0, , , );
<P><A NAME="DE2_q_b[29]_PORT_B_read_enable">DE2_q_b[29]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[29]_PORT_B_read_enable_reg">DE2_q_b[29]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[29]_PORT_B_read_enable">DE2_q_b[29]_PORT_B_read_enable</A>, DE2_q_b[29]_clock_1, , , );
<P><A NAME="DE2_q_b[29]_clock_0">DE2_q_b[29]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[29]_clock_1">DE2_q_b[29]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[29]_clock_enable_0">DE2_q_b[29]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[29]_PORT_B_data_out">DE2_q_b[29]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[29]_PORT_A_data_in_reg">DE2_q_b[29]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[29]_PORT_A_address_reg">DE2_q_b[29]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[29]_PORT_B_address_reg">DE2_q_b[29]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[29]_PORT_A_write_enable_reg">DE2_q_b[29]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[29]_PORT_B_read_enable_reg">DE2_q_b[29]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[29]_clock_0">DE2_q_b[29]_clock_0</A>, <A HREF="#DE2_q_b[29]_clock_1">DE2_q_b[29]_clock_1</A>, <A HREF="#DE2_q_b[29]_clock_enable_0">DE2_q_b[29]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[29]">DE2_q_b[29]</A> = <A HREF="#DE2_q_b[29]_PORT_B_data_out">DE2_q_b[29]_PORT_B_data_out</A>[0];


<P> --DE1_q_b[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[29]_PORT_A_data_in">DE1_q_b[29]_PORT_A_data_in</A> = <A HREF="#YD1L915">YD1L915</A>;
<P><A NAME="DE1_q_b[29]_PORT_A_data_in_reg">DE1_q_b[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[29]_PORT_A_data_in">DE1_q_b[29]_PORT_A_data_in</A>, DE1_q_b[29]_clock_0, , , );
<P><A NAME="DE1_q_b[29]_PORT_A_address">DE1_q_b[29]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[29]_PORT_A_address_reg">DE1_q_b[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[29]_PORT_A_address">DE1_q_b[29]_PORT_A_address</A>, DE1_q_b[29]_clock_0, , , );
<P><A NAME="DE1_q_b[29]_PORT_B_address">DE1_q_b[29]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[29]_PORT_B_address_reg">DE1_q_b[29]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[29]_PORT_B_address">DE1_q_b[29]_PORT_B_address</A>, DE1_q_b[29]_clock_1, , , );
<P><A NAME="DE1_q_b[29]_PORT_A_write_enable">DE1_q_b[29]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[29]_PORT_A_write_enable_reg">DE1_q_b[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[29]_PORT_A_write_enable">DE1_q_b[29]_PORT_A_write_enable</A>, DE1_q_b[29]_clock_0, , , );
<P><A NAME="DE1_q_b[29]_PORT_B_read_enable">DE1_q_b[29]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[29]_PORT_B_read_enable_reg">DE1_q_b[29]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[29]_PORT_B_read_enable">DE1_q_b[29]_PORT_B_read_enable</A>, DE1_q_b[29]_clock_1, , , );
<P><A NAME="DE1_q_b[29]_clock_0">DE1_q_b[29]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[29]_clock_1">DE1_q_b[29]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[29]_clock_enable_0">DE1_q_b[29]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[29]_PORT_B_data_out">DE1_q_b[29]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[29]_PORT_A_data_in_reg">DE1_q_b[29]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[29]_PORT_A_address_reg">DE1_q_b[29]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[29]_PORT_B_address_reg">DE1_q_b[29]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[29]_PORT_A_write_enable_reg">DE1_q_b[29]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[29]_PORT_B_read_enable_reg">DE1_q_b[29]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[29]_clock_0">DE1_q_b[29]_clock_0</A>, <A HREF="#DE1_q_b[29]_clock_1">DE1_q_b[29]_clock_1</A>, <A HREF="#DE1_q_b[29]_clock_enable_0">DE1_q_b[29]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[29]">DE1_q_b[29]</A> = <A HREF="#DE1_q_b[29]_PORT_B_data_out">DE1_q_b[29]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[28]_PORT_A_data_in">DE2_q_b[28]_PORT_A_data_in</A> = <A HREF="#YD1L914">YD1L914</A>;
<P><A NAME="DE2_q_b[28]_PORT_A_data_in_reg">DE2_q_b[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[28]_PORT_A_data_in">DE2_q_b[28]_PORT_A_data_in</A>, DE2_q_b[28]_clock_0, , , );
<P><A NAME="DE2_q_b[28]_PORT_A_address">DE2_q_b[28]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[28]_PORT_A_address_reg">DE2_q_b[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[28]_PORT_A_address">DE2_q_b[28]_PORT_A_address</A>, DE2_q_b[28]_clock_0, , , );
<P><A NAME="DE2_q_b[28]_PORT_B_address">DE2_q_b[28]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[28]_PORT_B_address_reg">DE2_q_b[28]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[28]_PORT_B_address">DE2_q_b[28]_PORT_B_address</A>, DE2_q_b[28]_clock_1, , , );
<P><A NAME="DE2_q_b[28]_PORT_A_write_enable">DE2_q_b[28]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[28]_PORT_A_write_enable_reg">DE2_q_b[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[28]_PORT_A_write_enable">DE2_q_b[28]_PORT_A_write_enable</A>, DE2_q_b[28]_clock_0, , , );
<P><A NAME="DE2_q_b[28]_PORT_B_read_enable">DE2_q_b[28]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[28]_PORT_B_read_enable_reg">DE2_q_b[28]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[28]_PORT_B_read_enable">DE2_q_b[28]_PORT_B_read_enable</A>, DE2_q_b[28]_clock_1, , , );
<P><A NAME="DE2_q_b[28]_clock_0">DE2_q_b[28]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[28]_clock_1">DE2_q_b[28]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[28]_clock_enable_0">DE2_q_b[28]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[28]_PORT_B_data_out">DE2_q_b[28]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[28]_PORT_A_data_in_reg">DE2_q_b[28]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[28]_PORT_A_address_reg">DE2_q_b[28]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[28]_PORT_B_address_reg">DE2_q_b[28]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[28]_PORT_A_write_enable_reg">DE2_q_b[28]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[28]_PORT_B_read_enable_reg">DE2_q_b[28]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[28]_clock_0">DE2_q_b[28]_clock_0</A>, <A HREF="#DE2_q_b[28]_clock_1">DE2_q_b[28]_clock_1</A>, <A HREF="#DE2_q_b[28]_clock_enable_0">DE2_q_b[28]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[28]">DE2_q_b[28]</A> = <A HREF="#DE2_q_b[28]_PORT_B_data_out">DE2_q_b[28]_PORT_B_data_out</A>[0];


<P> --DE1_q_b[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[28]_PORT_A_data_in">DE1_q_b[28]_PORT_A_data_in</A> = <A HREF="#YD1L914">YD1L914</A>;
<P><A NAME="DE1_q_b[28]_PORT_A_data_in_reg">DE1_q_b[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[28]_PORT_A_data_in">DE1_q_b[28]_PORT_A_data_in</A>, DE1_q_b[28]_clock_0, , , );
<P><A NAME="DE1_q_b[28]_PORT_A_address">DE1_q_b[28]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[28]_PORT_A_address_reg">DE1_q_b[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[28]_PORT_A_address">DE1_q_b[28]_PORT_A_address</A>, DE1_q_b[28]_clock_0, , , );
<P><A NAME="DE1_q_b[28]_PORT_B_address">DE1_q_b[28]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[28]_PORT_B_address_reg">DE1_q_b[28]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[28]_PORT_B_address">DE1_q_b[28]_PORT_B_address</A>, DE1_q_b[28]_clock_1, , , );
<P><A NAME="DE1_q_b[28]_PORT_A_write_enable">DE1_q_b[28]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[28]_PORT_A_write_enable_reg">DE1_q_b[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[28]_PORT_A_write_enable">DE1_q_b[28]_PORT_A_write_enable</A>, DE1_q_b[28]_clock_0, , , );
<P><A NAME="DE1_q_b[28]_PORT_B_read_enable">DE1_q_b[28]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[28]_PORT_B_read_enable_reg">DE1_q_b[28]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[28]_PORT_B_read_enable">DE1_q_b[28]_PORT_B_read_enable</A>, DE1_q_b[28]_clock_1, , , );
<P><A NAME="DE1_q_b[28]_clock_0">DE1_q_b[28]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[28]_clock_1">DE1_q_b[28]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[28]_clock_enable_0">DE1_q_b[28]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[28]_PORT_B_data_out">DE1_q_b[28]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[28]_PORT_A_data_in_reg">DE1_q_b[28]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[28]_PORT_A_address_reg">DE1_q_b[28]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[28]_PORT_B_address_reg">DE1_q_b[28]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[28]_PORT_A_write_enable_reg">DE1_q_b[28]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[28]_PORT_B_read_enable_reg">DE1_q_b[28]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[28]_clock_0">DE1_q_b[28]_clock_0</A>, <A HREF="#DE1_q_b[28]_clock_1">DE1_q_b[28]_clock_1</A>, <A HREF="#DE1_q_b[28]_clock_enable_0">DE1_q_b[28]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[28]">DE1_q_b[28]</A> = <A HREF="#DE1_q_b[28]_PORT_B_data_out">DE1_q_b[28]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[27]_PORT_A_data_in">DE2_q_b[27]_PORT_A_data_in</A> = <A HREF="#YD1L913">YD1L913</A>;
<P><A NAME="DE2_q_b[27]_PORT_A_data_in_reg">DE2_q_b[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[27]_PORT_A_data_in">DE2_q_b[27]_PORT_A_data_in</A>, DE2_q_b[27]_clock_0, , , );
<P><A NAME="DE2_q_b[27]_PORT_A_address">DE2_q_b[27]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[27]_PORT_A_address_reg">DE2_q_b[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[27]_PORT_A_address">DE2_q_b[27]_PORT_A_address</A>, DE2_q_b[27]_clock_0, , , );
<P><A NAME="DE2_q_b[27]_PORT_B_address">DE2_q_b[27]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[27]_PORT_B_address_reg">DE2_q_b[27]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[27]_PORT_B_address">DE2_q_b[27]_PORT_B_address</A>, DE2_q_b[27]_clock_1, , , );
<P><A NAME="DE2_q_b[27]_PORT_A_write_enable">DE2_q_b[27]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[27]_PORT_A_write_enable_reg">DE2_q_b[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[27]_PORT_A_write_enable">DE2_q_b[27]_PORT_A_write_enable</A>, DE2_q_b[27]_clock_0, , , );
<P><A NAME="DE2_q_b[27]_PORT_B_read_enable">DE2_q_b[27]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[27]_PORT_B_read_enable_reg">DE2_q_b[27]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[27]_PORT_B_read_enable">DE2_q_b[27]_PORT_B_read_enable</A>, DE2_q_b[27]_clock_1, , , );
<P><A NAME="DE2_q_b[27]_clock_0">DE2_q_b[27]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[27]_clock_1">DE2_q_b[27]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[27]_clock_enable_0">DE2_q_b[27]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[27]_PORT_B_data_out">DE2_q_b[27]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[27]_PORT_A_data_in_reg">DE2_q_b[27]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[27]_PORT_A_address_reg">DE2_q_b[27]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[27]_PORT_B_address_reg">DE2_q_b[27]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[27]_PORT_A_write_enable_reg">DE2_q_b[27]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[27]_PORT_B_read_enable_reg">DE2_q_b[27]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[27]_clock_0">DE2_q_b[27]_clock_0</A>, <A HREF="#DE2_q_b[27]_clock_1">DE2_q_b[27]_clock_1</A>, <A HREF="#DE2_q_b[27]_clock_enable_0">DE2_q_b[27]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[27]">DE2_q_b[27]</A> = <A HREF="#DE2_q_b[27]_PORT_B_data_out">DE2_q_b[27]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[31]_PORT_A_data_in">DE2_q_b[31]_PORT_A_data_in</A> = <A HREF="#YD1L917">YD1L917</A>;
<P><A NAME="DE2_q_b[31]_PORT_A_data_in_reg">DE2_q_b[31]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[31]_PORT_A_data_in">DE2_q_b[31]_PORT_A_data_in</A>, DE2_q_b[31]_clock_0, , , );
<P><A NAME="DE2_q_b[31]_PORT_A_address">DE2_q_b[31]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[31]_PORT_A_address_reg">DE2_q_b[31]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[31]_PORT_A_address">DE2_q_b[31]_PORT_A_address</A>, DE2_q_b[31]_clock_0, , , );
<P><A NAME="DE2_q_b[31]_PORT_B_address">DE2_q_b[31]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[31]_PORT_B_address_reg">DE2_q_b[31]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[31]_PORT_B_address">DE2_q_b[31]_PORT_B_address</A>, DE2_q_b[31]_clock_1, , , );
<P><A NAME="DE2_q_b[31]_PORT_A_write_enable">DE2_q_b[31]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[31]_PORT_A_write_enable_reg">DE2_q_b[31]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[31]_PORT_A_write_enable">DE2_q_b[31]_PORT_A_write_enable</A>, DE2_q_b[31]_clock_0, , , );
<P><A NAME="DE2_q_b[31]_PORT_B_read_enable">DE2_q_b[31]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[31]_PORT_B_read_enable_reg">DE2_q_b[31]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[31]_PORT_B_read_enable">DE2_q_b[31]_PORT_B_read_enable</A>, DE2_q_b[31]_clock_1, , , );
<P><A NAME="DE2_q_b[31]_clock_0">DE2_q_b[31]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[31]_clock_1">DE2_q_b[31]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[31]_clock_enable_0">DE2_q_b[31]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[31]_PORT_B_data_out">DE2_q_b[31]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[31]_PORT_A_data_in_reg">DE2_q_b[31]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[31]_PORT_A_address_reg">DE2_q_b[31]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[31]_PORT_B_address_reg">DE2_q_b[31]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[31]_PORT_A_write_enable_reg">DE2_q_b[31]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[31]_PORT_B_read_enable_reg">DE2_q_b[31]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[31]_clock_0">DE2_q_b[31]_clock_0</A>, <A HREF="#DE2_q_b[31]_clock_1">DE2_q_b[31]_clock_1</A>, <A HREF="#DE2_q_b[31]_clock_enable_0">DE2_q_b[31]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[31]">DE2_q_b[31]</A> = <A HREF="#DE2_q_b[31]_PORT_B_data_out">DE2_q_b[31]_PORT_B_data_out</A>[0];


<P> --DE1_q_b[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[31]_PORT_A_data_in">DE1_q_b[31]_PORT_A_data_in</A> = <A HREF="#YD1L917">YD1L917</A>;
<P><A NAME="DE1_q_b[31]_PORT_A_data_in_reg">DE1_q_b[31]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[31]_PORT_A_data_in">DE1_q_b[31]_PORT_A_data_in</A>, DE1_q_b[31]_clock_0, , , );
<P><A NAME="DE1_q_b[31]_PORT_A_address">DE1_q_b[31]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[31]_PORT_A_address_reg">DE1_q_b[31]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[31]_PORT_A_address">DE1_q_b[31]_PORT_A_address</A>, DE1_q_b[31]_clock_0, , , );
<P><A NAME="DE1_q_b[31]_PORT_B_address">DE1_q_b[31]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[31]_PORT_B_address_reg">DE1_q_b[31]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[31]_PORT_B_address">DE1_q_b[31]_PORT_B_address</A>, DE1_q_b[31]_clock_1, , , );
<P><A NAME="DE1_q_b[31]_PORT_A_write_enable">DE1_q_b[31]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[31]_PORT_A_write_enable_reg">DE1_q_b[31]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[31]_PORT_A_write_enable">DE1_q_b[31]_PORT_A_write_enable</A>, DE1_q_b[31]_clock_0, , , );
<P><A NAME="DE1_q_b[31]_PORT_B_read_enable">DE1_q_b[31]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[31]_PORT_B_read_enable_reg">DE1_q_b[31]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[31]_PORT_B_read_enable">DE1_q_b[31]_PORT_B_read_enable</A>, DE1_q_b[31]_clock_1, , , );
<P><A NAME="DE1_q_b[31]_clock_0">DE1_q_b[31]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[31]_clock_1">DE1_q_b[31]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[31]_clock_enable_0">DE1_q_b[31]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[31]_PORT_B_data_out">DE1_q_b[31]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[31]_PORT_A_data_in_reg">DE1_q_b[31]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[31]_PORT_A_address_reg">DE1_q_b[31]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[31]_PORT_B_address_reg">DE1_q_b[31]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[31]_PORT_A_write_enable_reg">DE1_q_b[31]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[31]_PORT_B_read_enable_reg">DE1_q_b[31]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[31]_clock_0">DE1_q_b[31]_clock_0</A>, <A HREF="#DE1_q_b[31]_clock_1">DE1_q_b[31]_clock_1</A>, <A HREF="#DE1_q_b[31]_clock_enable_0">DE1_q_b[31]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[31]">DE1_q_b[31]</A> = <A HREF="#DE1_q_b[31]_PORT_B_data_out">DE1_q_b[31]_PORT_B_data_out</A>[0];


<P> --DE2_q_b[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE2_q_b[30]_PORT_A_data_in">DE2_q_b[30]_PORT_A_data_in</A> = <A HREF="#YD1L916">YD1L916</A>;
<P><A NAME="DE2_q_b[30]_PORT_A_data_in_reg">DE2_q_b[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE2_q_b[30]_PORT_A_data_in">DE2_q_b[30]_PORT_A_data_in</A>, DE2_q_b[30]_clock_0, , , );
<P><A NAME="DE2_q_b[30]_PORT_A_address">DE2_q_b[30]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE2_q_b[30]_PORT_A_address_reg">DE2_q_b[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE2_q_b[30]_PORT_A_address">DE2_q_b[30]_PORT_A_address</A>, DE2_q_b[30]_clock_0, , , );
<P><A NAME="DE2_q_b[30]_PORT_B_address">DE2_q_b[30]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>, <A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>, <A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>, <A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>, <A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>);
<P><A NAME="DE2_q_b[30]_PORT_B_address_reg">DE2_q_b[30]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE2_q_b[30]_PORT_B_address">DE2_q_b[30]_PORT_B_address</A>, DE2_q_b[30]_clock_1, , , );
<P><A NAME="DE2_q_b[30]_PORT_A_write_enable">DE2_q_b[30]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[30]_PORT_A_write_enable_reg">DE2_q_b[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[30]_PORT_A_write_enable">DE2_q_b[30]_PORT_A_write_enable</A>, DE2_q_b[30]_clock_0, , , );
<P><A NAME="DE2_q_b[30]_PORT_B_read_enable">DE2_q_b[30]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE2_q_b[30]_PORT_B_read_enable_reg">DE2_q_b[30]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE2_q_b[30]_PORT_B_read_enable">DE2_q_b[30]_PORT_B_read_enable</A>, DE2_q_b[30]_clock_1, , , );
<P><A NAME="DE2_q_b[30]_clock_0">DE2_q_b[30]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[30]_clock_1">DE2_q_b[30]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE2_q_b[30]_clock_enable_0">DE2_q_b[30]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE2_q_b[30]_PORT_B_data_out">DE2_q_b[30]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE2_q_b[30]_PORT_A_data_in_reg">DE2_q_b[30]_PORT_A_data_in_reg</A>, , <A HREF="#DE2_q_b[30]_PORT_A_address_reg">DE2_q_b[30]_PORT_A_address_reg</A>, <A HREF="#DE2_q_b[30]_PORT_B_address_reg">DE2_q_b[30]_PORT_B_address_reg</A>, <A HREF="#DE2_q_b[30]_PORT_A_write_enable_reg">DE2_q_b[30]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE2_q_b[30]_PORT_B_read_enable_reg">DE2_q_b[30]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE2_q_b[30]_clock_0">DE2_q_b[30]_clock_0</A>, <A HREF="#DE2_q_b[30]_clock_1">DE2_q_b[30]_clock_1</A>, <A HREF="#DE2_q_b[30]_clock_enable_0">DE2_q_b[30]_clock_enable_0</A>, , , , , );
<P><A NAME="DE2_q_b[30]">DE2_q_b[30]</A> = <A HREF="#DE2_q_b[30]_PORT_B_data_out">DE2_q_b[30]_PORT_B_data_out</A>[0];


<P> --DE1_q_b[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="DE1_q_b[30]_PORT_A_data_in">DE1_q_b[30]_PORT_A_data_in</A> = <A HREF="#YD1L916">YD1L916</A>;
<P><A NAME="DE1_q_b[30]_PORT_A_data_in_reg">DE1_q_b[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#DE1_q_b[30]_PORT_A_data_in">DE1_q_b[30]_PORT_A_data_in</A>, DE1_q_b[30]_clock_0, , , );
<P><A NAME="DE1_q_b[30]_PORT_A_address">DE1_q_b[30]_PORT_A_address</A> = BUS(<A HREF="#YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A>, <A HREF="#YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A>, <A HREF="#YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A>, <A HREF="#YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A>, <A HREF="#YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A>);
<P><A NAME="DE1_q_b[30]_PORT_A_address_reg">DE1_q_b[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#DE1_q_b[30]_PORT_A_address">DE1_q_b[30]_PORT_A_address</A>, DE1_q_b[30]_clock_0, , , );
<P><A NAME="DE1_q_b[30]_PORT_B_address">DE1_q_b[30]_PORT_B_address</A> = BUS(<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>, <A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>, <A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>, <A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>, <A HREF="#YD1_D_iw[31]">YD1_D_iw[31]</A>);
<P><A NAME="DE1_q_b[30]_PORT_B_address_reg">DE1_q_b[30]_PORT_B_address_reg</A> = DFFE(<A HREF="#DE1_q_b[30]_PORT_B_address">DE1_q_b[30]_PORT_B_address</A>, DE1_q_b[30]_clock_1, , , );
<P><A NAME="DE1_q_b[30]_PORT_A_write_enable">DE1_q_b[30]_PORT_A_write_enable</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[30]_PORT_A_write_enable_reg">DE1_q_b[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[30]_PORT_A_write_enable">DE1_q_b[30]_PORT_A_write_enable</A>, DE1_q_b[30]_clock_0, , , );
<P><A NAME="DE1_q_b[30]_PORT_B_read_enable">DE1_q_b[30]_PORT_B_read_enable</A> = VCC;
<P><A NAME="DE1_q_b[30]_PORT_B_read_enable_reg">DE1_q_b[30]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#DE1_q_b[30]_PORT_B_read_enable">DE1_q_b[30]_PORT_B_read_enable</A>, DE1_q_b[30]_clock_1, , , );
<P><A NAME="DE1_q_b[30]_clock_0">DE1_q_b[30]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[30]_clock_1">DE1_q_b[30]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="DE1_q_b[30]_clock_enable_0">DE1_q_b[30]_clock_enable_0</A> = <A HREF="#YD1_W_rf_wren">YD1_W_rf_wren</A>;
<P><A NAME="DE1_q_b[30]_PORT_B_data_out">DE1_q_b[30]_PORT_B_data_out</A> = MEMORY(<A HREF="#DE1_q_b[30]_PORT_A_data_in_reg">DE1_q_b[30]_PORT_A_data_in_reg</A>, , <A HREF="#DE1_q_b[30]_PORT_A_address_reg">DE1_q_b[30]_PORT_A_address_reg</A>, <A HREF="#DE1_q_b[30]_PORT_B_address_reg">DE1_q_b[30]_PORT_B_address_reg</A>, <A HREF="#DE1_q_b[30]_PORT_A_write_enable_reg">DE1_q_b[30]_PORT_A_write_enable_reg</A>, , , <A HREF="#DE1_q_b[30]_PORT_B_read_enable_reg">DE1_q_b[30]_PORT_B_read_enable_reg</A>, , , <A HREF="#DE1_q_b[30]_clock_0">DE1_q_b[30]_clock_0</A>, <A HREF="#DE1_q_b[30]_clock_1">DE1_q_b[30]_clock_1</A>, <A HREF="#DE1_q_b[30]_clock_enable_0">DE1_q_b[30]_clock_enable_0</A>, , , , , );
<P><A NAME="DE1_q_b[30]">DE1_q_b[30]</A> = <A HREF="#DE1_q_b[30]_PORT_B_data_out">DE1_q_b[30]_PORT_B_data_out</A>[0];


<P> --UE1_sr[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
<P> --register power-up is low

<P><A NAME="UE1_sr[17]">UE1_sr[17]</A> = DFFEAS(<A HREF="#UE1L65">UE1L65</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --RE1_MonAReg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
<P> --register power-up is low

<P><A NAME="RE1_MonAReg[10]">RE1_MonAReg[10]</A> = DFFEAS(<A HREF="#RE1L3">RE1L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1L49">TE1L49</A>, <A HREF="#TE1_jdo[17]">TE1_jdo[17]</A>,  ,  , <A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>);


<P> --RE1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
<P><A NAME="RE1L19_adder_eqn">RE1L19_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[9]">RE1_MonAReg[9]</A> ) + ( GND ) + ( <A HREF="#RE1L36">RE1L36</A> );
<P><A NAME="RE1L19">RE1L19</A> = SUM(<A HREF="#RE1L19_adder_eqn">RE1L19_adder_eqn</A>);

<P> --RE1L20 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
<P><A NAME="RE1L20_adder_eqn">RE1L20_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[9]">RE1_MonAReg[9]</A> ) + ( GND ) + ( <A HREF="#RE1L36">RE1L36</A> );
<P><A NAME="RE1L20">RE1L20</A> = CARRY(<A HREF="#RE1L20_adder_eqn">RE1L20_adder_eqn</A>);


<P> --NC8_mem[3][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]
<P> --register power-up is low

<P><A NAME="NC8_mem[3][87]">NC8_mem[3][87]</A> = DFFEAS(<A HREF="#MC8L14">MC8L14</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L4">NC8L4</A>, <A HREF="#NC8_mem[4][87]">NC8_mem[4][87]</A>,  ,  , <A HREF="#NC8_mem_used[4]">NC8_mem_used[4]</A>);


<P> --NC8_mem[3][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]
<P> --register power-up is low

<P><A NAME="NC8_mem[3][19]">NC8_mem[3][19]</A> = DFFEAS(<A HREF="#XC2L70">XC2L70</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L4">NC8L4</A>, <A HREF="#NC8_mem[4][19]">NC8_mem[4][19]</A>,  ,  , <A HREF="#NC8_mem_used[4]">NC8_mem_used[4]</A>);


<P> --JD8_burst_uncompress_address_offset[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]
<P> --register power-up is low

<P><A NAME="JD8_burst_uncompress_address_offset[0]">JD8_burst_uncompress_address_offset[0]</A> = DFFEAS(<A HREF="#JD8L6">JD8L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8L2">MC8L2</A>, <A HREF="#A1L212">A1L212</A>,  ,  , !<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>);


<P> --NC8_mem[3][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]
<P> --register power-up is low

<P><A NAME="NC8_mem[3][88]">NC8_mem[3][88]</A> = DFFEAS(<A HREF="#XC2L95">XC2L95</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L4">NC8L4</A>, <A HREF="#NC8_mem[4][88]">NC8_mem[4][88]</A>,  ,  , <A HREF="#NC8_mem_used[4]">NC8_mem_used[4]</A>);


<P> --QD1_ram_block1a0 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a0_PORT_A_data_in">QD1_ram_block1a0_PORT_A_data_in</A> = <A HREF="#W1_za_data[0]">W1_za_data[0]</A>;
<P><A NAME="QD1_ram_block1a0_PORT_A_data_in_reg">QD1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a0_PORT_A_data_in">QD1_ram_block1a0_PORT_A_data_in</A>, QD1_ram_block1a0_clock_0, , , );
<P><A NAME="QD1_ram_block1a0_PORT_A_address">QD1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a0_PORT_A_address_reg">QD1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a0_PORT_A_address">QD1_ram_block1a0_PORT_A_address</A>, QD1_ram_block1a0_clock_0, , , );
<P><A NAME="QD1_ram_block1a0_PORT_B_address">QD1_ram_block1a0_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a0_PORT_B_address_reg">QD1_ram_block1a0_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a0_PORT_B_address">QD1_ram_block1a0_PORT_B_address</A>, QD1_ram_block1a0_clock_0, , , );
<P><A NAME="QD1_ram_block1a0_PORT_A_write_enable">QD1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a0_PORT_A_write_enable_reg">QD1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a0_PORT_A_write_enable">QD1_ram_block1a0_PORT_A_write_enable</A>, QD1_ram_block1a0_clock_0, , , );
<P><A NAME="QD1_ram_block1a0_PORT_B_read_enable">QD1_ram_block1a0_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a0_PORT_B_read_enable_reg">QD1_ram_block1a0_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a0_PORT_B_read_enable">QD1_ram_block1a0_PORT_B_read_enable</A>, QD1_ram_block1a0_clock_0, , , );
<P><A NAME="QD1_ram_block1a0_clock_0">QD1_ram_block1a0_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a0_PORT_B_data_out">QD1_ram_block1a0_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a0_PORT_A_data_in_reg">QD1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a0_PORT_A_address_reg">QD1_ram_block1a0_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a0_PORT_B_address_reg">QD1_ram_block1a0_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a0_PORT_A_write_enable_reg">QD1_ram_block1a0_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a0_PORT_B_read_enable_reg">QD1_ram_block1a0_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a0_clock_0">QD1_ram_block1a0_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a0">QD1_ram_block1a0</A> = <A HREF="#QD1_ram_block1a0_PORT_B_data_out">QD1_ram_block1a0_PORT_B_data_out</A>[0];


<P> --JC2_q_b[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC2_q_b[0]_PORT_A_data_in">JC2_q_b[0]_PORT_A_data_in</A> = <A HREF="#AC1_wdata[0]">AC1_wdata[0]</A>;
<P><A NAME="JC2_q_b[0]_PORT_A_data_in_reg">JC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC2_q_b[0]_PORT_A_data_in">JC2_q_b[0]_PORT_A_data_in</A>, JC2_q_b[0]_clock_0, , , );
<P><A NAME="JC2_q_b[0]_PORT_A_address">JC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#KC4_counter_reg_bit[0]">KC4_counter_reg_bit[0]</A>, <A HREF="#KC4_counter_reg_bit[1]">KC4_counter_reg_bit[1]</A>, <A HREF="#KC4_counter_reg_bit[2]">KC4_counter_reg_bit[2]</A>, <A HREF="#KC4_counter_reg_bit[3]">KC4_counter_reg_bit[3]</A>, <A HREF="#KC4_counter_reg_bit[4]">KC4_counter_reg_bit[4]</A>, <A HREF="#KC4_counter_reg_bit[5]">KC4_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[0]_PORT_A_address_reg">JC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC2_q_b[0]_PORT_A_address">JC2_q_b[0]_PORT_A_address</A>, JC2_q_b[0]_clock_0, , , );
<P><A NAME="JC2_q_b[0]_PORT_B_address">JC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#KC3_counter_reg_bit[0]">KC3_counter_reg_bit[0]</A>, <A HREF="#KC3_counter_reg_bit[1]">KC3_counter_reg_bit[1]</A>, <A HREF="#KC3_counter_reg_bit[2]">KC3_counter_reg_bit[2]</A>, <A HREF="#KC3_counter_reg_bit[3]">KC3_counter_reg_bit[3]</A>, <A HREF="#KC3_counter_reg_bit[4]">KC3_counter_reg_bit[4]</A>, <A HREF="#KC3_counter_reg_bit[5]">KC3_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[0]_PORT_B_address_reg">JC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC2_q_b[0]_PORT_B_address">JC2_q_b[0]_PORT_B_address</A>, JC2_q_b[0]_clock_1, , , JC2_q_b[0]_clock_enable_1);
<P><A NAME="JC2_q_b[0]_PORT_A_write_enable">JC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[0]_PORT_A_write_enable_reg">JC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[0]_PORT_A_write_enable">JC2_q_b[0]_PORT_A_write_enable</A>, JC2_q_b[0]_clock_0, , , );
<P><A NAME="JC2_q_b[0]_PORT_B_read_enable">JC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC2_q_b[0]_PORT_B_read_enable_reg">JC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[0]_PORT_B_read_enable">JC2_q_b[0]_PORT_B_read_enable</A>, JC2_q_b[0]_clock_1, , , JC2_q_b[0]_clock_enable_1);
<P><A NAME="JC2_q_b[0]_clock_0">JC2_q_b[0]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[0]_clock_1">JC2_q_b[0]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[0]_clock_enable_0">JC2_q_b[0]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[0]_clock_enable_1">JC2_q_b[0]_clock_enable_1</A> = <A HREF="#U1L85">U1L85</A>;
<P><A NAME="JC2_q_b[0]_PORT_B_data_out">JC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC2_q_b[0]_PORT_A_data_in_reg">JC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#JC2_q_b[0]_PORT_A_address_reg">JC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#JC2_q_b[0]_PORT_B_address_reg">JC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#JC2_q_b[0]_PORT_A_write_enable_reg">JC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC2_q_b[0]_PORT_B_read_enable_reg">JC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC2_q_b[0]_clock_0">JC2_q_b[0]_clock_0</A>, <A HREF="#JC2_q_b[0]_clock_1">JC2_q_b[0]_clock_1</A>, <A HREF="#JC2_q_b[0]_clock_enable_0">JC2_q_b[0]_clock_enable_0</A>, <A HREF="#JC2_q_b[0]_clock_enable_1">JC2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="JC2_q_b[0]">JC2_q_b[0]</A> = <A HREF="#JC2_q_b[0]_PORT_B_data_out">JC2_q_b[0]_PORT_B_data_out</A>[0];


<P> --QB2_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[0]_PORT_A_data_in">QB2_q_b[0]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[0]">GB1_data_in_shift_reg[0]</A>;
<P><A NAME="QB2_q_b[0]_PORT_A_data_in_reg">QB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[0]_PORT_A_data_in">QB2_q_b[0]_PORT_A_data_in</A>, QB2_q_b[0]_clock_0, , , );
<P><A NAME="QB2_q_b[0]_PORT_A_address">QB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[0]_PORT_A_address_reg">QB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[0]_PORT_A_address">QB2_q_b[0]_PORT_A_address</A>, QB2_q_b[0]_clock_0, , , );
<P><A NAME="QB2_q_b[0]_PORT_B_address">QB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[0]_PORT_B_address_reg">QB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[0]_PORT_B_address">QB2_q_b[0]_PORT_B_address</A>, QB2_q_b[0]_clock_1, , , );
<P><A NAME="QB2_q_b[0]_PORT_A_write_enable">QB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[0]_PORT_A_write_enable_reg">QB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[0]_PORT_A_write_enable">QB2_q_b[0]_PORT_A_write_enable</A>, QB2_q_b[0]_clock_0, , , );
<P><A NAME="QB2_q_b[0]_PORT_B_read_enable">QB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[0]_PORT_B_read_enable_reg">QB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[0]_PORT_B_read_enable">QB2_q_b[0]_PORT_B_read_enable</A>, QB2_q_b[0]_clock_1, , , );
<P><A NAME="QB2_q_b[0]_clock_0">QB2_q_b[0]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[0]_clock_1">QB2_q_b[0]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[0]_clock_enable_0">QB2_q_b[0]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[0]_PORT_B_data_out">QB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[0]_PORT_A_data_in_reg">QB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[0]_PORT_A_address_reg">QB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[0]_PORT_B_address_reg">QB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[0]_PORT_A_write_enable_reg">QB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[0]_PORT_B_read_enable_reg">QB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[0]_clock_0">QB2_q_b[0]_clock_0</A>, <A HREF="#QB2_q_b[0]_clock_1">QB2_q_b[0]_clock_1</A>, <A HREF="#QB2_q_b[0]_clock_enable_0">QB2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[0]">QB2_q_b[0]</A> = <A HREF="#QB2_q_b[0]_PORT_B_data_out">QB2_q_b[0]_PORT_B_data_out</A>[0];


<P> --QB1_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[0]_PORT_A_data_in">QB1_q_b[0]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[0]">GB1_data_in_shift_reg[0]</A>;
<P><A NAME="QB1_q_b[0]_PORT_A_data_in_reg">QB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[0]_PORT_A_data_in">QB1_q_b[0]_PORT_A_data_in</A>, QB1_q_b[0]_clock_0, , , );
<P><A NAME="QB1_q_b[0]_PORT_A_address">QB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[0]_PORT_A_address_reg">QB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[0]_PORT_A_address">QB1_q_b[0]_PORT_A_address</A>, QB1_q_b[0]_clock_0, , , );
<P><A NAME="QB1_q_b[0]_PORT_B_address">QB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[0]_PORT_B_address_reg">QB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[0]_PORT_B_address">QB1_q_b[0]_PORT_B_address</A>, QB1_q_b[0]_clock_1, , , );
<P><A NAME="QB1_q_b[0]_PORT_A_write_enable">QB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[0]_PORT_A_write_enable_reg">QB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[0]_PORT_A_write_enable">QB1_q_b[0]_PORT_A_write_enable</A>, QB1_q_b[0]_clock_0, , , );
<P><A NAME="QB1_q_b[0]_PORT_B_read_enable">QB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[0]_PORT_B_read_enable_reg">QB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[0]_PORT_B_read_enable">QB1_q_b[0]_PORT_B_read_enable</A>, QB1_q_b[0]_clock_1, , , );
<P><A NAME="QB1_q_b[0]_clock_0">QB1_q_b[0]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[0]_clock_1">QB1_q_b[0]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[0]_clock_enable_0">QB1_q_b[0]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[0]_PORT_B_data_out">QB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[0]_PORT_A_data_in_reg">QB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[0]_PORT_A_address_reg">QB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[0]_PORT_B_address_reg">QB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[0]_PORT_A_write_enable_reg">QB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[0]_PORT_B_read_enable_reg">QB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[0]_clock_0">QB1_q_b[0]_clock_0</A>, <A HREF="#QB1_q_b[0]_clock_1">QB1_q_b[0]_clock_1</A>, <A HREF="#QB1_q_b[0]_clock_enable_0">QB1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[0]">QB1_q_b[0]</A> = <A HREF="#QB1_q_b[0]_PORT_B_data_out">QB1_q_b[0]_PORT_B_data_out</A>[0];


<P> --GB1_right_audio_fifo_read_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0]
<P> --register power-up is low

<P><A NAME="GB1_right_audio_fifo_read_space[0]">GB1_right_audio_fifo_read_space[0]</A> = DFFEAS(<A HREF="#SB2_counter_reg_bit[0]">SB2_counter_reg_bit[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --WB1_shiftreg_data[18] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[18]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[18]">WB1_shiftreg_data[18]</A> = DFFEAS(<A HREF="#WB1L71">WB1L71</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_data[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[0]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[0]">WB1_shiftreg_data[0]</A> = DFFEAS(<A HREF="#WB1L73">WB1L73</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>,  );


<P> --WB1_shiftreg_data[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[9]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[9]">WB1_shiftreg_data[9]</A> = DFFEAS(<A HREF="#WB1L74">WB1L74</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --S1_address_reg[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[0]
<P> --register power-up is low

<P><A NAME="S1_address_reg[0]">S1_address_reg[0]</A> = DFFEAS(<A HREF="#YD1_d_writedata[0]">YD1_d_writedata[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L23">S1L23</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_data[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[1]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[1]">WB1_shiftreg_data[1]</A> = DFFEAS(<A HREF="#WB1L75">WB1L75</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --YD1_E_shift_rot_result[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[31]">YD1_E_shift_rot_result[31]</A> = DFFEAS(<A HREF="#YD1L507">YD1L507</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[31]">YD1_E_src1[31]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --CF1_q_a[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[4]_PORT_A_data_in">CF1_q_a[4]_PORT_A_data_in</A> = <A HREF="#RE1L136">RE1L136</A>;
<P><A NAME="CF1_q_a[4]_PORT_A_data_in_reg">CF1_q_a[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[4]_PORT_A_data_in">CF1_q_a[4]_PORT_A_data_in</A>, CF1_q_a[4]_clock_0, , , CF1_q_a[4]_clock_enable_0);
<P><A NAME="CF1_q_a[4]_PORT_A_address">CF1_q_a[4]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[4]_PORT_A_address_reg">CF1_q_a[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[4]_PORT_A_address">CF1_q_a[4]_PORT_A_address</A>, CF1_q_a[4]_clock_0, , , CF1_q_a[4]_clock_enable_0);
<P><A NAME="CF1_q_a[4]_PORT_A_write_enable">CF1_q_a[4]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[4]_PORT_A_write_enable_reg">CF1_q_a[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[4]_PORT_A_write_enable">CF1_q_a[4]_PORT_A_write_enable</A>, CF1_q_a[4]_clock_0, , , CF1_q_a[4]_clock_enable_0);
<P><A NAME="CF1_q_a[4]_PORT_A_read_enable">CF1_q_a[4]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[4]_PORT_A_read_enable_reg">CF1_q_a[4]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[4]_PORT_A_read_enable">CF1_q_a[4]_PORT_A_read_enable</A>, CF1_q_a[4]_clock_0, , , CF1_q_a[4]_clock_enable_0);
<P><A NAME="CF1_q_a[4]_PORT_A_byte_mask">CF1_q_a[4]_PORT_A_byte_mask</A> = <A HREF="#RE1L127">RE1L127</A>;
<P><A NAME="CF1_q_a[4]_PORT_A_byte_mask_reg">CF1_q_a[4]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[4]_PORT_A_byte_mask">CF1_q_a[4]_PORT_A_byte_mask</A>, CF1_q_a[4]_clock_0, , , CF1_q_a[4]_clock_enable_0);
<P><A NAME="CF1_q_a[4]_clock_0">CF1_q_a[4]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[4]_clock_enable_0">CF1_q_a[4]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[4]_PORT_A_data_out">CF1_q_a[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[4]_PORT_A_data_in_reg">CF1_q_a[4]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[4]_PORT_A_address_reg">CF1_q_a[4]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[4]_PORT_A_write_enable_reg">CF1_q_a[4]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[4]_PORT_A_read_enable_reg">CF1_q_a[4]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[4]_PORT_A_byte_mask_reg">CF1_q_a[4]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[4]_clock_0">CF1_q_a[4]_clock_0</A>, , <A HREF="#CF1_q_a[4]_clock_enable_0">CF1_q_a[4]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[4]">CF1_q_a[4]</A> = <A HREF="#CF1_q_a[4]_PORT_A_data_out">CF1_q_a[4]_PORT_A_data_out</A>[0];


<P> --U1L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
<P><A NAME="U1L2_adder_eqn">U1L2_adder_eqn</A> = ( !<A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#U1L19">U1L19</A> );
<P><A NAME="U1L2">U1L2</A> = SUM(<A HREF="#U1L2_adder_eqn">U1L2_adder_eqn</A>);

<P> --U1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
<P><A NAME="U1L3_adder_eqn">U1L3_adder_eqn</A> = ( !<A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#U1L19">U1L19</A> );
<P><A NAME="U1L3">U1L3</A> = CARRY(<A HREF="#U1L3_adder_eqn">U1L3_adder_eqn</A>);


<P> --U1L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
<P><A NAME="U1L6_adder_eqn">U1L6_adder_eqn</A> = ( !<A HREF="#LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#U1L3">U1L3</A> );
<P><A NAME="U1L6">U1L6</A> = SUM(<A HREF="#U1L6_adder_eqn">U1L6_adder_eqn</A>);

<P> --U1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
<P><A NAME="U1L7_adder_eqn">U1L7_adder_eqn</A> = ( !<A HREF="#LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#U1L3">U1L3</A> );
<P><A NAME="U1L7">U1L7</A> = CARRY(<A HREF="#U1L7_adder_eqn">U1L7_adder_eqn</A>);


<P> --U1L10 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
<P><A NAME="U1L10_adder_eqn">U1L10_adder_eqn</A> = ( !<A HREF="#HC2_b_full">HC2_b_full</A> ) + ( VCC ) + ( <A HREF="#U1L7">U1L7</A> );
<P><A NAME="U1L10">U1L10</A> = SUM(<A HREF="#U1L10_adder_eqn">U1L10_adder_eqn</A>);

<P> --U1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
<P><A NAME="U1L11_adder_eqn">U1L11_adder_eqn</A> = ( !<A HREF="#HC2_b_full">HC2_b_full</A> ) + ( VCC ) + ( <A HREF="#U1L7">U1L7</A> );
<P><A NAME="U1L11">U1L11</A> = CARRY(<A HREF="#U1L11_adder_eqn">U1L11_adder_eqn</A>);


<P> --U1L14 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
<P><A NAME="U1L14_adder_eqn">U1L14_adder_eqn</A> = ( VCC ) + ( GND ) + ( <A HREF="#U1L11">U1L11</A> );
<P><A NAME="U1L14">U1L14</A> = SUM(<A HREF="#U1L14_adder_eqn">U1L14_adder_eqn</A>);


<P> --U1L18 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
<P><A NAME="U1L18_adder_eqn">U1L18_adder_eqn</A> = ( !<A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#U1L27">U1L27</A> );
<P><A NAME="U1L18">U1L18</A> = SUM(<A HREF="#U1L18_adder_eqn">U1L18_adder_eqn</A>);

<P> --U1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
<P><A NAME="U1L19_adder_eqn">U1L19_adder_eqn</A> = ( !<A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#U1L27">U1L27</A> );
<P><A NAME="U1L19">U1L19</A> = CARRY(<A HREF="#U1L19_adder_eqn">U1L19_adder_eqn</A>);


<P> --U1L22 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
<P><A NAME="U1L22_adder_eqn">U1L22_adder_eqn</A> = ( !<A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A> ) + ( !<A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A> ) + ( !VCC );
<P><A NAME="U1L22">U1L22</A> = SUM(<A HREF="#U1L22_adder_eqn">U1L22_adder_eqn</A>);

<P> --U1L23 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
<P><A NAME="U1L23_adder_eqn">U1L23_adder_eqn</A> = ( !<A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A> ) + ( !<A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A> ) + ( !VCC );
<P><A NAME="U1L23">U1L23</A> = CARRY(<A HREF="#U1L23_adder_eqn">U1L23_adder_eqn</A>);


<P> --U1L26 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
<P><A NAME="U1L26_adder_eqn">U1L26_adder_eqn</A> = ( !<A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#U1L23">U1L23</A> );
<P><A NAME="U1L26">U1L26</A> = SUM(<A HREF="#U1L26_adder_eqn">U1L26_adder_eqn</A>);

<P> --U1L27 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
<P><A NAME="U1L27_adder_eqn">U1L27_adder_eqn</A> = ( !<A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#U1L23">U1L23</A> );
<P><A NAME="U1L27">U1L27</A> = CARRY(<A HREF="#U1L27_adder_eqn">U1L27_adder_eqn</A>);


<P> --UE1_sr[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
<P> --register power-up is low

<P><A NAME="UE1_sr[21]">UE1_sr[21]</A> = DFFEAS(<A HREF="#UE1L66">UE1L66</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --UE1_sr[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
<P> --register power-up is low

<P><A NAME="UE1_sr[20]">UE1_sr[20]</A> = DFFEAS(<A HREF="#UE1L67">UE1L67</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --CF1_q_a[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[2]_PORT_A_data_in">CF1_q_a[2]_PORT_A_data_in</A> = <A HREF="#RE1L134">RE1L134</A>;
<P><A NAME="CF1_q_a[2]_PORT_A_data_in_reg">CF1_q_a[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[2]_PORT_A_data_in">CF1_q_a[2]_PORT_A_data_in</A>, CF1_q_a[2]_clock_0, , , CF1_q_a[2]_clock_enable_0);
<P><A NAME="CF1_q_a[2]_PORT_A_address">CF1_q_a[2]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[2]_PORT_A_address_reg">CF1_q_a[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[2]_PORT_A_address">CF1_q_a[2]_PORT_A_address</A>, CF1_q_a[2]_clock_0, , , CF1_q_a[2]_clock_enable_0);
<P><A NAME="CF1_q_a[2]_PORT_A_write_enable">CF1_q_a[2]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[2]_PORT_A_write_enable_reg">CF1_q_a[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[2]_PORT_A_write_enable">CF1_q_a[2]_PORT_A_write_enable</A>, CF1_q_a[2]_clock_0, , , CF1_q_a[2]_clock_enable_0);
<P><A NAME="CF1_q_a[2]_PORT_A_read_enable">CF1_q_a[2]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[2]_PORT_A_read_enable_reg">CF1_q_a[2]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[2]_PORT_A_read_enable">CF1_q_a[2]_PORT_A_read_enable</A>, CF1_q_a[2]_clock_0, , , CF1_q_a[2]_clock_enable_0);
<P><A NAME="CF1_q_a[2]_PORT_A_byte_mask">CF1_q_a[2]_PORT_A_byte_mask</A> = <A HREF="#RE1L127">RE1L127</A>;
<P><A NAME="CF1_q_a[2]_PORT_A_byte_mask_reg">CF1_q_a[2]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[2]_PORT_A_byte_mask">CF1_q_a[2]_PORT_A_byte_mask</A>, CF1_q_a[2]_clock_0, , , CF1_q_a[2]_clock_enable_0);
<P><A NAME="CF1_q_a[2]_clock_0">CF1_q_a[2]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[2]_clock_enable_0">CF1_q_a[2]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[2]_PORT_A_data_out">CF1_q_a[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[2]_PORT_A_data_in_reg">CF1_q_a[2]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[2]_PORT_A_address_reg">CF1_q_a[2]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[2]_PORT_A_write_enable_reg">CF1_q_a[2]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[2]_PORT_A_read_enable_reg">CF1_q_a[2]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[2]_PORT_A_byte_mask_reg">CF1_q_a[2]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[2]_clock_0">CF1_q_a[2]_clock_0</A>, , <A HREF="#CF1_q_a[2]_clock_enable_0">CF1_q_a[2]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[2]">CF1_q_a[2]</A> = <A HREF="#CF1_q_a[2]_PORT_A_data_out">CF1_q_a[2]_PORT_A_data_out</A>[0];


<P> --CF1_q_a[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[3]_PORT_A_data_in">CF1_q_a[3]_PORT_A_data_in</A> = <A HREF="#RE1L135">RE1L135</A>;
<P><A NAME="CF1_q_a[3]_PORT_A_data_in_reg">CF1_q_a[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[3]_PORT_A_data_in">CF1_q_a[3]_PORT_A_data_in</A>, CF1_q_a[3]_clock_0, , , CF1_q_a[3]_clock_enable_0);
<P><A NAME="CF1_q_a[3]_PORT_A_address">CF1_q_a[3]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[3]_PORT_A_address_reg">CF1_q_a[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[3]_PORT_A_address">CF1_q_a[3]_PORT_A_address</A>, CF1_q_a[3]_clock_0, , , CF1_q_a[3]_clock_enable_0);
<P><A NAME="CF1_q_a[3]_PORT_A_write_enable">CF1_q_a[3]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[3]_PORT_A_write_enable_reg">CF1_q_a[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[3]_PORT_A_write_enable">CF1_q_a[3]_PORT_A_write_enable</A>, CF1_q_a[3]_clock_0, , , CF1_q_a[3]_clock_enable_0);
<P><A NAME="CF1_q_a[3]_PORT_A_read_enable">CF1_q_a[3]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[3]_PORT_A_read_enable_reg">CF1_q_a[3]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[3]_PORT_A_read_enable">CF1_q_a[3]_PORT_A_read_enable</A>, CF1_q_a[3]_clock_0, , , CF1_q_a[3]_clock_enable_0);
<P><A NAME="CF1_q_a[3]_PORT_A_byte_mask">CF1_q_a[3]_PORT_A_byte_mask</A> = <A HREF="#RE1L127">RE1L127</A>;
<P><A NAME="CF1_q_a[3]_PORT_A_byte_mask_reg">CF1_q_a[3]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[3]_PORT_A_byte_mask">CF1_q_a[3]_PORT_A_byte_mask</A>, CF1_q_a[3]_clock_0, , , CF1_q_a[3]_clock_enable_0);
<P><A NAME="CF1_q_a[3]_clock_0">CF1_q_a[3]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[3]_clock_enable_0">CF1_q_a[3]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[3]_PORT_A_data_out">CF1_q_a[3]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[3]_PORT_A_data_in_reg">CF1_q_a[3]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[3]_PORT_A_address_reg">CF1_q_a[3]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[3]_PORT_A_write_enable_reg">CF1_q_a[3]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[3]_PORT_A_read_enable_reg">CF1_q_a[3]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[3]_PORT_A_byte_mask_reg">CF1_q_a[3]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[3]_clock_0">CF1_q_a[3]_clock_0</A>, , <A HREF="#CF1_q_a[3]_clock_enable_0">CF1_q_a[3]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[3]">CF1_q_a[3]</A> = <A HREF="#CF1_q_a[3]_PORT_A_data_out">CF1_q_a[3]_PORT_A_data_out</A>[0];


<P> --YD1_av_ld_byte0_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte0_data[1]">YD1_av_ld_byte0_data[1]</A> = DFFEAS(<A HREF="#GD1L65">GD1L65</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L938">YD1L938</A>, <A HREF="#YD1_av_ld_byte1_data[1]">YD1_av_ld_byte1_data[1]</A>,  ,  , <A HREF="#YD1L1051">YD1L1051</A>);


<P> --XC1_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[2]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[2]">XC1_data_reg[2]</A> = DFFEAS(<A HREF="#XC1L34">XC1L34</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --PC3_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[2]">PC3_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#A1L212">A1L212</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#JC2_q_b[2]">JC2_q_b[2]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --R1_readdata[2] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[2]
<P> --register power-up is low

<P><A NAME="R1_readdata[2]">R1_readdata[2]</A> = DFFEAS(<A HREF="#R1L68">R1L68</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --S1_readdata[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[2]
<P> --register power-up is low

<P><A NAME="S1_readdata[2]">S1_readdata[2]</A> = DFFEAS(<A HREF="#S1L89">S1L89</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --JC1_q_b[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC1_q_b[0]_PORT_A_data_in">JC1_q_b[0]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[0]">YD1_d_writedata[0]</A>;
<P><A NAME="JC1_q_b[0]_PORT_A_data_in_reg">JC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC1_q_b[0]_PORT_A_data_in">JC1_q_b[0]_PORT_A_data_in</A>, JC1_q_b[0]_clock_0, , , );
<P><A NAME="JC1_q_b[0]_PORT_A_address">JC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#KC2_counter_reg_bit[0]">KC2_counter_reg_bit[0]</A>, <A HREF="#KC2_counter_reg_bit[1]">KC2_counter_reg_bit[1]</A>, <A HREF="#KC2_counter_reg_bit[2]">KC2_counter_reg_bit[2]</A>, <A HREF="#KC2_counter_reg_bit[3]">KC2_counter_reg_bit[3]</A>, <A HREF="#KC2_counter_reg_bit[4]">KC2_counter_reg_bit[4]</A>, <A HREF="#KC2_counter_reg_bit[5]">KC2_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[0]_PORT_A_address_reg">JC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC1_q_b[0]_PORT_A_address">JC1_q_b[0]_PORT_A_address</A>, JC1_q_b[0]_clock_0, , , );
<P><A NAME="JC1_q_b[0]_PORT_B_address">JC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#KC1_counter_reg_bit[0]">KC1_counter_reg_bit[0]</A>, <A HREF="#KC1_counter_reg_bit[1]">KC1_counter_reg_bit[1]</A>, <A HREF="#KC1_counter_reg_bit[2]">KC1_counter_reg_bit[2]</A>, <A HREF="#KC1_counter_reg_bit[3]">KC1_counter_reg_bit[3]</A>, <A HREF="#KC1_counter_reg_bit[4]">KC1_counter_reg_bit[4]</A>, <A HREF="#KC1_counter_reg_bit[5]">KC1_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[0]_PORT_B_address_reg">JC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC1_q_b[0]_PORT_B_address">JC1_q_b[0]_PORT_B_address</A>, JC1_q_b[0]_clock_1, , , JC1_q_b[0]_clock_enable_1);
<P><A NAME="JC1_q_b[0]_PORT_A_write_enable">JC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[0]_PORT_A_write_enable_reg">JC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[0]_PORT_A_write_enable">JC1_q_b[0]_PORT_A_write_enable</A>, JC1_q_b[0]_clock_0, , , );
<P><A NAME="JC1_q_b[0]_PORT_B_read_enable">JC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC1_q_b[0]_PORT_B_read_enable_reg">JC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[0]_PORT_B_read_enable">JC1_q_b[0]_PORT_B_read_enable</A>, JC1_q_b[0]_clock_1, , , JC1_q_b[0]_clock_enable_1);
<P><A NAME="JC1_q_b[0]_clock_0">JC1_q_b[0]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[0]_clock_1">JC1_q_b[0]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[0]_clock_enable_0">JC1_q_b[0]_clock_enable_0</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[0]_clock_enable_1">JC1_q_b[0]_clock_enable_1</A> = <A HREF="#U1L82">U1L82</A>;
<P><A NAME="JC1_q_b[0]_PORT_B_data_out">JC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC1_q_b[0]_PORT_A_data_in_reg">JC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#JC1_q_b[0]_PORT_A_address_reg">JC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#JC1_q_b[0]_PORT_B_address_reg">JC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#JC1_q_b[0]_PORT_A_write_enable_reg">JC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC1_q_b[0]_PORT_B_read_enable_reg">JC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC1_q_b[0]_clock_0">JC1_q_b[0]_clock_0</A>, <A HREF="#JC1_q_b[0]_clock_1">JC1_q_b[0]_clock_1</A>, <A HREF="#JC1_q_b[0]_clock_enable_0">JC1_q_b[0]_clock_enable_0</A>, <A HREF="#JC1_q_b[0]_clock_enable_1">JC1_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="JC1_q_b[0]">JC1_q_b[0]</A> = <A HREF="#JC1_q_b[0]_PORT_B_data_out">JC1_q_b[0]_PORT_B_data_out</A>[0];


<P> --AC1_count[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
<P> --register power-up is low

<P><A NAME="AC1_count[6]">AC1_count[6]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_count[5]">AC1_count[5]</A>, !<A HREF="#A1L150">A1L150</A>, !<A HREF="#A1L156">A1L156</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --UE1_sr[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
<P> --register power-up is low

<P><A NAME="UE1_sr[25]">UE1_sr[25]</A> = DFFEAS(<A HREF="#UE1L68">UE1L68</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --UE1_sr[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
<P> --register power-up is low

<P><A NAME="UE1_sr[5]">UE1_sr[5]</A> = DFFEAS(<A HREF="#UE1L69">UE1L69</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L25">UE1L25</A>,  ,  , <A HREF="#UE1L24">UE1L24</A>,  );


<P> --GE1_break_readreg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[3]">GE1_break_readreg[3]</A> = DFFEAS(<A HREF="#TE1_jdo[3]">TE1_jdo[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --UE1_sr[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
<P> --register power-up is low

<P><A NAME="UE1_sr[27]">UE1_sr[27]</A> = DFFEAS(<A HREF="#UE1L70">UE1L70</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --UE1_sr[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
<P> --register power-up is low

<P><A NAME="UE1_sr[26]">UE1_sr[26]</A> = DFFEAS(<A HREF="#UE1L71">UE1L71</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --UE1_sr[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
<P> --register power-up is low

<P><A NAME="UE1_sr[28]">UE1_sr[28]</A> = DFFEAS(<A HREF="#UE1L72">UE1L72</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --RE1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
<P><A NAME="RE1L23_adder_eqn">RE1L23_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[5]">RE1_MonAReg[5]</A> ) + ( GND ) + ( <A HREF="#RE1L16">RE1L16</A> );
<P><A NAME="RE1L23">RE1L23</A> = SUM(<A HREF="#RE1L23_adder_eqn">RE1L23_adder_eqn</A>);

<P> --RE1L24 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
<P><A NAME="RE1L24_adder_eqn">RE1L24_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[5]">RE1_MonAReg[5]</A> ) + ( GND ) + ( <A HREF="#RE1L16">RE1L16</A> );
<P><A NAME="RE1L24">RE1L24</A> = CARRY(<A HREF="#RE1L24_adder_eqn">RE1L24_adder_eqn</A>);


<P> --RE1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
<P><A NAME="RE1L27_adder_eqn">RE1L27_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[6]">RE1_MonAReg[6]</A> ) + ( GND ) + ( <A HREF="#RE1L24">RE1L24</A> );
<P><A NAME="RE1L27">RE1L27</A> = SUM(<A HREF="#RE1L27_adder_eqn">RE1L27_adder_eqn</A>);

<P> --RE1L28 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
<P><A NAME="RE1L28_adder_eqn">RE1L28_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[6]">RE1_MonAReg[6]</A> ) + ( GND ) + ( <A HREF="#RE1L24">RE1L24</A> );
<P><A NAME="RE1L28">RE1L28</A> = CARRY(<A HREF="#RE1L28_adder_eqn">RE1L28_adder_eqn</A>);


<P> --RE1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
<P><A NAME="RE1L31_adder_eqn">RE1L31_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[7]">RE1_MonAReg[7]</A> ) + ( GND ) + ( <A HREF="#RE1L28">RE1L28</A> );
<P><A NAME="RE1L31">RE1L31</A> = SUM(<A HREF="#RE1L31_adder_eqn">RE1L31_adder_eqn</A>);

<P> --RE1L32 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
<P><A NAME="RE1L32_adder_eqn">RE1L32_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[7]">RE1_MonAReg[7]</A> ) + ( GND ) + ( <A HREF="#RE1L28">RE1L28</A> );
<P><A NAME="RE1L32">RE1L32</A> = CARRY(<A HREF="#RE1L32_adder_eqn">RE1L32_adder_eqn</A>);


<P> --RE1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
<P><A NAME="RE1L35_adder_eqn">RE1L35_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[8]">RE1_MonAReg[8]</A> ) + ( GND ) + ( <A HREF="#RE1L32">RE1L32</A> );
<P><A NAME="RE1L35">RE1L35</A> = SUM(<A HREF="#RE1L35_adder_eqn">RE1L35_adder_eqn</A>);

<P> --RE1L36 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
<P><A NAME="RE1L36_adder_eqn">RE1L36_adder_eqn</A> = ( <A HREF="#RE1_MonAReg[8]">RE1_MonAReg[8]</A> ) + ( GND ) + ( <A HREF="#RE1L32">RE1L32</A> );
<P><A NAME="RE1L36">RE1L36</A> = CARRY(<A HREF="#RE1L36_adder_eqn">RE1L36_adder_eqn</A>);


<P> --WB1_shiftreg_data[23] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[23]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[23]">WB1_shiftreg_data[23]</A> = DFFEAS(<A HREF="#WB1L76">WB1L76</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[23] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[23]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[23]">WB1_shiftreg_mask[23]</A> = DFFEAS(<A HREF="#WB1L129">WB1L129</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --QB3_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[11]_PORT_A_data_in">QB3_q_b[11]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[11]">YD1_d_writedata[11]</A>;
<P><A NAME="QB3_q_b[11]_PORT_A_data_in_reg">QB3_q_b[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[11]_PORT_A_data_in">QB3_q_b[11]_PORT_A_data_in</A>, QB3_q_b[11]_clock_0, , , );
<P><A NAME="QB3_q_b[11]_PORT_A_address">QB3_q_b[11]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[11]_PORT_A_address_reg">QB3_q_b[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[11]_PORT_A_address">QB3_q_b[11]_PORT_A_address</A>, QB3_q_b[11]_clock_0, , , );
<P><A NAME="QB3_q_b[11]_PORT_B_address">QB3_q_b[11]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[11]_PORT_B_address_reg">QB3_q_b[11]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[11]_PORT_B_address">QB3_q_b[11]_PORT_B_address</A>, QB3_q_b[11]_clock_1, , , );
<P><A NAME="QB3_q_b[11]_PORT_A_write_enable">QB3_q_b[11]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[11]_PORT_A_write_enable_reg">QB3_q_b[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[11]_PORT_A_write_enable">QB3_q_b[11]_PORT_A_write_enable</A>, QB3_q_b[11]_clock_0, , , );
<P><A NAME="QB3_q_b[11]_PORT_B_read_enable">QB3_q_b[11]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[11]_PORT_B_read_enable_reg">QB3_q_b[11]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[11]_PORT_B_read_enable">QB3_q_b[11]_PORT_B_read_enable</A>, QB3_q_b[11]_clock_1, , , );
<P><A NAME="QB3_q_b[11]_clock_0">QB3_q_b[11]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[11]_clock_1">QB3_q_b[11]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[11]_clock_enable_0">QB3_q_b[11]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[11]_PORT_B_data_out">QB3_q_b[11]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[11]_PORT_A_data_in_reg">QB3_q_b[11]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[11]_PORT_A_address_reg">QB3_q_b[11]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[11]_PORT_B_address_reg">QB3_q_b[11]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[11]_PORT_A_write_enable_reg">QB3_q_b[11]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[11]_PORT_B_read_enable_reg">QB3_q_b[11]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[11]_clock_0">QB3_q_b[11]_clock_0</A>, <A HREF="#QB3_q_b[11]_clock_1">QB3_q_b[11]_clock_1</A>, <A HREF="#QB3_q_b[11]_clock_enable_0">QB3_q_b[11]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[11]">QB3_q_b[11]</A> = <A HREF="#QB3_q_b[11]_PORT_B_data_out">QB3_q_b[11]_PORT_B_data_out</A>[0];


<P> --QB4_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[11]_PORT_A_data_in">QB4_q_b[11]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[11]">YD1_d_writedata[11]</A>;
<P><A NAME="QB4_q_b[11]_PORT_A_data_in_reg">QB4_q_b[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[11]_PORT_A_data_in">QB4_q_b[11]_PORT_A_data_in</A>, QB4_q_b[11]_clock_0, , , );
<P><A NAME="QB4_q_b[11]_PORT_A_address">QB4_q_b[11]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[11]_PORT_A_address_reg">QB4_q_b[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[11]_PORT_A_address">QB4_q_b[11]_PORT_A_address</A>, QB4_q_b[11]_clock_0, , , );
<P><A NAME="QB4_q_b[11]_PORT_B_address">QB4_q_b[11]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[11]_PORT_B_address_reg">QB4_q_b[11]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[11]_PORT_B_address">QB4_q_b[11]_PORT_B_address</A>, QB4_q_b[11]_clock_1, , , );
<P><A NAME="QB4_q_b[11]_PORT_A_write_enable">QB4_q_b[11]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[11]_PORT_A_write_enable_reg">QB4_q_b[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[11]_PORT_A_write_enable">QB4_q_b[11]_PORT_A_write_enable</A>, QB4_q_b[11]_clock_0, , , );
<P><A NAME="QB4_q_b[11]_PORT_B_read_enable">QB4_q_b[11]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[11]_PORT_B_read_enable_reg">QB4_q_b[11]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[11]_PORT_B_read_enable">QB4_q_b[11]_PORT_B_read_enable</A>, QB4_q_b[11]_clock_1, , , );
<P><A NAME="QB4_q_b[11]_clock_0">QB4_q_b[11]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[11]_clock_1">QB4_q_b[11]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[11]_clock_enable_0">QB4_q_b[11]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[11]_PORT_B_data_out">QB4_q_b[11]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[11]_PORT_A_data_in_reg">QB4_q_b[11]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[11]_PORT_A_address_reg">QB4_q_b[11]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[11]_PORT_B_address_reg">QB4_q_b[11]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[11]_PORT_A_write_enable_reg">QB4_q_b[11]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[11]_PORT_B_read_enable_reg">QB4_q_b[11]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[11]_clock_0">QB4_q_b[11]_clock_0</A>, <A HREF="#QB4_q_b[11]_clock_1">QB4_q_b[11]_clock_1</A>, <A HREF="#QB4_q_b[11]_clock_enable_0">QB4_q_b[11]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[11]">QB4_q_b[11]</A> = <A HREF="#QB4_q_b[11]_PORT_B_data_out">QB4_q_b[11]_PORT_B_data_out</A>[0];


<P> --HB1_data_out_shift_reg[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[10]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[10]">HB1_data_out_shift_reg[10]</A> = DFFEAS(<A HREF="#HB1L96">HB1L96</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#HB1L83">HB1L83</A>,  ,  , <A HREF="#HB1L81">HB1L81</A>,  );


<P> --QD1_ram_block1a3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a3_PORT_A_data_in">QD1_ram_block1a3_PORT_A_data_in</A> = <A HREF="#W1_za_data[3]">W1_za_data[3]</A>;
<P><A NAME="QD1_ram_block1a3_PORT_A_data_in_reg">QD1_ram_block1a3_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a3_PORT_A_data_in">QD1_ram_block1a3_PORT_A_data_in</A>, QD1_ram_block1a3_clock_0, , , );
<P><A NAME="QD1_ram_block1a3_PORT_A_address">QD1_ram_block1a3_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a3_PORT_A_address_reg">QD1_ram_block1a3_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a3_PORT_A_address">QD1_ram_block1a3_PORT_A_address</A>, QD1_ram_block1a3_clock_0, , , );
<P><A NAME="QD1_ram_block1a3_PORT_B_address">QD1_ram_block1a3_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a3_PORT_B_address_reg">QD1_ram_block1a3_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a3_PORT_B_address">QD1_ram_block1a3_PORT_B_address</A>, QD1_ram_block1a3_clock_0, , , );
<P><A NAME="QD1_ram_block1a3_PORT_A_write_enable">QD1_ram_block1a3_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a3_PORT_A_write_enable_reg">QD1_ram_block1a3_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a3_PORT_A_write_enable">QD1_ram_block1a3_PORT_A_write_enable</A>, QD1_ram_block1a3_clock_0, , , );
<P><A NAME="QD1_ram_block1a3_PORT_B_read_enable">QD1_ram_block1a3_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a3_PORT_B_read_enable_reg">QD1_ram_block1a3_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a3_PORT_B_read_enable">QD1_ram_block1a3_PORT_B_read_enable</A>, QD1_ram_block1a3_clock_0, , , );
<P><A NAME="QD1_ram_block1a3_clock_0">QD1_ram_block1a3_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a3_PORT_B_data_out">QD1_ram_block1a3_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a3_PORT_A_data_in_reg">QD1_ram_block1a3_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a3_PORT_A_address_reg">QD1_ram_block1a3_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a3_PORT_B_address_reg">QD1_ram_block1a3_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a3_PORT_A_write_enable_reg">QD1_ram_block1a3_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a3_PORT_B_read_enable_reg">QD1_ram_block1a3_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a3_clock_0">QD1_ram_block1a3_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a3">QD1_ram_block1a3</A> = <A HREF="#QD1_ram_block1a3_PORT_B_data_out">QD1_ram_block1a3_PORT_B_data_out</A>[0];


<P> --JC2_q_b[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC2_q_b[3]_PORT_A_data_in">JC2_q_b[3]_PORT_A_data_in</A> = <A HREF="#AC1_wdata[3]">AC1_wdata[3]</A>;
<P><A NAME="JC2_q_b[3]_PORT_A_data_in_reg">JC2_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC2_q_b[3]_PORT_A_data_in">JC2_q_b[3]_PORT_A_data_in</A>, JC2_q_b[3]_clock_0, , , );
<P><A NAME="JC2_q_b[3]_PORT_A_address">JC2_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#KC4_counter_reg_bit[0]">KC4_counter_reg_bit[0]</A>, <A HREF="#KC4_counter_reg_bit[1]">KC4_counter_reg_bit[1]</A>, <A HREF="#KC4_counter_reg_bit[2]">KC4_counter_reg_bit[2]</A>, <A HREF="#KC4_counter_reg_bit[3]">KC4_counter_reg_bit[3]</A>, <A HREF="#KC4_counter_reg_bit[4]">KC4_counter_reg_bit[4]</A>, <A HREF="#KC4_counter_reg_bit[5]">KC4_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[3]_PORT_A_address_reg">JC2_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC2_q_b[3]_PORT_A_address">JC2_q_b[3]_PORT_A_address</A>, JC2_q_b[3]_clock_0, , , );
<P><A NAME="JC2_q_b[3]_PORT_B_address">JC2_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#KC3_counter_reg_bit[0]">KC3_counter_reg_bit[0]</A>, <A HREF="#KC3_counter_reg_bit[1]">KC3_counter_reg_bit[1]</A>, <A HREF="#KC3_counter_reg_bit[2]">KC3_counter_reg_bit[2]</A>, <A HREF="#KC3_counter_reg_bit[3]">KC3_counter_reg_bit[3]</A>, <A HREF="#KC3_counter_reg_bit[4]">KC3_counter_reg_bit[4]</A>, <A HREF="#KC3_counter_reg_bit[5]">KC3_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[3]_PORT_B_address_reg">JC2_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC2_q_b[3]_PORT_B_address">JC2_q_b[3]_PORT_B_address</A>, JC2_q_b[3]_clock_1, , , JC2_q_b[3]_clock_enable_1);
<P><A NAME="JC2_q_b[3]_PORT_A_write_enable">JC2_q_b[3]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[3]_PORT_A_write_enable_reg">JC2_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[3]_PORT_A_write_enable">JC2_q_b[3]_PORT_A_write_enable</A>, JC2_q_b[3]_clock_0, , , );
<P><A NAME="JC2_q_b[3]_PORT_B_read_enable">JC2_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC2_q_b[3]_PORT_B_read_enable_reg">JC2_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[3]_PORT_B_read_enable">JC2_q_b[3]_PORT_B_read_enable</A>, JC2_q_b[3]_clock_1, , , JC2_q_b[3]_clock_enable_1);
<P><A NAME="JC2_q_b[3]_clock_0">JC2_q_b[3]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[3]_clock_1">JC2_q_b[3]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[3]_clock_enable_0">JC2_q_b[3]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[3]_clock_enable_1">JC2_q_b[3]_clock_enable_1</A> = <A HREF="#U1L85">U1L85</A>;
<P><A NAME="JC2_q_b[3]_PORT_B_data_out">JC2_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC2_q_b[3]_PORT_A_data_in_reg">JC2_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#JC2_q_b[3]_PORT_A_address_reg">JC2_q_b[3]_PORT_A_address_reg</A>, <A HREF="#JC2_q_b[3]_PORT_B_address_reg">JC2_q_b[3]_PORT_B_address_reg</A>, <A HREF="#JC2_q_b[3]_PORT_A_write_enable_reg">JC2_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC2_q_b[3]_PORT_B_read_enable_reg">JC2_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC2_q_b[3]_clock_0">JC2_q_b[3]_clock_0</A>, <A HREF="#JC2_q_b[3]_clock_1">JC2_q_b[3]_clock_1</A>, <A HREF="#JC2_q_b[3]_clock_enable_0">JC2_q_b[3]_clock_enable_0</A>, <A HREF="#JC2_q_b[3]_clock_enable_1">JC2_q_b[3]_clock_enable_1</A>, , , , );
<P><A NAME="JC2_q_b[3]">JC2_q_b[3]</A> = <A HREF="#JC2_q_b[3]_PORT_B_data_out">JC2_q_b[3]_PORT_B_data_out</A>[0];


<P> --QB2_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[3]_PORT_A_data_in">QB2_q_b[3]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[3]">GB1_data_in_shift_reg[3]</A>;
<P><A NAME="QB2_q_b[3]_PORT_A_data_in_reg">QB2_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[3]_PORT_A_data_in">QB2_q_b[3]_PORT_A_data_in</A>, QB2_q_b[3]_clock_0, , , );
<P><A NAME="QB2_q_b[3]_PORT_A_address">QB2_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[3]_PORT_A_address_reg">QB2_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[3]_PORT_A_address">QB2_q_b[3]_PORT_A_address</A>, QB2_q_b[3]_clock_0, , , );
<P><A NAME="QB2_q_b[3]_PORT_B_address">QB2_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[3]_PORT_B_address_reg">QB2_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[3]_PORT_B_address">QB2_q_b[3]_PORT_B_address</A>, QB2_q_b[3]_clock_1, , , );
<P><A NAME="QB2_q_b[3]_PORT_A_write_enable">QB2_q_b[3]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[3]_PORT_A_write_enable_reg">QB2_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[3]_PORT_A_write_enable">QB2_q_b[3]_PORT_A_write_enable</A>, QB2_q_b[3]_clock_0, , , );
<P><A NAME="QB2_q_b[3]_PORT_B_read_enable">QB2_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[3]_PORT_B_read_enable_reg">QB2_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[3]_PORT_B_read_enable">QB2_q_b[3]_PORT_B_read_enable</A>, QB2_q_b[3]_clock_1, , , );
<P><A NAME="QB2_q_b[3]_clock_0">QB2_q_b[3]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[3]_clock_1">QB2_q_b[3]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[3]_clock_enable_0">QB2_q_b[3]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[3]_PORT_B_data_out">QB2_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[3]_PORT_A_data_in_reg">QB2_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[3]_PORT_A_address_reg">QB2_q_b[3]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[3]_PORT_B_address_reg">QB2_q_b[3]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[3]_PORT_A_write_enable_reg">QB2_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[3]_PORT_B_read_enable_reg">QB2_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[3]_clock_0">QB2_q_b[3]_clock_0</A>, <A HREF="#QB2_q_b[3]_clock_1">QB2_q_b[3]_clock_1</A>, <A HREF="#QB2_q_b[3]_clock_enable_0">QB2_q_b[3]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[3]">QB2_q_b[3]</A> = <A HREF="#QB2_q_b[3]_PORT_B_data_out">QB2_q_b[3]_PORT_B_data_out</A>[0];


<P> --QB1_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[3]_PORT_A_data_in">QB1_q_b[3]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[3]">GB1_data_in_shift_reg[3]</A>;
<P><A NAME="QB1_q_b[3]_PORT_A_data_in_reg">QB1_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[3]_PORT_A_data_in">QB1_q_b[3]_PORT_A_data_in</A>, QB1_q_b[3]_clock_0, , , );
<P><A NAME="QB1_q_b[3]_PORT_A_address">QB1_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[3]_PORT_A_address_reg">QB1_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[3]_PORT_A_address">QB1_q_b[3]_PORT_A_address</A>, QB1_q_b[3]_clock_0, , , );
<P><A NAME="QB1_q_b[3]_PORT_B_address">QB1_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[3]_PORT_B_address_reg">QB1_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[3]_PORT_B_address">QB1_q_b[3]_PORT_B_address</A>, QB1_q_b[3]_clock_1, , , );
<P><A NAME="QB1_q_b[3]_PORT_A_write_enable">QB1_q_b[3]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[3]_PORT_A_write_enable_reg">QB1_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[3]_PORT_A_write_enable">QB1_q_b[3]_PORT_A_write_enable</A>, QB1_q_b[3]_clock_0, , , );
<P><A NAME="QB1_q_b[3]_PORT_B_read_enable">QB1_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[3]_PORT_B_read_enable_reg">QB1_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[3]_PORT_B_read_enable">QB1_q_b[3]_PORT_B_read_enable</A>, QB1_q_b[3]_clock_1, , , );
<P><A NAME="QB1_q_b[3]_clock_0">QB1_q_b[3]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[3]_clock_1">QB1_q_b[3]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[3]_clock_enable_0">QB1_q_b[3]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[3]_PORT_B_data_out">QB1_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[3]_PORT_A_data_in_reg">QB1_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[3]_PORT_A_address_reg">QB1_q_b[3]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[3]_PORT_B_address_reg">QB1_q_b[3]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[3]_PORT_A_write_enable_reg">QB1_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[3]_PORT_B_read_enable_reg">QB1_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[3]_clock_0">QB1_q_b[3]_clock_0</A>, <A HREF="#QB1_q_b[3]_clock_1">QB1_q_b[3]_clock_1</A>, <A HREF="#QB1_q_b[3]_clock_enable_0">QB1_q_b[3]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[3]">QB1_q_b[3]</A> = <A HREF="#QB1_q_b[3]_PORT_B_data_out">QB1_q_b[3]_PORT_B_data_out</A>[0];


<P> --GB1_right_audio_fifo_read_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3]
<P> --register power-up is low

<P><A NAME="GB1_right_audio_fifo_read_space[3]">GB1_right_audio_fifo_read_space[3]</A> = DFFEAS(<A HREF="#SB2_counter_reg_bit[3]">SB2_counter_reg_bit[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --S1_address_reg[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[3]
<P> --register power-up is low

<P><A NAME="S1_address_reg[3]">S1_address_reg[3]</A> = DFFEAS(<A HREF="#YD1_d_writedata[3]">YD1_d_writedata[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L23">S1L23</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_data[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[4]">WB1_shiftreg_data[4]</A> = DFFEAS(<A HREF="#WB1L77">WB1L77</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --CF1_q_a[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[11]_PORT_A_data_in">CF1_q_a[11]_PORT_A_data_in</A> = <A HREF="#RE1L143">RE1L143</A>;
<P><A NAME="CF1_q_a[11]_PORT_A_data_in_reg">CF1_q_a[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[11]_PORT_A_data_in">CF1_q_a[11]_PORT_A_data_in</A>, CF1_q_a[11]_clock_0, , , CF1_q_a[11]_clock_enable_0);
<P><A NAME="CF1_q_a[11]_PORT_A_address">CF1_q_a[11]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[11]_PORT_A_address_reg">CF1_q_a[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[11]_PORT_A_address">CF1_q_a[11]_PORT_A_address</A>, CF1_q_a[11]_clock_0, , , CF1_q_a[11]_clock_enable_0);
<P><A NAME="CF1_q_a[11]_PORT_A_write_enable">CF1_q_a[11]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[11]_PORT_A_write_enable_reg">CF1_q_a[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[11]_PORT_A_write_enable">CF1_q_a[11]_PORT_A_write_enable</A>, CF1_q_a[11]_clock_0, , , CF1_q_a[11]_clock_enable_0);
<P><A NAME="CF1_q_a[11]_PORT_A_read_enable">CF1_q_a[11]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[11]_PORT_A_read_enable_reg">CF1_q_a[11]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[11]_PORT_A_read_enable">CF1_q_a[11]_PORT_A_read_enable</A>, CF1_q_a[11]_clock_0, , , CF1_q_a[11]_clock_enable_0);
<P><A NAME="CF1_q_a[11]_PORT_A_byte_mask">CF1_q_a[11]_PORT_A_byte_mask</A> = <A HREF="#RE1L128">RE1L128</A>;
<P><A NAME="CF1_q_a[11]_PORT_A_byte_mask_reg">CF1_q_a[11]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[11]_PORT_A_byte_mask">CF1_q_a[11]_PORT_A_byte_mask</A>, CF1_q_a[11]_clock_0, , , CF1_q_a[11]_clock_enable_0);
<P><A NAME="CF1_q_a[11]_clock_0">CF1_q_a[11]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[11]_clock_enable_0">CF1_q_a[11]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[11]_PORT_A_data_out">CF1_q_a[11]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[11]_PORT_A_data_in_reg">CF1_q_a[11]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[11]_PORT_A_address_reg">CF1_q_a[11]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[11]_PORT_A_write_enable_reg">CF1_q_a[11]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[11]_PORT_A_read_enable_reg">CF1_q_a[11]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[11]_PORT_A_byte_mask_reg">CF1_q_a[11]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[11]_clock_0">CF1_q_a[11]_clock_0</A>, , <A HREF="#CF1_q_a[11]_clock_enable_0">CF1_q_a[11]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[11]">CF1_q_a[11]</A> = <A HREF="#CF1_q_a[11]_PORT_A_data_out">CF1_q_a[11]_PORT_A_data_out</A>[0];


<P> --CF1_q_a[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[12]_PORT_A_data_in">CF1_q_a[12]_PORT_A_data_in</A> = <A HREF="#RE1L144">RE1L144</A>;
<P><A NAME="CF1_q_a[12]_PORT_A_data_in_reg">CF1_q_a[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[12]_PORT_A_data_in">CF1_q_a[12]_PORT_A_data_in</A>, CF1_q_a[12]_clock_0, , , CF1_q_a[12]_clock_enable_0);
<P><A NAME="CF1_q_a[12]_PORT_A_address">CF1_q_a[12]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[12]_PORT_A_address_reg">CF1_q_a[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[12]_PORT_A_address">CF1_q_a[12]_PORT_A_address</A>, CF1_q_a[12]_clock_0, , , CF1_q_a[12]_clock_enable_0);
<P><A NAME="CF1_q_a[12]_PORT_A_write_enable">CF1_q_a[12]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[12]_PORT_A_write_enable_reg">CF1_q_a[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[12]_PORT_A_write_enable">CF1_q_a[12]_PORT_A_write_enable</A>, CF1_q_a[12]_clock_0, , , CF1_q_a[12]_clock_enable_0);
<P><A NAME="CF1_q_a[12]_PORT_A_read_enable">CF1_q_a[12]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[12]_PORT_A_read_enable_reg">CF1_q_a[12]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[12]_PORT_A_read_enable">CF1_q_a[12]_PORT_A_read_enable</A>, CF1_q_a[12]_clock_0, , , CF1_q_a[12]_clock_enable_0);
<P><A NAME="CF1_q_a[12]_PORT_A_byte_mask">CF1_q_a[12]_PORT_A_byte_mask</A> = <A HREF="#RE1L128">RE1L128</A>;
<P><A NAME="CF1_q_a[12]_PORT_A_byte_mask_reg">CF1_q_a[12]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[12]_PORT_A_byte_mask">CF1_q_a[12]_PORT_A_byte_mask</A>, CF1_q_a[12]_clock_0, , , CF1_q_a[12]_clock_enable_0);
<P><A NAME="CF1_q_a[12]_clock_0">CF1_q_a[12]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[12]_clock_enable_0">CF1_q_a[12]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[12]_PORT_A_data_out">CF1_q_a[12]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[12]_PORT_A_data_in_reg">CF1_q_a[12]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[12]_PORT_A_address_reg">CF1_q_a[12]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[12]_PORT_A_write_enable_reg">CF1_q_a[12]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[12]_PORT_A_read_enable_reg">CF1_q_a[12]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[12]_PORT_A_byte_mask_reg">CF1_q_a[12]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[12]_clock_0">CF1_q_a[12]_clock_0</A>, , <A HREF="#CF1_q_a[12]_clock_enable_0">CF1_q_a[12]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[12]">CF1_q_a[12]</A> = <A HREF="#CF1_q_a[12]_PORT_A_data_out">CF1_q_a[12]_PORT_A_data_out</A>[0];


<P> --CF1_q_a[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[13]_PORT_A_data_in">CF1_q_a[13]_PORT_A_data_in</A> = <A HREF="#RE1L145">RE1L145</A>;
<P><A NAME="CF1_q_a[13]_PORT_A_data_in_reg">CF1_q_a[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[13]_PORT_A_data_in">CF1_q_a[13]_PORT_A_data_in</A>, CF1_q_a[13]_clock_0, , , CF1_q_a[13]_clock_enable_0);
<P><A NAME="CF1_q_a[13]_PORT_A_address">CF1_q_a[13]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[13]_PORT_A_address_reg">CF1_q_a[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[13]_PORT_A_address">CF1_q_a[13]_PORT_A_address</A>, CF1_q_a[13]_clock_0, , , CF1_q_a[13]_clock_enable_0);
<P><A NAME="CF1_q_a[13]_PORT_A_write_enable">CF1_q_a[13]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[13]_PORT_A_write_enable_reg">CF1_q_a[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[13]_PORT_A_write_enable">CF1_q_a[13]_PORT_A_write_enable</A>, CF1_q_a[13]_clock_0, , , CF1_q_a[13]_clock_enable_0);
<P><A NAME="CF1_q_a[13]_PORT_A_read_enable">CF1_q_a[13]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[13]_PORT_A_read_enable_reg">CF1_q_a[13]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[13]_PORT_A_read_enable">CF1_q_a[13]_PORT_A_read_enable</A>, CF1_q_a[13]_clock_0, , , CF1_q_a[13]_clock_enable_0);
<P><A NAME="CF1_q_a[13]_PORT_A_byte_mask">CF1_q_a[13]_PORT_A_byte_mask</A> = <A HREF="#RE1L128">RE1L128</A>;
<P><A NAME="CF1_q_a[13]_PORT_A_byte_mask_reg">CF1_q_a[13]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[13]_PORT_A_byte_mask">CF1_q_a[13]_PORT_A_byte_mask</A>, CF1_q_a[13]_clock_0, , , CF1_q_a[13]_clock_enable_0);
<P><A NAME="CF1_q_a[13]_clock_0">CF1_q_a[13]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[13]_clock_enable_0">CF1_q_a[13]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[13]_PORT_A_data_out">CF1_q_a[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[13]_PORT_A_data_in_reg">CF1_q_a[13]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[13]_PORT_A_address_reg">CF1_q_a[13]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[13]_PORT_A_write_enable_reg">CF1_q_a[13]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[13]_PORT_A_read_enable_reg">CF1_q_a[13]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[13]_PORT_A_byte_mask_reg">CF1_q_a[13]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[13]_clock_0">CF1_q_a[13]_clock_0</A>, , <A HREF="#CF1_q_a[13]_clock_enable_0">CF1_q_a[13]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[13]">CF1_q_a[13]</A> = <A HREF="#CF1_q_a[13]_PORT_A_data_out">CF1_q_a[13]_PORT_A_data_out</A>[0];


<P> --CF1_q_a[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[14]_PORT_A_data_in">CF1_q_a[14]_PORT_A_data_in</A> = <A HREF="#RE1L146">RE1L146</A>;
<P><A NAME="CF1_q_a[14]_PORT_A_data_in_reg">CF1_q_a[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[14]_PORT_A_data_in">CF1_q_a[14]_PORT_A_data_in</A>, CF1_q_a[14]_clock_0, , , CF1_q_a[14]_clock_enable_0);
<P><A NAME="CF1_q_a[14]_PORT_A_address">CF1_q_a[14]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[14]_PORT_A_address_reg">CF1_q_a[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[14]_PORT_A_address">CF1_q_a[14]_PORT_A_address</A>, CF1_q_a[14]_clock_0, , , CF1_q_a[14]_clock_enable_0);
<P><A NAME="CF1_q_a[14]_PORT_A_write_enable">CF1_q_a[14]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[14]_PORT_A_write_enable_reg">CF1_q_a[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[14]_PORT_A_write_enable">CF1_q_a[14]_PORT_A_write_enable</A>, CF1_q_a[14]_clock_0, , , CF1_q_a[14]_clock_enable_0);
<P><A NAME="CF1_q_a[14]_PORT_A_read_enable">CF1_q_a[14]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[14]_PORT_A_read_enable_reg">CF1_q_a[14]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[14]_PORT_A_read_enable">CF1_q_a[14]_PORT_A_read_enable</A>, CF1_q_a[14]_clock_0, , , CF1_q_a[14]_clock_enable_0);
<P><A NAME="CF1_q_a[14]_PORT_A_byte_mask">CF1_q_a[14]_PORT_A_byte_mask</A> = <A HREF="#RE1L128">RE1L128</A>;
<P><A NAME="CF1_q_a[14]_PORT_A_byte_mask_reg">CF1_q_a[14]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[14]_PORT_A_byte_mask">CF1_q_a[14]_PORT_A_byte_mask</A>, CF1_q_a[14]_clock_0, , , CF1_q_a[14]_clock_enable_0);
<P><A NAME="CF1_q_a[14]_clock_0">CF1_q_a[14]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[14]_clock_enable_0">CF1_q_a[14]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[14]_PORT_A_data_out">CF1_q_a[14]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[14]_PORT_A_data_in_reg">CF1_q_a[14]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[14]_PORT_A_address_reg">CF1_q_a[14]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[14]_PORT_A_write_enable_reg">CF1_q_a[14]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[14]_PORT_A_read_enable_reg">CF1_q_a[14]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[14]_PORT_A_byte_mask_reg">CF1_q_a[14]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[14]_clock_0">CF1_q_a[14]_clock_0</A>, , <A HREF="#CF1_q_a[14]_clock_enable_0">CF1_q_a[14]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[14]">CF1_q_a[14]</A> = <A HREF="#CF1_q_a[14]_PORT_A_data_out">CF1_q_a[14]_PORT_A_data_out</A>[0];


<P> --CF1_q_a[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[15]_PORT_A_data_in">CF1_q_a[15]_PORT_A_data_in</A> = <A HREF="#RE1L147">RE1L147</A>;
<P><A NAME="CF1_q_a[15]_PORT_A_data_in_reg">CF1_q_a[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[15]_PORT_A_data_in">CF1_q_a[15]_PORT_A_data_in</A>, CF1_q_a[15]_clock_0, , , CF1_q_a[15]_clock_enable_0);
<P><A NAME="CF1_q_a[15]_PORT_A_address">CF1_q_a[15]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[15]_PORT_A_address_reg">CF1_q_a[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[15]_PORT_A_address">CF1_q_a[15]_PORT_A_address</A>, CF1_q_a[15]_clock_0, , , CF1_q_a[15]_clock_enable_0);
<P><A NAME="CF1_q_a[15]_PORT_A_write_enable">CF1_q_a[15]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[15]_PORT_A_write_enable_reg">CF1_q_a[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[15]_PORT_A_write_enable">CF1_q_a[15]_PORT_A_write_enable</A>, CF1_q_a[15]_clock_0, , , CF1_q_a[15]_clock_enable_0);
<P><A NAME="CF1_q_a[15]_PORT_A_read_enable">CF1_q_a[15]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[15]_PORT_A_read_enable_reg">CF1_q_a[15]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[15]_PORT_A_read_enable">CF1_q_a[15]_PORT_A_read_enable</A>, CF1_q_a[15]_clock_0, , , CF1_q_a[15]_clock_enable_0);
<P><A NAME="CF1_q_a[15]_PORT_A_byte_mask">CF1_q_a[15]_PORT_A_byte_mask</A> = <A HREF="#RE1L128">RE1L128</A>;
<P><A NAME="CF1_q_a[15]_PORT_A_byte_mask_reg">CF1_q_a[15]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[15]_PORT_A_byte_mask">CF1_q_a[15]_PORT_A_byte_mask</A>, CF1_q_a[15]_clock_0, , , CF1_q_a[15]_clock_enable_0);
<P><A NAME="CF1_q_a[15]_clock_0">CF1_q_a[15]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[15]_clock_enable_0">CF1_q_a[15]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[15]_PORT_A_data_out">CF1_q_a[15]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[15]_PORT_A_data_in_reg">CF1_q_a[15]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[15]_PORT_A_address_reg">CF1_q_a[15]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[15]_PORT_A_write_enable_reg">CF1_q_a[15]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[15]_PORT_A_read_enable_reg">CF1_q_a[15]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[15]_PORT_A_byte_mask_reg">CF1_q_a[15]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[15]_clock_0">CF1_q_a[15]_clock_0</A>, , <A HREF="#CF1_q_a[15]_clock_enable_0">CF1_q_a[15]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[15]">CF1_q_a[15]</A> = <A HREF="#CF1_q_a[15]_PORT_A_data_out">CF1_q_a[15]_PORT_A_data_out</A>[0];


<P> --CF1_q_a[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[16]_PORT_A_data_in">CF1_q_a[16]_PORT_A_data_in</A> = <A HREF="#RE1L148">RE1L148</A>;
<P><A NAME="CF1_q_a[16]_PORT_A_data_in_reg">CF1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[16]_PORT_A_data_in">CF1_q_a[16]_PORT_A_data_in</A>, CF1_q_a[16]_clock_0, , , CF1_q_a[16]_clock_enable_0);
<P><A NAME="CF1_q_a[16]_PORT_A_address">CF1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[16]_PORT_A_address_reg">CF1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[16]_PORT_A_address">CF1_q_a[16]_PORT_A_address</A>, CF1_q_a[16]_clock_0, , , CF1_q_a[16]_clock_enable_0);
<P><A NAME="CF1_q_a[16]_PORT_A_write_enable">CF1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[16]_PORT_A_write_enable_reg">CF1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[16]_PORT_A_write_enable">CF1_q_a[16]_PORT_A_write_enable</A>, CF1_q_a[16]_clock_0, , , CF1_q_a[16]_clock_enable_0);
<P><A NAME="CF1_q_a[16]_PORT_A_read_enable">CF1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[16]_PORT_A_read_enable_reg">CF1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[16]_PORT_A_read_enable">CF1_q_a[16]_PORT_A_read_enable</A>, CF1_q_a[16]_clock_0, , , CF1_q_a[16]_clock_enable_0);
<P><A NAME="CF1_q_a[16]_PORT_A_byte_mask">CF1_q_a[16]_PORT_A_byte_mask</A> = <A HREF="#RE1L129">RE1L129</A>;
<P><A NAME="CF1_q_a[16]_PORT_A_byte_mask_reg">CF1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[16]_PORT_A_byte_mask">CF1_q_a[16]_PORT_A_byte_mask</A>, CF1_q_a[16]_clock_0, , , CF1_q_a[16]_clock_enable_0);
<P><A NAME="CF1_q_a[16]_clock_0">CF1_q_a[16]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[16]_clock_enable_0">CF1_q_a[16]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[16]_PORT_A_data_out">CF1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[16]_PORT_A_data_in_reg">CF1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[16]_PORT_A_address_reg">CF1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[16]_PORT_A_write_enable_reg">CF1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[16]_PORT_A_read_enable_reg">CF1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[16]_PORT_A_byte_mask_reg">CF1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[16]_clock_0">CF1_q_a[16]_clock_0</A>, , <A HREF="#CF1_q_a[16]_clock_enable_0">CF1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[16]">CF1_q_a[16]</A> = <A HREF="#CF1_q_a[16]_PORT_A_data_out">CF1_q_a[16]_PORT_A_data_out</A>[0];


<P> --CF1_q_a[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[5]_PORT_A_data_in">CF1_q_a[5]_PORT_A_data_in</A> = <A HREF="#RE1L137">RE1L137</A>;
<P><A NAME="CF1_q_a[5]_PORT_A_data_in_reg">CF1_q_a[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[5]_PORT_A_data_in">CF1_q_a[5]_PORT_A_data_in</A>, CF1_q_a[5]_clock_0, , , CF1_q_a[5]_clock_enable_0);
<P><A NAME="CF1_q_a[5]_PORT_A_address">CF1_q_a[5]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[5]_PORT_A_address_reg">CF1_q_a[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[5]_PORT_A_address">CF1_q_a[5]_PORT_A_address</A>, CF1_q_a[5]_clock_0, , , CF1_q_a[5]_clock_enable_0);
<P><A NAME="CF1_q_a[5]_PORT_A_write_enable">CF1_q_a[5]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[5]_PORT_A_write_enable_reg">CF1_q_a[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[5]_PORT_A_write_enable">CF1_q_a[5]_PORT_A_write_enable</A>, CF1_q_a[5]_clock_0, , , CF1_q_a[5]_clock_enable_0);
<P><A NAME="CF1_q_a[5]_PORT_A_read_enable">CF1_q_a[5]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[5]_PORT_A_read_enable_reg">CF1_q_a[5]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[5]_PORT_A_read_enable">CF1_q_a[5]_PORT_A_read_enable</A>, CF1_q_a[5]_clock_0, , , CF1_q_a[5]_clock_enable_0);
<P><A NAME="CF1_q_a[5]_PORT_A_byte_mask">CF1_q_a[5]_PORT_A_byte_mask</A> = <A HREF="#RE1L127">RE1L127</A>;
<P><A NAME="CF1_q_a[5]_PORT_A_byte_mask_reg">CF1_q_a[5]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[5]_PORT_A_byte_mask">CF1_q_a[5]_PORT_A_byte_mask</A>, CF1_q_a[5]_clock_0, , , CF1_q_a[5]_clock_enable_0);
<P><A NAME="CF1_q_a[5]_clock_0">CF1_q_a[5]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[5]_clock_enable_0">CF1_q_a[5]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[5]_PORT_A_data_out">CF1_q_a[5]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[5]_PORT_A_data_in_reg">CF1_q_a[5]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[5]_PORT_A_address_reg">CF1_q_a[5]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[5]_PORT_A_write_enable_reg">CF1_q_a[5]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[5]_PORT_A_read_enable_reg">CF1_q_a[5]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[5]_PORT_A_byte_mask_reg">CF1_q_a[5]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[5]_clock_0">CF1_q_a[5]_clock_0</A>, , <A HREF="#CF1_q_a[5]_clock_enable_0">CF1_q_a[5]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[5]">CF1_q_a[5]</A> = <A HREF="#CF1_q_a[5]_PORT_A_data_out">CF1_q_a[5]_PORT_A_data_out</A>[0];


<P> --CF1_q_a[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[8]_PORT_A_data_in">CF1_q_a[8]_PORT_A_data_in</A> = <A HREF="#RE1L140">RE1L140</A>;
<P><A NAME="CF1_q_a[8]_PORT_A_data_in_reg">CF1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[8]_PORT_A_data_in">CF1_q_a[8]_PORT_A_data_in</A>, CF1_q_a[8]_clock_0, , , CF1_q_a[8]_clock_enable_0);
<P><A NAME="CF1_q_a[8]_PORT_A_address">CF1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[8]_PORT_A_address_reg">CF1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[8]_PORT_A_address">CF1_q_a[8]_PORT_A_address</A>, CF1_q_a[8]_clock_0, , , CF1_q_a[8]_clock_enable_0);
<P><A NAME="CF1_q_a[8]_PORT_A_write_enable">CF1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[8]_PORT_A_write_enable_reg">CF1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[8]_PORT_A_write_enable">CF1_q_a[8]_PORT_A_write_enable</A>, CF1_q_a[8]_clock_0, , , CF1_q_a[8]_clock_enable_0);
<P><A NAME="CF1_q_a[8]_PORT_A_read_enable">CF1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[8]_PORT_A_read_enable_reg">CF1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[8]_PORT_A_read_enable">CF1_q_a[8]_PORT_A_read_enable</A>, CF1_q_a[8]_clock_0, , , CF1_q_a[8]_clock_enable_0);
<P><A NAME="CF1_q_a[8]_PORT_A_byte_mask">CF1_q_a[8]_PORT_A_byte_mask</A> = <A HREF="#RE1L128">RE1L128</A>;
<P><A NAME="CF1_q_a[8]_PORT_A_byte_mask_reg">CF1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[8]_PORT_A_byte_mask">CF1_q_a[8]_PORT_A_byte_mask</A>, CF1_q_a[8]_clock_0, , , CF1_q_a[8]_clock_enable_0);
<P><A NAME="CF1_q_a[8]_clock_0">CF1_q_a[8]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[8]_clock_enable_0">CF1_q_a[8]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[8]_PORT_A_data_out">CF1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[8]_PORT_A_data_in_reg">CF1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[8]_PORT_A_address_reg">CF1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[8]_PORT_A_write_enable_reg">CF1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[8]_PORT_A_read_enable_reg">CF1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[8]_PORT_A_byte_mask_reg">CF1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[8]_clock_0">CF1_q_a[8]_clock_0</A>, , <A HREF="#CF1_q_a[8]_clock_enable_0">CF1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[8]">CF1_q_a[8]</A> = <A HREF="#CF1_q_a[8]_PORT_A_data_out">CF1_q_a[8]_PORT_A_data_out</A>[0];


<P> --QD1_ram_block1a4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a4_PORT_A_data_in">QD1_ram_block1a4_PORT_A_data_in</A> = <A HREF="#W1_za_data[4]">W1_za_data[4]</A>;
<P><A NAME="QD1_ram_block1a4_PORT_A_data_in_reg">QD1_ram_block1a4_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a4_PORT_A_data_in">QD1_ram_block1a4_PORT_A_data_in</A>, QD1_ram_block1a4_clock_0, , , );
<P><A NAME="QD1_ram_block1a4_PORT_A_address">QD1_ram_block1a4_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a4_PORT_A_address_reg">QD1_ram_block1a4_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a4_PORT_A_address">QD1_ram_block1a4_PORT_A_address</A>, QD1_ram_block1a4_clock_0, , , );
<P><A NAME="QD1_ram_block1a4_PORT_B_address">QD1_ram_block1a4_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a4_PORT_B_address_reg">QD1_ram_block1a4_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a4_PORT_B_address">QD1_ram_block1a4_PORT_B_address</A>, QD1_ram_block1a4_clock_0, , , );
<P><A NAME="QD1_ram_block1a4_PORT_A_write_enable">QD1_ram_block1a4_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a4_PORT_A_write_enable_reg">QD1_ram_block1a4_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a4_PORT_A_write_enable">QD1_ram_block1a4_PORT_A_write_enable</A>, QD1_ram_block1a4_clock_0, , , );
<P><A NAME="QD1_ram_block1a4_PORT_B_read_enable">QD1_ram_block1a4_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a4_PORT_B_read_enable_reg">QD1_ram_block1a4_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a4_PORT_B_read_enable">QD1_ram_block1a4_PORT_B_read_enable</A>, QD1_ram_block1a4_clock_0, , , );
<P><A NAME="QD1_ram_block1a4_clock_0">QD1_ram_block1a4_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a4_PORT_B_data_out">QD1_ram_block1a4_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a4_PORT_A_data_in_reg">QD1_ram_block1a4_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a4_PORT_A_address_reg">QD1_ram_block1a4_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a4_PORT_B_address_reg">QD1_ram_block1a4_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a4_PORT_A_write_enable_reg">QD1_ram_block1a4_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a4_PORT_B_read_enable_reg">QD1_ram_block1a4_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a4_clock_0">QD1_ram_block1a4_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a4">QD1_ram_block1a4</A> = <A HREF="#QD1_ram_block1a4_PORT_B_data_out">QD1_ram_block1a4_PORT_B_data_out</A>[0];


<P> --JC2_q_b[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC2_q_b[4]_PORT_A_data_in">JC2_q_b[4]_PORT_A_data_in</A> = <A HREF="#AC1_wdata[4]">AC1_wdata[4]</A>;
<P><A NAME="JC2_q_b[4]_PORT_A_data_in_reg">JC2_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC2_q_b[4]_PORT_A_data_in">JC2_q_b[4]_PORT_A_data_in</A>, JC2_q_b[4]_clock_0, , , );
<P><A NAME="JC2_q_b[4]_PORT_A_address">JC2_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#KC4_counter_reg_bit[0]">KC4_counter_reg_bit[0]</A>, <A HREF="#KC4_counter_reg_bit[1]">KC4_counter_reg_bit[1]</A>, <A HREF="#KC4_counter_reg_bit[2]">KC4_counter_reg_bit[2]</A>, <A HREF="#KC4_counter_reg_bit[3]">KC4_counter_reg_bit[3]</A>, <A HREF="#KC4_counter_reg_bit[4]">KC4_counter_reg_bit[4]</A>, <A HREF="#KC4_counter_reg_bit[5]">KC4_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[4]_PORT_A_address_reg">JC2_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC2_q_b[4]_PORT_A_address">JC2_q_b[4]_PORT_A_address</A>, JC2_q_b[4]_clock_0, , , );
<P><A NAME="JC2_q_b[4]_PORT_B_address">JC2_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#KC3_counter_reg_bit[0]">KC3_counter_reg_bit[0]</A>, <A HREF="#KC3_counter_reg_bit[1]">KC3_counter_reg_bit[1]</A>, <A HREF="#KC3_counter_reg_bit[2]">KC3_counter_reg_bit[2]</A>, <A HREF="#KC3_counter_reg_bit[3]">KC3_counter_reg_bit[3]</A>, <A HREF="#KC3_counter_reg_bit[4]">KC3_counter_reg_bit[4]</A>, <A HREF="#KC3_counter_reg_bit[5]">KC3_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[4]_PORT_B_address_reg">JC2_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC2_q_b[4]_PORT_B_address">JC2_q_b[4]_PORT_B_address</A>, JC2_q_b[4]_clock_1, , , JC2_q_b[4]_clock_enable_1);
<P><A NAME="JC2_q_b[4]_PORT_A_write_enable">JC2_q_b[4]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[4]_PORT_A_write_enable_reg">JC2_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[4]_PORT_A_write_enable">JC2_q_b[4]_PORT_A_write_enable</A>, JC2_q_b[4]_clock_0, , , );
<P><A NAME="JC2_q_b[4]_PORT_B_read_enable">JC2_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC2_q_b[4]_PORT_B_read_enable_reg">JC2_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[4]_PORT_B_read_enable">JC2_q_b[4]_PORT_B_read_enable</A>, JC2_q_b[4]_clock_1, , , JC2_q_b[4]_clock_enable_1);
<P><A NAME="JC2_q_b[4]_clock_0">JC2_q_b[4]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[4]_clock_1">JC2_q_b[4]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[4]_clock_enable_0">JC2_q_b[4]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[4]_clock_enable_1">JC2_q_b[4]_clock_enable_1</A> = <A HREF="#U1L85">U1L85</A>;
<P><A NAME="JC2_q_b[4]_PORT_B_data_out">JC2_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC2_q_b[4]_PORT_A_data_in_reg">JC2_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#JC2_q_b[4]_PORT_A_address_reg">JC2_q_b[4]_PORT_A_address_reg</A>, <A HREF="#JC2_q_b[4]_PORT_B_address_reg">JC2_q_b[4]_PORT_B_address_reg</A>, <A HREF="#JC2_q_b[4]_PORT_A_write_enable_reg">JC2_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC2_q_b[4]_PORT_B_read_enable_reg">JC2_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC2_q_b[4]_clock_0">JC2_q_b[4]_clock_0</A>, <A HREF="#JC2_q_b[4]_clock_1">JC2_q_b[4]_clock_1</A>, <A HREF="#JC2_q_b[4]_clock_enable_0">JC2_q_b[4]_clock_enable_0</A>, <A HREF="#JC2_q_b[4]_clock_enable_1">JC2_q_b[4]_clock_enable_1</A>, , , , );
<P><A NAME="JC2_q_b[4]">JC2_q_b[4]</A> = <A HREF="#JC2_q_b[4]_PORT_B_data_out">JC2_q_b[4]_PORT_B_data_out</A>[0];


<P> --GB1_right_audio_fifo_read_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[4]
<P> --register power-up is low

<P><A NAME="GB1_right_audio_fifo_read_space[4]">GB1_right_audio_fifo_read_space[4]</A> = DFFEAS(<A HREF="#SB2_counter_reg_bit[4]">SB2_counter_reg_bit[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --QB1_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[4]_PORT_A_data_in">QB1_q_b[4]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[4]">GB1_data_in_shift_reg[4]</A>;
<P><A NAME="QB1_q_b[4]_PORT_A_data_in_reg">QB1_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[4]_PORT_A_data_in">QB1_q_b[4]_PORT_A_data_in</A>, QB1_q_b[4]_clock_0, , , );
<P><A NAME="QB1_q_b[4]_PORT_A_address">QB1_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[4]_PORT_A_address_reg">QB1_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[4]_PORT_A_address">QB1_q_b[4]_PORT_A_address</A>, QB1_q_b[4]_clock_0, , , );
<P><A NAME="QB1_q_b[4]_PORT_B_address">QB1_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[4]_PORT_B_address_reg">QB1_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[4]_PORT_B_address">QB1_q_b[4]_PORT_B_address</A>, QB1_q_b[4]_clock_1, , , );
<P><A NAME="QB1_q_b[4]_PORT_A_write_enable">QB1_q_b[4]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[4]_PORT_A_write_enable_reg">QB1_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[4]_PORT_A_write_enable">QB1_q_b[4]_PORT_A_write_enable</A>, QB1_q_b[4]_clock_0, , , );
<P><A NAME="QB1_q_b[4]_PORT_B_read_enable">QB1_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[4]_PORT_B_read_enable_reg">QB1_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[4]_PORT_B_read_enable">QB1_q_b[4]_PORT_B_read_enable</A>, QB1_q_b[4]_clock_1, , , );
<P><A NAME="QB1_q_b[4]_clock_0">QB1_q_b[4]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[4]_clock_1">QB1_q_b[4]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[4]_clock_enable_0">QB1_q_b[4]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[4]_PORT_B_data_out">QB1_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[4]_PORT_A_data_in_reg">QB1_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[4]_PORT_A_address_reg">QB1_q_b[4]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[4]_PORT_B_address_reg">QB1_q_b[4]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[4]_PORT_A_write_enable_reg">QB1_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[4]_PORT_B_read_enable_reg">QB1_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[4]_clock_0">QB1_q_b[4]_clock_0</A>, <A HREF="#QB1_q_b[4]_clock_1">QB1_q_b[4]_clock_1</A>, <A HREF="#QB1_q_b[4]_clock_enable_0">QB1_q_b[4]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[4]">QB1_q_b[4]</A> = <A HREF="#QB1_q_b[4]_PORT_B_data_out">QB1_q_b[4]_PORT_B_data_out</A>[0];


<P> --QB2_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[4]_PORT_A_data_in">QB2_q_b[4]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[4]">GB1_data_in_shift_reg[4]</A>;
<P><A NAME="QB2_q_b[4]_PORT_A_data_in_reg">QB2_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[4]_PORT_A_data_in">QB2_q_b[4]_PORT_A_data_in</A>, QB2_q_b[4]_clock_0, , , );
<P><A NAME="QB2_q_b[4]_PORT_A_address">QB2_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[4]_PORT_A_address_reg">QB2_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[4]_PORT_A_address">QB2_q_b[4]_PORT_A_address</A>, QB2_q_b[4]_clock_0, , , );
<P><A NAME="QB2_q_b[4]_PORT_B_address">QB2_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[4]_PORT_B_address_reg">QB2_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[4]_PORT_B_address">QB2_q_b[4]_PORT_B_address</A>, QB2_q_b[4]_clock_1, , , );
<P><A NAME="QB2_q_b[4]_PORT_A_write_enable">QB2_q_b[4]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[4]_PORT_A_write_enable_reg">QB2_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[4]_PORT_A_write_enable">QB2_q_b[4]_PORT_A_write_enable</A>, QB2_q_b[4]_clock_0, , , );
<P><A NAME="QB2_q_b[4]_PORT_B_read_enable">QB2_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[4]_PORT_B_read_enable_reg">QB2_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[4]_PORT_B_read_enable">QB2_q_b[4]_PORT_B_read_enable</A>, QB2_q_b[4]_clock_1, , , );
<P><A NAME="QB2_q_b[4]_clock_0">QB2_q_b[4]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[4]_clock_1">QB2_q_b[4]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[4]_clock_enable_0">QB2_q_b[4]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[4]_PORT_B_data_out">QB2_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[4]_PORT_A_data_in_reg">QB2_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[4]_PORT_A_address_reg">QB2_q_b[4]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[4]_PORT_B_address_reg">QB2_q_b[4]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[4]_PORT_A_write_enable_reg">QB2_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[4]_PORT_B_read_enable_reg">QB2_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[4]_clock_0">QB2_q_b[4]_clock_0</A>, <A HREF="#QB2_q_b[4]_clock_1">QB2_q_b[4]_clock_1</A>, <A HREF="#QB2_q_b[4]_clock_enable_0">QB2_q_b[4]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[4]">QB2_q_b[4]</A> = <A HREF="#QB2_q_b[4]_PORT_B_data_out">QB2_q_b[4]_PORT_B_data_out</A>[0];


<P> --S1_address_reg[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[4]
<P> --register power-up is low

<P><A NAME="S1_address_reg[4]">S1_address_reg[4]</A> = DFFEAS(<A HREF="#YD1_d_writedata[4]">YD1_d_writedata[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L23">S1L23</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_data[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[5]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[5]">WB1_shiftreg_data[5]</A> = DFFEAS(<A HREF="#WB1L78">WB1L78</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --BE1_readdata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
<P> --register power-up is low

<P><A NAME="BE1_readdata[31]">BE1_readdata[31]</A> = DFFEAS(<A HREF="#FE1L10">FE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  , <A HREF="#CF1_q_a[31]">CF1_q_a[31]</A>,  ,  , !<A HREF="#BE1_address[8]">BE1_address[8]</A>);


<P> --CF1_q_a[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[10]_PORT_A_data_in">CF1_q_a[10]_PORT_A_data_in</A> = <A HREF="#RE1L142">RE1L142</A>;
<P><A NAME="CF1_q_a[10]_PORT_A_data_in_reg">CF1_q_a[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[10]_PORT_A_data_in">CF1_q_a[10]_PORT_A_data_in</A>, CF1_q_a[10]_clock_0, , , CF1_q_a[10]_clock_enable_0);
<P><A NAME="CF1_q_a[10]_PORT_A_address">CF1_q_a[10]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[10]_PORT_A_address_reg">CF1_q_a[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[10]_PORT_A_address">CF1_q_a[10]_PORT_A_address</A>, CF1_q_a[10]_clock_0, , , CF1_q_a[10]_clock_enable_0);
<P><A NAME="CF1_q_a[10]_PORT_A_write_enable">CF1_q_a[10]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[10]_PORT_A_write_enable_reg">CF1_q_a[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[10]_PORT_A_write_enable">CF1_q_a[10]_PORT_A_write_enable</A>, CF1_q_a[10]_clock_0, , , CF1_q_a[10]_clock_enable_0);
<P><A NAME="CF1_q_a[10]_PORT_A_read_enable">CF1_q_a[10]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[10]_PORT_A_read_enable_reg">CF1_q_a[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[10]_PORT_A_read_enable">CF1_q_a[10]_PORT_A_read_enable</A>, CF1_q_a[10]_clock_0, , , CF1_q_a[10]_clock_enable_0);
<P><A NAME="CF1_q_a[10]_PORT_A_byte_mask">CF1_q_a[10]_PORT_A_byte_mask</A> = <A HREF="#RE1L128">RE1L128</A>;
<P><A NAME="CF1_q_a[10]_PORT_A_byte_mask_reg">CF1_q_a[10]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[10]_PORT_A_byte_mask">CF1_q_a[10]_PORT_A_byte_mask</A>, CF1_q_a[10]_clock_0, , , CF1_q_a[10]_clock_enable_0);
<P><A NAME="CF1_q_a[10]_clock_0">CF1_q_a[10]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[10]_clock_enable_0">CF1_q_a[10]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[10]_PORT_A_data_out">CF1_q_a[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[10]_PORT_A_data_in_reg">CF1_q_a[10]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[10]_PORT_A_address_reg">CF1_q_a[10]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[10]_PORT_A_write_enable_reg">CF1_q_a[10]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[10]_PORT_A_read_enable_reg">CF1_q_a[10]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[10]_PORT_A_byte_mask_reg">CF1_q_a[10]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[10]_clock_0">CF1_q_a[10]_clock_0</A>, , <A HREF="#CF1_q_a[10]_clock_enable_0">CF1_q_a[10]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[10]">CF1_q_a[10]</A> = <A HREF="#CF1_q_a[10]_PORT_A_data_out">CF1_q_a[10]_PORT_A_data_out</A>[0];


<P> --QD1_ram_block1a6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a6_PORT_A_data_in">QD1_ram_block1a6_PORT_A_data_in</A> = <A HREF="#W1_za_data[6]">W1_za_data[6]</A>;
<P><A NAME="QD1_ram_block1a6_PORT_A_data_in_reg">QD1_ram_block1a6_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a6_PORT_A_data_in">QD1_ram_block1a6_PORT_A_data_in</A>, QD1_ram_block1a6_clock_0, , , );
<P><A NAME="QD1_ram_block1a6_PORT_A_address">QD1_ram_block1a6_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a6_PORT_A_address_reg">QD1_ram_block1a6_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a6_PORT_A_address">QD1_ram_block1a6_PORT_A_address</A>, QD1_ram_block1a6_clock_0, , , );
<P><A NAME="QD1_ram_block1a6_PORT_B_address">QD1_ram_block1a6_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a6_PORT_B_address_reg">QD1_ram_block1a6_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a6_PORT_B_address">QD1_ram_block1a6_PORT_B_address</A>, QD1_ram_block1a6_clock_0, , , );
<P><A NAME="QD1_ram_block1a6_PORT_A_write_enable">QD1_ram_block1a6_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a6_PORT_A_write_enable_reg">QD1_ram_block1a6_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a6_PORT_A_write_enable">QD1_ram_block1a6_PORT_A_write_enable</A>, QD1_ram_block1a6_clock_0, , , );
<P><A NAME="QD1_ram_block1a6_PORT_B_read_enable">QD1_ram_block1a6_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a6_PORT_B_read_enable_reg">QD1_ram_block1a6_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a6_PORT_B_read_enable">QD1_ram_block1a6_PORT_B_read_enable</A>, QD1_ram_block1a6_clock_0, , , );
<P><A NAME="QD1_ram_block1a6_clock_0">QD1_ram_block1a6_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a6_PORT_B_data_out">QD1_ram_block1a6_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a6_PORT_A_data_in_reg">QD1_ram_block1a6_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a6_PORT_A_address_reg">QD1_ram_block1a6_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a6_PORT_B_address_reg">QD1_ram_block1a6_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a6_PORT_A_write_enable_reg">QD1_ram_block1a6_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a6_PORT_B_read_enable_reg">QD1_ram_block1a6_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a6_clock_0">QD1_ram_block1a6_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a6">QD1_ram_block1a6</A> = <A HREF="#QD1_ram_block1a6_PORT_B_data_out">QD1_ram_block1a6_PORT_B_data_out</A>[0];


<P> --JC2_q_b[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC2_q_b[6]_PORT_A_data_in">JC2_q_b[6]_PORT_A_data_in</A> = <A HREF="#AC1_wdata[6]">AC1_wdata[6]</A>;
<P><A NAME="JC2_q_b[6]_PORT_A_data_in_reg">JC2_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC2_q_b[6]_PORT_A_data_in">JC2_q_b[6]_PORT_A_data_in</A>, JC2_q_b[6]_clock_0, , , );
<P><A NAME="JC2_q_b[6]_PORT_A_address">JC2_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#KC4_counter_reg_bit[0]">KC4_counter_reg_bit[0]</A>, <A HREF="#KC4_counter_reg_bit[1]">KC4_counter_reg_bit[1]</A>, <A HREF="#KC4_counter_reg_bit[2]">KC4_counter_reg_bit[2]</A>, <A HREF="#KC4_counter_reg_bit[3]">KC4_counter_reg_bit[3]</A>, <A HREF="#KC4_counter_reg_bit[4]">KC4_counter_reg_bit[4]</A>, <A HREF="#KC4_counter_reg_bit[5]">KC4_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[6]_PORT_A_address_reg">JC2_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC2_q_b[6]_PORT_A_address">JC2_q_b[6]_PORT_A_address</A>, JC2_q_b[6]_clock_0, , , );
<P><A NAME="JC2_q_b[6]_PORT_B_address">JC2_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#KC3_counter_reg_bit[0]">KC3_counter_reg_bit[0]</A>, <A HREF="#KC3_counter_reg_bit[1]">KC3_counter_reg_bit[1]</A>, <A HREF="#KC3_counter_reg_bit[2]">KC3_counter_reg_bit[2]</A>, <A HREF="#KC3_counter_reg_bit[3]">KC3_counter_reg_bit[3]</A>, <A HREF="#KC3_counter_reg_bit[4]">KC3_counter_reg_bit[4]</A>, <A HREF="#KC3_counter_reg_bit[5]">KC3_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[6]_PORT_B_address_reg">JC2_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC2_q_b[6]_PORT_B_address">JC2_q_b[6]_PORT_B_address</A>, JC2_q_b[6]_clock_1, , , JC2_q_b[6]_clock_enable_1);
<P><A NAME="JC2_q_b[6]_PORT_A_write_enable">JC2_q_b[6]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[6]_PORT_A_write_enable_reg">JC2_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[6]_PORT_A_write_enable">JC2_q_b[6]_PORT_A_write_enable</A>, JC2_q_b[6]_clock_0, , , );
<P><A NAME="JC2_q_b[6]_PORT_B_read_enable">JC2_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC2_q_b[6]_PORT_B_read_enable_reg">JC2_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[6]_PORT_B_read_enable">JC2_q_b[6]_PORT_B_read_enable</A>, JC2_q_b[6]_clock_1, , , JC2_q_b[6]_clock_enable_1);
<P><A NAME="JC2_q_b[6]_clock_0">JC2_q_b[6]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[6]_clock_1">JC2_q_b[6]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[6]_clock_enable_0">JC2_q_b[6]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[6]_clock_enable_1">JC2_q_b[6]_clock_enable_1</A> = <A HREF="#U1L85">U1L85</A>;
<P><A NAME="JC2_q_b[6]_PORT_B_data_out">JC2_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC2_q_b[6]_PORT_A_data_in_reg">JC2_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#JC2_q_b[6]_PORT_A_address_reg">JC2_q_b[6]_PORT_A_address_reg</A>, <A HREF="#JC2_q_b[6]_PORT_B_address_reg">JC2_q_b[6]_PORT_B_address_reg</A>, <A HREF="#JC2_q_b[6]_PORT_A_write_enable_reg">JC2_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC2_q_b[6]_PORT_B_read_enable_reg">JC2_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC2_q_b[6]_clock_0">JC2_q_b[6]_clock_0</A>, <A HREF="#JC2_q_b[6]_clock_1">JC2_q_b[6]_clock_1</A>, <A HREF="#JC2_q_b[6]_clock_enable_0">JC2_q_b[6]_clock_enable_0</A>, <A HREF="#JC2_q_b[6]_clock_enable_1">JC2_q_b[6]_clock_enable_1</A>, , , , );
<P><A NAME="JC2_q_b[6]">JC2_q_b[6]</A> = <A HREF="#JC2_q_b[6]_PORT_B_data_out">JC2_q_b[6]_PORT_B_data_out</A>[0];


<P> --GB1_right_audio_fifo_read_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]
<P> --register power-up is low

<P><A NAME="GB1_right_audio_fifo_read_space[6]">GB1_right_audio_fifo_read_space[6]</A> = DFFEAS(<A HREF="#SB2_counter_reg_bit[6]">SB2_counter_reg_bit[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --QB1_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[6]_PORT_A_data_in">QB1_q_b[6]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[6]">GB1_data_in_shift_reg[6]</A>;
<P><A NAME="QB1_q_b[6]_PORT_A_data_in_reg">QB1_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[6]_PORT_A_data_in">QB1_q_b[6]_PORT_A_data_in</A>, QB1_q_b[6]_clock_0, , , );
<P><A NAME="QB1_q_b[6]_PORT_A_address">QB1_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[6]_PORT_A_address_reg">QB1_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[6]_PORT_A_address">QB1_q_b[6]_PORT_A_address</A>, QB1_q_b[6]_clock_0, , , );
<P><A NAME="QB1_q_b[6]_PORT_B_address">QB1_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[6]_PORT_B_address_reg">QB1_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[6]_PORT_B_address">QB1_q_b[6]_PORT_B_address</A>, QB1_q_b[6]_clock_1, , , );
<P><A NAME="QB1_q_b[6]_PORT_A_write_enable">QB1_q_b[6]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[6]_PORT_A_write_enable_reg">QB1_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[6]_PORT_A_write_enable">QB1_q_b[6]_PORT_A_write_enable</A>, QB1_q_b[6]_clock_0, , , );
<P><A NAME="QB1_q_b[6]_PORT_B_read_enable">QB1_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[6]_PORT_B_read_enable_reg">QB1_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[6]_PORT_B_read_enable">QB1_q_b[6]_PORT_B_read_enable</A>, QB1_q_b[6]_clock_1, , , );
<P><A NAME="QB1_q_b[6]_clock_0">QB1_q_b[6]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[6]_clock_1">QB1_q_b[6]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[6]_clock_enable_0">QB1_q_b[6]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[6]_PORT_B_data_out">QB1_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[6]_PORT_A_data_in_reg">QB1_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[6]_PORT_A_address_reg">QB1_q_b[6]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[6]_PORT_B_address_reg">QB1_q_b[6]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[6]_PORT_A_write_enable_reg">QB1_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[6]_PORT_B_read_enable_reg">QB1_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[6]_clock_0">QB1_q_b[6]_clock_0</A>, <A HREF="#QB1_q_b[6]_clock_1">QB1_q_b[6]_clock_1</A>, <A HREF="#QB1_q_b[6]_clock_enable_0">QB1_q_b[6]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[6]">QB1_q_b[6]</A> = <A HREF="#QB1_q_b[6]_PORT_B_data_out">QB1_q_b[6]_PORT_B_data_out</A>[0];


<P> --QB2_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[6]_PORT_A_data_in">QB2_q_b[6]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[6]">GB1_data_in_shift_reg[6]</A>;
<P><A NAME="QB2_q_b[6]_PORT_A_data_in_reg">QB2_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[6]_PORT_A_data_in">QB2_q_b[6]_PORT_A_data_in</A>, QB2_q_b[6]_clock_0, , , );
<P><A NAME="QB2_q_b[6]_PORT_A_address">QB2_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[6]_PORT_A_address_reg">QB2_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[6]_PORT_A_address">QB2_q_b[6]_PORT_A_address</A>, QB2_q_b[6]_clock_0, , , );
<P><A NAME="QB2_q_b[6]_PORT_B_address">QB2_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[6]_PORT_B_address_reg">QB2_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[6]_PORT_B_address">QB2_q_b[6]_PORT_B_address</A>, QB2_q_b[6]_clock_1, , , );
<P><A NAME="QB2_q_b[6]_PORT_A_write_enable">QB2_q_b[6]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[6]_PORT_A_write_enable_reg">QB2_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[6]_PORT_A_write_enable">QB2_q_b[6]_PORT_A_write_enable</A>, QB2_q_b[6]_clock_0, , , );
<P><A NAME="QB2_q_b[6]_PORT_B_read_enable">QB2_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[6]_PORT_B_read_enable_reg">QB2_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[6]_PORT_B_read_enable">QB2_q_b[6]_PORT_B_read_enable</A>, QB2_q_b[6]_clock_1, , , );
<P><A NAME="QB2_q_b[6]_clock_0">QB2_q_b[6]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[6]_clock_1">QB2_q_b[6]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[6]_clock_enable_0">QB2_q_b[6]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[6]_PORT_B_data_out">QB2_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[6]_PORT_A_data_in_reg">QB2_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[6]_PORT_A_address_reg">QB2_q_b[6]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[6]_PORT_B_address_reg">QB2_q_b[6]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[6]_PORT_A_write_enable_reg">QB2_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[6]_PORT_B_read_enable_reg">QB2_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[6]_clock_0">QB2_q_b[6]_clock_0</A>, <A HREF="#QB2_q_b[6]_clock_1">QB2_q_b[6]_clock_1</A>, <A HREF="#QB2_q_b[6]_clock_enable_0">QB2_q_b[6]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[6]">QB2_q_b[6]</A> = <A HREF="#QB2_q_b[6]_PORT_B_data_out">QB2_q_b[6]_PORT_B_data_out</A>[0];


<P> --S1_address_reg[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[6]
<P> --register power-up is low

<P><A NAME="S1_address_reg[6]">S1_address_reg[6]</A> = DFFEAS(<A HREF="#YD1_d_writedata[6]">YD1_d_writedata[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L23">S1L23</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_data[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[7]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[7]">WB1_shiftreg_data[7]</A> = DFFEAS(<A HREF="#WB1L79">WB1L79</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --QD1_ram_block1a5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a5_PORT_A_data_in">QD1_ram_block1a5_PORT_A_data_in</A> = <A HREF="#W1_za_data[5]">W1_za_data[5]</A>;
<P><A NAME="QD1_ram_block1a5_PORT_A_data_in_reg">QD1_ram_block1a5_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a5_PORT_A_data_in">QD1_ram_block1a5_PORT_A_data_in</A>, QD1_ram_block1a5_clock_0, , , );
<P><A NAME="QD1_ram_block1a5_PORT_A_address">QD1_ram_block1a5_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a5_PORT_A_address_reg">QD1_ram_block1a5_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a5_PORT_A_address">QD1_ram_block1a5_PORT_A_address</A>, QD1_ram_block1a5_clock_0, , , );
<P><A NAME="QD1_ram_block1a5_PORT_B_address">QD1_ram_block1a5_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a5_PORT_B_address_reg">QD1_ram_block1a5_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a5_PORT_B_address">QD1_ram_block1a5_PORT_B_address</A>, QD1_ram_block1a5_clock_0, , , );
<P><A NAME="QD1_ram_block1a5_PORT_A_write_enable">QD1_ram_block1a5_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a5_PORT_A_write_enable_reg">QD1_ram_block1a5_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a5_PORT_A_write_enable">QD1_ram_block1a5_PORT_A_write_enable</A>, QD1_ram_block1a5_clock_0, , , );
<P><A NAME="QD1_ram_block1a5_PORT_B_read_enable">QD1_ram_block1a5_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a5_PORT_B_read_enable_reg">QD1_ram_block1a5_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a5_PORT_B_read_enable">QD1_ram_block1a5_PORT_B_read_enable</A>, QD1_ram_block1a5_clock_0, , , );
<P><A NAME="QD1_ram_block1a5_clock_0">QD1_ram_block1a5_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a5_PORT_B_data_out">QD1_ram_block1a5_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a5_PORT_A_data_in_reg">QD1_ram_block1a5_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a5_PORT_A_address_reg">QD1_ram_block1a5_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a5_PORT_B_address_reg">QD1_ram_block1a5_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a5_PORT_A_write_enable_reg">QD1_ram_block1a5_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a5_PORT_B_read_enable_reg">QD1_ram_block1a5_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a5_clock_0">QD1_ram_block1a5_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a5">QD1_ram_block1a5</A> = <A HREF="#QD1_ram_block1a5_PORT_B_data_out">QD1_ram_block1a5_PORT_B_data_out</A>[0];


<P> --JC2_q_b[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC2_q_b[5]_PORT_A_data_in">JC2_q_b[5]_PORT_A_data_in</A> = <A HREF="#AC1_wdata[5]">AC1_wdata[5]</A>;
<P><A NAME="JC2_q_b[5]_PORT_A_data_in_reg">JC2_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC2_q_b[5]_PORT_A_data_in">JC2_q_b[5]_PORT_A_data_in</A>, JC2_q_b[5]_clock_0, , , );
<P><A NAME="JC2_q_b[5]_PORT_A_address">JC2_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#KC4_counter_reg_bit[0]">KC4_counter_reg_bit[0]</A>, <A HREF="#KC4_counter_reg_bit[1]">KC4_counter_reg_bit[1]</A>, <A HREF="#KC4_counter_reg_bit[2]">KC4_counter_reg_bit[2]</A>, <A HREF="#KC4_counter_reg_bit[3]">KC4_counter_reg_bit[3]</A>, <A HREF="#KC4_counter_reg_bit[4]">KC4_counter_reg_bit[4]</A>, <A HREF="#KC4_counter_reg_bit[5]">KC4_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[5]_PORT_A_address_reg">JC2_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC2_q_b[5]_PORT_A_address">JC2_q_b[5]_PORT_A_address</A>, JC2_q_b[5]_clock_0, , , );
<P><A NAME="JC2_q_b[5]_PORT_B_address">JC2_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#KC3_counter_reg_bit[0]">KC3_counter_reg_bit[0]</A>, <A HREF="#KC3_counter_reg_bit[1]">KC3_counter_reg_bit[1]</A>, <A HREF="#KC3_counter_reg_bit[2]">KC3_counter_reg_bit[2]</A>, <A HREF="#KC3_counter_reg_bit[3]">KC3_counter_reg_bit[3]</A>, <A HREF="#KC3_counter_reg_bit[4]">KC3_counter_reg_bit[4]</A>, <A HREF="#KC3_counter_reg_bit[5]">KC3_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[5]_PORT_B_address_reg">JC2_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC2_q_b[5]_PORT_B_address">JC2_q_b[5]_PORT_B_address</A>, JC2_q_b[5]_clock_1, , , JC2_q_b[5]_clock_enable_1);
<P><A NAME="JC2_q_b[5]_PORT_A_write_enable">JC2_q_b[5]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[5]_PORT_A_write_enable_reg">JC2_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[5]_PORT_A_write_enable">JC2_q_b[5]_PORT_A_write_enable</A>, JC2_q_b[5]_clock_0, , , );
<P><A NAME="JC2_q_b[5]_PORT_B_read_enable">JC2_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC2_q_b[5]_PORT_B_read_enable_reg">JC2_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[5]_PORT_B_read_enable">JC2_q_b[5]_PORT_B_read_enable</A>, JC2_q_b[5]_clock_1, , , JC2_q_b[5]_clock_enable_1);
<P><A NAME="JC2_q_b[5]_clock_0">JC2_q_b[5]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[5]_clock_1">JC2_q_b[5]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[5]_clock_enable_0">JC2_q_b[5]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[5]_clock_enable_1">JC2_q_b[5]_clock_enable_1</A> = <A HREF="#U1L85">U1L85</A>;
<P><A NAME="JC2_q_b[5]_PORT_B_data_out">JC2_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC2_q_b[5]_PORT_A_data_in_reg">JC2_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#JC2_q_b[5]_PORT_A_address_reg">JC2_q_b[5]_PORT_A_address_reg</A>, <A HREF="#JC2_q_b[5]_PORT_B_address_reg">JC2_q_b[5]_PORT_B_address_reg</A>, <A HREF="#JC2_q_b[5]_PORT_A_write_enable_reg">JC2_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC2_q_b[5]_PORT_B_read_enable_reg">JC2_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC2_q_b[5]_clock_0">JC2_q_b[5]_clock_0</A>, <A HREF="#JC2_q_b[5]_clock_1">JC2_q_b[5]_clock_1</A>, <A HREF="#JC2_q_b[5]_clock_enable_0">JC2_q_b[5]_clock_enable_0</A>, <A HREF="#JC2_q_b[5]_clock_enable_1">JC2_q_b[5]_clock_enable_1</A>, , , , );
<P><A NAME="JC2_q_b[5]">JC2_q_b[5]</A> = <A HREF="#JC2_q_b[5]_PORT_B_data_out">JC2_q_b[5]_PORT_B_data_out</A>[0];


<P> --GB1_right_audio_fifo_read_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5]
<P> --register power-up is low

<P><A NAME="GB1_right_audio_fifo_read_space[5]">GB1_right_audio_fifo_read_space[5]</A> = DFFEAS(<A HREF="#SB2_counter_reg_bit[5]">SB2_counter_reg_bit[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --QB1_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[5]_PORT_A_data_in">QB1_q_b[5]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[5]">GB1_data_in_shift_reg[5]</A>;
<P><A NAME="QB1_q_b[5]_PORT_A_data_in_reg">QB1_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[5]_PORT_A_data_in">QB1_q_b[5]_PORT_A_data_in</A>, QB1_q_b[5]_clock_0, , , );
<P><A NAME="QB1_q_b[5]_PORT_A_address">QB1_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[5]_PORT_A_address_reg">QB1_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[5]_PORT_A_address">QB1_q_b[5]_PORT_A_address</A>, QB1_q_b[5]_clock_0, , , );
<P><A NAME="QB1_q_b[5]_PORT_B_address">QB1_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[5]_PORT_B_address_reg">QB1_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[5]_PORT_B_address">QB1_q_b[5]_PORT_B_address</A>, QB1_q_b[5]_clock_1, , , );
<P><A NAME="QB1_q_b[5]_PORT_A_write_enable">QB1_q_b[5]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[5]_PORT_A_write_enable_reg">QB1_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[5]_PORT_A_write_enable">QB1_q_b[5]_PORT_A_write_enable</A>, QB1_q_b[5]_clock_0, , , );
<P><A NAME="QB1_q_b[5]_PORT_B_read_enable">QB1_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[5]_PORT_B_read_enable_reg">QB1_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[5]_PORT_B_read_enable">QB1_q_b[5]_PORT_B_read_enable</A>, QB1_q_b[5]_clock_1, , , );
<P><A NAME="QB1_q_b[5]_clock_0">QB1_q_b[5]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[5]_clock_1">QB1_q_b[5]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[5]_clock_enable_0">QB1_q_b[5]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[5]_PORT_B_data_out">QB1_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[5]_PORT_A_data_in_reg">QB1_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[5]_PORT_A_address_reg">QB1_q_b[5]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[5]_PORT_B_address_reg">QB1_q_b[5]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[5]_PORT_A_write_enable_reg">QB1_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[5]_PORT_B_read_enable_reg">QB1_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[5]_clock_0">QB1_q_b[5]_clock_0</A>, <A HREF="#QB1_q_b[5]_clock_1">QB1_q_b[5]_clock_1</A>, <A HREF="#QB1_q_b[5]_clock_enable_0">QB1_q_b[5]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[5]">QB1_q_b[5]</A> = <A HREF="#QB1_q_b[5]_PORT_B_data_out">QB1_q_b[5]_PORT_B_data_out</A>[0];


<P> --QB2_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[5]_PORT_A_data_in">QB2_q_b[5]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[5]">GB1_data_in_shift_reg[5]</A>;
<P><A NAME="QB2_q_b[5]_PORT_A_data_in_reg">QB2_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[5]_PORT_A_data_in">QB2_q_b[5]_PORT_A_data_in</A>, QB2_q_b[5]_clock_0, , , );
<P><A NAME="QB2_q_b[5]_PORT_A_address">QB2_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[5]_PORT_A_address_reg">QB2_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[5]_PORT_A_address">QB2_q_b[5]_PORT_A_address</A>, QB2_q_b[5]_clock_0, , , );
<P><A NAME="QB2_q_b[5]_PORT_B_address">QB2_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[5]_PORT_B_address_reg">QB2_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[5]_PORT_B_address">QB2_q_b[5]_PORT_B_address</A>, QB2_q_b[5]_clock_1, , , );
<P><A NAME="QB2_q_b[5]_PORT_A_write_enable">QB2_q_b[5]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[5]_PORT_A_write_enable_reg">QB2_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[5]_PORT_A_write_enable">QB2_q_b[5]_PORT_A_write_enable</A>, QB2_q_b[5]_clock_0, , , );
<P><A NAME="QB2_q_b[5]_PORT_B_read_enable">QB2_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[5]_PORT_B_read_enable_reg">QB2_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[5]_PORT_B_read_enable">QB2_q_b[5]_PORT_B_read_enable</A>, QB2_q_b[5]_clock_1, , , );
<P><A NAME="QB2_q_b[5]_clock_0">QB2_q_b[5]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[5]_clock_1">QB2_q_b[5]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[5]_clock_enable_0">QB2_q_b[5]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[5]_PORT_B_data_out">QB2_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[5]_PORT_A_data_in_reg">QB2_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[5]_PORT_A_address_reg">QB2_q_b[5]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[5]_PORT_B_address_reg">QB2_q_b[5]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[5]_PORT_A_write_enable_reg">QB2_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[5]_PORT_B_read_enable_reg">QB2_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[5]_clock_0">QB2_q_b[5]_clock_0</A>, <A HREF="#QB2_q_b[5]_clock_1">QB2_q_b[5]_clock_1</A>, <A HREF="#QB2_q_b[5]_clock_enable_0">QB2_q_b[5]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[5]">QB2_q_b[5]</A> = <A HREF="#QB2_q_b[5]_PORT_B_data_out">QB2_q_b[5]_PORT_B_data_out</A>[0];


<P> --S1_address_reg[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[5]
<P> --register power-up is low

<P><A NAME="S1_address_reg[5]">S1_address_reg[5]</A> = DFFEAS(<A HREF="#YD1_d_writedata[5]">YD1_d_writedata[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L23">S1L23</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_data[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[6]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[6]">WB1_shiftreg_data[6]</A> = DFFEAS(<A HREF="#WB1L80">WB1L80</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --CF1_q_a[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[9]_PORT_A_data_in">CF1_q_a[9]_PORT_A_data_in</A> = <A HREF="#RE1L141">RE1L141</A>;
<P><A NAME="CF1_q_a[9]_PORT_A_data_in_reg">CF1_q_a[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[9]_PORT_A_data_in">CF1_q_a[9]_PORT_A_data_in</A>, CF1_q_a[9]_clock_0, , , CF1_q_a[9]_clock_enable_0);
<P><A NAME="CF1_q_a[9]_PORT_A_address">CF1_q_a[9]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[9]_PORT_A_address_reg">CF1_q_a[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[9]_PORT_A_address">CF1_q_a[9]_PORT_A_address</A>, CF1_q_a[9]_clock_0, , , CF1_q_a[9]_clock_enable_0);
<P><A NAME="CF1_q_a[9]_PORT_A_write_enable">CF1_q_a[9]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[9]_PORT_A_write_enable_reg">CF1_q_a[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[9]_PORT_A_write_enable">CF1_q_a[9]_PORT_A_write_enable</A>, CF1_q_a[9]_clock_0, , , CF1_q_a[9]_clock_enable_0);
<P><A NAME="CF1_q_a[9]_PORT_A_read_enable">CF1_q_a[9]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[9]_PORT_A_read_enable_reg">CF1_q_a[9]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[9]_PORT_A_read_enable">CF1_q_a[9]_PORT_A_read_enable</A>, CF1_q_a[9]_clock_0, , , CF1_q_a[9]_clock_enable_0);
<P><A NAME="CF1_q_a[9]_PORT_A_byte_mask">CF1_q_a[9]_PORT_A_byte_mask</A> = <A HREF="#RE1L128">RE1L128</A>;
<P><A NAME="CF1_q_a[9]_PORT_A_byte_mask_reg">CF1_q_a[9]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[9]_PORT_A_byte_mask">CF1_q_a[9]_PORT_A_byte_mask</A>, CF1_q_a[9]_clock_0, , , CF1_q_a[9]_clock_enable_0);
<P><A NAME="CF1_q_a[9]_clock_0">CF1_q_a[9]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[9]_clock_enable_0">CF1_q_a[9]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[9]_PORT_A_data_out">CF1_q_a[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[9]_PORT_A_data_in_reg">CF1_q_a[9]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[9]_PORT_A_address_reg">CF1_q_a[9]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[9]_PORT_A_write_enable_reg">CF1_q_a[9]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[9]_PORT_A_read_enable_reg">CF1_q_a[9]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[9]_PORT_A_byte_mask_reg">CF1_q_a[9]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[9]_clock_0">CF1_q_a[9]_clock_0</A>, , <A HREF="#CF1_q_a[9]_clock_enable_0">CF1_q_a[9]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[9]">CF1_q_a[9]</A> = <A HREF="#CF1_q_a[9]_PORT_A_data_out">CF1_q_a[9]_PORT_A_data_out</A>[0];


<P> --CF1_q_a[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[24]_PORT_A_data_in">CF1_q_a[24]_PORT_A_data_in</A> = <A HREF="#RE1L156">RE1L156</A>;
<P><A NAME="CF1_q_a[24]_PORT_A_data_in_reg">CF1_q_a[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[24]_PORT_A_data_in">CF1_q_a[24]_PORT_A_data_in</A>, CF1_q_a[24]_clock_0, , , CF1_q_a[24]_clock_enable_0);
<P><A NAME="CF1_q_a[24]_PORT_A_address">CF1_q_a[24]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[24]_PORT_A_address_reg">CF1_q_a[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[24]_PORT_A_address">CF1_q_a[24]_PORT_A_address</A>, CF1_q_a[24]_clock_0, , , CF1_q_a[24]_clock_enable_0);
<P><A NAME="CF1_q_a[24]_PORT_A_write_enable">CF1_q_a[24]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[24]_PORT_A_write_enable_reg">CF1_q_a[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[24]_PORT_A_write_enable">CF1_q_a[24]_PORT_A_write_enable</A>, CF1_q_a[24]_clock_0, , , CF1_q_a[24]_clock_enable_0);
<P><A NAME="CF1_q_a[24]_PORT_A_read_enable">CF1_q_a[24]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[24]_PORT_A_read_enable_reg">CF1_q_a[24]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[24]_PORT_A_read_enable">CF1_q_a[24]_PORT_A_read_enable</A>, CF1_q_a[24]_clock_0, , , CF1_q_a[24]_clock_enable_0);
<P><A NAME="CF1_q_a[24]_PORT_A_byte_mask">CF1_q_a[24]_PORT_A_byte_mask</A> = <A HREF="#RE1L130">RE1L130</A>;
<P><A NAME="CF1_q_a[24]_PORT_A_byte_mask_reg">CF1_q_a[24]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[24]_PORT_A_byte_mask">CF1_q_a[24]_PORT_A_byte_mask</A>, CF1_q_a[24]_clock_0, , , CF1_q_a[24]_clock_enable_0);
<P><A NAME="CF1_q_a[24]_clock_0">CF1_q_a[24]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[24]_clock_enable_0">CF1_q_a[24]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[24]_PORT_A_data_out">CF1_q_a[24]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[24]_PORT_A_data_in_reg">CF1_q_a[24]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[24]_PORT_A_address_reg">CF1_q_a[24]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[24]_PORT_A_write_enable_reg">CF1_q_a[24]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[24]_PORT_A_read_enable_reg">CF1_q_a[24]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[24]_PORT_A_byte_mask_reg">CF1_q_a[24]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[24]_clock_0">CF1_q_a[24]_clock_0</A>, , <A HREF="#CF1_q_a[24]_clock_enable_0">CF1_q_a[24]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[24]">CF1_q_a[24]</A> = <A HREF="#CF1_q_a[24]_PORT_A_data_out">CF1_q_a[24]_PORT_A_data_out</A>[0];


<P> --HB1_right_channel_fifo_write_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[4]
<P> --register power-up is low

<P><A NAME="HB1_right_channel_fifo_write_space[4]">HB1_right_channel_fifo_write_space[4]</A> = DFFEAS(<A HREF="#HB1L34">HB1L34</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --U1L30 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
<P><A NAME="U1L30_adder_eqn">U1L30_adder_eqn</A> = ( !<A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#U1L43">U1L43</A> );
<P><A NAME="U1L30">U1L30</A> = SUM(<A HREF="#U1L30_adder_eqn">U1L30_adder_eqn</A>);

<P> --U1L31 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
<P><A NAME="U1L31_adder_eqn">U1L31_adder_eqn</A> = ( !<A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#U1L43">U1L43</A> );
<P><A NAME="U1L31">U1L31</A> = CARRY(<A HREF="#U1L31_adder_eqn">U1L31_adder_eqn</A>);


<P> --R1_readdata[28] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[28]
<P> --register power-up is low

<P><A NAME="R1_readdata[28]">R1_readdata[28]</A> = DFFEAS(<A HREF="#HB1_left_channel_fifo_write_space[4]">HB1_left_channel_fifo_write_space[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --CF1_q_a[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[21]_PORT_A_data_in">CF1_q_a[21]_PORT_A_data_in</A> = <A HREF="#RE1L153">RE1L153</A>;
<P><A NAME="CF1_q_a[21]_PORT_A_data_in_reg">CF1_q_a[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[21]_PORT_A_data_in">CF1_q_a[21]_PORT_A_data_in</A>, CF1_q_a[21]_clock_0, , , CF1_q_a[21]_clock_enable_0);
<P><A NAME="CF1_q_a[21]_PORT_A_address">CF1_q_a[21]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[21]_PORT_A_address_reg">CF1_q_a[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[21]_PORT_A_address">CF1_q_a[21]_PORT_A_address</A>, CF1_q_a[21]_clock_0, , , CF1_q_a[21]_clock_enable_0);
<P><A NAME="CF1_q_a[21]_PORT_A_write_enable">CF1_q_a[21]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[21]_PORT_A_write_enable_reg">CF1_q_a[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[21]_PORT_A_write_enable">CF1_q_a[21]_PORT_A_write_enable</A>, CF1_q_a[21]_clock_0, , , CF1_q_a[21]_clock_enable_0);
<P><A NAME="CF1_q_a[21]_PORT_A_read_enable">CF1_q_a[21]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[21]_PORT_A_read_enable_reg">CF1_q_a[21]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[21]_PORT_A_read_enable">CF1_q_a[21]_PORT_A_read_enable</A>, CF1_q_a[21]_clock_0, , , CF1_q_a[21]_clock_enable_0);
<P><A NAME="CF1_q_a[21]_PORT_A_byte_mask">CF1_q_a[21]_PORT_A_byte_mask</A> = <A HREF="#RE1L129">RE1L129</A>;
<P><A NAME="CF1_q_a[21]_PORT_A_byte_mask_reg">CF1_q_a[21]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[21]_PORT_A_byte_mask">CF1_q_a[21]_PORT_A_byte_mask</A>, CF1_q_a[21]_clock_0, , , CF1_q_a[21]_clock_enable_0);
<P><A NAME="CF1_q_a[21]_clock_0">CF1_q_a[21]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[21]_clock_enable_0">CF1_q_a[21]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[21]_PORT_A_data_out">CF1_q_a[21]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[21]_PORT_A_data_in_reg">CF1_q_a[21]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[21]_PORT_A_address_reg">CF1_q_a[21]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[21]_PORT_A_write_enable_reg">CF1_q_a[21]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[21]_PORT_A_read_enable_reg">CF1_q_a[21]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[21]_PORT_A_byte_mask_reg">CF1_q_a[21]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[21]_clock_0">CF1_q_a[21]_clock_0</A>, , <A HREF="#CF1_q_a[21]_clock_enable_0">CF1_q_a[21]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[21]">CF1_q_a[21]</A> = <A HREF="#CF1_q_a[21]_PORT_A_data_out">CF1_q_a[21]_PORT_A_data_out</A>[0];


<P> --CF1_q_a[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[29]_PORT_A_data_in">CF1_q_a[29]_PORT_A_data_in</A> = <A HREF="#RE1L161">RE1L161</A>;
<P><A NAME="CF1_q_a[29]_PORT_A_data_in_reg">CF1_q_a[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[29]_PORT_A_data_in">CF1_q_a[29]_PORT_A_data_in</A>, CF1_q_a[29]_clock_0, , , CF1_q_a[29]_clock_enable_0);
<P><A NAME="CF1_q_a[29]_PORT_A_address">CF1_q_a[29]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[29]_PORT_A_address_reg">CF1_q_a[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[29]_PORT_A_address">CF1_q_a[29]_PORT_A_address</A>, CF1_q_a[29]_clock_0, , , CF1_q_a[29]_clock_enable_0);
<P><A NAME="CF1_q_a[29]_PORT_A_write_enable">CF1_q_a[29]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[29]_PORT_A_write_enable_reg">CF1_q_a[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[29]_PORT_A_write_enable">CF1_q_a[29]_PORT_A_write_enable</A>, CF1_q_a[29]_clock_0, , , CF1_q_a[29]_clock_enable_0);
<P><A NAME="CF1_q_a[29]_PORT_A_read_enable">CF1_q_a[29]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[29]_PORT_A_read_enable_reg">CF1_q_a[29]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[29]_PORT_A_read_enable">CF1_q_a[29]_PORT_A_read_enable</A>, CF1_q_a[29]_clock_0, , , CF1_q_a[29]_clock_enable_0);
<P><A NAME="CF1_q_a[29]_PORT_A_byte_mask">CF1_q_a[29]_PORT_A_byte_mask</A> = <A HREF="#RE1L130">RE1L130</A>;
<P><A NAME="CF1_q_a[29]_PORT_A_byte_mask_reg">CF1_q_a[29]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[29]_PORT_A_byte_mask">CF1_q_a[29]_PORT_A_byte_mask</A>, CF1_q_a[29]_clock_0, , , CF1_q_a[29]_clock_enable_0);
<P><A NAME="CF1_q_a[29]_clock_0">CF1_q_a[29]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[29]_clock_enable_0">CF1_q_a[29]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[29]_PORT_A_data_out">CF1_q_a[29]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[29]_PORT_A_data_in_reg">CF1_q_a[29]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[29]_PORT_A_address_reg">CF1_q_a[29]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[29]_PORT_A_write_enable_reg">CF1_q_a[29]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[29]_PORT_A_read_enable_reg">CF1_q_a[29]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[29]_PORT_A_byte_mask_reg">CF1_q_a[29]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[29]_clock_0">CF1_q_a[29]_clock_0</A>, , <A HREF="#CF1_q_a[29]_clock_enable_0">CF1_q_a[29]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[29]">CF1_q_a[29]</A> = <A HREF="#CF1_q_a[29]_PORT_A_data_out">CF1_q_a[29]_PORT_A_data_out</A>[0];


<P> --QD1_ram_block1a9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a9_PORT_A_data_in">QD1_ram_block1a9_PORT_A_data_in</A> = <A HREF="#W1_za_data[9]">W1_za_data[9]</A>;
<P><A NAME="QD1_ram_block1a9_PORT_A_data_in_reg">QD1_ram_block1a9_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a9_PORT_A_data_in">QD1_ram_block1a9_PORT_A_data_in</A>, QD1_ram_block1a9_clock_0, , , );
<P><A NAME="QD1_ram_block1a9_PORT_A_address">QD1_ram_block1a9_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a9_PORT_A_address_reg">QD1_ram_block1a9_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a9_PORT_A_address">QD1_ram_block1a9_PORT_A_address</A>, QD1_ram_block1a9_clock_0, , , );
<P><A NAME="QD1_ram_block1a9_PORT_B_address">QD1_ram_block1a9_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a9_PORT_B_address_reg">QD1_ram_block1a9_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a9_PORT_B_address">QD1_ram_block1a9_PORT_B_address</A>, QD1_ram_block1a9_clock_0, , , );
<P><A NAME="QD1_ram_block1a9_PORT_A_write_enable">QD1_ram_block1a9_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a9_PORT_A_write_enable_reg">QD1_ram_block1a9_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a9_PORT_A_write_enable">QD1_ram_block1a9_PORT_A_write_enable</A>, QD1_ram_block1a9_clock_0, , , );
<P><A NAME="QD1_ram_block1a9_PORT_B_read_enable">QD1_ram_block1a9_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a9_PORT_B_read_enable_reg">QD1_ram_block1a9_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a9_PORT_B_read_enable">QD1_ram_block1a9_PORT_B_read_enable</A>, QD1_ram_block1a9_clock_0, , , );
<P><A NAME="QD1_ram_block1a9_clock_0">QD1_ram_block1a9_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a9_PORT_B_data_out">QD1_ram_block1a9_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a9_PORT_A_data_in_reg">QD1_ram_block1a9_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a9_PORT_A_address_reg">QD1_ram_block1a9_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a9_PORT_B_address_reg">QD1_ram_block1a9_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a9_PORT_A_write_enable_reg">QD1_ram_block1a9_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a9_PORT_B_read_enable_reg">QD1_ram_block1a9_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a9_clock_0">QD1_ram_block1a9_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a9">QD1_ram_block1a9</A> = <A HREF="#QD1_ram_block1a9_PORT_B_data_out">QD1_ram_block1a9_PORT_B_data_out</A>[0];


<P> --HB1_left_channel_fifo_write_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[1]
<P> --register power-up is low

<P><A NAME="HB1_left_channel_fifo_write_space[1]">HB1_left_channel_fifo_write_space[1]</A> = DFFEAS(<A HREF="#HB1L2">HB1L2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --HB1_right_channel_fifo_write_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[5]
<P> --register power-up is low

<P><A NAME="HB1_right_channel_fifo_write_space[5]">HB1_right_channel_fifo_write_space[5]</A> = DFFEAS(<A HREF="#HB1L38">HB1L38</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --U1L34 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
<P><A NAME="U1L34_adder_eqn">U1L34_adder_eqn</A> = ( !<A HREF="#LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#U1L31">U1L31</A> );
<P><A NAME="U1L34">U1L34</A> = SUM(<A HREF="#U1L34_adder_eqn">U1L34_adder_eqn</A>);

<P> --U1L35 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~6
<P><A NAME="U1L35_adder_eqn">U1L35_adder_eqn</A> = ( !<A HREF="#LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#U1L31">U1L31</A> );
<P><A NAME="U1L35">U1L35</A> = CARRY(<A HREF="#U1L35_adder_eqn">U1L35_adder_eqn</A>);


<P> --R1_readdata[29] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[29]
<P> --register power-up is low

<P><A NAME="R1_readdata[29]">R1_readdata[29]</A> = DFFEAS(<A HREF="#HB1_left_channel_fifo_write_space[5]">HB1_left_channel_fifo_write_space[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --CF1_q_a[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[25]_PORT_A_data_in">CF1_q_a[25]_PORT_A_data_in</A> = <A HREF="#RE1L157">RE1L157</A>;
<P><A NAME="CF1_q_a[25]_PORT_A_data_in_reg">CF1_q_a[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[25]_PORT_A_data_in">CF1_q_a[25]_PORT_A_data_in</A>, CF1_q_a[25]_clock_0, , , CF1_q_a[25]_clock_enable_0);
<P><A NAME="CF1_q_a[25]_PORT_A_address">CF1_q_a[25]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[25]_PORT_A_address_reg">CF1_q_a[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[25]_PORT_A_address">CF1_q_a[25]_PORT_A_address</A>, CF1_q_a[25]_clock_0, , , CF1_q_a[25]_clock_enable_0);
<P><A NAME="CF1_q_a[25]_PORT_A_write_enable">CF1_q_a[25]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[25]_PORT_A_write_enable_reg">CF1_q_a[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[25]_PORT_A_write_enable">CF1_q_a[25]_PORT_A_write_enable</A>, CF1_q_a[25]_clock_0, , , CF1_q_a[25]_clock_enable_0);
<P><A NAME="CF1_q_a[25]_PORT_A_read_enable">CF1_q_a[25]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[25]_PORT_A_read_enable_reg">CF1_q_a[25]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[25]_PORT_A_read_enable">CF1_q_a[25]_PORT_A_read_enable</A>, CF1_q_a[25]_clock_0, , , CF1_q_a[25]_clock_enable_0);
<P><A NAME="CF1_q_a[25]_PORT_A_byte_mask">CF1_q_a[25]_PORT_A_byte_mask</A> = <A HREF="#RE1L130">RE1L130</A>;
<P><A NAME="CF1_q_a[25]_PORT_A_byte_mask_reg">CF1_q_a[25]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[25]_PORT_A_byte_mask">CF1_q_a[25]_PORT_A_byte_mask</A>, CF1_q_a[25]_clock_0, , , CF1_q_a[25]_clock_enable_0);
<P><A NAME="CF1_q_a[25]_clock_0">CF1_q_a[25]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[25]_clock_enable_0">CF1_q_a[25]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[25]_PORT_A_data_out">CF1_q_a[25]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[25]_PORT_A_data_in_reg">CF1_q_a[25]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[25]_PORT_A_address_reg">CF1_q_a[25]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[25]_PORT_A_write_enable_reg">CF1_q_a[25]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[25]_PORT_A_read_enable_reg">CF1_q_a[25]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[25]_PORT_A_byte_mask_reg">CF1_q_a[25]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[25]_clock_0">CF1_q_a[25]_clock_0</A>, , <A HREF="#CF1_q_a[25]_clock_enable_0">CF1_q_a[25]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[25]">CF1_q_a[25]</A> = <A HREF="#CF1_q_a[25]_PORT_A_data_out">CF1_q_a[25]_PORT_A_data_out</A>[0];


<P> --QD1_ram_block1a2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a2_PORT_A_data_in">QD1_ram_block1a2_PORT_A_data_in</A> = <A HREF="#W1_za_data[2]">W1_za_data[2]</A>;
<P><A NAME="QD1_ram_block1a2_PORT_A_data_in_reg">QD1_ram_block1a2_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a2_PORT_A_data_in">QD1_ram_block1a2_PORT_A_data_in</A>, QD1_ram_block1a2_clock_0, , , );
<P><A NAME="QD1_ram_block1a2_PORT_A_address">QD1_ram_block1a2_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a2_PORT_A_address_reg">QD1_ram_block1a2_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a2_PORT_A_address">QD1_ram_block1a2_PORT_A_address</A>, QD1_ram_block1a2_clock_0, , , );
<P><A NAME="QD1_ram_block1a2_PORT_B_address">QD1_ram_block1a2_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a2_PORT_B_address_reg">QD1_ram_block1a2_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a2_PORT_B_address">QD1_ram_block1a2_PORT_B_address</A>, QD1_ram_block1a2_clock_0, , , );
<P><A NAME="QD1_ram_block1a2_PORT_A_write_enable">QD1_ram_block1a2_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a2_PORT_A_write_enable_reg">QD1_ram_block1a2_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a2_PORT_A_write_enable">QD1_ram_block1a2_PORT_A_write_enable</A>, QD1_ram_block1a2_clock_0, , , );
<P><A NAME="QD1_ram_block1a2_PORT_B_read_enable">QD1_ram_block1a2_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a2_PORT_B_read_enable_reg">QD1_ram_block1a2_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a2_PORT_B_read_enable">QD1_ram_block1a2_PORT_B_read_enable</A>, QD1_ram_block1a2_clock_0, , , );
<P><A NAME="QD1_ram_block1a2_clock_0">QD1_ram_block1a2_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a2_PORT_B_data_out">QD1_ram_block1a2_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a2_PORT_A_data_in_reg">QD1_ram_block1a2_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a2_PORT_A_address_reg">QD1_ram_block1a2_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a2_PORT_B_address_reg">QD1_ram_block1a2_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a2_PORT_A_write_enable_reg">QD1_ram_block1a2_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a2_PORT_B_read_enable_reg">QD1_ram_block1a2_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a2_clock_0">QD1_ram_block1a2_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a2">QD1_ram_block1a2</A> = <A HREF="#QD1_ram_block1a2_PORT_B_data_out">QD1_ram_block1a2_PORT_B_data_out</A>[0];


<P> --HB1_right_channel_fifo_write_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[2]
<P> --register power-up is low

<P><A NAME="HB1_right_channel_fifo_write_space[2]">HB1_right_channel_fifo_write_space[2]</A> = DFFEAS(<A HREF="#HB1L42">HB1L42</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --U1L38 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
<P><A NAME="U1L38_adder_eqn">U1L38_adder_eqn</A> = ( !<A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#U1L51">U1L51</A> );
<P><A NAME="U1L38">U1L38</A> = SUM(<A HREF="#U1L38_adder_eqn">U1L38_adder_eqn</A>);

<P> --U1L39 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
<P><A NAME="U1L39_adder_eqn">U1L39_adder_eqn</A> = ( !<A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#U1L51">U1L51</A> );
<P><A NAME="U1L39">U1L39</A> = CARRY(<A HREF="#U1L39_adder_eqn">U1L39_adder_eqn</A>);


<P> --CF1_q_a[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[22]_PORT_A_data_in">CF1_q_a[22]_PORT_A_data_in</A> = <A HREF="#RE1L154">RE1L154</A>;
<P><A NAME="CF1_q_a[22]_PORT_A_data_in_reg">CF1_q_a[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[22]_PORT_A_data_in">CF1_q_a[22]_PORT_A_data_in</A>, CF1_q_a[22]_clock_0, , , CF1_q_a[22]_clock_enable_0);
<P><A NAME="CF1_q_a[22]_PORT_A_address">CF1_q_a[22]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[22]_PORT_A_address_reg">CF1_q_a[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[22]_PORT_A_address">CF1_q_a[22]_PORT_A_address</A>, CF1_q_a[22]_clock_0, , , CF1_q_a[22]_clock_enable_0);
<P><A NAME="CF1_q_a[22]_PORT_A_write_enable">CF1_q_a[22]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[22]_PORT_A_write_enable_reg">CF1_q_a[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[22]_PORT_A_write_enable">CF1_q_a[22]_PORT_A_write_enable</A>, CF1_q_a[22]_clock_0, , , CF1_q_a[22]_clock_enable_0);
<P><A NAME="CF1_q_a[22]_PORT_A_read_enable">CF1_q_a[22]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[22]_PORT_A_read_enable_reg">CF1_q_a[22]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[22]_PORT_A_read_enable">CF1_q_a[22]_PORT_A_read_enable</A>, CF1_q_a[22]_clock_0, , , CF1_q_a[22]_clock_enable_0);
<P><A NAME="CF1_q_a[22]_PORT_A_byte_mask">CF1_q_a[22]_PORT_A_byte_mask</A> = <A HREF="#RE1L129">RE1L129</A>;
<P><A NAME="CF1_q_a[22]_PORT_A_byte_mask_reg">CF1_q_a[22]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[22]_PORT_A_byte_mask">CF1_q_a[22]_PORT_A_byte_mask</A>, CF1_q_a[22]_clock_0, , , CF1_q_a[22]_clock_enable_0);
<P><A NAME="CF1_q_a[22]_clock_0">CF1_q_a[22]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[22]_clock_enable_0">CF1_q_a[22]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[22]_PORT_A_data_out">CF1_q_a[22]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[22]_PORT_A_data_in_reg">CF1_q_a[22]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[22]_PORT_A_address_reg">CF1_q_a[22]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[22]_PORT_A_write_enable_reg">CF1_q_a[22]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[22]_PORT_A_read_enable_reg">CF1_q_a[22]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[22]_PORT_A_byte_mask_reg">CF1_q_a[22]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[22]_clock_0">CF1_q_a[22]_clock_0</A>, , <A HREF="#CF1_q_a[22]_clock_enable_0">CF1_q_a[22]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[22]">CF1_q_a[22]</A> = <A HREF="#CF1_q_a[22]_PORT_A_data_out">CF1_q_a[22]_PORT_A_data_out</A>[0];


<P> --HB1_right_channel_fifo_write_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[3]
<P> --register power-up is low

<P><A NAME="HB1_right_channel_fifo_write_space[3]">HB1_right_channel_fifo_write_space[3]</A> = DFFEAS(<A HREF="#HB1L46">HB1L46</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --U1L42 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
<P><A NAME="U1L42_adder_eqn">U1L42_adder_eqn</A> = ( !<A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#U1L39">U1L39</A> );
<P><A NAME="U1L42">U1L42</A> = SUM(<A HREF="#U1L42_adder_eqn">U1L42_adder_eqn</A>);

<P> --U1L43 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
<P><A NAME="U1L43_adder_eqn">U1L43_adder_eqn</A> = ( !<A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#U1L39">U1L39</A> );
<P><A NAME="U1L43">U1L43</A> = CARRY(<A HREF="#U1L43_adder_eqn">U1L43_adder_eqn</A>);


<P> --R1_readdata[27] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[27]
<P> --register power-up is low

<P><A NAME="R1_readdata[27]">R1_readdata[27]</A> = DFFEAS(<A HREF="#HB1_left_channel_fifo_write_space[3]">HB1_left_channel_fifo_write_space[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --CF1_q_a[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[23]_PORT_A_data_in">CF1_q_a[23]_PORT_A_data_in</A> = <A HREF="#RE1L155">RE1L155</A>;
<P><A NAME="CF1_q_a[23]_PORT_A_data_in_reg">CF1_q_a[23]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[23]_PORT_A_data_in">CF1_q_a[23]_PORT_A_data_in</A>, CF1_q_a[23]_clock_0, , , CF1_q_a[23]_clock_enable_0);
<P><A NAME="CF1_q_a[23]_PORT_A_address">CF1_q_a[23]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[23]_PORT_A_address_reg">CF1_q_a[23]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[23]_PORT_A_address">CF1_q_a[23]_PORT_A_address</A>, CF1_q_a[23]_clock_0, , , CF1_q_a[23]_clock_enable_0);
<P><A NAME="CF1_q_a[23]_PORT_A_write_enable">CF1_q_a[23]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[23]_PORT_A_write_enable_reg">CF1_q_a[23]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[23]_PORT_A_write_enable">CF1_q_a[23]_PORT_A_write_enable</A>, CF1_q_a[23]_clock_0, , , CF1_q_a[23]_clock_enable_0);
<P><A NAME="CF1_q_a[23]_PORT_A_read_enable">CF1_q_a[23]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[23]_PORT_A_read_enable_reg">CF1_q_a[23]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[23]_PORT_A_read_enable">CF1_q_a[23]_PORT_A_read_enable</A>, CF1_q_a[23]_clock_0, , , CF1_q_a[23]_clock_enable_0);
<P><A NAME="CF1_q_a[23]_PORT_A_byte_mask">CF1_q_a[23]_PORT_A_byte_mask</A> = <A HREF="#RE1L129">RE1L129</A>;
<P><A NAME="CF1_q_a[23]_PORT_A_byte_mask_reg">CF1_q_a[23]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[23]_PORT_A_byte_mask">CF1_q_a[23]_PORT_A_byte_mask</A>, CF1_q_a[23]_clock_0, , , CF1_q_a[23]_clock_enable_0);
<P><A NAME="CF1_q_a[23]_clock_0">CF1_q_a[23]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[23]_clock_enable_0">CF1_q_a[23]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[23]_PORT_A_data_out">CF1_q_a[23]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[23]_PORT_A_data_in_reg">CF1_q_a[23]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[23]_PORT_A_address_reg">CF1_q_a[23]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[23]_PORT_A_write_enable_reg">CF1_q_a[23]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[23]_PORT_A_read_enable_reg">CF1_q_a[23]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[23]_PORT_A_byte_mask_reg">CF1_q_a[23]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[23]_clock_0">CF1_q_a[23]_clock_0</A>, , <A HREF="#CF1_q_a[23]_clock_enable_0">CF1_q_a[23]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[23]">CF1_q_a[23]</A> = <A HREF="#CF1_q_a[23]_PORT_A_data_out">CF1_q_a[23]_PORT_A_data_out</A>[0];


<P> --HB1_right_channel_fifo_write_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]
<P> --register power-up is low

<P><A NAME="HB1_right_channel_fifo_write_space[6]">HB1_right_channel_fifo_write_space[6]</A> = DFFEAS(<A HREF="#HB1L50">HB1L50</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --U1L46 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
<P><A NAME="U1L46_adder_eqn">U1L46_adder_eqn</A> = ( !<A HREF="#HC1_b_full">HC1_b_full</A> ) + ( VCC ) + ( <A HREF="#U1L35">U1L35</A> );
<P><A NAME="U1L46">U1L46</A> = SUM(<A HREF="#U1L46_adder_eqn">U1L46_adder_eqn</A>);


<P> --R1_readdata[30] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[30]
<P> --register power-up is low

<P><A NAME="R1_readdata[30]">R1_readdata[30]</A> = DFFEAS(<A HREF="#HB1_left_channel_fifo_write_space[6]">HB1_left_channel_fifo_write_space[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --CF1_q_a[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[26]_PORT_A_data_in">CF1_q_a[26]_PORT_A_data_in</A> = <A HREF="#RE1L158">RE1L158</A>;
<P><A NAME="CF1_q_a[26]_PORT_A_data_in_reg">CF1_q_a[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[26]_PORT_A_data_in">CF1_q_a[26]_PORT_A_data_in</A>, CF1_q_a[26]_clock_0, , , CF1_q_a[26]_clock_enable_0);
<P><A NAME="CF1_q_a[26]_PORT_A_address">CF1_q_a[26]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[26]_PORT_A_address_reg">CF1_q_a[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[26]_PORT_A_address">CF1_q_a[26]_PORT_A_address</A>, CF1_q_a[26]_clock_0, , , CF1_q_a[26]_clock_enable_0);
<P><A NAME="CF1_q_a[26]_PORT_A_write_enable">CF1_q_a[26]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[26]_PORT_A_write_enable_reg">CF1_q_a[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[26]_PORT_A_write_enable">CF1_q_a[26]_PORT_A_write_enable</A>, CF1_q_a[26]_clock_0, , , CF1_q_a[26]_clock_enable_0);
<P><A NAME="CF1_q_a[26]_PORT_A_read_enable">CF1_q_a[26]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[26]_PORT_A_read_enable_reg">CF1_q_a[26]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[26]_PORT_A_read_enable">CF1_q_a[26]_PORT_A_read_enable</A>, CF1_q_a[26]_clock_0, , , CF1_q_a[26]_clock_enable_0);
<P><A NAME="CF1_q_a[26]_PORT_A_byte_mask">CF1_q_a[26]_PORT_A_byte_mask</A> = <A HREF="#RE1L130">RE1L130</A>;
<P><A NAME="CF1_q_a[26]_PORT_A_byte_mask_reg">CF1_q_a[26]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[26]_PORT_A_byte_mask">CF1_q_a[26]_PORT_A_byte_mask</A>, CF1_q_a[26]_clock_0, , , CF1_q_a[26]_clock_enable_0);
<P><A NAME="CF1_q_a[26]_clock_0">CF1_q_a[26]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[26]_clock_enable_0">CF1_q_a[26]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[26]_PORT_A_data_out">CF1_q_a[26]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[26]_PORT_A_data_in_reg">CF1_q_a[26]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[26]_PORT_A_address_reg">CF1_q_a[26]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[26]_PORT_A_write_enable_reg">CF1_q_a[26]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[26]_PORT_A_read_enable_reg">CF1_q_a[26]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[26]_PORT_A_byte_mask_reg">CF1_q_a[26]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[26]_clock_0">CF1_q_a[26]_clock_0</A>, , <A HREF="#CF1_q_a[26]_clock_enable_0">CF1_q_a[26]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[26]">CF1_q_a[26]</A> = <A HREF="#CF1_q_a[26]_PORT_A_data_out">CF1_q_a[26]_PORT_A_data_out</A>[0];


<P> --QD1_ram_block1a7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a7_PORT_A_data_in">QD1_ram_block1a7_PORT_A_data_in</A> = <A HREF="#W1_za_data[7]">W1_za_data[7]</A>;
<P><A NAME="QD1_ram_block1a7_PORT_A_data_in_reg">QD1_ram_block1a7_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a7_PORT_A_data_in">QD1_ram_block1a7_PORT_A_data_in</A>, QD1_ram_block1a7_clock_0, , , );
<P><A NAME="QD1_ram_block1a7_PORT_A_address">QD1_ram_block1a7_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a7_PORT_A_address_reg">QD1_ram_block1a7_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a7_PORT_A_address">QD1_ram_block1a7_PORT_A_address</A>, QD1_ram_block1a7_clock_0, , , );
<P><A NAME="QD1_ram_block1a7_PORT_B_address">QD1_ram_block1a7_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a7_PORT_B_address_reg">QD1_ram_block1a7_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a7_PORT_B_address">QD1_ram_block1a7_PORT_B_address</A>, QD1_ram_block1a7_clock_0, , , );
<P><A NAME="QD1_ram_block1a7_PORT_A_write_enable">QD1_ram_block1a7_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a7_PORT_A_write_enable_reg">QD1_ram_block1a7_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a7_PORT_A_write_enable">QD1_ram_block1a7_PORT_A_write_enable</A>, QD1_ram_block1a7_clock_0, , , );
<P><A NAME="QD1_ram_block1a7_PORT_B_read_enable">QD1_ram_block1a7_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a7_PORT_B_read_enable_reg">QD1_ram_block1a7_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a7_PORT_B_read_enable">QD1_ram_block1a7_PORT_B_read_enable</A>, QD1_ram_block1a7_clock_0, , , );
<P><A NAME="QD1_ram_block1a7_clock_0">QD1_ram_block1a7_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a7_PORT_B_data_out">QD1_ram_block1a7_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a7_PORT_A_data_in_reg">QD1_ram_block1a7_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a7_PORT_A_address_reg">QD1_ram_block1a7_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a7_PORT_B_address_reg">QD1_ram_block1a7_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a7_PORT_A_write_enable_reg">QD1_ram_block1a7_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a7_PORT_B_read_enable_reg">QD1_ram_block1a7_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a7_clock_0">QD1_ram_block1a7_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a7">QD1_ram_block1a7</A> = <A HREF="#QD1_ram_block1a7_PORT_B_data_out">QD1_ram_block1a7_PORT_B_data_out</A>[0];


<P> --HB1_right_channel_fifo_write_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]
<P> --register power-up is low

<P><A NAME="HB1_right_channel_fifo_write_space[7]">HB1_right_channel_fifo_write_space[7]</A> = DFFEAS(<A HREF="#HB1L54">HB1L54</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --R1_readdata[31] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[31]
<P> --register power-up is low

<P><A NAME="R1_readdata[31]">R1_readdata[31]</A> = DFFEAS(<A HREF="#HB1_left_channel_fifo_write_space[7]">HB1_left_channel_fifo_write_space[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#R1L51">R1L51</A>,  );


<P> --CF1_q_a[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[27]_PORT_A_data_in">CF1_q_a[27]_PORT_A_data_in</A> = <A HREF="#RE1L159">RE1L159</A>;
<P><A NAME="CF1_q_a[27]_PORT_A_data_in_reg">CF1_q_a[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[27]_PORT_A_data_in">CF1_q_a[27]_PORT_A_data_in</A>, CF1_q_a[27]_clock_0, , , CF1_q_a[27]_clock_enable_0);
<P><A NAME="CF1_q_a[27]_PORT_A_address">CF1_q_a[27]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[27]_PORT_A_address_reg">CF1_q_a[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[27]_PORT_A_address">CF1_q_a[27]_PORT_A_address</A>, CF1_q_a[27]_clock_0, , , CF1_q_a[27]_clock_enable_0);
<P><A NAME="CF1_q_a[27]_PORT_A_write_enable">CF1_q_a[27]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[27]_PORT_A_write_enable_reg">CF1_q_a[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[27]_PORT_A_write_enable">CF1_q_a[27]_PORT_A_write_enable</A>, CF1_q_a[27]_clock_0, , , CF1_q_a[27]_clock_enable_0);
<P><A NAME="CF1_q_a[27]_PORT_A_read_enable">CF1_q_a[27]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[27]_PORT_A_read_enable_reg">CF1_q_a[27]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[27]_PORT_A_read_enable">CF1_q_a[27]_PORT_A_read_enable</A>, CF1_q_a[27]_clock_0, , , CF1_q_a[27]_clock_enable_0);
<P><A NAME="CF1_q_a[27]_PORT_A_byte_mask">CF1_q_a[27]_PORT_A_byte_mask</A> = <A HREF="#RE1L130">RE1L130</A>;
<P><A NAME="CF1_q_a[27]_PORT_A_byte_mask_reg">CF1_q_a[27]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[27]_PORT_A_byte_mask">CF1_q_a[27]_PORT_A_byte_mask</A>, CF1_q_a[27]_clock_0, , , CF1_q_a[27]_clock_enable_0);
<P><A NAME="CF1_q_a[27]_clock_0">CF1_q_a[27]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[27]_clock_enable_0">CF1_q_a[27]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[27]_PORT_A_data_out">CF1_q_a[27]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[27]_PORT_A_data_in_reg">CF1_q_a[27]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[27]_PORT_A_address_reg">CF1_q_a[27]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[27]_PORT_A_write_enable_reg">CF1_q_a[27]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[27]_PORT_A_read_enable_reg">CF1_q_a[27]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[27]_PORT_A_byte_mask_reg">CF1_q_a[27]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[27]_clock_0">CF1_q_a[27]_clock_0</A>, , <A HREF="#CF1_q_a[27]_clock_enable_0">CF1_q_a[27]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[27]">CF1_q_a[27]</A> = <A HREF="#CF1_q_a[27]_PORT_A_data_out">CF1_q_a[27]_PORT_A_data_out</A>[0];


<P> --YD1_E_shift_rot_result[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
<P> --register power-up is low

<P><A NAME="YD1_E_shift_rot_result[30]">YD1_E_shift_rot_result[30]</A> = DFFEAS(<A HREF="#YD1L506">YD1L506</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#YD1_E_src1[30]">YD1_E_src1[30]</A>,  ,  , <A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>);


<P> --YD1_W_alu_result[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[27]">YD1_W_alu_result[27]</A> = DFFEAS(<A HREF="#YD1L379">YD1L379</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --CF1_q_a[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[30]_PORT_A_data_in">CF1_q_a[30]_PORT_A_data_in</A> = <A HREF="#RE1L162">RE1L162</A>;
<P><A NAME="CF1_q_a[30]_PORT_A_data_in_reg">CF1_q_a[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[30]_PORT_A_data_in">CF1_q_a[30]_PORT_A_data_in</A>, CF1_q_a[30]_clock_0, , , CF1_q_a[30]_clock_enable_0);
<P><A NAME="CF1_q_a[30]_PORT_A_address">CF1_q_a[30]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[30]_PORT_A_address_reg">CF1_q_a[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[30]_PORT_A_address">CF1_q_a[30]_PORT_A_address</A>, CF1_q_a[30]_clock_0, , , CF1_q_a[30]_clock_enable_0);
<P><A NAME="CF1_q_a[30]_PORT_A_write_enable">CF1_q_a[30]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[30]_PORT_A_write_enable_reg">CF1_q_a[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[30]_PORT_A_write_enable">CF1_q_a[30]_PORT_A_write_enable</A>, CF1_q_a[30]_clock_0, , , CF1_q_a[30]_clock_enable_0);
<P><A NAME="CF1_q_a[30]_PORT_A_read_enable">CF1_q_a[30]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[30]_PORT_A_read_enable_reg">CF1_q_a[30]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[30]_PORT_A_read_enable">CF1_q_a[30]_PORT_A_read_enable</A>, CF1_q_a[30]_clock_0, , , CF1_q_a[30]_clock_enable_0);
<P><A NAME="CF1_q_a[30]_PORT_A_byte_mask">CF1_q_a[30]_PORT_A_byte_mask</A> = <A HREF="#RE1L130">RE1L130</A>;
<P><A NAME="CF1_q_a[30]_PORT_A_byte_mask_reg">CF1_q_a[30]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[30]_PORT_A_byte_mask">CF1_q_a[30]_PORT_A_byte_mask</A>, CF1_q_a[30]_clock_0, , , CF1_q_a[30]_clock_enable_0);
<P><A NAME="CF1_q_a[30]_clock_0">CF1_q_a[30]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[30]_clock_enable_0">CF1_q_a[30]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[30]_PORT_A_data_out">CF1_q_a[30]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[30]_PORT_A_data_in_reg">CF1_q_a[30]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[30]_PORT_A_address_reg">CF1_q_a[30]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[30]_PORT_A_write_enable_reg">CF1_q_a[30]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[30]_PORT_A_read_enable_reg">CF1_q_a[30]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[30]_PORT_A_byte_mask_reg">CF1_q_a[30]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[30]_clock_0">CF1_q_a[30]_clock_0</A>, , <A HREF="#CF1_q_a[30]_clock_enable_0">CF1_q_a[30]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[30]">CF1_q_a[30]</A> = <A HREF="#CF1_q_a[30]_PORT_A_data_out">CF1_q_a[30]_PORT_A_data_out</A>[0];


<P> --QD1_ram_block1a10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a10_PORT_A_data_in">QD1_ram_block1a10_PORT_A_data_in</A> = <A HREF="#W1_za_data[10]">W1_za_data[10]</A>;
<P><A NAME="QD1_ram_block1a10_PORT_A_data_in_reg">QD1_ram_block1a10_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a10_PORT_A_data_in">QD1_ram_block1a10_PORT_A_data_in</A>, QD1_ram_block1a10_clock_0, , , );
<P><A NAME="QD1_ram_block1a10_PORT_A_address">QD1_ram_block1a10_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a10_PORT_A_address_reg">QD1_ram_block1a10_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a10_PORT_A_address">QD1_ram_block1a10_PORT_A_address</A>, QD1_ram_block1a10_clock_0, , , );
<P><A NAME="QD1_ram_block1a10_PORT_B_address">QD1_ram_block1a10_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a10_PORT_B_address_reg">QD1_ram_block1a10_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a10_PORT_B_address">QD1_ram_block1a10_PORT_B_address</A>, QD1_ram_block1a10_clock_0, , , );
<P><A NAME="QD1_ram_block1a10_PORT_A_write_enable">QD1_ram_block1a10_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a10_PORT_A_write_enable_reg">QD1_ram_block1a10_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a10_PORT_A_write_enable">QD1_ram_block1a10_PORT_A_write_enable</A>, QD1_ram_block1a10_clock_0, , , );
<P><A NAME="QD1_ram_block1a10_PORT_B_read_enable">QD1_ram_block1a10_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a10_PORT_B_read_enable_reg">QD1_ram_block1a10_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a10_PORT_B_read_enable">QD1_ram_block1a10_PORT_B_read_enable</A>, QD1_ram_block1a10_clock_0, , , );
<P><A NAME="QD1_ram_block1a10_clock_0">QD1_ram_block1a10_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a10_PORT_B_data_out">QD1_ram_block1a10_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a10_PORT_A_data_in_reg">QD1_ram_block1a10_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a10_PORT_A_address_reg">QD1_ram_block1a10_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a10_PORT_B_address_reg">QD1_ram_block1a10_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a10_PORT_A_write_enable_reg">QD1_ram_block1a10_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a10_PORT_B_read_enable_reg">QD1_ram_block1a10_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a10_clock_0">QD1_ram_block1a10_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a10">QD1_ram_block1a10</A> = <A HREF="#QD1_ram_block1a10_PORT_B_data_out">QD1_ram_block1a10_PORT_B_data_out</A>[0];


<P> --HB1_left_channel_fifo_write_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[2]
<P> --register power-up is low

<P><A NAME="HB1_left_channel_fifo_write_space[2]">HB1_left_channel_fifo_write_space[2]</A> = DFFEAS(<A HREF="#HB1L6">HB1L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --QD1_ram_block1a8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a8_PORT_A_data_in">QD1_ram_block1a8_PORT_A_data_in</A> = <A HREF="#W1_za_data[8]">W1_za_data[8]</A>;
<P><A NAME="QD1_ram_block1a8_PORT_A_data_in_reg">QD1_ram_block1a8_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a8_PORT_A_data_in">QD1_ram_block1a8_PORT_A_data_in</A>, QD1_ram_block1a8_clock_0, , , );
<P><A NAME="QD1_ram_block1a8_PORT_A_address">QD1_ram_block1a8_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a8_PORT_A_address_reg">QD1_ram_block1a8_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a8_PORT_A_address">QD1_ram_block1a8_PORT_A_address</A>, QD1_ram_block1a8_clock_0, , , );
<P><A NAME="QD1_ram_block1a8_PORT_B_address">QD1_ram_block1a8_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a8_PORT_B_address_reg">QD1_ram_block1a8_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a8_PORT_B_address">QD1_ram_block1a8_PORT_B_address</A>, QD1_ram_block1a8_clock_0, , , );
<P><A NAME="QD1_ram_block1a8_PORT_A_write_enable">QD1_ram_block1a8_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a8_PORT_A_write_enable_reg">QD1_ram_block1a8_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a8_PORT_A_write_enable">QD1_ram_block1a8_PORT_A_write_enable</A>, QD1_ram_block1a8_clock_0, , , );
<P><A NAME="QD1_ram_block1a8_PORT_B_read_enable">QD1_ram_block1a8_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a8_PORT_B_read_enable_reg">QD1_ram_block1a8_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a8_PORT_B_read_enable">QD1_ram_block1a8_PORT_B_read_enable</A>, QD1_ram_block1a8_clock_0, , , );
<P><A NAME="QD1_ram_block1a8_clock_0">QD1_ram_block1a8_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a8_PORT_B_data_out">QD1_ram_block1a8_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a8_PORT_A_data_in_reg">QD1_ram_block1a8_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a8_PORT_A_address_reg">QD1_ram_block1a8_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a8_PORT_B_address_reg">QD1_ram_block1a8_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a8_PORT_A_write_enable_reg">QD1_ram_block1a8_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a8_PORT_B_read_enable_reg">QD1_ram_block1a8_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a8_clock_0">QD1_ram_block1a8_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a8">QD1_ram_block1a8</A> = <A HREF="#QD1_ram_block1a8_PORT_B_data_out">QD1_ram_block1a8_PORT_B_data_out</A>[0];


<P> --HB1_left_channel_fifo_write_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[0]
<P> --register power-up is low

<P><A NAME="HB1_left_channel_fifo_write_space[0]">HB1_left_channel_fifo_write_space[0]</A> = DFFEAS(<A HREF="#HB1L10">HB1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --CF1_q_a[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[28]_PORT_A_data_in">CF1_q_a[28]_PORT_A_data_in</A> = <A HREF="#RE1L160">RE1L160</A>;
<P><A NAME="CF1_q_a[28]_PORT_A_data_in_reg">CF1_q_a[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[28]_PORT_A_data_in">CF1_q_a[28]_PORT_A_data_in</A>, CF1_q_a[28]_clock_0, , , CF1_q_a[28]_clock_enable_0);
<P><A NAME="CF1_q_a[28]_PORT_A_address">CF1_q_a[28]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[28]_PORT_A_address_reg">CF1_q_a[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[28]_PORT_A_address">CF1_q_a[28]_PORT_A_address</A>, CF1_q_a[28]_clock_0, , , CF1_q_a[28]_clock_enable_0);
<P><A NAME="CF1_q_a[28]_PORT_A_write_enable">CF1_q_a[28]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[28]_PORT_A_write_enable_reg">CF1_q_a[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[28]_PORT_A_write_enable">CF1_q_a[28]_PORT_A_write_enable</A>, CF1_q_a[28]_clock_0, , , CF1_q_a[28]_clock_enable_0);
<P><A NAME="CF1_q_a[28]_PORT_A_read_enable">CF1_q_a[28]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[28]_PORT_A_read_enable_reg">CF1_q_a[28]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[28]_PORT_A_read_enable">CF1_q_a[28]_PORT_A_read_enable</A>, CF1_q_a[28]_clock_0, , , CF1_q_a[28]_clock_enable_0);
<P><A NAME="CF1_q_a[28]_PORT_A_byte_mask">CF1_q_a[28]_PORT_A_byte_mask</A> = <A HREF="#RE1L130">RE1L130</A>;
<P><A NAME="CF1_q_a[28]_PORT_A_byte_mask_reg">CF1_q_a[28]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[28]_PORT_A_byte_mask">CF1_q_a[28]_PORT_A_byte_mask</A>, CF1_q_a[28]_clock_0, , , CF1_q_a[28]_clock_enable_0);
<P><A NAME="CF1_q_a[28]_clock_0">CF1_q_a[28]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[28]_clock_enable_0">CF1_q_a[28]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[28]_PORT_A_data_out">CF1_q_a[28]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[28]_PORT_A_data_in_reg">CF1_q_a[28]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[28]_PORT_A_address_reg">CF1_q_a[28]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[28]_PORT_A_write_enable_reg">CF1_q_a[28]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[28]_PORT_A_read_enable_reg">CF1_q_a[28]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[28]_PORT_A_byte_mask_reg">CF1_q_a[28]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[28]_clock_0">CF1_q_a[28]_clock_0</A>, , <A HREF="#CF1_q_a[28]_clock_enable_0">CF1_q_a[28]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[28]">CF1_q_a[28]</A> = <A HREF="#CF1_q_a[28]_PORT_A_data_out">CF1_q_a[28]_PORT_A_data_out</A>[0];


<P> --CF1_q_a[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[17]_PORT_A_data_in">CF1_q_a[17]_PORT_A_data_in</A> = <A HREF="#RE1L149">RE1L149</A>;
<P><A NAME="CF1_q_a[17]_PORT_A_data_in_reg">CF1_q_a[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[17]_PORT_A_data_in">CF1_q_a[17]_PORT_A_data_in</A>, CF1_q_a[17]_clock_0, , , CF1_q_a[17]_clock_enable_0);
<P><A NAME="CF1_q_a[17]_PORT_A_address">CF1_q_a[17]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[17]_PORT_A_address_reg">CF1_q_a[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[17]_PORT_A_address">CF1_q_a[17]_PORT_A_address</A>, CF1_q_a[17]_clock_0, , , CF1_q_a[17]_clock_enable_0);
<P><A NAME="CF1_q_a[17]_PORT_A_write_enable">CF1_q_a[17]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[17]_PORT_A_write_enable_reg">CF1_q_a[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[17]_PORT_A_write_enable">CF1_q_a[17]_PORT_A_write_enable</A>, CF1_q_a[17]_clock_0, , , CF1_q_a[17]_clock_enable_0);
<P><A NAME="CF1_q_a[17]_PORT_A_read_enable">CF1_q_a[17]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[17]_PORT_A_read_enable_reg">CF1_q_a[17]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[17]_PORT_A_read_enable">CF1_q_a[17]_PORT_A_read_enable</A>, CF1_q_a[17]_clock_0, , , CF1_q_a[17]_clock_enable_0);
<P><A NAME="CF1_q_a[17]_PORT_A_byte_mask">CF1_q_a[17]_PORT_A_byte_mask</A> = <A HREF="#RE1L129">RE1L129</A>;
<P><A NAME="CF1_q_a[17]_PORT_A_byte_mask_reg">CF1_q_a[17]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[17]_PORT_A_byte_mask">CF1_q_a[17]_PORT_A_byte_mask</A>, CF1_q_a[17]_clock_0, , , CF1_q_a[17]_clock_enable_0);
<P><A NAME="CF1_q_a[17]_clock_0">CF1_q_a[17]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[17]_clock_enable_0">CF1_q_a[17]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[17]_PORT_A_data_out">CF1_q_a[17]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[17]_PORT_A_data_in_reg">CF1_q_a[17]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[17]_PORT_A_address_reg">CF1_q_a[17]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[17]_PORT_A_write_enable_reg">CF1_q_a[17]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[17]_PORT_A_read_enable_reg">CF1_q_a[17]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[17]_PORT_A_byte_mask_reg">CF1_q_a[17]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[17]_clock_0">CF1_q_a[17]_clock_0</A>, , <A HREF="#CF1_q_a[17]_clock_enable_0">CF1_q_a[17]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[17]">CF1_q_a[17]</A> = <A HREF="#CF1_q_a[17]_PORT_A_data_out">CF1_q_a[17]_PORT_A_data_out</A>[0];


<P> --QD1_ram_block1a13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a13_PORT_A_data_in">QD1_ram_block1a13_PORT_A_data_in</A> = <A HREF="#W1_za_data[13]">W1_za_data[13]</A>;
<P><A NAME="QD1_ram_block1a13_PORT_A_data_in_reg">QD1_ram_block1a13_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a13_PORT_A_data_in">QD1_ram_block1a13_PORT_A_data_in</A>, QD1_ram_block1a13_clock_0, , , );
<P><A NAME="QD1_ram_block1a13_PORT_A_address">QD1_ram_block1a13_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a13_PORT_A_address_reg">QD1_ram_block1a13_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a13_PORT_A_address">QD1_ram_block1a13_PORT_A_address</A>, QD1_ram_block1a13_clock_0, , , );
<P><A NAME="QD1_ram_block1a13_PORT_B_address">QD1_ram_block1a13_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a13_PORT_B_address_reg">QD1_ram_block1a13_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a13_PORT_B_address">QD1_ram_block1a13_PORT_B_address</A>, QD1_ram_block1a13_clock_0, , , );
<P><A NAME="QD1_ram_block1a13_PORT_A_write_enable">QD1_ram_block1a13_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a13_PORT_A_write_enable_reg">QD1_ram_block1a13_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a13_PORT_A_write_enable">QD1_ram_block1a13_PORT_A_write_enable</A>, QD1_ram_block1a13_clock_0, , , );
<P><A NAME="QD1_ram_block1a13_PORT_B_read_enable">QD1_ram_block1a13_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a13_PORT_B_read_enable_reg">QD1_ram_block1a13_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a13_PORT_B_read_enable">QD1_ram_block1a13_PORT_B_read_enable</A>, QD1_ram_block1a13_clock_0, , , );
<P><A NAME="QD1_ram_block1a13_clock_0">QD1_ram_block1a13_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a13_PORT_B_data_out">QD1_ram_block1a13_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a13_PORT_A_data_in_reg">QD1_ram_block1a13_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a13_PORT_A_address_reg">QD1_ram_block1a13_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a13_PORT_B_address_reg">QD1_ram_block1a13_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a13_PORT_A_write_enable_reg">QD1_ram_block1a13_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a13_PORT_B_read_enable_reg">QD1_ram_block1a13_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a13_clock_0">QD1_ram_block1a13_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a13">QD1_ram_block1a13</A> = <A HREF="#QD1_ram_block1a13_PORT_B_data_out">QD1_ram_block1a13_PORT_B_data_out</A>[0];


<P> --GB1_left_audio_fifo_read_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5]
<P> --register power-up is low

<P><A NAME="GB1_left_audio_fifo_read_space[5]">GB1_left_audio_fifo_read_space[5]</A> = DFFEAS(<A HREF="#SB1_counter_reg_bit[5]">SB1_counter_reg_bit[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --QB1_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[13]_PORT_A_data_in">QB1_q_b[13]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[13]">GB1_data_in_shift_reg[13]</A>;
<P><A NAME="QB1_q_b[13]_PORT_A_data_in_reg">QB1_q_b[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[13]_PORT_A_data_in">QB1_q_b[13]_PORT_A_data_in</A>, QB1_q_b[13]_clock_0, , , );
<P><A NAME="QB1_q_b[13]_PORT_A_address">QB1_q_b[13]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[13]_PORT_A_address_reg">QB1_q_b[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[13]_PORT_A_address">QB1_q_b[13]_PORT_A_address</A>, QB1_q_b[13]_clock_0, , , );
<P><A NAME="QB1_q_b[13]_PORT_B_address">QB1_q_b[13]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[13]_PORT_B_address_reg">QB1_q_b[13]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[13]_PORT_B_address">QB1_q_b[13]_PORT_B_address</A>, QB1_q_b[13]_clock_1, , , );
<P><A NAME="QB1_q_b[13]_PORT_A_write_enable">QB1_q_b[13]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[13]_PORT_A_write_enable_reg">QB1_q_b[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[13]_PORT_A_write_enable">QB1_q_b[13]_PORT_A_write_enable</A>, QB1_q_b[13]_clock_0, , , );
<P><A NAME="QB1_q_b[13]_PORT_B_read_enable">QB1_q_b[13]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[13]_PORT_B_read_enable_reg">QB1_q_b[13]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[13]_PORT_B_read_enable">QB1_q_b[13]_PORT_B_read_enable</A>, QB1_q_b[13]_clock_1, , , );
<P><A NAME="QB1_q_b[13]_clock_0">QB1_q_b[13]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[13]_clock_1">QB1_q_b[13]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[13]_clock_enable_0">QB1_q_b[13]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[13]_PORT_B_data_out">QB1_q_b[13]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[13]_PORT_A_data_in_reg">QB1_q_b[13]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[13]_PORT_A_address_reg">QB1_q_b[13]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[13]_PORT_B_address_reg">QB1_q_b[13]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[13]_PORT_A_write_enable_reg">QB1_q_b[13]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[13]_PORT_B_read_enable_reg">QB1_q_b[13]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[13]_clock_0">QB1_q_b[13]_clock_0</A>, <A HREF="#QB1_q_b[13]_clock_1">QB1_q_b[13]_clock_1</A>, <A HREF="#QB1_q_b[13]_clock_enable_0">QB1_q_b[13]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[13]">QB1_q_b[13]</A> = <A HREF="#QB1_q_b[13]_PORT_B_data_out">QB1_q_b[13]_PORT_B_data_out</A>[0];


<P> --QB2_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[13]_PORT_A_data_in">QB2_q_b[13]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[13]">GB1_data_in_shift_reg[13]</A>;
<P><A NAME="QB2_q_b[13]_PORT_A_data_in_reg">QB2_q_b[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[13]_PORT_A_data_in">QB2_q_b[13]_PORT_A_data_in</A>, QB2_q_b[13]_clock_0, , , );
<P><A NAME="QB2_q_b[13]_PORT_A_address">QB2_q_b[13]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[13]_PORT_A_address_reg">QB2_q_b[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[13]_PORT_A_address">QB2_q_b[13]_PORT_A_address</A>, QB2_q_b[13]_clock_0, , , );
<P><A NAME="QB2_q_b[13]_PORT_B_address">QB2_q_b[13]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[13]_PORT_B_address_reg">QB2_q_b[13]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[13]_PORT_B_address">QB2_q_b[13]_PORT_B_address</A>, QB2_q_b[13]_clock_1, , , );
<P><A NAME="QB2_q_b[13]_PORT_A_write_enable">QB2_q_b[13]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[13]_PORT_A_write_enable_reg">QB2_q_b[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[13]_PORT_A_write_enable">QB2_q_b[13]_PORT_A_write_enable</A>, QB2_q_b[13]_clock_0, , , );
<P><A NAME="QB2_q_b[13]_PORT_B_read_enable">QB2_q_b[13]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[13]_PORT_B_read_enable_reg">QB2_q_b[13]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[13]_PORT_B_read_enable">QB2_q_b[13]_PORT_B_read_enable</A>, QB2_q_b[13]_clock_1, , , );
<P><A NAME="QB2_q_b[13]_clock_0">QB2_q_b[13]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[13]_clock_1">QB2_q_b[13]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[13]_clock_enable_0">QB2_q_b[13]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[13]_PORT_B_data_out">QB2_q_b[13]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[13]_PORT_A_data_in_reg">QB2_q_b[13]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[13]_PORT_A_address_reg">QB2_q_b[13]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[13]_PORT_B_address_reg">QB2_q_b[13]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[13]_PORT_A_write_enable_reg">QB2_q_b[13]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[13]_PORT_B_read_enable_reg">QB2_q_b[13]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[13]_clock_0">QB2_q_b[13]_clock_0</A>, <A HREF="#QB2_q_b[13]_clock_1">QB2_q_b[13]_clock_1</A>, <A HREF="#QB2_q_b[13]_clock_enable_0">QB2_q_b[13]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[13]">QB2_q_b[13]</A> = <A HREF="#QB2_q_b[13]_PORT_B_data_out">QB2_q_b[13]_PORT_B_data_out</A>[0];


<P> --CF1_q_a[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[19]_PORT_A_data_in">CF1_q_a[19]_PORT_A_data_in</A> = <A HREF="#RE1L151">RE1L151</A>;
<P><A NAME="CF1_q_a[19]_PORT_A_data_in_reg">CF1_q_a[19]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[19]_PORT_A_data_in">CF1_q_a[19]_PORT_A_data_in</A>, CF1_q_a[19]_clock_0, , , CF1_q_a[19]_clock_enable_0);
<P><A NAME="CF1_q_a[19]_PORT_A_address">CF1_q_a[19]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[19]_PORT_A_address_reg">CF1_q_a[19]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[19]_PORT_A_address">CF1_q_a[19]_PORT_A_address</A>, CF1_q_a[19]_clock_0, , , CF1_q_a[19]_clock_enable_0);
<P><A NAME="CF1_q_a[19]_PORT_A_write_enable">CF1_q_a[19]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[19]_PORT_A_write_enable_reg">CF1_q_a[19]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[19]_PORT_A_write_enable">CF1_q_a[19]_PORT_A_write_enable</A>, CF1_q_a[19]_clock_0, , , CF1_q_a[19]_clock_enable_0);
<P><A NAME="CF1_q_a[19]_PORT_A_read_enable">CF1_q_a[19]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[19]_PORT_A_read_enable_reg">CF1_q_a[19]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[19]_PORT_A_read_enable">CF1_q_a[19]_PORT_A_read_enable</A>, CF1_q_a[19]_clock_0, , , CF1_q_a[19]_clock_enable_0);
<P><A NAME="CF1_q_a[19]_PORT_A_byte_mask">CF1_q_a[19]_PORT_A_byte_mask</A> = <A HREF="#RE1L129">RE1L129</A>;
<P><A NAME="CF1_q_a[19]_PORT_A_byte_mask_reg">CF1_q_a[19]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[19]_PORT_A_byte_mask">CF1_q_a[19]_PORT_A_byte_mask</A>, CF1_q_a[19]_clock_0, , , CF1_q_a[19]_clock_enable_0);
<P><A NAME="CF1_q_a[19]_clock_0">CF1_q_a[19]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[19]_clock_enable_0">CF1_q_a[19]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[19]_PORT_A_data_out">CF1_q_a[19]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[19]_PORT_A_data_in_reg">CF1_q_a[19]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[19]_PORT_A_address_reg">CF1_q_a[19]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[19]_PORT_A_write_enable_reg">CF1_q_a[19]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[19]_PORT_A_read_enable_reg">CF1_q_a[19]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[19]_PORT_A_byte_mask_reg">CF1_q_a[19]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[19]_clock_0">CF1_q_a[19]_clock_0</A>, , <A HREF="#CF1_q_a[19]_clock_enable_0">CF1_q_a[19]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[19]">CF1_q_a[19]</A> = <A HREF="#CF1_q_a[19]_PORT_A_data_out">CF1_q_a[19]_PORT_A_data_out</A>[0];


<P> --CF1_q_a[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[18]_PORT_A_data_in">CF1_q_a[18]_PORT_A_data_in</A> = <A HREF="#RE1L150">RE1L150</A>;
<P><A NAME="CF1_q_a[18]_PORT_A_data_in_reg">CF1_q_a[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[18]_PORT_A_data_in">CF1_q_a[18]_PORT_A_data_in</A>, CF1_q_a[18]_clock_0, , , CF1_q_a[18]_clock_enable_0);
<P><A NAME="CF1_q_a[18]_PORT_A_address">CF1_q_a[18]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[18]_PORT_A_address_reg">CF1_q_a[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[18]_PORT_A_address">CF1_q_a[18]_PORT_A_address</A>, CF1_q_a[18]_clock_0, , , CF1_q_a[18]_clock_enable_0);
<P><A NAME="CF1_q_a[18]_PORT_A_write_enable">CF1_q_a[18]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[18]_PORT_A_write_enable_reg">CF1_q_a[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[18]_PORT_A_write_enable">CF1_q_a[18]_PORT_A_write_enable</A>, CF1_q_a[18]_clock_0, , , CF1_q_a[18]_clock_enable_0);
<P><A NAME="CF1_q_a[18]_PORT_A_read_enable">CF1_q_a[18]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[18]_PORT_A_read_enable_reg">CF1_q_a[18]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[18]_PORT_A_read_enable">CF1_q_a[18]_PORT_A_read_enable</A>, CF1_q_a[18]_clock_0, , , CF1_q_a[18]_clock_enable_0);
<P><A NAME="CF1_q_a[18]_PORT_A_byte_mask">CF1_q_a[18]_PORT_A_byte_mask</A> = <A HREF="#RE1L129">RE1L129</A>;
<P><A NAME="CF1_q_a[18]_PORT_A_byte_mask_reg">CF1_q_a[18]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[18]_PORT_A_byte_mask">CF1_q_a[18]_PORT_A_byte_mask</A>, CF1_q_a[18]_clock_0, , , CF1_q_a[18]_clock_enable_0);
<P><A NAME="CF1_q_a[18]_clock_0">CF1_q_a[18]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[18]_clock_enable_0">CF1_q_a[18]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[18]_PORT_A_data_out">CF1_q_a[18]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[18]_PORT_A_data_in_reg">CF1_q_a[18]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[18]_PORT_A_address_reg">CF1_q_a[18]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[18]_PORT_A_write_enable_reg">CF1_q_a[18]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[18]_PORT_A_read_enable_reg">CF1_q_a[18]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[18]_PORT_A_byte_mask_reg">CF1_q_a[18]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[18]_clock_0">CF1_q_a[18]_clock_0</A>, , <A HREF="#CF1_q_a[18]_clock_enable_0">CF1_q_a[18]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[18]">CF1_q_a[18]</A> = <A HREF="#CF1_q_a[18]_PORT_A_data_out">CF1_q_a[18]_PORT_A_data_out</A>[0];


<P> --QD1_ram_block1a14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a14_PORT_A_data_in">QD1_ram_block1a14_PORT_A_data_in</A> = <A HREF="#W1_za_data[14]">W1_za_data[14]</A>;
<P><A NAME="QD1_ram_block1a14_PORT_A_data_in_reg">QD1_ram_block1a14_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a14_PORT_A_data_in">QD1_ram_block1a14_PORT_A_data_in</A>, QD1_ram_block1a14_clock_0, , , );
<P><A NAME="QD1_ram_block1a14_PORT_A_address">QD1_ram_block1a14_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a14_PORT_A_address_reg">QD1_ram_block1a14_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a14_PORT_A_address">QD1_ram_block1a14_PORT_A_address</A>, QD1_ram_block1a14_clock_0, , , );
<P><A NAME="QD1_ram_block1a14_PORT_B_address">QD1_ram_block1a14_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a14_PORT_B_address_reg">QD1_ram_block1a14_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a14_PORT_B_address">QD1_ram_block1a14_PORT_B_address</A>, QD1_ram_block1a14_clock_0, , , );
<P><A NAME="QD1_ram_block1a14_PORT_A_write_enable">QD1_ram_block1a14_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a14_PORT_A_write_enable_reg">QD1_ram_block1a14_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a14_PORT_A_write_enable">QD1_ram_block1a14_PORT_A_write_enable</A>, QD1_ram_block1a14_clock_0, , , );
<P><A NAME="QD1_ram_block1a14_PORT_B_read_enable">QD1_ram_block1a14_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a14_PORT_B_read_enable_reg">QD1_ram_block1a14_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a14_PORT_B_read_enable">QD1_ram_block1a14_PORT_B_read_enable</A>, QD1_ram_block1a14_clock_0, , , );
<P><A NAME="QD1_ram_block1a14_clock_0">QD1_ram_block1a14_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a14_PORT_B_data_out">QD1_ram_block1a14_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a14_PORT_A_data_in_reg">QD1_ram_block1a14_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a14_PORT_A_address_reg">QD1_ram_block1a14_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a14_PORT_B_address_reg">QD1_ram_block1a14_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a14_PORT_A_write_enable_reg">QD1_ram_block1a14_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a14_PORT_B_read_enable_reg">QD1_ram_block1a14_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a14_clock_0">QD1_ram_block1a14_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a14">QD1_ram_block1a14</A> = <A HREF="#QD1_ram_block1a14_PORT_B_data_out">QD1_ram_block1a14_PORT_B_data_out</A>[0];


<P> --GB1_left_audio_fifo_read_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]
<P> --register power-up is low

<P><A NAME="GB1_left_audio_fifo_read_space[6]">GB1_left_audio_fifo_read_space[6]</A> = DFFEAS(<A HREF="#SB1_counter_reg_bit[6]">SB1_counter_reg_bit[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --QB1_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[14]_PORT_A_data_in">QB1_q_b[14]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[14]">GB1_data_in_shift_reg[14]</A>;
<P><A NAME="QB1_q_b[14]_PORT_A_data_in_reg">QB1_q_b[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[14]_PORT_A_data_in">QB1_q_b[14]_PORT_A_data_in</A>, QB1_q_b[14]_clock_0, , , );
<P><A NAME="QB1_q_b[14]_PORT_A_address">QB1_q_b[14]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[14]_PORT_A_address_reg">QB1_q_b[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[14]_PORT_A_address">QB1_q_b[14]_PORT_A_address</A>, QB1_q_b[14]_clock_0, , , );
<P><A NAME="QB1_q_b[14]_PORT_B_address">QB1_q_b[14]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[14]_PORT_B_address_reg">QB1_q_b[14]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[14]_PORT_B_address">QB1_q_b[14]_PORT_B_address</A>, QB1_q_b[14]_clock_1, , , );
<P><A NAME="QB1_q_b[14]_PORT_A_write_enable">QB1_q_b[14]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[14]_PORT_A_write_enable_reg">QB1_q_b[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[14]_PORT_A_write_enable">QB1_q_b[14]_PORT_A_write_enable</A>, QB1_q_b[14]_clock_0, , , );
<P><A NAME="QB1_q_b[14]_PORT_B_read_enable">QB1_q_b[14]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[14]_PORT_B_read_enable_reg">QB1_q_b[14]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[14]_PORT_B_read_enable">QB1_q_b[14]_PORT_B_read_enable</A>, QB1_q_b[14]_clock_1, , , );
<P><A NAME="QB1_q_b[14]_clock_0">QB1_q_b[14]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[14]_clock_1">QB1_q_b[14]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[14]_clock_enable_0">QB1_q_b[14]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[14]_PORT_B_data_out">QB1_q_b[14]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[14]_PORT_A_data_in_reg">QB1_q_b[14]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[14]_PORT_A_address_reg">QB1_q_b[14]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[14]_PORT_B_address_reg">QB1_q_b[14]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[14]_PORT_A_write_enable_reg">QB1_q_b[14]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[14]_PORT_B_read_enable_reg">QB1_q_b[14]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[14]_clock_0">QB1_q_b[14]_clock_0</A>, <A HREF="#QB1_q_b[14]_clock_1">QB1_q_b[14]_clock_1</A>, <A HREF="#QB1_q_b[14]_clock_enable_0">QB1_q_b[14]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[14]">QB1_q_b[14]</A> = <A HREF="#QB1_q_b[14]_PORT_B_data_out">QB1_q_b[14]_PORT_B_data_out</A>[0];


<P> --QB2_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[14]_PORT_A_data_in">QB2_q_b[14]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[14]">GB1_data_in_shift_reg[14]</A>;
<P><A NAME="QB2_q_b[14]_PORT_A_data_in_reg">QB2_q_b[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[14]_PORT_A_data_in">QB2_q_b[14]_PORT_A_data_in</A>, QB2_q_b[14]_clock_0, , , );
<P><A NAME="QB2_q_b[14]_PORT_A_address">QB2_q_b[14]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[14]_PORT_A_address_reg">QB2_q_b[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[14]_PORT_A_address">QB2_q_b[14]_PORT_A_address</A>, QB2_q_b[14]_clock_0, , , );
<P><A NAME="QB2_q_b[14]_PORT_B_address">QB2_q_b[14]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[14]_PORT_B_address_reg">QB2_q_b[14]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[14]_PORT_B_address">QB2_q_b[14]_PORT_B_address</A>, QB2_q_b[14]_clock_1, , , );
<P><A NAME="QB2_q_b[14]_PORT_A_write_enable">QB2_q_b[14]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[14]_PORT_A_write_enable_reg">QB2_q_b[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[14]_PORT_A_write_enable">QB2_q_b[14]_PORT_A_write_enable</A>, QB2_q_b[14]_clock_0, , , );
<P><A NAME="QB2_q_b[14]_PORT_B_read_enable">QB2_q_b[14]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[14]_PORT_B_read_enable_reg">QB2_q_b[14]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[14]_PORT_B_read_enable">QB2_q_b[14]_PORT_B_read_enable</A>, QB2_q_b[14]_clock_1, , , );
<P><A NAME="QB2_q_b[14]_clock_0">QB2_q_b[14]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[14]_clock_1">QB2_q_b[14]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[14]_clock_enable_0">QB2_q_b[14]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[14]_PORT_B_data_out">QB2_q_b[14]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[14]_PORT_A_data_in_reg">QB2_q_b[14]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[14]_PORT_A_address_reg">QB2_q_b[14]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[14]_PORT_B_address_reg">QB2_q_b[14]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[14]_PORT_A_write_enable_reg">QB2_q_b[14]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[14]_PORT_B_read_enable_reg">QB2_q_b[14]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[14]_clock_0">QB2_q_b[14]_clock_0</A>, <A HREF="#QB2_q_b[14]_clock_1">QB2_q_b[14]_clock_1</A>, <A HREF="#QB2_q_b[14]_clock_enable_0">QB2_q_b[14]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[14]">QB2_q_b[14]</A> = <A HREF="#QB2_q_b[14]_PORT_B_data_out">QB2_q_b[14]_PORT_B_data_out</A>[0];


<P> --CF1_q_a[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[20]_PORT_A_data_in">CF1_q_a[20]_PORT_A_data_in</A> = <A HREF="#RE1L152">RE1L152</A>;
<P><A NAME="CF1_q_a[20]_PORT_A_data_in_reg">CF1_q_a[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[20]_PORT_A_data_in">CF1_q_a[20]_PORT_A_data_in</A>, CF1_q_a[20]_clock_0, , , CF1_q_a[20]_clock_enable_0);
<P><A NAME="CF1_q_a[20]_PORT_A_address">CF1_q_a[20]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[20]_PORT_A_address_reg">CF1_q_a[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[20]_PORT_A_address">CF1_q_a[20]_PORT_A_address</A>, CF1_q_a[20]_clock_0, , , CF1_q_a[20]_clock_enable_0);
<P><A NAME="CF1_q_a[20]_PORT_A_write_enable">CF1_q_a[20]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[20]_PORT_A_write_enable_reg">CF1_q_a[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[20]_PORT_A_write_enable">CF1_q_a[20]_PORT_A_write_enable</A>, CF1_q_a[20]_clock_0, , , CF1_q_a[20]_clock_enable_0);
<P><A NAME="CF1_q_a[20]_PORT_A_read_enable">CF1_q_a[20]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[20]_PORT_A_read_enable_reg">CF1_q_a[20]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[20]_PORT_A_read_enable">CF1_q_a[20]_PORT_A_read_enable</A>, CF1_q_a[20]_clock_0, , , CF1_q_a[20]_clock_enable_0);
<P><A NAME="CF1_q_a[20]_PORT_A_byte_mask">CF1_q_a[20]_PORT_A_byte_mask</A> = <A HREF="#RE1L129">RE1L129</A>;
<P><A NAME="CF1_q_a[20]_PORT_A_byte_mask_reg">CF1_q_a[20]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[20]_PORT_A_byte_mask">CF1_q_a[20]_PORT_A_byte_mask</A>, CF1_q_a[20]_clock_0, , , CF1_q_a[20]_clock_enable_0);
<P><A NAME="CF1_q_a[20]_clock_0">CF1_q_a[20]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[20]_clock_enable_0">CF1_q_a[20]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[20]_PORT_A_data_out">CF1_q_a[20]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[20]_PORT_A_data_in_reg">CF1_q_a[20]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[20]_PORT_A_address_reg">CF1_q_a[20]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[20]_PORT_A_write_enable_reg">CF1_q_a[20]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[20]_PORT_A_read_enable_reg">CF1_q_a[20]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[20]_PORT_A_byte_mask_reg">CF1_q_a[20]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[20]_clock_0">CF1_q_a[20]_clock_0</A>, , <A HREF="#CF1_q_a[20]_clock_enable_0">CF1_q_a[20]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[20]">CF1_q_a[20]</A> = <A HREF="#CF1_q_a[20]_PORT_A_data_out">CF1_q_a[20]_PORT_A_data_out</A>[0];


<P> --QD1_ram_block1a15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a15_PORT_A_data_in">QD1_ram_block1a15_PORT_A_data_in</A> = <A HREF="#W1_za_data[15]">W1_za_data[15]</A>;
<P><A NAME="QD1_ram_block1a15_PORT_A_data_in_reg">QD1_ram_block1a15_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a15_PORT_A_data_in">QD1_ram_block1a15_PORT_A_data_in</A>, QD1_ram_block1a15_clock_0, , , );
<P><A NAME="QD1_ram_block1a15_PORT_A_address">QD1_ram_block1a15_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a15_PORT_A_address_reg">QD1_ram_block1a15_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a15_PORT_A_address">QD1_ram_block1a15_PORT_A_address</A>, QD1_ram_block1a15_clock_0, , , );
<P><A NAME="QD1_ram_block1a15_PORT_B_address">QD1_ram_block1a15_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a15_PORT_B_address_reg">QD1_ram_block1a15_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a15_PORT_B_address">QD1_ram_block1a15_PORT_B_address</A>, QD1_ram_block1a15_clock_0, , , );
<P><A NAME="QD1_ram_block1a15_PORT_A_write_enable">QD1_ram_block1a15_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a15_PORT_A_write_enable_reg">QD1_ram_block1a15_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a15_PORT_A_write_enable">QD1_ram_block1a15_PORT_A_write_enable</A>, QD1_ram_block1a15_clock_0, , , );
<P><A NAME="QD1_ram_block1a15_PORT_B_read_enable">QD1_ram_block1a15_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a15_PORT_B_read_enable_reg">QD1_ram_block1a15_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a15_PORT_B_read_enable">QD1_ram_block1a15_PORT_B_read_enable</A>, QD1_ram_block1a15_clock_0, , , );
<P><A NAME="QD1_ram_block1a15_clock_0">QD1_ram_block1a15_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a15_PORT_B_data_out">QD1_ram_block1a15_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a15_PORT_A_data_in_reg">QD1_ram_block1a15_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a15_PORT_A_address_reg">QD1_ram_block1a15_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a15_PORT_B_address_reg">QD1_ram_block1a15_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a15_PORT_A_write_enable_reg">QD1_ram_block1a15_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a15_PORT_B_read_enable_reg">QD1_ram_block1a15_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a15_clock_0">QD1_ram_block1a15_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a15">QD1_ram_block1a15</A> = <A HREF="#QD1_ram_block1a15_PORT_B_data_out">QD1_ram_block1a15_PORT_B_data_out</A>[0];


<P> --GB1_left_audio_fifo_read_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]
<P> --register power-up is low

<P><A NAME="GB1_left_audio_fifo_read_space[7]">GB1_left_audio_fifo_read_space[7]</A> = DFFEAS(<A HREF="#NB1_full_dff">NB1_full_dff</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --QB1_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[15]_PORT_A_data_in">QB1_q_b[15]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[15]">GB1_data_in_shift_reg[15]</A>;
<P><A NAME="QB1_q_b[15]_PORT_A_data_in_reg">QB1_q_b[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[15]_PORT_A_data_in">QB1_q_b[15]_PORT_A_data_in</A>, QB1_q_b[15]_clock_0, , , );
<P><A NAME="QB1_q_b[15]_PORT_A_address">QB1_q_b[15]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[15]_PORT_A_address_reg">QB1_q_b[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[15]_PORT_A_address">QB1_q_b[15]_PORT_A_address</A>, QB1_q_b[15]_clock_0, , , );
<P><A NAME="QB1_q_b[15]_PORT_B_address">QB1_q_b[15]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[15]_PORT_B_address_reg">QB1_q_b[15]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[15]_PORT_B_address">QB1_q_b[15]_PORT_B_address</A>, QB1_q_b[15]_clock_1, , , );
<P><A NAME="QB1_q_b[15]_PORT_A_write_enable">QB1_q_b[15]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[15]_PORT_A_write_enable_reg">QB1_q_b[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[15]_PORT_A_write_enable">QB1_q_b[15]_PORT_A_write_enable</A>, QB1_q_b[15]_clock_0, , , );
<P><A NAME="QB1_q_b[15]_PORT_B_read_enable">QB1_q_b[15]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[15]_PORT_B_read_enable_reg">QB1_q_b[15]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[15]_PORT_B_read_enable">QB1_q_b[15]_PORT_B_read_enable</A>, QB1_q_b[15]_clock_1, , , );
<P><A NAME="QB1_q_b[15]_clock_0">QB1_q_b[15]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[15]_clock_1">QB1_q_b[15]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[15]_clock_enable_0">QB1_q_b[15]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[15]_PORT_B_data_out">QB1_q_b[15]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[15]_PORT_A_data_in_reg">QB1_q_b[15]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[15]_PORT_A_address_reg">QB1_q_b[15]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[15]_PORT_B_address_reg">QB1_q_b[15]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[15]_PORT_A_write_enable_reg">QB1_q_b[15]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[15]_PORT_B_read_enable_reg">QB1_q_b[15]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[15]_clock_0">QB1_q_b[15]_clock_0</A>, <A HREF="#QB1_q_b[15]_clock_1">QB1_q_b[15]_clock_1</A>, <A HREF="#QB1_q_b[15]_clock_enable_0">QB1_q_b[15]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[15]">QB1_q_b[15]</A> = <A HREF="#QB1_q_b[15]_PORT_B_data_out">QB1_q_b[15]_PORT_B_data_out</A>[0];


<P> --QB2_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[15]_PORT_A_data_in">QB2_q_b[15]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[15]">GB1_data_in_shift_reg[15]</A>;
<P><A NAME="QB2_q_b[15]_PORT_A_data_in_reg">QB2_q_b[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[15]_PORT_A_data_in">QB2_q_b[15]_PORT_A_data_in</A>, QB2_q_b[15]_clock_0, , , );
<P><A NAME="QB2_q_b[15]_PORT_A_address">QB2_q_b[15]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[15]_PORT_A_address_reg">QB2_q_b[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[15]_PORT_A_address">QB2_q_b[15]_PORT_A_address</A>, QB2_q_b[15]_clock_0, , , );
<P><A NAME="QB2_q_b[15]_PORT_B_address">QB2_q_b[15]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[15]_PORT_B_address_reg">QB2_q_b[15]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[15]_PORT_B_address">QB2_q_b[15]_PORT_B_address</A>, QB2_q_b[15]_clock_1, , , );
<P><A NAME="QB2_q_b[15]_PORT_A_write_enable">QB2_q_b[15]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[15]_PORT_A_write_enable_reg">QB2_q_b[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[15]_PORT_A_write_enable">QB2_q_b[15]_PORT_A_write_enable</A>, QB2_q_b[15]_clock_0, , , );
<P><A NAME="QB2_q_b[15]_PORT_B_read_enable">QB2_q_b[15]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[15]_PORT_B_read_enable_reg">QB2_q_b[15]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[15]_PORT_B_read_enable">QB2_q_b[15]_PORT_B_read_enable</A>, QB2_q_b[15]_clock_1, , , );
<P><A NAME="QB2_q_b[15]_clock_0">QB2_q_b[15]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[15]_clock_1">QB2_q_b[15]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[15]_clock_enable_0">QB2_q_b[15]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[15]_PORT_B_data_out">QB2_q_b[15]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[15]_PORT_A_data_in_reg">QB2_q_b[15]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[15]_PORT_A_address_reg">QB2_q_b[15]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[15]_PORT_B_address_reg">QB2_q_b[15]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[15]_PORT_A_write_enable_reg">QB2_q_b[15]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[15]_PORT_B_read_enable_reg">QB2_q_b[15]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[15]_clock_0">QB2_q_b[15]_clock_0</A>, <A HREF="#QB2_q_b[15]_clock_1">QB2_q_b[15]_clock_1</A>, <A HREF="#QB2_q_b[15]_clock_enable_0">QB2_q_b[15]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[15]">QB2_q_b[15]</A> = <A HREF="#QB2_q_b[15]_PORT_B_data_out">QB2_q_b[15]_PORT_B_data_out</A>[0];


<P> --QD1_ram_block1a1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a1_PORT_A_data_in">QD1_ram_block1a1_PORT_A_data_in</A> = <A HREF="#W1_za_data[1]">W1_za_data[1]</A>;
<P><A NAME="QD1_ram_block1a1_PORT_A_data_in_reg">QD1_ram_block1a1_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a1_PORT_A_data_in">QD1_ram_block1a1_PORT_A_data_in</A>, QD1_ram_block1a1_clock_0, , , );
<P><A NAME="QD1_ram_block1a1_PORT_A_address">QD1_ram_block1a1_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a1_PORT_A_address_reg">QD1_ram_block1a1_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a1_PORT_A_address">QD1_ram_block1a1_PORT_A_address</A>, QD1_ram_block1a1_clock_0, , , );
<P><A NAME="QD1_ram_block1a1_PORT_B_address">QD1_ram_block1a1_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a1_PORT_B_address_reg">QD1_ram_block1a1_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a1_PORT_B_address">QD1_ram_block1a1_PORT_B_address</A>, QD1_ram_block1a1_clock_0, , , );
<P><A NAME="QD1_ram_block1a1_PORT_A_write_enable">QD1_ram_block1a1_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a1_PORT_A_write_enable_reg">QD1_ram_block1a1_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a1_PORT_A_write_enable">QD1_ram_block1a1_PORT_A_write_enable</A>, QD1_ram_block1a1_clock_0, , , );
<P><A NAME="QD1_ram_block1a1_PORT_B_read_enable">QD1_ram_block1a1_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a1_PORT_B_read_enable_reg">QD1_ram_block1a1_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a1_PORT_B_read_enable">QD1_ram_block1a1_PORT_B_read_enable</A>, QD1_ram_block1a1_clock_0, , , );
<P><A NAME="QD1_ram_block1a1_clock_0">QD1_ram_block1a1_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a1_PORT_B_data_out">QD1_ram_block1a1_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a1_PORT_A_data_in_reg">QD1_ram_block1a1_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a1_PORT_A_address_reg">QD1_ram_block1a1_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a1_PORT_B_address_reg">QD1_ram_block1a1_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a1_PORT_A_write_enable_reg">QD1_ram_block1a1_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a1_PORT_B_read_enable_reg">QD1_ram_block1a1_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a1_clock_0">QD1_ram_block1a1_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a1">QD1_ram_block1a1</A> = <A HREF="#QD1_ram_block1a1_PORT_B_data_out">QD1_ram_block1a1_PORT_B_data_out</A>[0];


<P> --U1L50 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
<P><A NAME="U1L50_adder_eqn">U1L50_adder_eqn</A> = ( !<A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#U1L55">U1L55</A> );
<P><A NAME="U1L50">U1L50</A> = SUM(<A HREF="#U1L50_adder_eqn">U1L50_adder_eqn</A>);

<P> --U1L51 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~22
<P><A NAME="U1L51_adder_eqn">U1L51_adder_eqn</A> = ( !<A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#U1L55">U1L55</A> );
<P><A NAME="U1L51">U1L51</A> = CARRY(<A HREF="#U1L51_adder_eqn">U1L51_adder_eqn</A>);


<P> --HB1_right_channel_fifo_write_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[1]
<P> --register power-up is low

<P><A NAME="HB1_right_channel_fifo_write_space[1]">HB1_right_channel_fifo_write_space[1]</A> = DFFEAS(<A HREF="#HB1L58">HB1L58</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --CF1_q_a[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[7]_PORT_A_data_in">CF1_q_a[7]_PORT_A_data_in</A> = <A HREF="#RE1L139">RE1L139</A>;
<P><A NAME="CF1_q_a[7]_PORT_A_data_in_reg">CF1_q_a[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[7]_PORT_A_data_in">CF1_q_a[7]_PORT_A_data_in</A>, CF1_q_a[7]_clock_0, , , CF1_q_a[7]_clock_enable_0);
<P><A NAME="CF1_q_a[7]_PORT_A_address">CF1_q_a[7]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[7]_PORT_A_address_reg">CF1_q_a[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[7]_PORT_A_address">CF1_q_a[7]_PORT_A_address</A>, CF1_q_a[7]_clock_0, , , CF1_q_a[7]_clock_enable_0);
<P><A NAME="CF1_q_a[7]_PORT_A_write_enable">CF1_q_a[7]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[7]_PORT_A_write_enable_reg">CF1_q_a[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[7]_PORT_A_write_enable">CF1_q_a[7]_PORT_A_write_enable</A>, CF1_q_a[7]_clock_0, , , CF1_q_a[7]_clock_enable_0);
<P><A NAME="CF1_q_a[7]_PORT_A_read_enable">CF1_q_a[7]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[7]_PORT_A_read_enable_reg">CF1_q_a[7]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[7]_PORT_A_read_enable">CF1_q_a[7]_PORT_A_read_enable</A>, CF1_q_a[7]_clock_0, , , CF1_q_a[7]_clock_enable_0);
<P><A NAME="CF1_q_a[7]_PORT_A_byte_mask">CF1_q_a[7]_PORT_A_byte_mask</A> = <A HREF="#RE1L127">RE1L127</A>;
<P><A NAME="CF1_q_a[7]_PORT_A_byte_mask_reg">CF1_q_a[7]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[7]_PORT_A_byte_mask">CF1_q_a[7]_PORT_A_byte_mask</A>, CF1_q_a[7]_clock_0, , , CF1_q_a[7]_clock_enable_0);
<P><A NAME="CF1_q_a[7]_clock_0">CF1_q_a[7]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[7]_clock_enable_0">CF1_q_a[7]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[7]_PORT_A_data_out">CF1_q_a[7]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[7]_PORT_A_data_in_reg">CF1_q_a[7]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[7]_PORT_A_address_reg">CF1_q_a[7]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[7]_PORT_A_write_enable_reg">CF1_q_a[7]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[7]_PORT_A_read_enable_reg">CF1_q_a[7]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[7]_PORT_A_byte_mask_reg">CF1_q_a[7]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[7]_clock_0">CF1_q_a[7]_clock_0</A>, , <A HREF="#CF1_q_a[7]_clock_enable_0">CF1_q_a[7]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[7]">CF1_q_a[7]</A> = <A HREF="#CF1_q_a[7]_PORT_A_data_out">CF1_q_a[7]_PORT_A_data_out</A>[0];


<P> --CF1_q_a[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[6]_PORT_A_data_in">CF1_q_a[6]_PORT_A_data_in</A> = <A HREF="#RE1L138">RE1L138</A>;
<P><A NAME="CF1_q_a[6]_PORT_A_data_in_reg">CF1_q_a[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[6]_PORT_A_data_in">CF1_q_a[6]_PORT_A_data_in</A>, CF1_q_a[6]_clock_0, , , CF1_q_a[6]_clock_enable_0);
<P><A NAME="CF1_q_a[6]_PORT_A_address">CF1_q_a[6]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[6]_PORT_A_address_reg">CF1_q_a[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[6]_PORT_A_address">CF1_q_a[6]_PORT_A_address</A>, CF1_q_a[6]_clock_0, , , CF1_q_a[6]_clock_enable_0);
<P><A NAME="CF1_q_a[6]_PORT_A_write_enable">CF1_q_a[6]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[6]_PORT_A_write_enable_reg">CF1_q_a[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[6]_PORT_A_write_enable">CF1_q_a[6]_PORT_A_write_enable</A>, CF1_q_a[6]_clock_0, , , CF1_q_a[6]_clock_enable_0);
<P><A NAME="CF1_q_a[6]_PORT_A_read_enable">CF1_q_a[6]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[6]_PORT_A_read_enable_reg">CF1_q_a[6]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[6]_PORT_A_read_enable">CF1_q_a[6]_PORT_A_read_enable</A>, CF1_q_a[6]_clock_0, , , CF1_q_a[6]_clock_enable_0);
<P><A NAME="CF1_q_a[6]_PORT_A_byte_mask">CF1_q_a[6]_PORT_A_byte_mask</A> = <A HREF="#RE1L127">RE1L127</A>;
<P><A NAME="CF1_q_a[6]_PORT_A_byte_mask_reg">CF1_q_a[6]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[6]_PORT_A_byte_mask">CF1_q_a[6]_PORT_A_byte_mask</A>, CF1_q_a[6]_clock_0, , , CF1_q_a[6]_clock_enable_0);
<P><A NAME="CF1_q_a[6]_clock_0">CF1_q_a[6]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[6]_clock_enable_0">CF1_q_a[6]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[6]_PORT_A_data_out">CF1_q_a[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[6]_PORT_A_data_in_reg">CF1_q_a[6]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[6]_PORT_A_address_reg">CF1_q_a[6]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[6]_PORT_A_write_enable_reg">CF1_q_a[6]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[6]_PORT_A_read_enable_reg">CF1_q_a[6]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[6]_PORT_A_byte_mask_reg">CF1_q_a[6]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[6]_clock_0">CF1_q_a[6]_clock_0</A>, , <A HREF="#CF1_q_a[6]_clock_enable_0">CF1_q_a[6]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[6]">CF1_q_a[6]</A> = <A HREF="#CF1_q_a[6]_PORT_A_data_out">CF1_q_a[6]_PORT_A_data_out</A>[0];


<P> --U1L54 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
<P><A NAME="U1L54_adder_eqn">U1L54_adder_eqn</A> = ( !<A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="U1L54">U1L54</A> = SUM(<A HREF="#U1L54_adder_eqn">U1L54_adder_eqn</A>);

<P> --U1L55 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~26
<P><A NAME="U1L55_adder_eqn">U1L55_adder_eqn</A> = ( !<A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="U1L55">U1L55</A> = CARRY(<A HREF="#U1L55_adder_eqn">U1L55_adder_eqn</A>);


<P> --HB1_right_channel_fifo_write_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[0]
<P> --register power-up is low

<P><A NAME="HB1_right_channel_fifo_write_space[0]">HB1_right_channel_fifo_write_space[0]</A> = DFFEAS(<A HREF="#HB1L62">HB1L62</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --JC2_q_b[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC2_q_b[7]_PORT_A_data_in">JC2_q_b[7]_PORT_A_data_in</A> = <A HREF="#AC1_wdata[7]">AC1_wdata[7]</A>;
<P><A NAME="JC2_q_b[7]_PORT_A_data_in_reg">JC2_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC2_q_b[7]_PORT_A_data_in">JC2_q_b[7]_PORT_A_data_in</A>, JC2_q_b[7]_clock_0, , , );
<P><A NAME="JC2_q_b[7]_PORT_A_address">JC2_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#KC4_counter_reg_bit[0]">KC4_counter_reg_bit[0]</A>, <A HREF="#KC4_counter_reg_bit[1]">KC4_counter_reg_bit[1]</A>, <A HREF="#KC4_counter_reg_bit[2]">KC4_counter_reg_bit[2]</A>, <A HREF="#KC4_counter_reg_bit[3]">KC4_counter_reg_bit[3]</A>, <A HREF="#KC4_counter_reg_bit[4]">KC4_counter_reg_bit[4]</A>, <A HREF="#KC4_counter_reg_bit[5]">KC4_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[7]_PORT_A_address_reg">JC2_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC2_q_b[7]_PORT_A_address">JC2_q_b[7]_PORT_A_address</A>, JC2_q_b[7]_clock_0, , , );
<P><A NAME="JC2_q_b[7]_PORT_B_address">JC2_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#KC3_counter_reg_bit[0]">KC3_counter_reg_bit[0]</A>, <A HREF="#KC3_counter_reg_bit[1]">KC3_counter_reg_bit[1]</A>, <A HREF="#KC3_counter_reg_bit[2]">KC3_counter_reg_bit[2]</A>, <A HREF="#KC3_counter_reg_bit[3]">KC3_counter_reg_bit[3]</A>, <A HREF="#KC3_counter_reg_bit[4]">KC3_counter_reg_bit[4]</A>, <A HREF="#KC3_counter_reg_bit[5]">KC3_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[7]_PORT_B_address_reg">JC2_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC2_q_b[7]_PORT_B_address">JC2_q_b[7]_PORT_B_address</A>, JC2_q_b[7]_clock_1, , , JC2_q_b[7]_clock_enable_1);
<P><A NAME="JC2_q_b[7]_PORT_A_write_enable">JC2_q_b[7]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[7]_PORT_A_write_enable_reg">JC2_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[7]_PORT_A_write_enable">JC2_q_b[7]_PORT_A_write_enable</A>, JC2_q_b[7]_clock_0, , , );
<P><A NAME="JC2_q_b[7]_PORT_B_read_enable">JC2_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC2_q_b[7]_PORT_B_read_enable_reg">JC2_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[7]_PORT_B_read_enable">JC2_q_b[7]_PORT_B_read_enable</A>, JC2_q_b[7]_clock_1, , , JC2_q_b[7]_clock_enable_1);
<P><A NAME="JC2_q_b[7]_clock_0">JC2_q_b[7]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[7]_clock_1">JC2_q_b[7]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[7]_clock_enable_0">JC2_q_b[7]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[7]_clock_enable_1">JC2_q_b[7]_clock_enable_1</A> = <A HREF="#U1L85">U1L85</A>;
<P><A NAME="JC2_q_b[7]_PORT_B_data_out">JC2_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC2_q_b[7]_PORT_A_data_in_reg">JC2_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#JC2_q_b[7]_PORT_A_address_reg">JC2_q_b[7]_PORT_A_address_reg</A>, <A HREF="#JC2_q_b[7]_PORT_B_address_reg">JC2_q_b[7]_PORT_B_address_reg</A>, <A HREF="#JC2_q_b[7]_PORT_A_write_enable_reg">JC2_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC2_q_b[7]_PORT_B_read_enable_reg">JC2_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC2_q_b[7]_clock_0">JC2_q_b[7]_clock_0</A>, <A HREF="#JC2_q_b[7]_clock_1">JC2_q_b[7]_clock_1</A>, <A HREF="#JC2_q_b[7]_clock_enable_0">JC2_q_b[7]_clock_enable_0</A>, <A HREF="#JC2_q_b[7]_clock_enable_1">JC2_q_b[7]_clock_enable_1</A>, , , , );
<P><A NAME="JC2_q_b[7]">JC2_q_b[7]</A> = <A HREF="#JC2_q_b[7]_PORT_B_data_out">JC2_q_b[7]_PORT_B_data_out</A>[0];


<P> --GB1_right_audio_fifo_read_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]
<P> --register power-up is low

<P><A NAME="GB1_right_audio_fifo_read_space[7]">GB1_right_audio_fifo_read_space[7]</A> = DFFEAS(<A HREF="#NB2_full_dff">NB2_full_dff</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --QB1_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[7]_PORT_A_data_in">QB1_q_b[7]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[7]">GB1_data_in_shift_reg[7]</A>;
<P><A NAME="QB1_q_b[7]_PORT_A_data_in_reg">QB1_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[7]_PORT_A_data_in">QB1_q_b[7]_PORT_A_data_in</A>, QB1_q_b[7]_clock_0, , , );
<P><A NAME="QB1_q_b[7]_PORT_A_address">QB1_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[7]_PORT_A_address_reg">QB1_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[7]_PORT_A_address">QB1_q_b[7]_PORT_A_address</A>, QB1_q_b[7]_clock_0, , , );
<P><A NAME="QB1_q_b[7]_PORT_B_address">QB1_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[7]_PORT_B_address_reg">QB1_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[7]_PORT_B_address">QB1_q_b[7]_PORT_B_address</A>, QB1_q_b[7]_clock_1, , , );
<P><A NAME="QB1_q_b[7]_PORT_A_write_enable">QB1_q_b[7]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[7]_PORT_A_write_enable_reg">QB1_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[7]_PORT_A_write_enable">QB1_q_b[7]_PORT_A_write_enable</A>, QB1_q_b[7]_clock_0, , , );
<P><A NAME="QB1_q_b[7]_PORT_B_read_enable">QB1_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[7]_PORT_B_read_enable_reg">QB1_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[7]_PORT_B_read_enable">QB1_q_b[7]_PORT_B_read_enable</A>, QB1_q_b[7]_clock_1, , , );
<P><A NAME="QB1_q_b[7]_clock_0">QB1_q_b[7]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[7]_clock_1">QB1_q_b[7]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[7]_clock_enable_0">QB1_q_b[7]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[7]_PORT_B_data_out">QB1_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[7]_PORT_A_data_in_reg">QB1_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[7]_PORT_A_address_reg">QB1_q_b[7]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[7]_PORT_B_address_reg">QB1_q_b[7]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[7]_PORT_A_write_enable_reg">QB1_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[7]_PORT_B_read_enable_reg">QB1_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[7]_clock_0">QB1_q_b[7]_clock_0</A>, <A HREF="#QB1_q_b[7]_clock_1">QB1_q_b[7]_clock_1</A>, <A HREF="#QB1_q_b[7]_clock_enable_0">QB1_q_b[7]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[7]">QB1_q_b[7]</A> = <A HREF="#QB1_q_b[7]_PORT_B_data_out">QB1_q_b[7]_PORT_B_data_out</A>[0];


<P> --QB2_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[7]_PORT_A_data_in">QB2_q_b[7]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[7]">GB1_data_in_shift_reg[7]</A>;
<P><A NAME="QB2_q_b[7]_PORT_A_data_in_reg">QB2_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[7]_PORT_A_data_in">QB2_q_b[7]_PORT_A_data_in</A>, QB2_q_b[7]_clock_0, , , );
<P><A NAME="QB2_q_b[7]_PORT_A_address">QB2_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[7]_PORT_A_address_reg">QB2_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[7]_PORT_A_address">QB2_q_b[7]_PORT_A_address</A>, QB2_q_b[7]_clock_0, , , );
<P><A NAME="QB2_q_b[7]_PORT_B_address">QB2_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[7]_PORT_B_address_reg">QB2_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[7]_PORT_B_address">QB2_q_b[7]_PORT_B_address</A>, QB2_q_b[7]_clock_1, , , );
<P><A NAME="QB2_q_b[7]_PORT_A_write_enable">QB2_q_b[7]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[7]_PORT_A_write_enable_reg">QB2_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[7]_PORT_A_write_enable">QB2_q_b[7]_PORT_A_write_enable</A>, QB2_q_b[7]_clock_0, , , );
<P><A NAME="QB2_q_b[7]_PORT_B_read_enable">QB2_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[7]_PORT_B_read_enable_reg">QB2_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[7]_PORT_B_read_enable">QB2_q_b[7]_PORT_B_read_enable</A>, QB2_q_b[7]_clock_1, , , );
<P><A NAME="QB2_q_b[7]_clock_0">QB2_q_b[7]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[7]_clock_1">QB2_q_b[7]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[7]_clock_enable_0">QB2_q_b[7]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[7]_PORT_B_data_out">QB2_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[7]_PORT_A_data_in_reg">QB2_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[7]_PORT_A_address_reg">QB2_q_b[7]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[7]_PORT_B_address_reg">QB2_q_b[7]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[7]_PORT_A_write_enable_reg">QB2_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[7]_PORT_B_read_enable_reg">QB2_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[7]_clock_0">QB2_q_b[7]_clock_0</A>, <A HREF="#QB2_q_b[7]_clock_1">QB2_q_b[7]_clock_1</A>, <A HREF="#QB2_q_b[7]_clock_enable_0">QB2_q_b[7]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[7]">QB2_q_b[7]</A> = <A HREF="#QB2_q_b[7]_PORT_B_data_out">QB2_q_b[7]_PORT_B_data_out</A>[0];


<P> --WB1_shiftreg_data[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[8]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[8]">WB1_shiftreg_data[8]</A> = DFFEAS(<A HREF="#WB1L81">WB1L81</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --S1_address_reg[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]
<P> --register power-up is low

<P><A NAME="S1_address_reg[7]">S1_address_reg[7]</A> = DFFEAS(<A HREF="#YD1_d_writedata[7]">YD1_d_writedata[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L23">S1L23</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --QB2_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[8]_PORT_A_data_in">QB2_q_b[8]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[8]">GB1_data_in_shift_reg[8]</A>;
<P><A NAME="QB2_q_b[8]_PORT_A_data_in_reg">QB2_q_b[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[8]_PORT_A_data_in">QB2_q_b[8]_PORT_A_data_in</A>, QB2_q_b[8]_clock_0, , , );
<P><A NAME="QB2_q_b[8]_PORT_A_address">QB2_q_b[8]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[8]_PORT_A_address_reg">QB2_q_b[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[8]_PORT_A_address">QB2_q_b[8]_PORT_A_address</A>, QB2_q_b[8]_clock_0, , , );
<P><A NAME="QB2_q_b[8]_PORT_B_address">QB2_q_b[8]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[8]_PORT_B_address_reg">QB2_q_b[8]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[8]_PORT_B_address">QB2_q_b[8]_PORT_B_address</A>, QB2_q_b[8]_clock_1, , , );
<P><A NAME="QB2_q_b[8]_PORT_A_write_enable">QB2_q_b[8]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[8]_PORT_A_write_enable_reg">QB2_q_b[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[8]_PORT_A_write_enable">QB2_q_b[8]_PORT_A_write_enable</A>, QB2_q_b[8]_clock_0, , , );
<P><A NAME="QB2_q_b[8]_PORT_B_read_enable">QB2_q_b[8]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[8]_PORT_B_read_enable_reg">QB2_q_b[8]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[8]_PORT_B_read_enable">QB2_q_b[8]_PORT_B_read_enable</A>, QB2_q_b[8]_clock_1, , , );
<P><A NAME="QB2_q_b[8]_clock_0">QB2_q_b[8]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[8]_clock_1">QB2_q_b[8]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[8]_clock_enable_0">QB2_q_b[8]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[8]_PORT_B_data_out">QB2_q_b[8]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[8]_PORT_A_data_in_reg">QB2_q_b[8]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[8]_PORT_A_address_reg">QB2_q_b[8]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[8]_PORT_B_address_reg">QB2_q_b[8]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[8]_PORT_A_write_enable_reg">QB2_q_b[8]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[8]_PORT_B_read_enable_reg">QB2_q_b[8]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[8]_clock_0">QB2_q_b[8]_clock_0</A>, <A HREF="#QB2_q_b[8]_clock_1">QB2_q_b[8]_clock_1</A>, <A HREF="#QB2_q_b[8]_clock_enable_0">QB2_q_b[8]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[8]">QB2_q_b[8]</A> = <A HREF="#QB2_q_b[8]_PORT_B_data_out">QB2_q_b[8]_PORT_B_data_out</A>[0];


<P> --QB1_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[8]_PORT_A_data_in">QB1_q_b[8]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[8]">GB1_data_in_shift_reg[8]</A>;
<P><A NAME="QB1_q_b[8]_PORT_A_data_in_reg">QB1_q_b[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[8]_PORT_A_data_in">QB1_q_b[8]_PORT_A_data_in</A>, QB1_q_b[8]_clock_0, , , );
<P><A NAME="QB1_q_b[8]_PORT_A_address">QB1_q_b[8]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[8]_PORT_A_address_reg">QB1_q_b[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[8]_PORT_A_address">QB1_q_b[8]_PORT_A_address</A>, QB1_q_b[8]_clock_0, , , );
<P><A NAME="QB1_q_b[8]_PORT_B_address">QB1_q_b[8]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[8]_PORT_B_address_reg">QB1_q_b[8]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[8]_PORT_B_address">QB1_q_b[8]_PORT_B_address</A>, QB1_q_b[8]_clock_1, , , );
<P><A NAME="QB1_q_b[8]_PORT_A_write_enable">QB1_q_b[8]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[8]_PORT_A_write_enable_reg">QB1_q_b[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[8]_PORT_A_write_enable">QB1_q_b[8]_PORT_A_write_enable</A>, QB1_q_b[8]_clock_0, , , );
<P><A NAME="QB1_q_b[8]_PORT_B_read_enable">QB1_q_b[8]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[8]_PORT_B_read_enable_reg">QB1_q_b[8]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[8]_PORT_B_read_enable">QB1_q_b[8]_PORT_B_read_enable</A>, QB1_q_b[8]_clock_1, , , );
<P><A NAME="QB1_q_b[8]_clock_0">QB1_q_b[8]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[8]_clock_1">QB1_q_b[8]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[8]_clock_enable_0">QB1_q_b[8]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[8]_PORT_B_data_out">QB1_q_b[8]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[8]_PORT_A_data_in_reg">QB1_q_b[8]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[8]_PORT_A_address_reg">QB1_q_b[8]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[8]_PORT_B_address_reg">QB1_q_b[8]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[8]_PORT_A_write_enable_reg">QB1_q_b[8]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[8]_PORT_B_read_enable_reg">QB1_q_b[8]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[8]_clock_0">QB1_q_b[8]_clock_0</A>, <A HREF="#QB1_q_b[8]_clock_1">QB1_q_b[8]_clock_1</A>, <A HREF="#QB1_q_b[8]_clock_enable_0">QB1_q_b[8]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[8]">QB1_q_b[8]</A> = <A HREF="#QB1_q_b[8]_PORT_B_data_out">QB1_q_b[8]_PORT_B_data_out</A>[0];


<P> --GB1_left_audio_fifo_read_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0]
<P> --register power-up is low

<P><A NAME="GB1_left_audio_fifo_read_space[0]">GB1_left_audio_fifo_read_space[0]</A> = DFFEAS(<A HREF="#SB1_counter_reg_bit[0]">SB1_counter_reg_bit[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --R1_read_interrupt is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt
<P> --register power-up is low

<P><A NAME="R1_read_interrupt">R1_read_interrupt</A> = DFFEAS(<A HREF="#R1L17">R1L17</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --UB1_auto_init_error is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_error
<P> --register power-up is low

<P><A NAME="UB1_auto_init_error">UB1_auto_init_error</A> = DFFEAS(<A HREF="#UB1L12">UB1L12</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_data[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[10]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[10]">WB1_shiftreg_data[10]</A> = DFFEAS(<A HREF="#WB1L82">WB1L82</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#WB1L55">WB1L55</A>,  );


<P> --QB2_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[9]_PORT_A_data_in">QB2_q_b[9]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[9]">GB1_data_in_shift_reg[9]</A>;
<P><A NAME="QB2_q_b[9]_PORT_A_data_in_reg">QB2_q_b[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[9]_PORT_A_data_in">QB2_q_b[9]_PORT_A_data_in</A>, QB2_q_b[9]_clock_0, , , );
<P><A NAME="QB2_q_b[9]_PORT_A_address">QB2_q_b[9]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[9]_PORT_A_address_reg">QB2_q_b[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[9]_PORT_A_address">QB2_q_b[9]_PORT_A_address</A>, QB2_q_b[9]_clock_0, , , );
<P><A NAME="QB2_q_b[9]_PORT_B_address">QB2_q_b[9]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[9]_PORT_B_address_reg">QB2_q_b[9]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[9]_PORT_B_address">QB2_q_b[9]_PORT_B_address</A>, QB2_q_b[9]_clock_1, , , );
<P><A NAME="QB2_q_b[9]_PORT_A_write_enable">QB2_q_b[9]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[9]_PORT_A_write_enable_reg">QB2_q_b[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[9]_PORT_A_write_enable">QB2_q_b[9]_PORT_A_write_enable</A>, QB2_q_b[9]_clock_0, , , );
<P><A NAME="QB2_q_b[9]_PORT_B_read_enable">QB2_q_b[9]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[9]_PORT_B_read_enable_reg">QB2_q_b[9]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[9]_PORT_B_read_enable">QB2_q_b[9]_PORT_B_read_enable</A>, QB2_q_b[9]_clock_1, , , );
<P><A NAME="QB2_q_b[9]_clock_0">QB2_q_b[9]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[9]_clock_1">QB2_q_b[9]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[9]_clock_enable_0">QB2_q_b[9]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[9]_PORT_B_data_out">QB2_q_b[9]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[9]_PORT_A_data_in_reg">QB2_q_b[9]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[9]_PORT_A_address_reg">QB2_q_b[9]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[9]_PORT_B_address_reg">QB2_q_b[9]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[9]_PORT_A_write_enable_reg">QB2_q_b[9]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[9]_PORT_B_read_enable_reg">QB2_q_b[9]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[9]_clock_0">QB2_q_b[9]_clock_0</A>, <A HREF="#QB2_q_b[9]_clock_1">QB2_q_b[9]_clock_1</A>, <A HREF="#QB2_q_b[9]_clock_enable_0">QB2_q_b[9]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[9]">QB2_q_b[9]</A> = <A HREF="#QB2_q_b[9]_PORT_B_data_out">QB2_q_b[9]_PORT_B_data_out</A>[0];


<P> --QB1_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[9]_PORT_A_data_in">QB1_q_b[9]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[9]">GB1_data_in_shift_reg[9]</A>;
<P><A NAME="QB1_q_b[9]_PORT_A_data_in_reg">QB1_q_b[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[9]_PORT_A_data_in">QB1_q_b[9]_PORT_A_data_in</A>, QB1_q_b[9]_clock_0, , , );
<P><A NAME="QB1_q_b[9]_PORT_A_address">QB1_q_b[9]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[9]_PORT_A_address_reg">QB1_q_b[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[9]_PORT_A_address">QB1_q_b[9]_PORT_A_address</A>, QB1_q_b[9]_clock_0, , , );
<P><A NAME="QB1_q_b[9]_PORT_B_address">QB1_q_b[9]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[9]_PORT_B_address_reg">QB1_q_b[9]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[9]_PORT_B_address">QB1_q_b[9]_PORT_B_address</A>, QB1_q_b[9]_clock_1, , , );
<P><A NAME="QB1_q_b[9]_PORT_A_write_enable">QB1_q_b[9]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[9]_PORT_A_write_enable_reg">QB1_q_b[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[9]_PORT_A_write_enable">QB1_q_b[9]_PORT_A_write_enable</A>, QB1_q_b[9]_clock_0, , , );
<P><A NAME="QB1_q_b[9]_PORT_B_read_enable">QB1_q_b[9]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[9]_PORT_B_read_enable_reg">QB1_q_b[9]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[9]_PORT_B_read_enable">QB1_q_b[9]_PORT_B_read_enable</A>, QB1_q_b[9]_clock_1, , , );
<P><A NAME="QB1_q_b[9]_clock_0">QB1_q_b[9]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[9]_clock_1">QB1_q_b[9]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[9]_clock_enable_0">QB1_q_b[9]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[9]_PORT_B_data_out">QB1_q_b[9]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[9]_PORT_A_data_in_reg">QB1_q_b[9]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[9]_PORT_A_address_reg">QB1_q_b[9]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[9]_PORT_B_address_reg">QB1_q_b[9]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[9]_PORT_A_write_enable_reg">QB1_q_b[9]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[9]_PORT_B_read_enable_reg">QB1_q_b[9]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[9]_clock_0">QB1_q_b[9]_clock_0</A>, <A HREF="#QB1_q_b[9]_clock_1">QB1_q_b[9]_clock_1</A>, <A HREF="#QB1_q_b[9]_clock_enable_0">QB1_q_b[9]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[9]">QB1_q_b[9]</A> = <A HREF="#QB1_q_b[9]_PORT_B_data_out">QB1_q_b[9]_PORT_B_data_out</A>[0];


<P> --GB1_left_audio_fifo_read_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]
<P> --register power-up is low

<P><A NAME="GB1_left_audio_fifo_read_space[1]">GB1_left_audio_fifo_read_space[1]</A> = DFFEAS(<A HREF="#SB1_counter_reg_bit[1]">SB1_counter_reg_bit[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --R1_write_interrupt is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt
<P> --register power-up is low

<P><A NAME="R1_write_interrupt">R1_write_interrupt</A> = DFFEAS(<A HREF="#R1L74">R1L74</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --GB1_left_audio_fifo_read_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2]
<P> --register power-up is low

<P><A NAME="GB1_left_audio_fifo_read_space[2]">GB1_left_audio_fifo_read_space[2]</A> = DFFEAS(<A HREF="#SB1_counter_reg_bit[2]">SB1_counter_reg_bit[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --QB1_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[10]_PORT_A_data_in">QB1_q_b[10]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[10]">GB1_data_in_shift_reg[10]</A>;
<P><A NAME="QB1_q_b[10]_PORT_A_data_in_reg">QB1_q_b[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[10]_PORT_A_data_in">QB1_q_b[10]_PORT_A_data_in</A>, QB1_q_b[10]_clock_0, , , );
<P><A NAME="QB1_q_b[10]_PORT_A_address">QB1_q_b[10]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[10]_PORT_A_address_reg">QB1_q_b[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[10]_PORT_A_address">QB1_q_b[10]_PORT_A_address</A>, QB1_q_b[10]_clock_0, , , );
<P><A NAME="QB1_q_b[10]_PORT_B_address">QB1_q_b[10]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[10]_PORT_B_address_reg">QB1_q_b[10]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[10]_PORT_B_address">QB1_q_b[10]_PORT_B_address</A>, QB1_q_b[10]_clock_1, , , );
<P><A NAME="QB1_q_b[10]_PORT_A_write_enable">QB1_q_b[10]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[10]_PORT_A_write_enable_reg">QB1_q_b[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[10]_PORT_A_write_enable">QB1_q_b[10]_PORT_A_write_enable</A>, QB1_q_b[10]_clock_0, , , );
<P><A NAME="QB1_q_b[10]_PORT_B_read_enable">QB1_q_b[10]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[10]_PORT_B_read_enable_reg">QB1_q_b[10]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[10]_PORT_B_read_enable">QB1_q_b[10]_PORT_B_read_enable</A>, QB1_q_b[10]_clock_1, , , );
<P><A NAME="QB1_q_b[10]_clock_0">QB1_q_b[10]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[10]_clock_1">QB1_q_b[10]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[10]_clock_enable_0">QB1_q_b[10]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[10]_PORT_B_data_out">QB1_q_b[10]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[10]_PORT_A_data_in_reg">QB1_q_b[10]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[10]_PORT_A_address_reg">QB1_q_b[10]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[10]_PORT_B_address_reg">QB1_q_b[10]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[10]_PORT_A_write_enable_reg">QB1_q_b[10]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[10]_PORT_B_read_enable_reg">QB1_q_b[10]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[10]_clock_0">QB1_q_b[10]_clock_0</A>, <A HREF="#QB1_q_b[10]_clock_1">QB1_q_b[10]_clock_1</A>, <A HREF="#QB1_q_b[10]_clock_enable_0">QB1_q_b[10]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[10]">QB1_q_b[10]</A> = <A HREF="#QB1_q_b[10]_PORT_B_data_out">QB1_q_b[10]_PORT_B_data_out</A>[0];


<P> --QB2_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[10]_PORT_A_data_in">QB2_q_b[10]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[10]">GB1_data_in_shift_reg[10]</A>;
<P><A NAME="QB2_q_b[10]_PORT_A_data_in_reg">QB2_q_b[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[10]_PORT_A_data_in">QB2_q_b[10]_PORT_A_data_in</A>, QB2_q_b[10]_clock_0, , , );
<P><A NAME="QB2_q_b[10]_PORT_A_address">QB2_q_b[10]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[10]_PORT_A_address_reg">QB2_q_b[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[10]_PORT_A_address">QB2_q_b[10]_PORT_A_address</A>, QB2_q_b[10]_clock_0, , , );
<P><A NAME="QB2_q_b[10]_PORT_B_address">QB2_q_b[10]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[10]_PORT_B_address_reg">QB2_q_b[10]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[10]_PORT_B_address">QB2_q_b[10]_PORT_B_address</A>, QB2_q_b[10]_clock_1, , , );
<P><A NAME="QB2_q_b[10]_PORT_A_write_enable">QB2_q_b[10]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[10]_PORT_A_write_enable_reg">QB2_q_b[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[10]_PORT_A_write_enable">QB2_q_b[10]_PORT_A_write_enable</A>, QB2_q_b[10]_clock_0, , , );
<P><A NAME="QB2_q_b[10]_PORT_B_read_enable">QB2_q_b[10]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[10]_PORT_B_read_enable_reg">QB2_q_b[10]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[10]_PORT_B_read_enable">QB2_q_b[10]_PORT_B_read_enable</A>, QB2_q_b[10]_clock_1, , , );
<P><A NAME="QB2_q_b[10]_clock_0">QB2_q_b[10]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[10]_clock_1">QB2_q_b[10]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[10]_clock_enable_0">QB2_q_b[10]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[10]_PORT_B_data_out">QB2_q_b[10]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[10]_PORT_A_data_in_reg">QB2_q_b[10]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[10]_PORT_A_address_reg">QB2_q_b[10]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[10]_PORT_B_address_reg">QB2_q_b[10]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[10]_PORT_A_write_enable_reg">QB2_q_b[10]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[10]_PORT_B_read_enable_reg">QB2_q_b[10]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[10]_clock_0">QB2_q_b[10]_clock_0</A>, <A HREF="#QB2_q_b[10]_clock_1">QB2_q_b[10]_clock_1</A>, <A HREF="#QB2_q_b[10]_clock_enable_0">QB2_q_b[10]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[10]">QB2_q_b[10]</A> = <A HREF="#QB2_q_b[10]_PORT_B_data_out">QB2_q_b[10]_PORT_B_data_out</A>[0];


<P> --QD1_ram_block1a11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a11_PORT_A_data_in">QD1_ram_block1a11_PORT_A_data_in</A> = <A HREF="#W1_za_data[11]">W1_za_data[11]</A>;
<P><A NAME="QD1_ram_block1a11_PORT_A_data_in_reg">QD1_ram_block1a11_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a11_PORT_A_data_in">QD1_ram_block1a11_PORT_A_data_in</A>, QD1_ram_block1a11_clock_0, , , );
<P><A NAME="QD1_ram_block1a11_PORT_A_address">QD1_ram_block1a11_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a11_PORT_A_address_reg">QD1_ram_block1a11_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a11_PORT_A_address">QD1_ram_block1a11_PORT_A_address</A>, QD1_ram_block1a11_clock_0, , , );
<P><A NAME="QD1_ram_block1a11_PORT_B_address">QD1_ram_block1a11_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a11_PORT_B_address_reg">QD1_ram_block1a11_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a11_PORT_B_address">QD1_ram_block1a11_PORT_B_address</A>, QD1_ram_block1a11_clock_0, , , );
<P><A NAME="QD1_ram_block1a11_PORT_A_write_enable">QD1_ram_block1a11_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a11_PORT_A_write_enable_reg">QD1_ram_block1a11_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a11_PORT_A_write_enable">QD1_ram_block1a11_PORT_A_write_enable</A>, QD1_ram_block1a11_clock_0, , , );
<P><A NAME="QD1_ram_block1a11_PORT_B_read_enable">QD1_ram_block1a11_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a11_PORT_B_read_enable_reg">QD1_ram_block1a11_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a11_PORT_B_read_enable">QD1_ram_block1a11_PORT_B_read_enable</A>, QD1_ram_block1a11_clock_0, , , );
<P><A NAME="QD1_ram_block1a11_clock_0">QD1_ram_block1a11_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a11_PORT_B_data_out">QD1_ram_block1a11_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a11_PORT_A_data_in_reg">QD1_ram_block1a11_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a11_PORT_A_address_reg">QD1_ram_block1a11_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a11_PORT_B_address_reg">QD1_ram_block1a11_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a11_PORT_A_write_enable_reg">QD1_ram_block1a11_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a11_PORT_B_read_enable_reg">QD1_ram_block1a11_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a11_clock_0">QD1_ram_block1a11_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a11">QD1_ram_block1a11</A> = <A HREF="#QD1_ram_block1a11_PORT_B_data_out">QD1_ram_block1a11_PORT_B_data_out</A>[0];


<P> --GB1_left_audio_fifo_read_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3]
<P> --register power-up is low

<P><A NAME="GB1_left_audio_fifo_read_space[3]">GB1_left_audio_fifo_read_space[3]</A> = DFFEAS(<A HREF="#SB1_counter_reg_bit[3]">SB1_counter_reg_bit[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --QB1_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[11]_PORT_A_data_in">QB1_q_b[11]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[11]">GB1_data_in_shift_reg[11]</A>;
<P><A NAME="QB1_q_b[11]_PORT_A_data_in_reg">QB1_q_b[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[11]_PORT_A_data_in">QB1_q_b[11]_PORT_A_data_in</A>, QB1_q_b[11]_clock_0, , , );
<P><A NAME="QB1_q_b[11]_PORT_A_address">QB1_q_b[11]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[11]_PORT_A_address_reg">QB1_q_b[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[11]_PORT_A_address">QB1_q_b[11]_PORT_A_address</A>, QB1_q_b[11]_clock_0, , , );
<P><A NAME="QB1_q_b[11]_PORT_B_address">QB1_q_b[11]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[11]_PORT_B_address_reg">QB1_q_b[11]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[11]_PORT_B_address">QB1_q_b[11]_PORT_B_address</A>, QB1_q_b[11]_clock_1, , , );
<P><A NAME="QB1_q_b[11]_PORT_A_write_enable">QB1_q_b[11]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[11]_PORT_A_write_enable_reg">QB1_q_b[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[11]_PORT_A_write_enable">QB1_q_b[11]_PORT_A_write_enable</A>, QB1_q_b[11]_clock_0, , , );
<P><A NAME="QB1_q_b[11]_PORT_B_read_enable">QB1_q_b[11]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[11]_PORT_B_read_enable_reg">QB1_q_b[11]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[11]_PORT_B_read_enable">QB1_q_b[11]_PORT_B_read_enable</A>, QB1_q_b[11]_clock_1, , , );
<P><A NAME="QB1_q_b[11]_clock_0">QB1_q_b[11]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[11]_clock_1">QB1_q_b[11]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[11]_clock_enable_0">QB1_q_b[11]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[11]_PORT_B_data_out">QB1_q_b[11]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[11]_PORT_A_data_in_reg">QB1_q_b[11]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[11]_PORT_A_address_reg">QB1_q_b[11]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[11]_PORT_B_address_reg">QB1_q_b[11]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[11]_PORT_A_write_enable_reg">QB1_q_b[11]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[11]_PORT_B_read_enable_reg">QB1_q_b[11]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[11]_clock_0">QB1_q_b[11]_clock_0</A>, <A HREF="#QB1_q_b[11]_clock_1">QB1_q_b[11]_clock_1</A>, <A HREF="#QB1_q_b[11]_clock_enable_0">QB1_q_b[11]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[11]">QB1_q_b[11]</A> = <A HREF="#QB1_q_b[11]_PORT_B_data_out">QB1_q_b[11]_PORT_B_data_out</A>[0];


<P> --QB2_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[11]_PORT_A_data_in">QB2_q_b[11]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[11]">GB1_data_in_shift_reg[11]</A>;
<P><A NAME="QB2_q_b[11]_PORT_A_data_in_reg">QB2_q_b[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[11]_PORT_A_data_in">QB2_q_b[11]_PORT_A_data_in</A>, QB2_q_b[11]_clock_0, , , );
<P><A NAME="QB2_q_b[11]_PORT_A_address">QB2_q_b[11]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[11]_PORT_A_address_reg">QB2_q_b[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[11]_PORT_A_address">QB2_q_b[11]_PORT_A_address</A>, QB2_q_b[11]_clock_0, , , );
<P><A NAME="QB2_q_b[11]_PORT_B_address">QB2_q_b[11]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[11]_PORT_B_address_reg">QB2_q_b[11]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[11]_PORT_B_address">QB2_q_b[11]_PORT_B_address</A>, QB2_q_b[11]_clock_1, , , );
<P><A NAME="QB2_q_b[11]_PORT_A_write_enable">QB2_q_b[11]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[11]_PORT_A_write_enable_reg">QB2_q_b[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[11]_PORT_A_write_enable">QB2_q_b[11]_PORT_A_write_enable</A>, QB2_q_b[11]_clock_0, , , );
<P><A NAME="QB2_q_b[11]_PORT_B_read_enable">QB2_q_b[11]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[11]_PORT_B_read_enable_reg">QB2_q_b[11]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[11]_PORT_B_read_enable">QB2_q_b[11]_PORT_B_read_enable</A>, QB2_q_b[11]_clock_1, , , );
<P><A NAME="QB2_q_b[11]_clock_0">QB2_q_b[11]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[11]_clock_1">QB2_q_b[11]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[11]_clock_enable_0">QB2_q_b[11]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[11]_PORT_B_data_out">QB2_q_b[11]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[11]_PORT_A_data_in_reg">QB2_q_b[11]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[11]_PORT_A_address_reg">QB2_q_b[11]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[11]_PORT_B_address_reg">QB2_q_b[11]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[11]_PORT_A_write_enable_reg">QB2_q_b[11]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[11]_PORT_B_read_enable_reg">QB2_q_b[11]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[11]_clock_0">QB2_q_b[11]_clock_0</A>, <A HREF="#QB2_q_b[11]_clock_1">QB2_q_b[11]_clock_1</A>, <A HREF="#QB2_q_b[11]_clock_enable_0">QB2_q_b[11]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[11]">QB2_q_b[11]</A> = <A HREF="#QB2_q_b[11]_PORT_B_data_out">QB2_q_b[11]_PORT_B_data_out</A>[0];


<P> --QD1_ram_block1a12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
<P> --Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QD1_ram_block1a12_PORT_A_data_in">QD1_ram_block1a12_PORT_A_data_in</A> = <A HREF="#W1_za_data[12]">W1_za_data[12]</A>;
<P><A NAME="QD1_ram_block1a12_PORT_A_data_in_reg">QD1_ram_block1a12_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QD1_ram_block1a12_PORT_A_data_in">QD1_ram_block1a12_PORT_A_data_in</A>, QD1_ram_block1a12_clock_0, , , );
<P><A NAME="QD1_ram_block1a12_PORT_A_address">QD1_ram_block1a12_PORT_A_address</A> = BUS(<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>, <A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>, <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>);
<P><A NAME="QD1_ram_block1a12_PORT_A_address_reg">QD1_ram_block1a12_PORT_A_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a12_PORT_A_address">QD1_ram_block1a12_PORT_A_address</A>, QD1_ram_block1a12_clock_0, , , );
<P><A NAME="QD1_ram_block1a12_PORT_B_address">QD1_ram_block1a12_PORT_B_address</A> = BUS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#NC9L11">NC9L11</A>, <A HREF="#NC9L12">NC9L12</A>);
<P><A NAME="QD1_ram_block1a12_PORT_B_address_reg">QD1_ram_block1a12_PORT_B_address_reg</A> = DFFE(<A HREF="#QD1_ram_block1a12_PORT_B_address">QD1_ram_block1a12_PORT_B_address</A>, QD1_ram_block1a12_clock_0, , , );
<P><A NAME="QD1_ram_block1a12_PORT_A_write_enable">QD1_ram_block1a12_PORT_A_write_enable</A> = <A HREF="#NC9_write">NC9_write</A>;
<P><A NAME="QD1_ram_block1a12_PORT_A_write_enable_reg">QD1_ram_block1a12_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a12_PORT_A_write_enable">QD1_ram_block1a12_PORT_A_write_enable</A>, QD1_ram_block1a12_clock_0, , , );
<P><A NAME="QD1_ram_block1a12_PORT_B_read_enable">QD1_ram_block1a12_PORT_B_read_enable</A> = VCC;
<P><A NAME="QD1_ram_block1a12_PORT_B_read_enable_reg">QD1_ram_block1a12_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QD1_ram_block1a12_PORT_B_read_enable">QD1_ram_block1a12_PORT_B_read_enable</A>, QD1_ram_block1a12_clock_0, , , );
<P><A NAME="QD1_ram_block1a12_clock_0">QD1_ram_block1a12_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QD1_ram_block1a12_PORT_B_data_out">QD1_ram_block1a12_PORT_B_data_out</A> = MEMORY(<A HREF="#QD1_ram_block1a12_PORT_A_data_in_reg">QD1_ram_block1a12_PORT_A_data_in_reg</A>, , <A HREF="#QD1_ram_block1a12_PORT_A_address_reg">QD1_ram_block1a12_PORT_A_address_reg</A>, <A HREF="#QD1_ram_block1a12_PORT_B_address_reg">QD1_ram_block1a12_PORT_B_address_reg</A>, <A HREF="#QD1_ram_block1a12_PORT_A_write_enable_reg">QD1_ram_block1a12_PORT_A_write_enable_reg</A>, , , <A HREF="#QD1_ram_block1a12_PORT_B_read_enable_reg">QD1_ram_block1a12_PORT_B_read_enable_reg</A>, , , <A HREF="#QD1_ram_block1a12_clock_0">QD1_ram_block1a12_clock_0</A>, , , , , , , );
<P><A NAME="QD1_ram_block1a12">QD1_ram_block1a12</A> = <A HREF="#QD1_ram_block1a12_PORT_B_data_out">QD1_ram_block1a12_PORT_B_data_out</A>[0];


<P> --GB1_left_audio_fifo_read_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4]
<P> --register power-up is low

<P><A NAME="GB1_left_audio_fifo_read_space[4]">GB1_left_audio_fifo_read_space[4]</A> = DFFEAS(<A HREF="#SB1_counter_reg_bit[4]">SB1_counter_reg_bit[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --QB1_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[12]_PORT_A_data_in">QB1_q_b[12]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[12]">GB1_data_in_shift_reg[12]</A>;
<P><A NAME="QB1_q_b[12]_PORT_A_data_in_reg">QB1_q_b[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[12]_PORT_A_data_in">QB1_q_b[12]_PORT_A_data_in</A>, QB1_q_b[12]_clock_0, , , );
<P><A NAME="QB1_q_b[12]_PORT_A_address">QB1_q_b[12]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[12]_PORT_A_address_reg">QB1_q_b[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[12]_PORT_A_address">QB1_q_b[12]_PORT_A_address</A>, QB1_q_b[12]_clock_0, , , );
<P><A NAME="QB1_q_b[12]_PORT_B_address">QB1_q_b[12]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[12]_PORT_B_address_reg">QB1_q_b[12]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[12]_PORT_B_address">QB1_q_b[12]_PORT_B_address</A>, QB1_q_b[12]_clock_1, , , );
<P><A NAME="QB1_q_b[12]_PORT_A_write_enable">QB1_q_b[12]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[12]_PORT_A_write_enable_reg">QB1_q_b[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[12]_PORT_A_write_enable">QB1_q_b[12]_PORT_A_write_enable</A>, QB1_q_b[12]_clock_0, , , );
<P><A NAME="QB1_q_b[12]_PORT_B_read_enable">QB1_q_b[12]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[12]_PORT_B_read_enable_reg">QB1_q_b[12]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[12]_PORT_B_read_enable">QB1_q_b[12]_PORT_B_read_enable</A>, QB1_q_b[12]_clock_1, , , );
<P><A NAME="QB1_q_b[12]_clock_0">QB1_q_b[12]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[12]_clock_1">QB1_q_b[12]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[12]_clock_enable_0">QB1_q_b[12]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[12]_PORT_B_data_out">QB1_q_b[12]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[12]_PORT_A_data_in_reg">QB1_q_b[12]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[12]_PORT_A_address_reg">QB1_q_b[12]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[12]_PORT_B_address_reg">QB1_q_b[12]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[12]_PORT_A_write_enable_reg">QB1_q_b[12]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[12]_PORT_B_read_enable_reg">QB1_q_b[12]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[12]_clock_0">QB1_q_b[12]_clock_0</A>, <A HREF="#QB1_q_b[12]_clock_1">QB1_q_b[12]_clock_1</A>, <A HREF="#QB1_q_b[12]_clock_enable_0">QB1_q_b[12]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[12]">QB1_q_b[12]</A> = <A HREF="#QB1_q_b[12]_PORT_B_data_out">QB1_q_b[12]_PORT_B_data_out</A>[0];


<P> --QB2_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[12]_PORT_A_data_in">QB2_q_b[12]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[12]">GB1_data_in_shift_reg[12]</A>;
<P><A NAME="QB2_q_b[12]_PORT_A_data_in_reg">QB2_q_b[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[12]_PORT_A_data_in">QB2_q_b[12]_PORT_A_data_in</A>, QB2_q_b[12]_clock_0, , , );
<P><A NAME="QB2_q_b[12]_PORT_A_address">QB2_q_b[12]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[12]_PORT_A_address_reg">QB2_q_b[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[12]_PORT_A_address">QB2_q_b[12]_PORT_A_address</A>, QB2_q_b[12]_clock_0, , , );
<P><A NAME="QB2_q_b[12]_PORT_B_address">QB2_q_b[12]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[12]_PORT_B_address_reg">QB2_q_b[12]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[12]_PORT_B_address">QB2_q_b[12]_PORT_B_address</A>, QB2_q_b[12]_clock_1, , , );
<P><A NAME="QB2_q_b[12]_PORT_A_write_enable">QB2_q_b[12]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[12]_PORT_A_write_enable_reg">QB2_q_b[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[12]_PORT_A_write_enable">QB2_q_b[12]_PORT_A_write_enable</A>, QB2_q_b[12]_clock_0, , , );
<P><A NAME="QB2_q_b[12]_PORT_B_read_enable">QB2_q_b[12]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[12]_PORT_B_read_enable_reg">QB2_q_b[12]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[12]_PORT_B_read_enable">QB2_q_b[12]_PORT_B_read_enable</A>, QB2_q_b[12]_clock_1, , , );
<P><A NAME="QB2_q_b[12]_clock_0">QB2_q_b[12]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[12]_clock_1">QB2_q_b[12]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[12]_clock_enable_0">QB2_q_b[12]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[12]_PORT_B_data_out">QB2_q_b[12]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[12]_PORT_A_data_in_reg">QB2_q_b[12]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[12]_PORT_A_address_reg">QB2_q_b[12]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[12]_PORT_B_address_reg">QB2_q_b[12]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[12]_PORT_A_write_enable_reg">QB2_q_b[12]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[12]_PORT_B_read_enable_reg">QB2_q_b[12]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[12]_clock_0">QB2_q_b[12]_clock_0</A>, <A HREF="#QB2_q_b[12]_clock_1">QB2_q_b[12]_clock_1</A>, <A HREF="#QB2_q_b[12]_clock_enable_0">QB2_q_b[12]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[12]">QB2_q_b[12]</A> = <A HREF="#QB2_q_b[12]_PORT_B_data_out">QB2_q_b[12]_PORT_B_data_out</A>[0];


<P> --YD1L222 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
<P><A NAME="YD1L222_adder_eqn">YD1L222_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[30]">YD1_E_src2[30]</A>) ) + ( <A HREF="#YD1_E_src1[30]">YD1_E_src1[30]</A> ) + ( <A HREF="#YD1L231">YD1L231</A> );
<P><A NAME="YD1L222">YD1L222</A> = SUM(<A HREF="#YD1L222_adder_eqn">YD1L222_adder_eqn</A>);

<P> --YD1L223 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
<P><A NAME="YD1L223_adder_eqn">YD1L223_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[30]">YD1_E_src2[30]</A>) ) + ( <A HREF="#YD1_E_src1[30]">YD1_E_src1[30]</A> ) + ( <A HREF="#YD1L231">YD1L231</A> );
<P><A NAME="YD1L223">YD1L223</A> = CARRY(<A HREF="#YD1L223_adder_eqn">YD1L223_adder_eqn</A>);


<P> --YD1_W_alu_result[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[29]">YD1_W_alu_result[29]</A> = DFFEAS(<A HREF="#YD1L381">YD1L381</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[28]">YD1_W_alu_result[28]</A> = DFFEAS(<A HREF="#YD1L380">YD1L380</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[31]">YD1_W_alu_result[31]</A> = DFFEAS(<A HREF="#YD1L383">YD1L383</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --YD1_W_alu_result[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
<P> --register power-up is low

<P><A NAME="YD1_W_alu_result[30]">YD1_W_alu_result[30]</A> = DFFEAS(<A HREF="#YD1L382">YD1L382</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#YD1L384">YD1L384</A>,  );


<P> --UE1_sr[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
<P> --register power-up is low

<P><A NAME="UE1_sr[18]">UE1_sr[18]</A> = DFFEAS(<A HREF="#UE1L73">UE1L73</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --GE1_break_readreg[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[16]">GE1_break_readreg[16]</A> = DFFEAS(<A HREF="#TE1_jdo[16]">TE1_jdo[16]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --NC8_mem[4][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]
<P> --register power-up is low

<P><A NAME="NC8_mem[4][87]">NC8_mem[4][87]</A> = DFFEAS(<A HREF="#MC8L14">MC8L14</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L5">NC8L5</A>, <A HREF="#NC8_mem[5][87]">NC8_mem[5][87]</A>,  ,  , <A HREF="#NC8_mem_used[5]">NC8_mem_used[5]</A>);


<P> --NC8_mem[4][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]
<P> --register power-up is low

<P><A NAME="NC8_mem[4][19]">NC8_mem[4][19]</A> = DFFEAS(<A HREF="#XC2L70">XC2L70</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L5">NC8L5</A>, <A HREF="#NC8_mem[5][19]">NC8_mem[5][19]</A>,  ,  , <A HREF="#NC8_mem_used[5]">NC8_mem_used[5]</A>);


<P> --NC8_mem[4][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]
<P> --register power-up is low

<P><A NAME="NC8_mem[4][88]">NC8_mem[4][88]</A> = DFFEAS(<A HREF="#XC2L95">XC2L95</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L5">NC8L5</A>, <A HREF="#NC8_mem[5][88]">NC8_mem[5][88]</A>,  ,  , <A HREF="#NC8_mem_used[5]">NC8_mem_used[5]</A>);


<P> --NB2_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff
<P> --register power-up is low

<P><A NAME="NB2_full_dff">NB2_full_dff</A> = DFFEAS(<A HREF="#NB2L3">NB2L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --R1_done_adc_channel_sync is nios_system:NiosII|nios_system_audio_0:audio_0|done_adc_channel_sync
<P> --register power-up is low

<P><A NAME="R1_done_adc_channel_sync">R1_done_adc_channel_sync</A> = DFFEAS(<A HREF="#R1L9">R1L9</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --GB1_data_in_shift_reg[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[0]">GB1_data_in_shift_reg[0]</A> = DFFEAS(<A HREF="#AUD_ADCDAT">AUD_ADCDAT</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --TB2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#TB2_counter_comb_bita0">TB2_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB2L1">TB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --TB2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#TB2_counter_comb_bita1">TB2_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB2L1">TB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --TB2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#TB2_counter_comb_bita2">TB2_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB2L1">TB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --TB2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#TB2_counter_comb_bita3">TB2_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB2L1">TB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --TB2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#TB2_counter_comb_bita4">TB2_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB2L1">TB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --TB2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#TB2_counter_comb_bita5">TB2_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB2L1">TB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --TB2_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]
<P> --register power-up is low

<P><A NAME="TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#TB2_counter_comb_bita6">TB2_counter_comb_bita6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB2L1">TB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --RB2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#RB2_counter_comb_bita0">RB2_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB2L1">RB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --RB2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="RB2_counter_reg_bit[1]">RB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#RB2_counter_comb_bita1">RB2_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB2L1">RB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --RB2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="RB2_counter_reg_bit[2]">RB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#RB2_counter_comb_bita2">RB2_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB2L1">RB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --RB2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="RB2_counter_reg_bit[3]">RB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#RB2_counter_comb_bita3">RB2_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB2L1">RB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --RB2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="RB2_counter_reg_bit[4]">RB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#RB2_counter_comb_bita4">RB2_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB2L1">RB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --RB2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="RB2_counter_reg_bit[5]">RB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#RB2_counter_comb_bita5">RB2_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB2L1">RB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --NB1_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff
<P> --register power-up is low

<P><A NAME="NB1_full_dff">NB1_full_dff</A> = DFFEAS(<A HREF="#NB1L3">NB1L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --TB1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita0">TB1_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --TB1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita1">TB1_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --TB1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita2">TB1_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --TB1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita3">TB1_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --TB1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita4">TB1_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --TB1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita5">TB1_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --TB1_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]
<P> --register power-up is low

<P><A NAME="TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#TB1_counter_comb_bita6">TB1_counter_comb_bita6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TB1L1">TB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --RB1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="RB1_counter_reg_bit[0]">RB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#RB1_counter_comb_bita0">RB1_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB1L1">RB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --RB1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="RB1_counter_reg_bit[1]">RB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#RB1_counter_comb_bita1">RB1_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB1L1">RB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --RB1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="RB1_counter_reg_bit[2]">RB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#RB1_counter_comb_bita2">RB1_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB1L1">RB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --RB1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="RB1_counter_reg_bit[3]">RB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#RB1_counter_comb_bita3">RB1_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB1L1">RB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --RB1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="RB1_counter_reg_bit[4]">RB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#RB1_counter_comb_bita4">RB1_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB1L1">RB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --RB1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="RB1_counter_reg_bit[5]">RB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#RB1_counter_comb_bita5">RB1_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RB1L1">RB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --SB2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="SB2_counter_reg_bit[0]">SB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#SB2_counter_comb_bita0">SB2_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB2L1">SB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --WB1_shiftreg_data[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[17]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[17]">WB1_shiftreg_data[17]</A> = DFFEAS(<A HREF="#WB1L83">WB1L83</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#WB1L55">WB1L55</A>,  );


<P> --WB1_new_data is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data
<P> --register power-up is low

<P><A NAME="WB1_new_data">WB1_new_data</A> = DFFEAS(<A HREF="#WB1L22">WB1L22</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --S1_external_read_transfer is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer
<P> --register power-up is low

<P><A NAME="S1_external_read_transfer">S1_external_read_transfer</A> = DFFEAS(<A HREF="#S1L62">S1L62</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L116">S1L116</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --S1_data_reg[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0]
<P> --register power-up is low

<P><A NAME="S1_data_reg[0]">S1_data_reg[0]</A> = DFFEAS(<A HREF="#YD1_d_writedata[0]">YD1_d_writedata[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L43">S1L43</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_data_out[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[1]
<P> --register power-up is low

<P><A NAME="UB1_data_out[1]">UB1_data_out[1]</A> = DFFEAS(<A HREF="#VB1L1">VB1L1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --LC1_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
<P><A NAME="LC1_counter_comb_bita3_adder_eqn">LC1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#LC1L11">LC1L11</A> );
<P><A NAME="LC1_counter_comb_bita3">LC1_counter_comb_bita3</A> = SUM(<A HREF="#LC1_counter_comb_bita3_adder_eqn">LC1_counter_comb_bita3_adder_eqn</A>);

<P> --LC1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
<P><A NAME="LC1L15_adder_eqn">LC1L15_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#LC1L11">LC1L11</A> );
<P><A NAME="LC1L15">LC1L15</A> = CARRY(<A HREF="#LC1L15_adder_eqn">LC1L15_adder_eqn</A>);


<P> --LC1_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
<P><A NAME="LC1_counter_comb_bita0_adder_eqn">LC1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LC1_counter_comb_bita0">LC1_counter_comb_bita0</A> = SUM(<A HREF="#LC1_counter_comb_bita0_adder_eqn">LC1_counter_comb_bita0_adder_eqn</A>);

<P> --LC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
<P><A NAME="LC1L3_adder_eqn">LC1L3_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LC1L3">LC1L3</A> = CARRY(<A HREF="#LC1L3_adder_eqn">LC1L3_adder_eqn</A>);


<P> --LC1_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
<P><A NAME="LC1_counter_comb_bita2_adder_eqn">LC1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#LC1L7">LC1L7</A> );
<P><A NAME="LC1_counter_comb_bita2">LC1_counter_comb_bita2</A> = SUM(<A HREF="#LC1_counter_comb_bita2_adder_eqn">LC1_counter_comb_bita2_adder_eqn</A>);

<P> --LC1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
<P><A NAME="LC1L11_adder_eqn">LC1L11_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#LC1L7">LC1L7</A> );
<P><A NAME="LC1L11">LC1L11</A> = CARRY(<A HREF="#LC1L11_adder_eqn">LC1L11_adder_eqn</A>);


<P> --LC1_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
<P><A NAME="LC1_counter_comb_bita1_adder_eqn">LC1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#LC1L3">LC1L3</A> );
<P><A NAME="LC1_counter_comb_bita1">LC1_counter_comb_bita1</A> = SUM(<A HREF="#LC1_counter_comb_bita1_adder_eqn">LC1_counter_comb_bita1_adder_eqn</A>);

<P> --LC1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
<P><A NAME="LC1L7_adder_eqn">LC1L7_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#LC1L3">LC1L3</A> );
<P><A NAME="LC1L7">LC1L7</A> = CARRY(<A HREF="#LC1L7_adder_eqn">LC1L7_adder_eqn</A>);


<P> --LC1_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
<P><A NAME="LC1_counter_comb_bita5_adder_eqn">LC1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#LC1L19">LC1L19</A> );
<P><A NAME="LC1_counter_comb_bita5">LC1_counter_comb_bita5</A> = SUM(<A HREF="#LC1_counter_comb_bita5_adder_eqn">LC1_counter_comb_bita5_adder_eqn</A>);


<P> --LC1_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
<P><A NAME="LC1_counter_comb_bita4_adder_eqn">LC1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#LC1L15">LC1L15</A> );
<P><A NAME="LC1_counter_comb_bita4">LC1_counter_comb_bita4</A> = SUM(<A HREF="#LC1_counter_comb_bita4_adder_eqn">LC1_counter_comb_bita4_adder_eqn</A>);

<P> --LC1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
<P><A NAME="LC1L19_adder_eqn">LC1L19_adder_eqn</A> = ( <A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#LC1L15">LC1L15</A> );
<P><A NAME="LC1L19">LC1L19</A> = CARRY(<A HREF="#LC1L19_adder_eqn">LC1L19_adder_eqn</A>);


<P> --LC2_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
<P><A NAME="LC2_counter_comb_bita0_adder_eqn">LC2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LC2_counter_comb_bita0">LC2_counter_comb_bita0</A> = SUM(<A HREF="#LC2_counter_comb_bita0_adder_eqn">LC2_counter_comb_bita0_adder_eqn</A>);

<P> --LC2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
<P><A NAME="LC2L3_adder_eqn">LC2L3_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LC2L3">LC2L3</A> = CARRY(<A HREF="#LC2L3_adder_eqn">LC2L3_adder_eqn</A>);


<P> --EB1L2 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~1
<P><A NAME="EB1L2_adder_eqn">EB1L2_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[5]">EB1_internal_counter[5]</A> ) + ( VCC ) + ( <A HREF="#EB1L7">EB1L7</A> );
<P><A NAME="EB1L2">EB1L2</A> = SUM(<A HREF="#EB1L2_adder_eqn">EB1L2_adder_eqn</A>);

<P> --EB1L3 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~2
<P><A NAME="EB1L3_adder_eqn">EB1L3_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[5]">EB1_internal_counter[5]</A> ) + ( VCC ) + ( <A HREF="#EB1L7">EB1L7</A> );
<P><A NAME="EB1L3">EB1L3</A> = CARRY(<A HREF="#EB1L3_adder_eqn">EB1L3_adder_eqn</A>);


<P> --EB1L6 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~5
<P><A NAME="EB1L6_adder_eqn">EB1L6_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[4]">EB1_internal_counter[4]</A> ) + ( VCC ) + ( <A HREF="#EB1L27">EB1L27</A> );
<P><A NAME="EB1L6">EB1L6</A> = SUM(<A HREF="#EB1L6_adder_eqn">EB1L6_adder_eqn</A>);

<P> --EB1L7 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~6
<P><A NAME="EB1L7_adder_eqn">EB1L7_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[4]">EB1_internal_counter[4]</A> ) + ( VCC ) + ( <A HREF="#EB1L27">EB1L27</A> );
<P><A NAME="EB1L7">EB1L7</A> = CARRY(<A HREF="#EB1L7_adder_eqn">EB1L7_adder_eqn</A>);


<P> --EB1L10 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~9
<P><A NAME="EB1L10_adder_eqn">EB1L10_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[9]">EB1_internal_counter[9]</A> ) + ( VCC ) + ( <A HREF="#EB1L15">EB1L15</A> );
<P><A NAME="EB1L10">EB1L10</A> = SUM(<A HREF="#EB1L10_adder_eqn">EB1L10_adder_eqn</A>);


<P> --EB1L14 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~13
<P><A NAME="EB1L14_adder_eqn">EB1L14_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[8]">EB1_internal_counter[8]</A> ) + ( VCC ) + ( <A HREF="#EB1L19">EB1L19</A> );
<P><A NAME="EB1L14">EB1L14</A> = SUM(<A HREF="#EB1L14_adder_eqn">EB1L14_adder_eqn</A>);

<P> --EB1L15 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~14
<P><A NAME="EB1L15_adder_eqn">EB1L15_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[8]">EB1_internal_counter[8]</A> ) + ( VCC ) + ( <A HREF="#EB1L19">EB1L19</A> );
<P><A NAME="EB1L15">EB1L15</A> = CARRY(<A HREF="#EB1L15_adder_eqn">EB1L15_adder_eqn</A>);


<P> --EB1L18 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~17
<P><A NAME="EB1L18_adder_eqn">EB1L18_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[7]">EB1_internal_counter[7]</A> ) + ( VCC ) + ( <A HREF="#EB1L23">EB1L23</A> );
<P><A NAME="EB1L18">EB1L18</A> = SUM(<A HREF="#EB1L18_adder_eqn">EB1L18_adder_eqn</A>);

<P> --EB1L19 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~18
<P><A NAME="EB1L19_adder_eqn">EB1L19_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[7]">EB1_internal_counter[7]</A> ) + ( VCC ) + ( <A HREF="#EB1L23">EB1L23</A> );
<P><A NAME="EB1L19">EB1L19</A> = CARRY(<A HREF="#EB1L19_adder_eqn">EB1L19_adder_eqn</A>);


<P> --EB1L22 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~21
<P><A NAME="EB1L22_adder_eqn">EB1L22_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[6]">EB1_internal_counter[6]</A> ) + ( VCC ) + ( <A HREF="#EB1L3">EB1L3</A> );
<P><A NAME="EB1L22">EB1L22</A> = SUM(<A HREF="#EB1L22_adder_eqn">EB1L22_adder_eqn</A>);

<P> --EB1L23 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~22
<P><A NAME="EB1L23_adder_eqn">EB1L23_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[6]">EB1_internal_counter[6]</A> ) + ( VCC ) + ( <A HREF="#EB1L3">EB1L3</A> );
<P><A NAME="EB1L23">EB1L23</A> = CARRY(<A HREF="#EB1L23_adder_eqn">EB1L23_adder_eqn</A>);


<P> --EB1L26 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~25
<P><A NAME="EB1L26_adder_eqn">EB1L26_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[3]">EB1_internal_counter[3]</A> ) + ( VCC ) + ( <A HREF="#EB1L31">EB1L31</A> );
<P><A NAME="EB1L26">EB1L26</A> = SUM(<A HREF="#EB1L26_adder_eqn">EB1L26_adder_eqn</A>);

<P> --EB1L27 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~26
<P><A NAME="EB1L27_adder_eqn">EB1L27_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[3]">EB1_internal_counter[3]</A> ) + ( VCC ) + ( <A HREF="#EB1L31">EB1L31</A> );
<P><A NAME="EB1L27">EB1L27</A> = CARRY(<A HREF="#EB1L27_adder_eqn">EB1L27_adder_eqn</A>);


<P> --EB1L30 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~29
<P><A NAME="EB1L30_adder_eqn">EB1L30_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[2]">EB1_internal_counter[2]</A> ) + ( VCC ) + ( <A HREF="#EB1L35">EB1L35</A> );
<P><A NAME="EB1L30">EB1L30</A> = SUM(<A HREF="#EB1L30_adder_eqn">EB1L30_adder_eqn</A>);

<P> --EB1L31 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~30
<P><A NAME="EB1L31_adder_eqn">EB1L31_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[2]">EB1_internal_counter[2]</A> ) + ( VCC ) + ( <A HREF="#EB1L35">EB1L35</A> );
<P><A NAME="EB1L31">EB1L31</A> = CARRY(<A HREF="#EB1L31_adder_eqn">EB1L31_adder_eqn</A>);


<P> --EB1L34 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~33
<P><A NAME="EB1L34_adder_eqn">EB1L34_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[1]">EB1_internal_counter[1]</A> ) + ( VCC ) + ( <A HREF="#EB1L39">EB1L39</A> );
<P><A NAME="EB1L34">EB1L34</A> = SUM(<A HREF="#EB1L34_adder_eqn">EB1L34_adder_eqn</A>);

<P> --EB1L35 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~34
<P><A NAME="EB1L35_adder_eqn">EB1L35_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[1]">EB1_internal_counter[1]</A> ) + ( VCC ) + ( <A HREF="#EB1L39">EB1L39</A> );
<P><A NAME="EB1L35">EB1L35</A> = CARRY(<A HREF="#EB1L35_adder_eqn">EB1L35_adder_eqn</A>);


<P> --EB1L38 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~37
<P><A NAME="EB1L38_adder_eqn">EB1L38_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[0]">EB1_internal_counter[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="EB1L38">EB1L38</A> = SUM(<A HREF="#EB1L38_adder_eqn">EB1L38_adder_eqn</A>);

<P> --EB1L39 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~38
<P><A NAME="EB1L39_adder_eqn">EB1L39_adder_eqn</A> = ( !<A HREF="#EB1_internal_counter[0]">EB1_internal_counter[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="EB1L39">EB1L39</A> = CARRY(<A HREF="#EB1L39_adder_eqn">EB1L39_adder_eqn</A>);


<P> --UE1_sr[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
<P> --register power-up is low

<P><A NAME="UE1_sr[22]">UE1_sr[22]</A> = DFFEAS(<A HREF="#UE1L74">UE1L74</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --GE1_break_readreg[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[20]">GE1_break_readreg[20]</A> = DFFEAS(<A HREF="#TE1_jdo[20]">TE1_jdo[20]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --RE1_MonDReg[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[20]">RE1_MonDReg[20]</A> = DFFEAS(<A HREF="#TE1_jdo[23]">TE1_jdo[23]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[20]">CF1_q_a[20]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --GE1_break_readreg[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[19]">GE1_break_readreg[19]</A> = DFFEAS(<A HREF="#TE1_jdo[19]">TE1_jdo[19]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --RE1_MonDReg[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[19]">RE1_MonDReg[19]</A> = DFFEAS(<A HREF="#TE1_jdo[22]">TE1_jdo[22]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[19]">CF1_q_a[19]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --UE1_sr[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
<P> --register power-up is low

<P><A NAME="UE1_sr[19]">UE1_sr[19]</A> = DFFEAS(<A HREF="#UE1L75">UE1L75</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --XC1_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[1]
<P> --register power-up is low

<P><A NAME="XC1_data_reg[1]">XC1_data_reg[1]</A> = DFFEAS(<A HREF="#XC1L35">XC1L35</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MC8_rp_valid">MC8_rp_valid</A>,  ,  , <A HREF="#XC1L2">XC1L2</A>,  );


<P> --PC3_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[1]">PC3_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#U1_ien_AE">U1_ien_AE</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#JC2_q_b[1]">JC2_q_b[1]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --R1_readdata[1] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[1]
<P> --register power-up is low

<P><A NAME="R1_readdata[1]">R1_readdata[1]</A> = DFFEAS(<A HREF="#R1L69">R1L69</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L21">R1L21</A>,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --S1_readdata[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[1]
<P> --register power-up is low

<P><A NAME="S1_readdata[1]">S1_readdata[1]</A> = DFFEAS(<A HREF="#S1L90">S1L90</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --JC2_q_b[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC2_q_b[2]_PORT_A_data_in">JC2_q_b[2]_PORT_A_data_in</A> = <A HREF="#AC1_wdata[2]">AC1_wdata[2]</A>;
<P><A NAME="JC2_q_b[2]_PORT_A_data_in_reg">JC2_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC2_q_b[2]_PORT_A_data_in">JC2_q_b[2]_PORT_A_data_in</A>, JC2_q_b[2]_clock_0, , , );
<P><A NAME="JC2_q_b[2]_PORT_A_address">JC2_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#KC4_counter_reg_bit[0]">KC4_counter_reg_bit[0]</A>, <A HREF="#KC4_counter_reg_bit[1]">KC4_counter_reg_bit[1]</A>, <A HREF="#KC4_counter_reg_bit[2]">KC4_counter_reg_bit[2]</A>, <A HREF="#KC4_counter_reg_bit[3]">KC4_counter_reg_bit[3]</A>, <A HREF="#KC4_counter_reg_bit[4]">KC4_counter_reg_bit[4]</A>, <A HREF="#KC4_counter_reg_bit[5]">KC4_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[2]_PORT_A_address_reg">JC2_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC2_q_b[2]_PORT_A_address">JC2_q_b[2]_PORT_A_address</A>, JC2_q_b[2]_clock_0, , , );
<P><A NAME="JC2_q_b[2]_PORT_B_address">JC2_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#KC3_counter_reg_bit[0]">KC3_counter_reg_bit[0]</A>, <A HREF="#KC3_counter_reg_bit[1]">KC3_counter_reg_bit[1]</A>, <A HREF="#KC3_counter_reg_bit[2]">KC3_counter_reg_bit[2]</A>, <A HREF="#KC3_counter_reg_bit[3]">KC3_counter_reg_bit[3]</A>, <A HREF="#KC3_counter_reg_bit[4]">KC3_counter_reg_bit[4]</A>, <A HREF="#KC3_counter_reg_bit[5]">KC3_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[2]_PORT_B_address_reg">JC2_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC2_q_b[2]_PORT_B_address">JC2_q_b[2]_PORT_B_address</A>, JC2_q_b[2]_clock_1, , , JC2_q_b[2]_clock_enable_1);
<P><A NAME="JC2_q_b[2]_PORT_A_write_enable">JC2_q_b[2]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[2]_PORT_A_write_enable_reg">JC2_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[2]_PORT_A_write_enable">JC2_q_b[2]_PORT_A_write_enable</A>, JC2_q_b[2]_clock_0, , , );
<P><A NAME="JC2_q_b[2]_PORT_B_read_enable">JC2_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC2_q_b[2]_PORT_B_read_enable_reg">JC2_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[2]_PORT_B_read_enable">JC2_q_b[2]_PORT_B_read_enable</A>, JC2_q_b[2]_clock_1, , , JC2_q_b[2]_clock_enable_1);
<P><A NAME="JC2_q_b[2]_clock_0">JC2_q_b[2]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[2]_clock_1">JC2_q_b[2]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[2]_clock_enable_0">JC2_q_b[2]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[2]_clock_enable_1">JC2_q_b[2]_clock_enable_1</A> = <A HREF="#U1L85">U1L85</A>;
<P><A NAME="JC2_q_b[2]_PORT_B_data_out">JC2_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC2_q_b[2]_PORT_A_data_in_reg">JC2_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#JC2_q_b[2]_PORT_A_address_reg">JC2_q_b[2]_PORT_A_address_reg</A>, <A HREF="#JC2_q_b[2]_PORT_B_address_reg">JC2_q_b[2]_PORT_B_address_reg</A>, <A HREF="#JC2_q_b[2]_PORT_A_write_enable_reg">JC2_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC2_q_b[2]_PORT_B_read_enable_reg">JC2_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC2_q_b[2]_clock_0">JC2_q_b[2]_clock_0</A>, <A HREF="#JC2_q_b[2]_clock_1">JC2_q_b[2]_clock_1</A>, <A HREF="#JC2_q_b[2]_clock_enable_0">JC2_q_b[2]_clock_enable_0</A>, <A HREF="#JC2_q_b[2]_clock_enable_1">JC2_q_b[2]_clock_enable_1</A>, , , , );
<P><A NAME="JC2_q_b[2]">JC2_q_b[2]</A> = <A HREF="#JC2_q_b[2]_PORT_B_data_out">JC2_q_b[2]_PORT_B_data_out</A>[0];


<P> --QB2_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[2]_PORT_A_data_in">QB2_q_b[2]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[2]">GB1_data_in_shift_reg[2]</A>;
<P><A NAME="QB2_q_b[2]_PORT_A_data_in_reg">QB2_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[2]_PORT_A_data_in">QB2_q_b[2]_PORT_A_data_in</A>, QB2_q_b[2]_clock_0, , , );
<P><A NAME="QB2_q_b[2]_PORT_A_address">QB2_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[2]_PORT_A_address_reg">QB2_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[2]_PORT_A_address">QB2_q_b[2]_PORT_A_address</A>, QB2_q_b[2]_clock_0, , , );
<P><A NAME="QB2_q_b[2]_PORT_B_address">QB2_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[2]_PORT_B_address_reg">QB2_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[2]_PORT_B_address">QB2_q_b[2]_PORT_B_address</A>, QB2_q_b[2]_clock_1, , , );
<P><A NAME="QB2_q_b[2]_PORT_A_write_enable">QB2_q_b[2]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[2]_PORT_A_write_enable_reg">QB2_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[2]_PORT_A_write_enable">QB2_q_b[2]_PORT_A_write_enable</A>, QB2_q_b[2]_clock_0, , , );
<P><A NAME="QB2_q_b[2]_PORT_B_read_enable">QB2_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[2]_PORT_B_read_enable_reg">QB2_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[2]_PORT_B_read_enable">QB2_q_b[2]_PORT_B_read_enable</A>, QB2_q_b[2]_clock_1, , , );
<P><A NAME="QB2_q_b[2]_clock_0">QB2_q_b[2]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[2]_clock_1">QB2_q_b[2]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[2]_clock_enable_0">QB2_q_b[2]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[2]_PORT_B_data_out">QB2_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[2]_PORT_A_data_in_reg">QB2_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[2]_PORT_A_address_reg">QB2_q_b[2]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[2]_PORT_B_address_reg">QB2_q_b[2]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[2]_PORT_A_write_enable_reg">QB2_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[2]_PORT_B_read_enable_reg">QB2_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[2]_clock_0">QB2_q_b[2]_clock_0</A>, <A HREF="#QB2_q_b[2]_clock_1">QB2_q_b[2]_clock_1</A>, <A HREF="#QB2_q_b[2]_clock_enable_0">QB2_q_b[2]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[2]">QB2_q_b[2]</A> = <A HREF="#QB2_q_b[2]_PORT_B_data_out">QB2_q_b[2]_PORT_B_data_out</A>[0];


<P> --QB1_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[2]_PORT_A_data_in">QB1_q_b[2]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[2]">GB1_data_in_shift_reg[2]</A>;
<P><A NAME="QB1_q_b[2]_PORT_A_data_in_reg">QB1_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[2]_PORT_A_data_in">QB1_q_b[2]_PORT_A_data_in</A>, QB1_q_b[2]_clock_0, , , );
<P><A NAME="QB1_q_b[2]_PORT_A_address">QB1_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[2]_PORT_A_address_reg">QB1_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[2]_PORT_A_address">QB1_q_b[2]_PORT_A_address</A>, QB1_q_b[2]_clock_0, , , );
<P><A NAME="QB1_q_b[2]_PORT_B_address">QB1_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[2]_PORT_B_address_reg">QB1_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[2]_PORT_B_address">QB1_q_b[2]_PORT_B_address</A>, QB1_q_b[2]_clock_1, , , );
<P><A NAME="QB1_q_b[2]_PORT_A_write_enable">QB1_q_b[2]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[2]_PORT_A_write_enable_reg">QB1_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[2]_PORT_A_write_enable">QB1_q_b[2]_PORT_A_write_enable</A>, QB1_q_b[2]_clock_0, , , );
<P><A NAME="QB1_q_b[2]_PORT_B_read_enable">QB1_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[2]_PORT_B_read_enable_reg">QB1_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[2]_PORT_B_read_enable">QB1_q_b[2]_PORT_B_read_enable</A>, QB1_q_b[2]_clock_1, , , );
<P><A NAME="QB1_q_b[2]_clock_0">QB1_q_b[2]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[2]_clock_1">QB1_q_b[2]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[2]_clock_enable_0">QB1_q_b[2]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[2]_PORT_B_data_out">QB1_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[2]_PORT_A_data_in_reg">QB1_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[2]_PORT_A_address_reg">QB1_q_b[2]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[2]_PORT_B_address_reg">QB1_q_b[2]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[2]_PORT_A_write_enable_reg">QB1_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[2]_PORT_B_read_enable_reg">QB1_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[2]_clock_0">QB1_q_b[2]_clock_0</A>, <A HREF="#QB1_q_b[2]_clock_1">QB1_q_b[2]_clock_1</A>, <A HREF="#QB1_q_b[2]_clock_enable_0">QB1_q_b[2]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[2]">QB1_q_b[2]</A> = <A HREF="#QB1_q_b[2]_PORT_B_data_out">QB1_q_b[2]_PORT_B_data_out</A>[0];


<P> --GB1_right_audio_fifo_read_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2]
<P> --register power-up is low

<P><A NAME="GB1_right_audio_fifo_read_space[2]">GB1_right_audio_fifo_read_space[2]</A> = DFFEAS(<A HREF="#SB2_counter_reg_bit[2]">SB2_counter_reg_bit[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --S1_address_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[2]
<P> --register power-up is low

<P><A NAME="S1_address_reg[2]">S1_address_reg[2]</A> = DFFEAS(<A HREF="#YD1_d_writedata[2]">YD1_d_writedata[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L23">S1L23</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_data[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[3]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[3]">WB1_shiftreg_data[3]</A> = DFFEAS(<A HREF="#WB1L84">WB1L84</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --KC2_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
<P><A NAME="KC2_counter_comb_bita0_adder_eqn">KC2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#KC2_counter_reg_bit[0]">KC2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="KC2_counter_comb_bita0">KC2_counter_comb_bita0</A> = SUM(<A HREF="#KC2_counter_comb_bita0_adder_eqn">KC2_counter_comb_bita0_adder_eqn</A>);

<P> --KC2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
<P><A NAME="KC2L3_adder_eqn">KC2L3_adder_eqn</A> = ( <A HREF="#KC2_counter_reg_bit[0]">KC2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="KC2L3">KC2L3</A> = CARRY(<A HREF="#KC2L3_adder_eqn">KC2L3_adder_eqn</A>);


<P> --KC2_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
<P><A NAME="KC2_counter_comb_bita1_adder_eqn">KC2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#KC2_counter_reg_bit[1]">KC2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#KC2L3">KC2L3</A> );
<P><A NAME="KC2_counter_comb_bita1">KC2_counter_comb_bita1</A> = SUM(<A HREF="#KC2_counter_comb_bita1_adder_eqn">KC2_counter_comb_bita1_adder_eqn</A>);

<P> --KC2L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
<P><A NAME="KC2L7_adder_eqn">KC2L7_adder_eqn</A> = ( <A HREF="#KC2_counter_reg_bit[1]">KC2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#KC2L3">KC2L3</A> );
<P><A NAME="KC2L7">KC2L7</A> = CARRY(<A HREF="#KC2L7_adder_eqn">KC2L7_adder_eqn</A>);


<P> --KC2_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
<P><A NAME="KC2_counter_comb_bita2_adder_eqn">KC2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#KC2_counter_reg_bit[2]">KC2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#KC2L7">KC2L7</A> );
<P><A NAME="KC2_counter_comb_bita2">KC2_counter_comb_bita2</A> = SUM(<A HREF="#KC2_counter_comb_bita2_adder_eqn">KC2_counter_comb_bita2_adder_eqn</A>);

<P> --KC2L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
<P><A NAME="KC2L11_adder_eqn">KC2L11_adder_eqn</A> = ( <A HREF="#KC2_counter_reg_bit[2]">KC2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#KC2L7">KC2L7</A> );
<P><A NAME="KC2L11">KC2L11</A> = CARRY(<A HREF="#KC2L11_adder_eqn">KC2L11_adder_eqn</A>);


<P> --KC2_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
<P><A NAME="KC2_counter_comb_bita3_adder_eqn">KC2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#KC2_counter_reg_bit[3]">KC2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#KC2L11">KC2L11</A> );
<P><A NAME="KC2_counter_comb_bita3">KC2_counter_comb_bita3</A> = SUM(<A HREF="#KC2_counter_comb_bita3_adder_eqn">KC2_counter_comb_bita3_adder_eqn</A>);

<P> --KC2L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
<P><A NAME="KC2L15_adder_eqn">KC2L15_adder_eqn</A> = ( <A HREF="#KC2_counter_reg_bit[3]">KC2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#KC2L11">KC2L11</A> );
<P><A NAME="KC2L15">KC2L15</A> = CARRY(<A HREF="#KC2L15_adder_eqn">KC2L15_adder_eqn</A>);


<P> --KC2_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
<P><A NAME="KC2_counter_comb_bita4_adder_eqn">KC2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#KC2_counter_reg_bit[4]">KC2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#KC2L15">KC2L15</A> );
<P><A NAME="KC2_counter_comb_bita4">KC2_counter_comb_bita4</A> = SUM(<A HREF="#KC2_counter_comb_bita4_adder_eqn">KC2_counter_comb_bita4_adder_eqn</A>);

<P> --KC2L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
<P><A NAME="KC2L19_adder_eqn">KC2L19_adder_eqn</A> = ( <A HREF="#KC2_counter_reg_bit[4]">KC2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#KC2L15">KC2L15</A> );
<P><A NAME="KC2L19">KC2L19</A> = CARRY(<A HREF="#KC2L19_adder_eqn">KC2L19_adder_eqn</A>);


<P> --KC2_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
<P><A NAME="KC2_counter_comb_bita5_adder_eqn">KC2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#KC2_counter_reg_bit[5]">KC2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#KC2L19">KC2L19</A> );
<P><A NAME="KC2_counter_comb_bita5">KC2_counter_comb_bita5</A> = SUM(<A HREF="#KC2_counter_comb_bita5_adder_eqn">KC2_counter_comb_bita5_adder_eqn</A>);


<P> --KC1_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
<P><A NAME="KC1_counter_comb_bita0_adder_eqn">KC1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#KC1_counter_reg_bit[0]">KC1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="KC1_counter_comb_bita0">KC1_counter_comb_bita0</A> = SUM(<A HREF="#KC1_counter_comb_bita0_adder_eqn">KC1_counter_comb_bita0_adder_eqn</A>);

<P> --KC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
<P><A NAME="KC1L3_adder_eqn">KC1L3_adder_eqn</A> = ( <A HREF="#KC1_counter_reg_bit[0]">KC1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="KC1L3">KC1L3</A> = CARRY(<A HREF="#KC1L3_adder_eqn">KC1L3_adder_eqn</A>);


<P> --KC1_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
<P><A NAME="KC1_counter_comb_bita1_adder_eqn">KC1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#KC1_counter_reg_bit[1]">KC1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#KC1L3">KC1L3</A> );
<P><A NAME="KC1_counter_comb_bita1">KC1_counter_comb_bita1</A> = SUM(<A HREF="#KC1_counter_comb_bita1_adder_eqn">KC1_counter_comb_bita1_adder_eqn</A>);

<P> --KC1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
<P><A NAME="KC1L7_adder_eqn">KC1L7_adder_eqn</A> = ( <A HREF="#KC1_counter_reg_bit[1]">KC1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#KC1L3">KC1L3</A> );
<P><A NAME="KC1L7">KC1L7</A> = CARRY(<A HREF="#KC1L7_adder_eqn">KC1L7_adder_eqn</A>);


<P> --KC1_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
<P><A NAME="KC1_counter_comb_bita2_adder_eqn">KC1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#KC1_counter_reg_bit[2]">KC1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#KC1L7">KC1L7</A> );
<P><A NAME="KC1_counter_comb_bita2">KC1_counter_comb_bita2</A> = SUM(<A HREF="#KC1_counter_comb_bita2_adder_eqn">KC1_counter_comb_bita2_adder_eqn</A>);

<P> --KC1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
<P><A NAME="KC1L11_adder_eqn">KC1L11_adder_eqn</A> = ( <A HREF="#KC1_counter_reg_bit[2]">KC1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#KC1L7">KC1L7</A> );
<P><A NAME="KC1L11">KC1L11</A> = CARRY(<A HREF="#KC1L11_adder_eqn">KC1L11_adder_eqn</A>);


<P> --KC1_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
<P><A NAME="KC1_counter_comb_bita3_adder_eqn">KC1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#KC1_counter_reg_bit[3]">KC1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#KC1L11">KC1L11</A> );
<P><A NAME="KC1_counter_comb_bita3">KC1_counter_comb_bita3</A> = SUM(<A HREF="#KC1_counter_comb_bita3_adder_eqn">KC1_counter_comb_bita3_adder_eqn</A>);

<P> --KC1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
<P><A NAME="KC1L15_adder_eqn">KC1L15_adder_eqn</A> = ( <A HREF="#KC1_counter_reg_bit[3]">KC1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#KC1L11">KC1L11</A> );
<P><A NAME="KC1L15">KC1L15</A> = CARRY(<A HREF="#KC1L15_adder_eqn">KC1L15_adder_eqn</A>);


<P> --KC1_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
<P><A NAME="KC1_counter_comb_bita4_adder_eqn">KC1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#KC1_counter_reg_bit[4]">KC1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#KC1L15">KC1L15</A> );
<P><A NAME="KC1_counter_comb_bita4">KC1_counter_comb_bita4</A> = SUM(<A HREF="#KC1_counter_comb_bita4_adder_eqn">KC1_counter_comb_bita4_adder_eqn</A>);

<P> --KC1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
<P><A NAME="KC1L19_adder_eqn">KC1L19_adder_eqn</A> = ( <A HREF="#KC1_counter_reg_bit[4]">KC1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#KC1L15">KC1L15</A> );
<P><A NAME="KC1L19">KC1L19</A> = CARRY(<A HREF="#KC1L19_adder_eqn">KC1L19_adder_eqn</A>);


<P> --KC1_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
<P><A NAME="KC1_counter_comb_bita5_adder_eqn">KC1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#KC1_counter_reg_bit[5]">KC1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#KC1L19">KC1L19</A> );
<P><A NAME="KC1_counter_comb_bita5">KC1_counter_comb_bita5</A> = SUM(<A HREF="#KC1_counter_comb_bita5_adder_eqn">KC1_counter_comb_bita5_adder_eqn</A>);


<P> --LC2_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
<P><A NAME="LC2_counter_comb_bita1_adder_eqn">LC2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#LC2L3">LC2L3</A> );
<P><A NAME="LC2_counter_comb_bita1">LC2_counter_comb_bita1</A> = SUM(<A HREF="#LC2_counter_comb_bita1_adder_eqn">LC2_counter_comb_bita1_adder_eqn</A>);

<P> --LC2L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
<P><A NAME="LC2L7_adder_eqn">LC2L7_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#LC2L3">LC2L3</A> );
<P><A NAME="LC2L7">LC2L7</A> = CARRY(<A HREF="#LC2L7_adder_eqn">LC2L7_adder_eqn</A>);


<P> --LC2_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
<P><A NAME="LC2_counter_comb_bita4_adder_eqn">LC2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#LC2L15">LC2L15</A> );
<P><A NAME="LC2_counter_comb_bita4">LC2_counter_comb_bita4</A> = SUM(<A HREF="#LC2_counter_comb_bita4_adder_eqn">LC2_counter_comb_bita4_adder_eqn</A>);

<P> --LC2L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
<P><A NAME="LC2L19_adder_eqn">LC2L19_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#LC2L15">LC2L15</A> );
<P><A NAME="LC2L19">LC2L19</A> = CARRY(<A HREF="#LC2L19_adder_eqn">LC2L19_adder_eqn</A>);


<P> --LC2_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
<P><A NAME="LC2_counter_comb_bita3_adder_eqn">LC2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#LC2L11">LC2L11</A> );
<P><A NAME="LC2_counter_comb_bita3">LC2_counter_comb_bita3</A> = SUM(<A HREF="#LC2_counter_comb_bita3_adder_eqn">LC2_counter_comb_bita3_adder_eqn</A>);

<P> --LC2L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
<P><A NAME="LC2L15_adder_eqn">LC2L15_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#LC2L11">LC2L11</A> );
<P><A NAME="LC2L15">LC2L15</A> = CARRY(<A HREF="#LC2L15_adder_eqn">LC2L15_adder_eqn</A>);


<P> --LC2_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
<P><A NAME="LC2_counter_comb_bita2_adder_eqn">LC2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#LC2L7">LC2L7</A> );
<P><A NAME="LC2_counter_comb_bita2">LC2_counter_comb_bita2</A> = SUM(<A HREF="#LC2_counter_comb_bita2_adder_eqn">LC2_counter_comb_bita2_adder_eqn</A>);

<P> --LC2L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
<P><A NAME="LC2L11_adder_eqn">LC2L11_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#LC2L7">LC2L7</A> );
<P><A NAME="LC2L11">LC2L11</A> = CARRY(<A HREF="#LC2L11_adder_eqn">LC2L11_adder_eqn</A>);


<P> --LC2_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
<P><A NAME="LC2_counter_comb_bita5_adder_eqn">LC2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#LC2L19">LC2L19</A> );
<P><A NAME="LC2_counter_comb_bita5">LC2_counter_comb_bita5</A> = SUM(<A HREF="#LC2_counter_comb_bita5_adder_eqn">LC2_counter_comb_bita5_adder_eqn</A>);


<P> --JC1_q_b[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC1_q_b[1]_PORT_A_data_in">JC1_q_b[1]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[1]">YD1_d_writedata[1]</A>;
<P><A NAME="JC1_q_b[1]_PORT_A_data_in_reg">JC1_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC1_q_b[1]_PORT_A_data_in">JC1_q_b[1]_PORT_A_data_in</A>, JC1_q_b[1]_clock_0, , , );
<P><A NAME="JC1_q_b[1]_PORT_A_address">JC1_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#KC2_counter_reg_bit[0]">KC2_counter_reg_bit[0]</A>, <A HREF="#KC2_counter_reg_bit[1]">KC2_counter_reg_bit[1]</A>, <A HREF="#KC2_counter_reg_bit[2]">KC2_counter_reg_bit[2]</A>, <A HREF="#KC2_counter_reg_bit[3]">KC2_counter_reg_bit[3]</A>, <A HREF="#KC2_counter_reg_bit[4]">KC2_counter_reg_bit[4]</A>, <A HREF="#KC2_counter_reg_bit[5]">KC2_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[1]_PORT_A_address_reg">JC1_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC1_q_b[1]_PORT_A_address">JC1_q_b[1]_PORT_A_address</A>, JC1_q_b[1]_clock_0, , , );
<P><A NAME="JC1_q_b[1]_PORT_B_address">JC1_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#KC1_counter_reg_bit[0]">KC1_counter_reg_bit[0]</A>, <A HREF="#KC1_counter_reg_bit[1]">KC1_counter_reg_bit[1]</A>, <A HREF="#KC1_counter_reg_bit[2]">KC1_counter_reg_bit[2]</A>, <A HREF="#KC1_counter_reg_bit[3]">KC1_counter_reg_bit[3]</A>, <A HREF="#KC1_counter_reg_bit[4]">KC1_counter_reg_bit[4]</A>, <A HREF="#KC1_counter_reg_bit[5]">KC1_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[1]_PORT_B_address_reg">JC1_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC1_q_b[1]_PORT_B_address">JC1_q_b[1]_PORT_B_address</A>, JC1_q_b[1]_clock_1, , , JC1_q_b[1]_clock_enable_1);
<P><A NAME="JC1_q_b[1]_PORT_A_write_enable">JC1_q_b[1]_PORT_A_write_enable</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[1]_PORT_A_write_enable_reg">JC1_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[1]_PORT_A_write_enable">JC1_q_b[1]_PORT_A_write_enable</A>, JC1_q_b[1]_clock_0, , , );
<P><A NAME="JC1_q_b[1]_PORT_B_read_enable">JC1_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC1_q_b[1]_PORT_B_read_enable_reg">JC1_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[1]_PORT_B_read_enable">JC1_q_b[1]_PORT_B_read_enable</A>, JC1_q_b[1]_clock_1, , , JC1_q_b[1]_clock_enable_1);
<P><A NAME="JC1_q_b[1]_clock_0">JC1_q_b[1]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[1]_clock_1">JC1_q_b[1]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[1]_clock_enable_0">JC1_q_b[1]_clock_enable_0</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[1]_clock_enable_1">JC1_q_b[1]_clock_enable_1</A> = <A HREF="#U1L82">U1L82</A>;
<P><A NAME="JC1_q_b[1]_PORT_B_data_out">JC1_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC1_q_b[1]_PORT_A_data_in_reg">JC1_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#JC1_q_b[1]_PORT_A_address_reg">JC1_q_b[1]_PORT_A_address_reg</A>, <A HREF="#JC1_q_b[1]_PORT_B_address_reg">JC1_q_b[1]_PORT_B_address_reg</A>, <A HREF="#JC1_q_b[1]_PORT_A_write_enable_reg">JC1_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC1_q_b[1]_PORT_B_read_enable_reg">JC1_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC1_q_b[1]_clock_0">JC1_q_b[1]_clock_0</A>, <A HREF="#JC1_q_b[1]_clock_1">JC1_q_b[1]_clock_1</A>, <A HREF="#JC1_q_b[1]_clock_enable_0">JC1_q_b[1]_clock_enable_0</A>, <A HREF="#JC1_q_b[1]_clock_enable_1">JC1_q_b[1]_clock_enable_1</A>, , , , );
<P><A NAME="JC1_q_b[1]">JC1_q_b[1]</A> = <A HREF="#JC1_q_b[1]_PORT_B_data_out">JC1_q_b[1]_PORT_B_data_out</A>[0];


<P> --AC1_count[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
<P> --register power-up is low

<P><A NAME="AC1_count[5]">AC1_count[5]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_count[4]">AC1_count[4]</A>, !<A HREF="#A1L150">A1L150</A>, !<A HREF="#A1L156">A1L156</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --GE1_break_readreg[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[24]">GE1_break_readreg[24]</A> = DFFEAS(<A HREF="#TE1_jdo[24]">TE1_jdo[24]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --RE1_MonDReg[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[24]">RE1_MonDReg[24]</A> = DFFEAS(<A HREF="#TE1_jdo[27]">TE1_jdo[27]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[24]">CF1_q_a[24]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --UE1_sr[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
<P> --register power-up is low

<P><A NAME="UE1_sr[6]">UE1_sr[6]</A> = DFFEAS(<A HREF="#UE1L76">UE1L76</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L25">UE1L25</A>,  ,  , <A HREF="#UE1L24">UE1L24</A>,  );


<P> --GE1_break_readreg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[4]">GE1_break_readreg[4]</A> = DFFEAS(<A HREF="#TE1_jdo[4]">TE1_jdo[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --GE1_break_readreg[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[26]">GE1_break_readreg[26]</A> = DFFEAS(<A HREF="#TE1_jdo[26]">TE1_jdo[26]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --GE1_break_readreg[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[25]">GE1_break_readreg[25]</A> = DFFEAS(<A HREF="#TE1_jdo[25]">TE1_jdo[25]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --RE1_MonDReg[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[25]">RE1_MonDReg[25]</A> = DFFEAS(<A HREF="#TE1_jdo[28]">TE1_jdo[28]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[25]">CF1_q_a[25]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --UE1_sr[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
<P> --register power-up is low

<P><A NAME="UE1_sr[29]">UE1_sr[29]</A> = DFFEAS(<A HREF="#UE1L77">UE1L77</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --GE1_break_readreg[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[27]">GE1_break_readreg[27]</A> = DFFEAS(<A HREF="#TE1_jdo[27]">TE1_jdo[27]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --RE1_MonDReg[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[27]">RE1_MonDReg[27]</A> = DFFEAS(<A HREF="#TE1_jdo[30]">TE1_jdo[30]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[27]">CF1_q_a[27]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --UE1_sr[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
<P> --register power-up is low

<P><A NAME="UE1_sr[30]">UE1_sr[30]</A> = DFFEAS(<A HREF="#UE1L78">UE1L78</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --UE1_sr[32] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
<P> --register power-up is low

<P><A NAME="UE1_sr[32]">UE1_sr[32]</A> = DFFEAS(<A HREF="#UE1L82">UE1L82</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --WB1_shiftreg_data[22] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[22]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[22]">WB1_shiftreg_data[22]</A> = DFFEAS(<A HREF="#WB1L85">WB1L85</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[22] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[22]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[22]">WB1_shiftreg_mask[22]</A> = DFFEAS(<A HREF="#WB1L130">WB1L130</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --QB3_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[10]_PORT_A_data_in">QB3_q_b[10]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[10]">YD1_d_writedata[10]</A>;
<P><A NAME="QB3_q_b[10]_PORT_A_data_in_reg">QB3_q_b[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[10]_PORT_A_data_in">QB3_q_b[10]_PORT_A_data_in</A>, QB3_q_b[10]_clock_0, , , );
<P><A NAME="QB3_q_b[10]_PORT_A_address">QB3_q_b[10]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[10]_PORT_A_address_reg">QB3_q_b[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[10]_PORT_A_address">QB3_q_b[10]_PORT_A_address</A>, QB3_q_b[10]_clock_0, , , );
<P><A NAME="QB3_q_b[10]_PORT_B_address">QB3_q_b[10]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[10]_PORT_B_address_reg">QB3_q_b[10]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[10]_PORT_B_address">QB3_q_b[10]_PORT_B_address</A>, QB3_q_b[10]_clock_1, , , );
<P><A NAME="QB3_q_b[10]_PORT_A_write_enable">QB3_q_b[10]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[10]_PORT_A_write_enable_reg">QB3_q_b[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[10]_PORT_A_write_enable">QB3_q_b[10]_PORT_A_write_enable</A>, QB3_q_b[10]_clock_0, , , );
<P><A NAME="QB3_q_b[10]_PORT_B_read_enable">QB3_q_b[10]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[10]_PORT_B_read_enable_reg">QB3_q_b[10]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[10]_PORT_B_read_enable">QB3_q_b[10]_PORT_B_read_enable</A>, QB3_q_b[10]_clock_1, , , );
<P><A NAME="QB3_q_b[10]_clock_0">QB3_q_b[10]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[10]_clock_1">QB3_q_b[10]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[10]_clock_enable_0">QB3_q_b[10]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[10]_PORT_B_data_out">QB3_q_b[10]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[10]_PORT_A_data_in_reg">QB3_q_b[10]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[10]_PORT_A_address_reg">QB3_q_b[10]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[10]_PORT_B_address_reg">QB3_q_b[10]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[10]_PORT_A_write_enable_reg">QB3_q_b[10]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[10]_PORT_B_read_enable_reg">QB3_q_b[10]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[10]_clock_0">QB3_q_b[10]_clock_0</A>, <A HREF="#QB3_q_b[10]_clock_1">QB3_q_b[10]_clock_1</A>, <A HREF="#QB3_q_b[10]_clock_enable_0">QB3_q_b[10]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[10]">QB3_q_b[10]</A> = <A HREF="#QB3_q_b[10]_PORT_B_data_out">QB3_q_b[10]_PORT_B_data_out</A>[0];


<P> --QB4_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[10]_PORT_A_data_in">QB4_q_b[10]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[10]">YD1_d_writedata[10]</A>;
<P><A NAME="QB4_q_b[10]_PORT_A_data_in_reg">QB4_q_b[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[10]_PORT_A_data_in">QB4_q_b[10]_PORT_A_data_in</A>, QB4_q_b[10]_clock_0, , , );
<P><A NAME="QB4_q_b[10]_PORT_A_address">QB4_q_b[10]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[10]_PORT_A_address_reg">QB4_q_b[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[10]_PORT_A_address">QB4_q_b[10]_PORT_A_address</A>, QB4_q_b[10]_clock_0, , , );
<P><A NAME="QB4_q_b[10]_PORT_B_address">QB4_q_b[10]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[10]_PORT_B_address_reg">QB4_q_b[10]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[10]_PORT_B_address">QB4_q_b[10]_PORT_B_address</A>, QB4_q_b[10]_clock_1, , , );
<P><A NAME="QB4_q_b[10]_PORT_A_write_enable">QB4_q_b[10]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[10]_PORT_A_write_enable_reg">QB4_q_b[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[10]_PORT_A_write_enable">QB4_q_b[10]_PORT_A_write_enable</A>, QB4_q_b[10]_clock_0, , , );
<P><A NAME="QB4_q_b[10]_PORT_B_read_enable">QB4_q_b[10]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[10]_PORT_B_read_enable_reg">QB4_q_b[10]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[10]_PORT_B_read_enable">QB4_q_b[10]_PORT_B_read_enable</A>, QB4_q_b[10]_clock_1, , , );
<P><A NAME="QB4_q_b[10]_clock_0">QB4_q_b[10]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[10]_clock_1">QB4_q_b[10]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[10]_clock_enable_0">QB4_q_b[10]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[10]_PORT_B_data_out">QB4_q_b[10]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[10]_PORT_A_data_in_reg">QB4_q_b[10]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[10]_PORT_A_address_reg">QB4_q_b[10]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[10]_PORT_B_address_reg">QB4_q_b[10]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[10]_PORT_A_write_enable_reg">QB4_q_b[10]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[10]_PORT_B_read_enable_reg">QB4_q_b[10]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[10]_clock_0">QB4_q_b[10]_clock_0</A>, <A HREF="#QB4_q_b[10]_clock_1">QB4_q_b[10]_clock_1</A>, <A HREF="#QB4_q_b[10]_clock_enable_0">QB4_q_b[10]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[10]">QB4_q_b[10]</A> = <A HREF="#QB4_q_b[10]_PORT_B_data_out">QB4_q_b[10]_PORT_B_data_out</A>[0];


<P> --HB1_data_out_shift_reg[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[9]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[9]">HB1_data_out_shift_reg[9]</A> = DFFEAS(<A HREF="#HB1L97">HB1L97</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#HB1L83">HB1L83</A>,  ,  , <A HREF="#HB1L81">HB1L81</A>,  );


<P> --GB1_data_in_shift_reg[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[3]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[3]">GB1_data_in_shift_reg[3]</A> = DFFEAS(<A HREF="#GB1_data_in_shift_reg[2]">GB1_data_in_shift_reg[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --SB2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="SB2_counter_reg_bit[3]">SB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#SB2_counter_comb_bita3">SB2_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB2L1">SB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --S1_data_reg[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[3]
<P> --register power-up is low

<P><A NAME="S1_data_reg[3]">S1_data_reg[3]</A> = DFFEAS(<A HREF="#YD1_d_writedata[3]">YD1_d_writedata[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L43">S1L43</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_data_out[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[4]
<P> --register power-up is low

<P><A NAME="UB1_data_out[4]">UB1_data_out[4]</A> = DFFEAS(<A HREF="#VB1L4">VB1L4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --RE1_MonDReg[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[13]">RE1_MonDReg[13]</A> = DFFEAS(<A HREF="#TE1_jdo[16]">TE1_jdo[16]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[13]">CF1_q_a[13]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --RE1_MonDReg[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[14]">RE1_MonDReg[14]</A> = DFFEAS(<A HREF="#TE1_jdo[17]">TE1_jdo[17]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[14]">CF1_q_a[14]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --RE1_MonDReg[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[15]">RE1_MonDReg[15]</A> = DFFEAS(<A HREF="#TE1_jdo[18]">TE1_jdo[18]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[15]">CF1_q_a[15]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --SB2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="SB2_counter_reg_bit[4]">SB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#SB2_counter_comb_bita4">SB2_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB2L1">SB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --GB1_data_in_shift_reg[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[4]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[4]">GB1_data_in_shift_reg[4]</A> = DFFEAS(<A HREF="#GB1_data_in_shift_reg[3]">GB1_data_in_shift_reg[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --S1_data_reg[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[4]
<P> --register power-up is low

<P><A NAME="S1_data_reg[4]">S1_data_reg[4]</A> = DFFEAS(<A HREF="#YD1_d_writedata[4]">YD1_d_writedata[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L43">S1L43</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_data_out[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[5]
<P> --register power-up is low

<P><A NAME="UB1_data_out[5]">UB1_data_out[5]</A> = DFFEAS(<A HREF="#VB1L5">VB1L5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --CF1_q_a[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CF1_q_a[31]_PORT_A_data_in">CF1_q_a[31]_PORT_A_data_in</A> = <A HREF="#RE1L163">RE1L163</A>;
<P><A NAME="CF1_q_a[31]_PORT_A_data_in_reg">CF1_q_a[31]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CF1_q_a[31]_PORT_A_data_in">CF1_q_a[31]_PORT_A_data_in</A>, CF1_q_a[31]_clock_0, , , CF1_q_a[31]_clock_enable_0);
<P><A NAME="CF1_q_a[31]_PORT_A_address">CF1_q_a[31]_PORT_A_address</A> = BUS(<A HREF="#RE1L119">RE1L119</A>, <A HREF="#RE1L120">RE1L120</A>, <A HREF="#RE1L121">RE1L121</A>, <A HREF="#RE1L122">RE1L122</A>, <A HREF="#RE1L123">RE1L123</A>, <A HREF="#RE1L124">RE1L124</A>, <A HREF="#RE1L125">RE1L125</A>, <A HREF="#RE1L126">RE1L126</A>);
<P><A NAME="CF1_q_a[31]_PORT_A_address_reg">CF1_q_a[31]_PORT_A_address_reg</A> = DFFE(<A HREF="#CF1_q_a[31]_PORT_A_address">CF1_q_a[31]_PORT_A_address</A>, CF1_q_a[31]_clock_0, , , CF1_q_a[31]_clock_enable_0);
<P><A NAME="CF1_q_a[31]_PORT_A_write_enable">CF1_q_a[31]_PORT_A_write_enable</A> = <A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[31]_PORT_A_write_enable_reg">CF1_q_a[31]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[31]_PORT_A_write_enable">CF1_q_a[31]_PORT_A_write_enable</A>, CF1_q_a[31]_clock_0, , , CF1_q_a[31]_clock_enable_0);
<P><A NAME="CF1_q_a[31]_PORT_A_read_enable">CF1_q_a[31]_PORT_A_read_enable</A> = !<A HREF="#RE1L164">RE1L164</A>;
<P><A NAME="CF1_q_a[31]_PORT_A_read_enable_reg">CF1_q_a[31]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CF1_q_a[31]_PORT_A_read_enable">CF1_q_a[31]_PORT_A_read_enable</A>, CF1_q_a[31]_clock_0, , , CF1_q_a[31]_clock_enable_0);
<P><A NAME="CF1_q_a[31]_PORT_A_byte_mask">CF1_q_a[31]_PORT_A_byte_mask</A> = <A HREF="#RE1L130">RE1L130</A>;
<P><A NAME="CF1_q_a[31]_PORT_A_byte_mask_reg">CF1_q_a[31]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#CF1_q_a[31]_PORT_A_byte_mask">CF1_q_a[31]_PORT_A_byte_mask</A>, CF1_q_a[31]_clock_0, , , CF1_q_a[31]_clock_enable_0);
<P><A NAME="CF1_q_a[31]_clock_0">CF1_q_a[31]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="CF1_q_a[31]_clock_enable_0">CF1_q_a[31]_clock_enable_0</A> = <A HREF="#RE1_ociram_reset_req">RE1_ociram_reset_req</A>;
<P><A NAME="CF1_q_a[31]_PORT_A_data_out">CF1_q_a[31]_PORT_A_data_out</A> = MEMORY(<A HREF="#CF1_q_a[31]_PORT_A_data_in_reg">CF1_q_a[31]_PORT_A_data_in_reg</A>, , <A HREF="#CF1_q_a[31]_PORT_A_address_reg">CF1_q_a[31]_PORT_A_address_reg</A>, , <A HREF="#CF1_q_a[31]_PORT_A_write_enable_reg">CF1_q_a[31]_PORT_A_write_enable_reg</A>, <A HREF="#CF1_q_a[31]_PORT_A_read_enable_reg">CF1_q_a[31]_PORT_A_read_enable_reg</A>, , , <A HREF="#CF1_q_a[31]_PORT_A_byte_mask_reg">CF1_q_a[31]_PORT_A_byte_mask_reg</A>, , <A HREF="#CF1_q_a[31]_clock_0">CF1_q_a[31]_clock_0</A>, , <A HREF="#CF1_q_a[31]_clock_enable_0">CF1_q_a[31]_clock_enable_0</A>, , , , , );
<P><A NAME="CF1_q_a[31]">CF1_q_a[31]</A> = <A HREF="#CF1_q_a[31]_PORT_A_data_out">CF1_q_a[31]_PORT_A_data_out</A>[0];


<P> --RE1_MonDReg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[10]">RE1_MonDReg[10]</A> = DFFEAS(<A HREF="#TE1_jdo[13]">TE1_jdo[13]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[10]">CF1_q_a[10]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --SB2_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
<P> --register power-up is low

<P><A NAME="SB2_counter_reg_bit[6]">SB2_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#SB2_counter_comb_bita6">SB2_counter_comb_bita6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB2L1">SB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --GB1_data_in_shift_reg[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[6]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[6]">GB1_data_in_shift_reg[6]</A> = DFFEAS(<A HREF="#GB1_data_in_shift_reg[5]">GB1_data_in_shift_reg[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --S1_data_reg[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[6]
<P> --register power-up is low

<P><A NAME="S1_data_reg[6]">S1_data_reg[6]</A> = DFFEAS(<A HREF="#YD1_d_writedata[6]">YD1_d_writedata[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L43">S1L43</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_data_out[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[7]
<P> --register power-up is low

<P><A NAME="UB1_data_out[7]">UB1_data_out[7]</A> = DFFEAS(<A HREF="#VB1L7">VB1L7</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --SB2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="SB2_counter_reg_bit[5]">SB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#SB2_counter_comb_bita5">SB2_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB2L1">SB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --GB1_data_in_shift_reg[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[5]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[5]">GB1_data_in_shift_reg[5]</A> = DFFEAS(<A HREF="#GB1_data_in_shift_reg[4]">GB1_data_in_shift_reg[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --S1_data_reg[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[5]
<P> --register power-up is low

<P><A NAME="S1_data_reg[5]">S1_data_reg[5]</A> = DFFEAS(<A HREF="#YD1_d_writedata[5]">YD1_d_writedata[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L43">S1L43</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_data_out[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[6]
<P> --register power-up is low

<P><A NAME="UB1_data_out[6]">UB1_data_out[6]</A> = DFFEAS(<A HREF="#VB1L6">VB1L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --HB1L34 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~1
<P><A NAME="HB1L34_adder_eqn">HB1L34_adder_eqn</A> = ( !<A HREF="#SB4_counter_reg_bit[4]">SB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#HB1L47">HB1L47</A> );
<P><A NAME="HB1L34">HB1L34</A> = SUM(<A HREF="#HB1L34_adder_eqn">HB1L34_adder_eqn</A>);

<P> --HB1L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~2
<P><A NAME="HB1L35_adder_eqn">HB1L35_adder_eqn</A> = ( !<A HREF="#SB4_counter_reg_bit[4]">SB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#HB1L47">HB1L47</A> );
<P><A NAME="HB1L35">HB1L35</A> = CARRY(<A HREF="#HB1L35_adder_eqn">HB1L35_adder_eqn</A>);


<P> --HB1_left_channel_fifo_write_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[4]
<P> --register power-up is low

<P><A NAME="HB1_left_channel_fifo_write_space[4]">HB1_left_channel_fifo_write_space[4]</A> = DFFEAS(<A HREF="#HB1L14">HB1L14</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --RE1_MonDReg[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[21]">RE1_MonDReg[21]</A> = DFFEAS(<A HREF="#TE1_jdo[24]">TE1_jdo[24]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[21]">CF1_q_a[21]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --HB1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~1
<P><A NAME="HB1L2_adder_eqn">HB1L2_adder_eqn</A> = ( !<A HREF="#SB3_counter_reg_bit[1]">SB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#HB1L11">HB1L11</A> );
<P><A NAME="HB1L2">HB1L2</A> = SUM(<A HREF="#HB1L2_adder_eqn">HB1L2_adder_eqn</A>);

<P> --HB1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~2
<P><A NAME="HB1L3_adder_eqn">HB1L3_adder_eqn</A> = ( !<A HREF="#SB3_counter_reg_bit[1]">SB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#HB1L11">HB1L11</A> );
<P><A NAME="HB1L3">HB1L3</A> = CARRY(<A HREF="#HB1L3_adder_eqn">HB1L3_adder_eqn</A>);


<P> --HB1L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~5
<P><A NAME="HB1L38_adder_eqn">HB1L38_adder_eqn</A> = ( !<A HREF="#SB4_counter_reg_bit[5]">SB4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#HB1L35">HB1L35</A> );
<P><A NAME="HB1L38">HB1L38</A> = SUM(<A HREF="#HB1L38_adder_eqn">HB1L38_adder_eqn</A>);

<P> --HB1L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~6
<P><A NAME="HB1L39_adder_eqn">HB1L39_adder_eqn</A> = ( !<A HREF="#SB4_counter_reg_bit[5]">SB4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#HB1L35">HB1L35</A> );
<P><A NAME="HB1L39">HB1L39</A> = CARRY(<A HREF="#HB1L39_adder_eqn">HB1L39_adder_eqn</A>);


<P> --HB1_left_channel_fifo_write_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[5]
<P> --register power-up is low

<P><A NAME="HB1_left_channel_fifo_write_space[5]">HB1_left_channel_fifo_write_space[5]</A> = DFFEAS(<A HREF="#HB1L18">HB1L18</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --HB1L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~9
<P><A NAME="HB1L42_adder_eqn">HB1L42_adder_eqn</A> = ( !<A HREF="#SB4_counter_reg_bit[2]">SB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#HB1L59">HB1L59</A> );
<P><A NAME="HB1L42">HB1L42</A> = SUM(<A HREF="#HB1L42_adder_eqn">HB1L42_adder_eqn</A>);

<P> --HB1L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~10
<P><A NAME="HB1L43_adder_eqn">HB1L43_adder_eqn</A> = ( !<A HREF="#SB4_counter_reg_bit[2]">SB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#HB1L59">HB1L59</A> );
<P><A NAME="HB1L43">HB1L43</A> = CARRY(<A HREF="#HB1L43_adder_eqn">HB1L43_adder_eqn</A>);


<P> --RE1_MonDReg[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[22]">RE1_MonDReg[22]</A> = DFFEAS(<A HREF="#TE1_jdo[25]">TE1_jdo[25]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[22]">CF1_q_a[22]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --HB1L46 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~13
<P><A NAME="HB1L46_adder_eqn">HB1L46_adder_eqn</A> = ( !<A HREF="#SB4_counter_reg_bit[3]">SB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#HB1L43">HB1L43</A> );
<P><A NAME="HB1L46">HB1L46</A> = SUM(<A HREF="#HB1L46_adder_eqn">HB1L46_adder_eqn</A>);

<P> --HB1L47 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~14
<P><A NAME="HB1L47_adder_eqn">HB1L47_adder_eqn</A> = ( !<A HREF="#SB4_counter_reg_bit[3]">SB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#HB1L43">HB1L43</A> );
<P><A NAME="HB1L47">HB1L47</A> = CARRY(<A HREF="#HB1L47_adder_eqn">HB1L47_adder_eqn</A>);


<P> --HB1_left_channel_fifo_write_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[3]
<P> --register power-up is low

<P><A NAME="HB1_left_channel_fifo_write_space[3]">HB1_left_channel_fifo_write_space[3]</A> = DFFEAS(<A HREF="#HB1L22">HB1L22</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --RE1_MonDReg[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[23]">RE1_MonDReg[23]</A> = DFFEAS(<A HREF="#TE1_jdo[26]">TE1_jdo[26]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[23]">CF1_q_a[23]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --HB1L50 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~17
<P><A NAME="HB1L50_adder_eqn">HB1L50_adder_eqn</A> = ( !<A HREF="#SB4_counter_reg_bit[6]">SB4_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#HB1L39">HB1L39</A> );
<P><A NAME="HB1L50">HB1L50</A> = SUM(<A HREF="#HB1L50_adder_eqn">HB1L50_adder_eqn</A>);

<P> --HB1L51 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~18
<P><A NAME="HB1L51_adder_eqn">HB1L51_adder_eqn</A> = ( !<A HREF="#SB4_counter_reg_bit[6]">SB4_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#HB1L39">HB1L39</A> );
<P><A NAME="HB1L51">HB1L51</A> = CARRY(<A HREF="#HB1L51_adder_eqn">HB1L51_adder_eqn</A>);


<P> --HB1_left_channel_fifo_write_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]
<P> --register power-up is low

<P><A NAME="HB1_left_channel_fifo_write_space[6]">HB1_left_channel_fifo_write_space[6]</A> = DFFEAS(<A HREF="#HB1L26">HB1L26</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --HB1L54 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~21
<P><A NAME="HB1L54_adder_eqn">HB1L54_adder_eqn</A> = ( !<A HREF="#NB4_full_dff">NB4_full_dff</A> ) + ( VCC ) + ( <A HREF="#HB1L51">HB1L51</A> );
<P><A NAME="HB1L54">HB1L54</A> = SUM(<A HREF="#HB1L54_adder_eqn">HB1L54_adder_eqn</A>);


<P> --HB1_left_channel_fifo_write_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]
<P> --register power-up is low

<P><A NAME="HB1_left_channel_fifo_write_space[7]">HB1_left_channel_fifo_write_space[7]</A> = DFFEAS(<A HREF="#HB1L30">HB1L30</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , !<A HREF="#R1L6">R1L6</A>,  );


<P> --YD1L226 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
<P><A NAME="YD1L226_adder_eqn">YD1L226_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[27]">YD1_E_src2[27]</A>) ) + ( <A HREF="#YD1_E_src1[27]">YD1_E_src1[27]</A> ) + ( <A HREF="#YD1L143">YD1L143</A> );
<P><A NAME="YD1L226">YD1L226</A> = SUM(<A HREF="#YD1L226_adder_eqn">YD1L226_adder_eqn</A>);

<P> --YD1L227 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
<P><A NAME="YD1L227_adder_eqn">YD1L227_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[27]">YD1_E_src2[27]</A>) ) + ( <A HREF="#YD1_E_src1[27]">YD1_E_src1[27]</A> ) + ( <A HREF="#YD1L143">YD1L143</A> );
<P><A NAME="YD1L227">YD1L227</A> = CARRY(<A HREF="#YD1L227_adder_eqn">YD1L227_adder_eqn</A>);


<P> --RE1_MonDReg[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[30]">RE1_MonDReg[30]</A> = DFFEAS(<A HREF="#TE1_jdo[33]">TE1_jdo[33]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[30]">CF1_q_a[30]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --HB1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~5
<P><A NAME="HB1L6_adder_eqn">HB1L6_adder_eqn</A> = ( !<A HREF="#SB3_counter_reg_bit[2]">SB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#HB1L3">HB1L3</A> );
<P><A NAME="HB1L6">HB1L6</A> = SUM(<A HREF="#HB1L6_adder_eqn">HB1L6_adder_eqn</A>);

<P> --HB1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~6
<P><A NAME="HB1L7_adder_eqn">HB1L7_adder_eqn</A> = ( !<A HREF="#SB3_counter_reg_bit[2]">SB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#HB1L3">HB1L3</A> );
<P><A NAME="HB1L7">HB1L7</A> = CARRY(<A HREF="#HB1L7_adder_eqn">HB1L7_adder_eqn</A>);


<P> --HB1L10 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~9
<P><A NAME="HB1L10_adder_eqn">HB1L10_adder_eqn</A> = ( !<A HREF="#SB3_counter_reg_bit[0]">SB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="HB1L10">HB1L10</A> = SUM(<A HREF="#HB1L10_adder_eqn">HB1L10_adder_eqn</A>);

<P> --HB1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~10
<P><A NAME="HB1L11_adder_eqn">HB1L11_adder_eqn</A> = ( !<A HREF="#SB3_counter_reg_bit[0]">SB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="HB1L11">HB1L11</A> = CARRY(<A HREF="#HB1L11_adder_eqn">HB1L11_adder_eqn</A>);


<P> --RE1_MonDReg[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[28]">RE1_MonDReg[28]</A> = DFFEAS(<A HREF="#TE1_jdo[31]">TE1_jdo[31]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[28]">CF1_q_a[28]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --RE1_MonDReg[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[17]">RE1_MonDReg[17]</A> = DFFEAS(<A HREF="#TE1_jdo[20]">TE1_jdo[20]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[17]">CF1_q_a[17]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --SB1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="SB1_counter_reg_bit[5]">SB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#SB1_counter_comb_bita5">SB1_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB1L1">SB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --GB1_data_in_shift_reg[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[13]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[13]">GB1_data_in_shift_reg[13]</A> = DFFEAS(<A HREF="#GB1_data_in_shift_reg[12]">GB1_data_in_shift_reg[12]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --SB1_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
<P> --register power-up is low

<P><A NAME="SB1_counter_reg_bit[6]">SB1_counter_reg_bit[6]</A> = DFFEAS(<A HREF="#SB1_counter_comb_bita6">SB1_counter_comb_bita6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB1L1">SB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --GB1_data_in_shift_reg[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[14]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[14]">GB1_data_in_shift_reg[14]</A> = DFFEAS(<A HREF="#GB1_data_in_shift_reg[13]">GB1_data_in_shift_reg[13]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --GB1_data_in_shift_reg[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[15]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[15]">GB1_data_in_shift_reg[15]</A> = DFFEAS(<A HREF="#GB1_data_in_shift_reg[14]">GB1_data_in_shift_reg[14]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --HB1L58 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~25
<P><A NAME="HB1L58_adder_eqn">HB1L58_adder_eqn</A> = ( !<A HREF="#SB4_counter_reg_bit[1]">SB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#HB1L63">HB1L63</A> );
<P><A NAME="HB1L58">HB1L58</A> = SUM(<A HREF="#HB1L58_adder_eqn">HB1L58_adder_eqn</A>);

<P> --HB1L59 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~26
<P><A NAME="HB1L59_adder_eqn">HB1L59_adder_eqn</A> = ( !<A HREF="#SB4_counter_reg_bit[1]">SB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#HB1L63">HB1L63</A> );
<P><A NAME="HB1L59">HB1L59</A> = CARRY(<A HREF="#HB1L59_adder_eqn">HB1L59_adder_eqn</A>);


<P> --RE1_MonDReg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[7]">RE1_MonDReg[7]</A> = DFFEAS(<A HREF="#TE1_jdo[10]">TE1_jdo[10]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[7]">CF1_q_a[7]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --RE1_MonDReg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[6]">RE1_MonDReg[6]</A> = DFFEAS(<A HREF="#TE1_jdo[9]">TE1_jdo[9]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[6]">CF1_q_a[6]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --HB1L62 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~29
<P><A NAME="HB1L62_adder_eqn">HB1L62_adder_eqn</A> = ( !<A HREF="#SB4_counter_reg_bit[0]">SB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="HB1L62">HB1L62</A> = SUM(<A HREF="#HB1L62_adder_eqn">HB1L62_adder_eqn</A>);

<P> --HB1L63 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~30
<P><A NAME="HB1L63_adder_eqn">HB1L63_adder_eqn</A> = ( !<A HREF="#SB4_counter_reg_bit[0]">SB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="HB1L63">HB1L63</A> = CARRY(<A HREF="#HB1L63_adder_eqn">HB1L63_adder_eqn</A>);


<P> --GB1_data_in_shift_reg[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[7]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[7]">GB1_data_in_shift_reg[7]</A> = DFFEAS(<A HREF="#GB1_data_in_shift_reg[6]">GB1_data_in_shift_reg[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --S1_data_reg[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[7]
<P> --register power-up is low

<P><A NAME="S1_data_reg[7]">S1_data_reg[7]</A> = DFFEAS(<A HREF="#YD1_d_writedata[7]">YD1_d_writedata[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L43">S1L43</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_data_out[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[8]
<P> --register power-up is low

<P><A NAME="UB1_data_out[8]">UB1_data_out[8]</A> = DFFEAS(<A HREF="#VB1L8">VB1L8</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --GB1_data_in_shift_reg[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[8]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[8]">GB1_data_in_shift_reg[8]</A> = DFFEAS(<A HREF="#GB1_data_in_shift_reg[7]">GB1_data_in_shift_reg[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --SB1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="SB1_counter_reg_bit[0]">SB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#SB1_counter_comb_bita0">SB1_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB1L1">SB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --UB1_data_out[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[10]
<P> --register power-up is low

<P><A NAME="UB1_data_out[10]">UB1_data_out[10]</A> = DFFEAS(<A HREF="#YB1L1">YB1L1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --S1_address_for_transfer[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0]
<P> --register power-up is low

<P><A NAME="S1_address_for_transfer[0]">S1_address_for_transfer[0]</A> = DFFEAS(<A HREF="#S1_address_reg[0]">S1_address_reg[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L116">S1L116</A>,  ,  , <A HREF="#S1L113">S1L113</A>,  );


<P> --S1_data_reg[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[8]
<P> --register power-up is low

<P><A NAME="S1_data_reg[8]">S1_data_reg[8]</A> = DFFEAS(<A HREF="#S1L53">S1L53</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --GB1_data_in_shift_reg[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[9]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[9]">GB1_data_in_shift_reg[9]</A> = DFFEAS(<A HREF="#GB1_data_in_shift_reg[8]">GB1_data_in_shift_reg[8]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --SB1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="SB1_counter_reg_bit[1]">SB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#SB1_counter_comb_bita1">SB1_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB1L1">SB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --SB1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="SB1_counter_reg_bit[2]">SB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#SB1_counter_comb_bita2">SB1_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB1L1">SB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --GB1_data_in_shift_reg[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[10]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[10]">GB1_data_in_shift_reg[10]</A> = DFFEAS(<A HREF="#GB1_data_in_shift_reg[9]">GB1_data_in_shift_reg[9]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --SB1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="SB1_counter_reg_bit[3]">SB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#SB1_counter_comb_bita3">SB1_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB1L1">SB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --GB1_data_in_shift_reg[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[11]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[11]">GB1_data_in_shift_reg[11]</A> = DFFEAS(<A HREF="#GB1_data_in_shift_reg[10]">GB1_data_in_shift_reg[10]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --SB1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="SB1_counter_reg_bit[4]">SB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#SB1_counter_comb_bita4">SB1_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB1L1">SB1L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --GB1_data_in_shift_reg[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[12]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[12]">GB1_data_in_shift_reg[12]</A> = DFFEAS(<A HREF="#GB1_data_in_shift_reg[11]">GB1_data_in_shift_reg[11]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --YD1L230 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
<P><A NAME="YD1L230_adder_eqn">YD1L230_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[29]">YD1_E_src2[29]</A>) ) + ( <A HREF="#YD1_E_src1[29]">YD1_E_src1[29]</A> ) + ( <A HREF="#YD1L235">YD1L235</A> );
<P><A NAME="YD1L230">YD1L230</A> = SUM(<A HREF="#YD1L230_adder_eqn">YD1L230_adder_eqn</A>);

<P> --YD1L231 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
<P><A NAME="YD1L231_adder_eqn">YD1L231_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[29]">YD1_E_src2[29]</A>) ) + ( <A HREF="#YD1_E_src1[29]">YD1_E_src1[29]</A> ) + ( <A HREF="#YD1L235">YD1L235</A> );
<P><A NAME="YD1L231">YD1L231</A> = CARRY(<A HREF="#YD1L231_adder_eqn">YD1L231_adder_eqn</A>);


<P> --YD1L234 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
<P><A NAME="YD1L234_adder_eqn">YD1L234_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[28]">YD1_E_src2[28]</A>) ) + ( <A HREF="#YD1_E_src1[28]">YD1_E_src1[28]</A> ) + ( <A HREF="#YD1L227">YD1L227</A> );
<P><A NAME="YD1L234">YD1L234</A> = SUM(<A HREF="#YD1L234_adder_eqn">YD1L234_adder_eqn</A>);

<P> --YD1L235 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
<P><A NAME="YD1L235_adder_eqn">YD1L235_adder_eqn</A> = ( !<A HREF="#YD1_E_alu_sub">YD1_E_alu_sub</A> $ (!<A HREF="#YD1_E_src2[28]">YD1_E_src2[28]</A>) ) + ( <A HREF="#YD1_E_src1[28]">YD1_E_src1[28]</A> ) + ( <A HREF="#YD1L227">YD1L227</A> );
<P><A NAME="YD1L235">YD1L235</A> = CARRY(<A HREF="#YD1L235_adder_eqn">YD1L235_adder_eqn</A>);


<P> --GE1_break_readreg[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[17]">GE1_break_readreg[17]</A> = DFFEAS(<A HREF="#TE1_jdo[17]">TE1_jdo[17]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --NC8_mem[5][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]
<P> --register power-up is low

<P><A NAME="NC8_mem[5][87]">NC8_mem[5][87]</A> = DFFEAS(<A HREF="#MC8L14">MC8L14</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L6">NC8L6</A>, <A HREF="#NC8_mem[6][87]">NC8_mem[6][87]</A>,  ,  , <A HREF="#NC8_mem_used[6]">NC8_mem_used[6]</A>);


<P> --NC8_mem[5][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]
<P> --register power-up is low

<P><A NAME="NC8_mem[5][19]">NC8_mem[5][19]</A> = DFFEAS(<A HREF="#XC2L70">XC2L70</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L6">NC8L6</A>, <A HREF="#NC8_mem[6][19]">NC8_mem[6][19]</A>,  ,  , <A HREF="#NC8_mem_used[6]">NC8_mem_used[6]</A>);


<P> --NC8_mem[5][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]
<P> --register power-up is low

<P><A NAME="NC8_mem[5][88]">NC8_mem[5][88]</A> = DFFEAS(<A HREF="#XC2L95">XC2L95</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L6">NC8L6</A>, <A HREF="#NC8_mem[6][88]">NC8_mem[6][88]</A>,  ,  , <A HREF="#NC8_mem_used[6]">NC8_mem_used[6]</A>);


<P> --KC4_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
<P><A NAME="KC4_counter_comb_bita0_adder_eqn">KC4_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#KC4_counter_reg_bit[0]">KC4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="KC4_counter_comb_bita0">KC4_counter_comb_bita0</A> = SUM(<A HREF="#KC4_counter_comb_bita0_adder_eqn">KC4_counter_comb_bita0_adder_eqn</A>);

<P> --KC4L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
<P><A NAME="KC4L3_adder_eqn">KC4L3_adder_eqn</A> = ( <A HREF="#KC4_counter_reg_bit[0]">KC4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="KC4L3">KC4L3</A> = CARRY(<A HREF="#KC4L3_adder_eqn">KC4L3_adder_eqn</A>);


<P> --KC4_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
<P><A NAME="KC4_counter_comb_bita1_adder_eqn">KC4_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#KC4_counter_reg_bit[1]">KC4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#KC4L3">KC4L3</A> );
<P><A NAME="KC4_counter_comb_bita1">KC4_counter_comb_bita1</A> = SUM(<A HREF="#KC4_counter_comb_bita1_adder_eqn">KC4_counter_comb_bita1_adder_eqn</A>);

<P> --KC4L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
<P><A NAME="KC4L7_adder_eqn">KC4L7_adder_eqn</A> = ( <A HREF="#KC4_counter_reg_bit[1]">KC4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#KC4L3">KC4L3</A> );
<P><A NAME="KC4L7">KC4L7</A> = CARRY(<A HREF="#KC4L7_adder_eqn">KC4L7_adder_eqn</A>);


<P> --KC4_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
<P><A NAME="KC4_counter_comb_bita2_adder_eqn">KC4_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#KC4_counter_reg_bit[2]">KC4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#KC4L7">KC4L7</A> );
<P><A NAME="KC4_counter_comb_bita2">KC4_counter_comb_bita2</A> = SUM(<A HREF="#KC4_counter_comb_bita2_adder_eqn">KC4_counter_comb_bita2_adder_eqn</A>);

<P> --KC4L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
<P><A NAME="KC4L11_adder_eqn">KC4L11_adder_eqn</A> = ( <A HREF="#KC4_counter_reg_bit[2]">KC4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#KC4L7">KC4L7</A> );
<P><A NAME="KC4L11">KC4L11</A> = CARRY(<A HREF="#KC4L11_adder_eqn">KC4L11_adder_eqn</A>);


<P> --KC4_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
<P><A NAME="KC4_counter_comb_bita3_adder_eqn">KC4_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#KC4_counter_reg_bit[3]">KC4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#KC4L11">KC4L11</A> );
<P><A NAME="KC4_counter_comb_bita3">KC4_counter_comb_bita3</A> = SUM(<A HREF="#KC4_counter_comb_bita3_adder_eqn">KC4_counter_comb_bita3_adder_eqn</A>);

<P> --KC4L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
<P><A NAME="KC4L15_adder_eqn">KC4L15_adder_eqn</A> = ( <A HREF="#KC4_counter_reg_bit[3]">KC4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#KC4L11">KC4L11</A> );
<P><A NAME="KC4L15">KC4L15</A> = CARRY(<A HREF="#KC4L15_adder_eqn">KC4L15_adder_eqn</A>);


<P> --KC4_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
<P><A NAME="KC4_counter_comb_bita4_adder_eqn">KC4_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#KC4_counter_reg_bit[4]">KC4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#KC4L15">KC4L15</A> );
<P><A NAME="KC4_counter_comb_bita4">KC4_counter_comb_bita4</A> = SUM(<A HREF="#KC4_counter_comb_bita4_adder_eqn">KC4_counter_comb_bita4_adder_eqn</A>);

<P> --KC4L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
<P><A NAME="KC4L19_adder_eqn">KC4L19_adder_eqn</A> = ( <A HREF="#KC4_counter_reg_bit[4]">KC4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#KC4L15">KC4L15</A> );
<P><A NAME="KC4L19">KC4L19</A> = CARRY(<A HREF="#KC4L19_adder_eqn">KC4L19_adder_eqn</A>);


<P> --KC4_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
<P><A NAME="KC4_counter_comb_bita5_adder_eqn">KC4_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#KC4_counter_reg_bit[5]">KC4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#KC4L19">KC4L19</A> );
<P><A NAME="KC4_counter_comb_bita5">KC4_counter_comb_bita5</A> = SUM(<A HREF="#KC4_counter_comb_bita5_adder_eqn">KC4_counter_comb_bita5_adder_eqn</A>);


<P> --KC3_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
<P><A NAME="KC3_counter_comb_bita0_adder_eqn">KC3_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#KC3_counter_reg_bit[0]">KC3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="KC3_counter_comb_bita0">KC3_counter_comb_bita0</A> = SUM(<A HREF="#KC3_counter_comb_bita0_adder_eqn">KC3_counter_comb_bita0_adder_eqn</A>);

<P> --KC3L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
<P><A NAME="KC3L3_adder_eqn">KC3L3_adder_eqn</A> = ( <A HREF="#KC3_counter_reg_bit[0]">KC3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="KC3L3">KC3L3</A> = CARRY(<A HREF="#KC3L3_adder_eqn">KC3L3_adder_eqn</A>);


<P> --KC3_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
<P><A NAME="KC3_counter_comb_bita1_adder_eqn">KC3_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#KC3_counter_reg_bit[1]">KC3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#KC3L3">KC3L3</A> );
<P><A NAME="KC3_counter_comb_bita1">KC3_counter_comb_bita1</A> = SUM(<A HREF="#KC3_counter_comb_bita1_adder_eqn">KC3_counter_comb_bita1_adder_eqn</A>);

<P> --KC3L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
<P><A NAME="KC3L7_adder_eqn">KC3L7_adder_eqn</A> = ( <A HREF="#KC3_counter_reg_bit[1]">KC3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#KC3L3">KC3L3</A> );
<P><A NAME="KC3L7">KC3L7</A> = CARRY(<A HREF="#KC3L7_adder_eqn">KC3L7_adder_eqn</A>);


<P> --KC3_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
<P><A NAME="KC3_counter_comb_bita2_adder_eqn">KC3_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#KC3_counter_reg_bit[2]">KC3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#KC3L7">KC3L7</A> );
<P><A NAME="KC3_counter_comb_bita2">KC3_counter_comb_bita2</A> = SUM(<A HREF="#KC3_counter_comb_bita2_adder_eqn">KC3_counter_comb_bita2_adder_eqn</A>);

<P> --KC3L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
<P><A NAME="KC3L11_adder_eqn">KC3L11_adder_eqn</A> = ( <A HREF="#KC3_counter_reg_bit[2]">KC3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#KC3L7">KC3L7</A> );
<P><A NAME="KC3L11">KC3L11</A> = CARRY(<A HREF="#KC3L11_adder_eqn">KC3L11_adder_eqn</A>);


<P> --KC3_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
<P><A NAME="KC3_counter_comb_bita3_adder_eqn">KC3_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#KC3_counter_reg_bit[3]">KC3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#KC3L11">KC3L11</A> );
<P><A NAME="KC3_counter_comb_bita3">KC3_counter_comb_bita3</A> = SUM(<A HREF="#KC3_counter_comb_bita3_adder_eqn">KC3_counter_comb_bita3_adder_eqn</A>);

<P> --KC3L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
<P><A NAME="KC3L15_adder_eqn">KC3L15_adder_eqn</A> = ( <A HREF="#KC3_counter_reg_bit[3]">KC3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#KC3L11">KC3L11</A> );
<P><A NAME="KC3L15">KC3L15</A> = CARRY(<A HREF="#KC3L15_adder_eqn">KC3L15_adder_eqn</A>);


<P> --KC3_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
<P><A NAME="KC3_counter_comb_bita4_adder_eqn">KC3_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#KC3_counter_reg_bit[4]">KC3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#KC3L15">KC3L15</A> );
<P><A NAME="KC3_counter_comb_bita4">KC3_counter_comb_bita4</A> = SUM(<A HREF="#KC3_counter_comb_bita4_adder_eqn">KC3_counter_comb_bita4_adder_eqn</A>);

<P> --KC3L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
<P><A NAME="KC3L19_adder_eqn">KC3L19_adder_eqn</A> = ( <A HREF="#KC3_counter_reg_bit[4]">KC3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#KC3L15">KC3L15</A> );
<P><A NAME="KC3L19">KC3L19</A> = CARRY(<A HREF="#KC3L19_adder_eqn">KC3L19_adder_eqn</A>);


<P> --KC3_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
<P><A NAME="KC3_counter_comb_bita5_adder_eqn">KC3_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#KC3_counter_reg_bit[5]">KC3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#KC3L19">KC3L19</A> );
<P><A NAME="KC3_counter_comb_bita5">KC3_counter_comb_bita5</A> = SUM(<A HREF="#KC3_counter_comb_bita5_adder_eqn">KC3_counter_comb_bita5_adder_eqn</A>);


<P> --SB2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="SB2_counter_reg_bit[1]">SB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#SB2_counter_comb_bita1">SB2_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB2L1">SB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --SB2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="SB2_counter_reg_bit[2]">SB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#SB2_counter_comb_bita2">SB2_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#SB2L1">SB2L1</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --KB1_counting is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting
<P> --register power-up is low

<P><A NAME="KB1_counting">KB1_counting</A> = DFFEAS(<A HREF="#KB1L17">KB1L17</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --TB2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0
<P><A NAME="TB2_counter_comb_bita0_adder_eqn">TB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB2_counter_comb_bita0">TB2_counter_comb_bita0</A> = SUM(<A HREF="#TB2_counter_comb_bita0_adder_eqn">TB2_counter_comb_bita0_adder_eqn</A>);

<P> --TB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT
<P><A NAME="TB2L4_adder_eqn">TB2L4_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB2L4">TB2L4</A> = CARRY(<A HREF="#TB2L4_adder_eqn">TB2L4_adder_eqn</A>);


<P> --TB2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1
<P><A NAME="TB2_counter_comb_bita1_adder_eqn">TB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#TB2L4">TB2L4</A> );
<P><A NAME="TB2_counter_comb_bita1">TB2_counter_comb_bita1</A> = SUM(<A HREF="#TB2_counter_comb_bita1_adder_eqn">TB2_counter_comb_bita1_adder_eqn</A>);

<P> --TB2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT
<P><A NAME="TB2L8_adder_eqn">TB2L8_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#TB2L4">TB2L4</A> );
<P><A NAME="TB2L8">TB2L8</A> = CARRY(<A HREF="#TB2L8_adder_eqn">TB2L8_adder_eqn</A>);


<P> --TB2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2
<P><A NAME="TB2_counter_comb_bita2_adder_eqn">TB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#TB2L8">TB2L8</A> );
<P><A NAME="TB2_counter_comb_bita2">TB2_counter_comb_bita2</A> = SUM(<A HREF="#TB2_counter_comb_bita2_adder_eqn">TB2_counter_comb_bita2_adder_eqn</A>);

<P> --TB2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT
<P><A NAME="TB2L12_adder_eqn">TB2L12_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#TB2L8">TB2L8</A> );
<P><A NAME="TB2L12">TB2L12</A> = CARRY(<A HREF="#TB2L12_adder_eqn">TB2L12_adder_eqn</A>);


<P> --TB2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3
<P><A NAME="TB2_counter_comb_bita3_adder_eqn">TB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#TB2L12">TB2L12</A> );
<P><A NAME="TB2_counter_comb_bita3">TB2_counter_comb_bita3</A> = SUM(<A HREF="#TB2_counter_comb_bita3_adder_eqn">TB2_counter_comb_bita3_adder_eqn</A>);

<P> --TB2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT
<P><A NAME="TB2L16_adder_eqn">TB2L16_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#TB2L12">TB2L12</A> );
<P><A NAME="TB2L16">TB2L16</A> = CARRY(<A HREF="#TB2L16_adder_eqn">TB2L16_adder_eqn</A>);


<P> --TB2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4
<P><A NAME="TB2_counter_comb_bita4_adder_eqn">TB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#TB2L16">TB2L16</A> );
<P><A NAME="TB2_counter_comb_bita4">TB2_counter_comb_bita4</A> = SUM(<A HREF="#TB2_counter_comb_bita4_adder_eqn">TB2_counter_comb_bita4_adder_eqn</A>);

<P> --TB2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT
<P><A NAME="TB2L20_adder_eqn">TB2L20_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#TB2L16">TB2L16</A> );
<P><A NAME="TB2L20">TB2L20</A> = CARRY(<A HREF="#TB2L20_adder_eqn">TB2L20_adder_eqn</A>);


<P> --TB2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5
<P><A NAME="TB2_counter_comb_bita5_adder_eqn">TB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#TB2L20">TB2L20</A> );
<P><A NAME="TB2_counter_comb_bita5">TB2_counter_comb_bita5</A> = SUM(<A HREF="#TB2_counter_comb_bita5_adder_eqn">TB2_counter_comb_bita5_adder_eqn</A>);

<P> --TB2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT
<P><A NAME="TB2L24_adder_eqn">TB2L24_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#TB2L20">TB2L20</A> );
<P><A NAME="TB2L24">TB2L24</A> = CARRY(<A HREF="#TB2L24_adder_eqn">TB2L24_adder_eqn</A>);


<P> --TB2_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6
<P><A NAME="TB2_counter_comb_bita6_adder_eqn">TB2_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#TB2L24">TB2L24</A> );
<P><A NAME="TB2_counter_comb_bita6">TB2_counter_comb_bita6</A> = SUM(<A HREF="#TB2_counter_comb_bita6_adder_eqn">TB2_counter_comb_bita6_adder_eqn</A>);


<P> --NB2_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff
<P> --register power-up is low

<P><A NAME="NB2_usedw_is_2_dff">NB2_usedw_is_2_dff</A> = DFFEAS(<A HREF="#NB2L39">NB2L39</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --RB2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0
<P><A NAME="RB2_counter_comb_bita0_adder_eqn">RB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="RB2_counter_comb_bita0">RB2_counter_comb_bita0</A> = SUM(<A HREF="#RB2_counter_comb_bita0_adder_eqn">RB2_counter_comb_bita0_adder_eqn</A>);

<P> --RB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT
<P><A NAME="RB2L4_adder_eqn">RB2L4_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="RB2L4">RB2L4</A> = CARRY(<A HREF="#RB2L4_adder_eqn">RB2L4_adder_eqn</A>);


<P> --RB2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1
<P><A NAME="RB2_counter_comb_bita1_adder_eqn">RB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[1]">RB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#RB2L4">RB2L4</A> );
<P><A NAME="RB2_counter_comb_bita1">RB2_counter_comb_bita1</A> = SUM(<A HREF="#RB2_counter_comb_bita1_adder_eqn">RB2_counter_comb_bita1_adder_eqn</A>);

<P> --RB2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT
<P><A NAME="RB2L8_adder_eqn">RB2L8_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[1]">RB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#RB2L4">RB2L4</A> );
<P><A NAME="RB2L8">RB2L8</A> = CARRY(<A HREF="#RB2L8_adder_eqn">RB2L8_adder_eqn</A>);


<P> --RB2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2
<P><A NAME="RB2_counter_comb_bita2_adder_eqn">RB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[2]">RB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#RB2L8">RB2L8</A> );
<P><A NAME="RB2_counter_comb_bita2">RB2_counter_comb_bita2</A> = SUM(<A HREF="#RB2_counter_comb_bita2_adder_eqn">RB2_counter_comb_bita2_adder_eqn</A>);

<P> --RB2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT
<P><A NAME="RB2L12_adder_eqn">RB2L12_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[2]">RB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#RB2L8">RB2L8</A> );
<P><A NAME="RB2L12">RB2L12</A> = CARRY(<A HREF="#RB2L12_adder_eqn">RB2L12_adder_eqn</A>);


<P> --RB2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3
<P><A NAME="RB2_counter_comb_bita3_adder_eqn">RB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[3]">RB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#RB2L12">RB2L12</A> );
<P><A NAME="RB2_counter_comb_bita3">RB2_counter_comb_bita3</A> = SUM(<A HREF="#RB2_counter_comb_bita3_adder_eqn">RB2_counter_comb_bita3_adder_eqn</A>);

<P> --RB2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT
<P><A NAME="RB2L16_adder_eqn">RB2L16_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[3]">RB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#RB2L12">RB2L12</A> );
<P><A NAME="RB2L16">RB2L16</A> = CARRY(<A HREF="#RB2L16_adder_eqn">RB2L16_adder_eqn</A>);


<P> --RB2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4
<P><A NAME="RB2_counter_comb_bita4_adder_eqn">RB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[4]">RB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#RB2L16">RB2L16</A> );
<P><A NAME="RB2_counter_comb_bita4">RB2_counter_comb_bita4</A> = SUM(<A HREF="#RB2_counter_comb_bita4_adder_eqn">RB2_counter_comb_bita4_adder_eqn</A>);

<P> --RB2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT
<P><A NAME="RB2L20_adder_eqn">RB2L20_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[4]">RB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#RB2L16">RB2L16</A> );
<P><A NAME="RB2L20">RB2L20</A> = CARRY(<A HREF="#RB2L20_adder_eqn">RB2L20_adder_eqn</A>);


<P> --RB2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5
<P><A NAME="RB2_counter_comb_bita5_adder_eqn">RB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[5]">RB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#RB2L20">RB2L20</A> );
<P><A NAME="RB2_counter_comb_bita5">RB2_counter_comb_bita5</A> = SUM(<A HREF="#RB2_counter_comb_bita5_adder_eqn">RB2_counter_comb_bita5_adder_eqn</A>);


<P> --TB1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0
<P><A NAME="TB1_counter_comb_bita0_adder_eqn">TB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB1_counter_comb_bita0">TB1_counter_comb_bita0</A> = SUM(<A HREF="#TB1_counter_comb_bita0_adder_eqn">TB1_counter_comb_bita0_adder_eqn</A>);

<P> --TB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT
<P><A NAME="TB1L4_adder_eqn">TB1L4_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TB1L4">TB1L4</A> = CARRY(<A HREF="#TB1L4_adder_eqn">TB1L4_adder_eqn</A>);


<P> --TB1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1
<P><A NAME="TB1_counter_comb_bita1_adder_eqn">TB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#TB1L4">TB1L4</A> );
<P><A NAME="TB1_counter_comb_bita1">TB1_counter_comb_bita1</A> = SUM(<A HREF="#TB1_counter_comb_bita1_adder_eqn">TB1_counter_comb_bita1_adder_eqn</A>);

<P> --TB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT
<P><A NAME="TB1L8_adder_eqn">TB1L8_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#TB1L4">TB1L4</A> );
<P><A NAME="TB1L8">TB1L8</A> = CARRY(<A HREF="#TB1L8_adder_eqn">TB1L8_adder_eqn</A>);


<P> --TB1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2
<P><A NAME="TB1_counter_comb_bita2_adder_eqn">TB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#TB1L8">TB1L8</A> );
<P><A NAME="TB1_counter_comb_bita2">TB1_counter_comb_bita2</A> = SUM(<A HREF="#TB1_counter_comb_bita2_adder_eqn">TB1_counter_comb_bita2_adder_eqn</A>);

<P> --TB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT
<P><A NAME="TB1L12_adder_eqn">TB1L12_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#TB1L8">TB1L8</A> );
<P><A NAME="TB1L12">TB1L12</A> = CARRY(<A HREF="#TB1L12_adder_eqn">TB1L12_adder_eqn</A>);


<P> --TB1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3
<P><A NAME="TB1_counter_comb_bita3_adder_eqn">TB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#TB1L12">TB1L12</A> );
<P><A NAME="TB1_counter_comb_bita3">TB1_counter_comb_bita3</A> = SUM(<A HREF="#TB1_counter_comb_bita3_adder_eqn">TB1_counter_comb_bita3_adder_eqn</A>);

<P> --TB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT
<P><A NAME="TB1L16_adder_eqn">TB1L16_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#TB1L12">TB1L12</A> );
<P><A NAME="TB1L16">TB1L16</A> = CARRY(<A HREF="#TB1L16_adder_eqn">TB1L16_adder_eqn</A>);


<P> --TB1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4
<P><A NAME="TB1_counter_comb_bita4_adder_eqn">TB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#TB1L16">TB1L16</A> );
<P><A NAME="TB1_counter_comb_bita4">TB1_counter_comb_bita4</A> = SUM(<A HREF="#TB1_counter_comb_bita4_adder_eqn">TB1_counter_comb_bita4_adder_eqn</A>);

<P> --TB1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT
<P><A NAME="TB1L20_adder_eqn">TB1L20_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#TB1L16">TB1L16</A> );
<P><A NAME="TB1L20">TB1L20</A> = CARRY(<A HREF="#TB1L20_adder_eqn">TB1L20_adder_eqn</A>);


<P> --TB1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5
<P><A NAME="TB1_counter_comb_bita5_adder_eqn">TB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#TB1L20">TB1L20</A> );
<P><A NAME="TB1_counter_comb_bita5">TB1_counter_comb_bita5</A> = SUM(<A HREF="#TB1_counter_comb_bita5_adder_eqn">TB1_counter_comb_bita5_adder_eqn</A>);

<P> --TB1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT
<P><A NAME="TB1L24_adder_eqn">TB1L24_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#TB1L20">TB1L20</A> );
<P><A NAME="TB1L24">TB1L24</A> = CARRY(<A HREF="#TB1L24_adder_eqn">TB1L24_adder_eqn</A>);


<P> --TB1_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6
<P><A NAME="TB1_counter_comb_bita6_adder_eqn">TB1_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#TB1L24">TB1L24</A> );
<P><A NAME="TB1_counter_comb_bita6">TB1_counter_comb_bita6</A> = SUM(<A HREF="#TB1_counter_comb_bita6_adder_eqn">TB1_counter_comb_bita6_adder_eqn</A>);


<P> --NB1_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff
<P> --register power-up is low

<P><A NAME="NB1_usedw_is_2_dff">NB1_usedw_is_2_dff</A> = DFFEAS(<A HREF="#NB1L39">NB1L39</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --RB1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0
<P><A NAME="RB1_counter_comb_bita0_adder_eqn">RB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[0]">RB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="RB1_counter_comb_bita0">RB1_counter_comb_bita0</A> = SUM(<A HREF="#RB1_counter_comb_bita0_adder_eqn">RB1_counter_comb_bita0_adder_eqn</A>);

<P> --RB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT
<P><A NAME="RB1L4_adder_eqn">RB1L4_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[0]">RB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="RB1L4">RB1L4</A> = CARRY(<A HREF="#RB1L4_adder_eqn">RB1L4_adder_eqn</A>);


<P> --RB1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1
<P><A NAME="RB1_counter_comb_bita1_adder_eqn">RB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[1]">RB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#RB1L4">RB1L4</A> );
<P><A NAME="RB1_counter_comb_bita1">RB1_counter_comb_bita1</A> = SUM(<A HREF="#RB1_counter_comb_bita1_adder_eqn">RB1_counter_comb_bita1_adder_eqn</A>);

<P> --RB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT
<P><A NAME="RB1L8_adder_eqn">RB1L8_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[1]">RB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#RB1L4">RB1L4</A> );
<P><A NAME="RB1L8">RB1L8</A> = CARRY(<A HREF="#RB1L8_adder_eqn">RB1L8_adder_eqn</A>);


<P> --RB1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2
<P><A NAME="RB1_counter_comb_bita2_adder_eqn">RB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[2]">RB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#RB1L8">RB1L8</A> );
<P><A NAME="RB1_counter_comb_bita2">RB1_counter_comb_bita2</A> = SUM(<A HREF="#RB1_counter_comb_bita2_adder_eqn">RB1_counter_comb_bita2_adder_eqn</A>);

<P> --RB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT
<P><A NAME="RB1L12_adder_eqn">RB1L12_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[2]">RB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#RB1L8">RB1L8</A> );
<P><A NAME="RB1L12">RB1L12</A> = CARRY(<A HREF="#RB1L12_adder_eqn">RB1L12_adder_eqn</A>);


<P> --RB1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3
<P><A NAME="RB1_counter_comb_bita3_adder_eqn">RB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[3]">RB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#RB1L12">RB1L12</A> );
<P><A NAME="RB1_counter_comb_bita3">RB1_counter_comb_bita3</A> = SUM(<A HREF="#RB1_counter_comb_bita3_adder_eqn">RB1_counter_comb_bita3_adder_eqn</A>);

<P> --RB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT
<P><A NAME="RB1L16_adder_eqn">RB1L16_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[3]">RB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#RB1L12">RB1L12</A> );
<P><A NAME="RB1L16">RB1L16</A> = CARRY(<A HREF="#RB1L16_adder_eqn">RB1L16_adder_eqn</A>);


<P> --RB1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4
<P><A NAME="RB1_counter_comb_bita4_adder_eqn">RB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[4]">RB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#RB1L16">RB1L16</A> );
<P><A NAME="RB1_counter_comb_bita4">RB1_counter_comb_bita4</A> = SUM(<A HREF="#RB1_counter_comb_bita4_adder_eqn">RB1_counter_comb_bita4_adder_eqn</A>);

<P> --RB1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT
<P><A NAME="RB1L20_adder_eqn">RB1L20_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[4]">RB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#RB1L16">RB1L16</A> );
<P><A NAME="RB1L20">RB1L20</A> = CARRY(<A HREF="#RB1L20_adder_eqn">RB1L20_adder_eqn</A>);


<P> --RB1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5
<P><A NAME="RB1_counter_comb_bita5_adder_eqn">RB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[5]">RB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#RB1L20">RB1L20</A> );
<P><A NAME="RB1_counter_comb_bita5">RB1_counter_comb_bita5</A> = SUM(<A HREF="#RB1_counter_comb_bita5_adder_eqn">RB1_counter_comb_bita5_adder_eqn</A>);


<P> --SB2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
<P><A NAME="SB2_counter_comb_bita0_adder_eqn">SB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[0]">SB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB2_counter_comb_bita0">SB2_counter_comb_bita0</A> = SUM(<A HREF="#SB2_counter_comb_bita0_adder_eqn">SB2_counter_comb_bita0_adder_eqn</A>);

<P> --SB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
<P><A NAME="SB2L4_adder_eqn">SB2L4_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[0]">SB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB2L4">SB2L4</A> = CARRY(<A HREF="#SB2L4_adder_eqn">SB2L4_adder_eqn</A>);


<P> --WB1_shiftreg_data[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[16]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[16]">WB1_shiftreg_data[16]</A> = DFFEAS(<A HREF="#WB1L86">WB1L86</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#WB1L55">WB1L55</A>,  );


<P> --UB1_data_out[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[17]
<P> --register power-up is low

<P><A NAME="UB1_data_out[17]">UB1_data_out[17]</A> = DFFEAS(<A HREF="#YB1L2">YB1L2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --S1_address_for_transfer[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]
<P> --register power-up is low

<P><A NAME="S1_address_for_transfer[7]">S1_address_for_transfer[7]</A> = DFFEAS(<A HREF="#S1_address_reg[7]">S1_address_reg[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L116">S1L116</A>,  ,  , <A HREF="#S1L113">S1L113</A>,  );


<P> --S1_address_for_transfer[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[6]
<P> --register power-up is low

<P><A NAME="S1_address_for_transfer[6]">S1_address_for_transfer[6]</A> = DFFEAS(<A HREF="#S1_address_reg[6]">S1_address_reg[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L116">S1L116</A>,  ,  , <A HREF="#S1L113">S1L113</A>,  );


<P> --UE1_sr[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
<P> --register power-up is low

<P><A NAME="UE1_sr[23]">UE1_sr[23]</A> = DFFEAS(<A HREF="#UE1L84">UE1L84</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --GE1_break_readreg[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[21]">GE1_break_readreg[21]</A> = DFFEAS(<A HREF="#TE1_jdo[21]">TE1_jdo[21]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --GE1_break_readreg[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[18]">GE1_break_readreg[18]</A> = DFFEAS(<A HREF="#TE1_jdo[18]">TE1_jdo[18]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --JC2_q_b[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC2_q_b[1]_PORT_A_data_in">JC2_q_b[1]_PORT_A_data_in</A> = <A HREF="#AC1_wdata[1]">AC1_wdata[1]</A>;
<P><A NAME="JC2_q_b[1]_PORT_A_data_in_reg">JC2_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC2_q_b[1]_PORT_A_data_in">JC2_q_b[1]_PORT_A_data_in</A>, JC2_q_b[1]_clock_0, , , );
<P><A NAME="JC2_q_b[1]_PORT_A_address">JC2_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#KC4_counter_reg_bit[0]">KC4_counter_reg_bit[0]</A>, <A HREF="#KC4_counter_reg_bit[1]">KC4_counter_reg_bit[1]</A>, <A HREF="#KC4_counter_reg_bit[2]">KC4_counter_reg_bit[2]</A>, <A HREF="#KC4_counter_reg_bit[3]">KC4_counter_reg_bit[3]</A>, <A HREF="#KC4_counter_reg_bit[4]">KC4_counter_reg_bit[4]</A>, <A HREF="#KC4_counter_reg_bit[5]">KC4_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[1]_PORT_A_address_reg">JC2_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC2_q_b[1]_PORT_A_address">JC2_q_b[1]_PORT_A_address</A>, JC2_q_b[1]_clock_0, , , );
<P><A NAME="JC2_q_b[1]_PORT_B_address">JC2_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#KC3_counter_reg_bit[0]">KC3_counter_reg_bit[0]</A>, <A HREF="#KC3_counter_reg_bit[1]">KC3_counter_reg_bit[1]</A>, <A HREF="#KC3_counter_reg_bit[2]">KC3_counter_reg_bit[2]</A>, <A HREF="#KC3_counter_reg_bit[3]">KC3_counter_reg_bit[3]</A>, <A HREF="#KC3_counter_reg_bit[4]">KC3_counter_reg_bit[4]</A>, <A HREF="#KC3_counter_reg_bit[5]">KC3_counter_reg_bit[5]</A>);
<P><A NAME="JC2_q_b[1]_PORT_B_address_reg">JC2_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC2_q_b[1]_PORT_B_address">JC2_q_b[1]_PORT_B_address</A>, JC2_q_b[1]_clock_1, , , JC2_q_b[1]_clock_enable_1);
<P><A NAME="JC2_q_b[1]_PORT_A_write_enable">JC2_q_b[1]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[1]_PORT_A_write_enable_reg">JC2_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[1]_PORT_A_write_enable">JC2_q_b[1]_PORT_A_write_enable</A>, JC2_q_b[1]_clock_0, , , );
<P><A NAME="JC2_q_b[1]_PORT_B_read_enable">JC2_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC2_q_b[1]_PORT_B_read_enable_reg">JC2_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC2_q_b[1]_PORT_B_read_enable">JC2_q_b[1]_PORT_B_read_enable</A>, JC2_q_b[1]_clock_1, , , JC2_q_b[1]_clock_enable_1);
<P><A NAME="JC2_q_b[1]_clock_0">JC2_q_b[1]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[1]_clock_1">JC2_q_b[1]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC2_q_b[1]_clock_enable_0">JC2_q_b[1]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="JC2_q_b[1]_clock_enable_1">JC2_q_b[1]_clock_enable_1</A> = <A HREF="#U1L85">U1L85</A>;
<P><A NAME="JC2_q_b[1]_PORT_B_data_out">JC2_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC2_q_b[1]_PORT_A_data_in_reg">JC2_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#JC2_q_b[1]_PORT_A_address_reg">JC2_q_b[1]_PORT_A_address_reg</A>, <A HREF="#JC2_q_b[1]_PORT_B_address_reg">JC2_q_b[1]_PORT_B_address_reg</A>, <A HREF="#JC2_q_b[1]_PORT_A_write_enable_reg">JC2_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC2_q_b[1]_PORT_B_read_enable_reg">JC2_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC2_q_b[1]_clock_0">JC2_q_b[1]_clock_0</A>, <A HREF="#JC2_q_b[1]_clock_1">JC2_q_b[1]_clock_1</A>, <A HREF="#JC2_q_b[1]_clock_enable_0">JC2_q_b[1]_clock_enable_0</A>, <A HREF="#JC2_q_b[1]_clock_enable_1">JC2_q_b[1]_clock_enable_1</A>, , , , );
<P><A NAME="JC2_q_b[1]">JC2_q_b[1]</A> = <A HREF="#JC2_q_b[1]_PORT_B_data_out">JC2_q_b[1]_PORT_B_data_out</A>[0];


<P> --QB2_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB2_q_b[1]_PORT_A_data_in">QB2_q_b[1]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[1]">GB1_data_in_shift_reg[1]</A>;
<P><A NAME="QB2_q_b[1]_PORT_A_data_in_reg">QB2_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB2_q_b[1]_PORT_A_data_in">QB2_q_b[1]_PORT_A_data_in</A>, QB2_q_b[1]_clock_0, , , );
<P><A NAME="QB2_q_b[1]_PORT_A_address">QB2_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#TB2_counter_reg_bit[0]">TB2_counter_reg_bit[0]</A>, <A HREF="#TB2_counter_reg_bit[1]">TB2_counter_reg_bit[1]</A>, <A HREF="#TB2_counter_reg_bit[2]">TB2_counter_reg_bit[2]</A>, <A HREF="#TB2_counter_reg_bit[3]">TB2_counter_reg_bit[3]</A>, <A HREF="#TB2_counter_reg_bit[4]">TB2_counter_reg_bit[4]</A>, <A HREF="#TB2_counter_reg_bit[5]">TB2_counter_reg_bit[5]</A>, <A HREF="#TB2_counter_reg_bit[6]">TB2_counter_reg_bit[6]</A>);
<P><A NAME="QB2_q_b[1]_PORT_A_address_reg">QB2_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB2_q_b[1]_PORT_A_address">QB2_q_b[1]_PORT_A_address</A>, QB2_q_b[1]_clock_0, , , );
<P><A NAME="QB2_q_b[1]_PORT_B_address">QB2_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#NB2L24">NB2L24</A>, <A HREF="#NB2L25">NB2L25</A>, <A HREF="#NB2L26">NB2L26</A>, <A HREF="#NB2L27">NB2L27</A>, <A HREF="#NB2L28">NB2L28</A>, <A HREF="#NB2L29">NB2L29</A>, <A HREF="#NB2L30">NB2L30</A>);
<P><A NAME="QB2_q_b[1]_PORT_B_address_reg">QB2_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB2_q_b[1]_PORT_B_address">QB2_q_b[1]_PORT_B_address</A>, QB2_q_b[1]_clock_1, , , );
<P><A NAME="QB2_q_b[1]_PORT_A_write_enable">QB2_q_b[1]_PORT_A_write_enable</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[1]_PORT_A_write_enable_reg">QB2_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[1]_PORT_A_write_enable">QB2_q_b[1]_PORT_A_write_enable</A>, QB2_q_b[1]_clock_0, , , );
<P><A NAME="QB2_q_b[1]_PORT_B_read_enable">QB2_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB2_q_b[1]_PORT_B_read_enable_reg">QB2_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB2_q_b[1]_PORT_B_read_enable">QB2_q_b[1]_PORT_B_read_enable</A>, QB2_q_b[1]_clock_1, , , );
<P><A NAME="QB2_q_b[1]_clock_0">QB2_q_b[1]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[1]_clock_1">QB2_q_b[1]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB2_q_b[1]_clock_enable_0">QB2_q_b[1]_clock_enable_0</A> = <A HREF="#GB1L1">GB1L1</A>;
<P><A NAME="QB2_q_b[1]_PORT_B_data_out">QB2_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB2_q_b[1]_PORT_A_data_in_reg">QB2_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#QB2_q_b[1]_PORT_A_address_reg">QB2_q_b[1]_PORT_A_address_reg</A>, <A HREF="#QB2_q_b[1]_PORT_B_address_reg">QB2_q_b[1]_PORT_B_address_reg</A>, <A HREF="#QB2_q_b[1]_PORT_A_write_enable_reg">QB2_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB2_q_b[1]_PORT_B_read_enable_reg">QB2_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB2_q_b[1]_clock_0">QB2_q_b[1]_clock_0</A>, <A HREF="#QB2_q_b[1]_clock_1">QB2_q_b[1]_clock_1</A>, <A HREF="#QB2_q_b[1]_clock_enable_0">QB2_q_b[1]_clock_enable_0</A>, , , , , );
<P><A NAME="QB2_q_b[1]">QB2_q_b[1]</A> = <A HREF="#QB2_q_b[1]_PORT_B_data_out">QB2_q_b[1]_PORT_B_data_out</A>[0];


<P> --QB1_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB1_q_b[1]_PORT_A_data_in">QB1_q_b[1]_PORT_A_data_in</A> = <A HREF="#GB1_data_in_shift_reg[1]">GB1_data_in_shift_reg[1]</A>;
<P><A NAME="QB1_q_b[1]_PORT_A_data_in_reg">QB1_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB1_q_b[1]_PORT_A_data_in">QB1_q_b[1]_PORT_A_data_in</A>, QB1_q_b[1]_clock_0, , , );
<P><A NAME="QB1_q_b[1]_PORT_A_address">QB1_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#TB1_counter_reg_bit[0]">TB1_counter_reg_bit[0]</A>, <A HREF="#TB1_counter_reg_bit[1]">TB1_counter_reg_bit[1]</A>, <A HREF="#TB1_counter_reg_bit[2]">TB1_counter_reg_bit[2]</A>, <A HREF="#TB1_counter_reg_bit[3]">TB1_counter_reg_bit[3]</A>, <A HREF="#TB1_counter_reg_bit[4]">TB1_counter_reg_bit[4]</A>, <A HREF="#TB1_counter_reg_bit[5]">TB1_counter_reg_bit[5]</A>, <A HREF="#TB1_counter_reg_bit[6]">TB1_counter_reg_bit[6]</A>);
<P><A NAME="QB1_q_b[1]_PORT_A_address_reg">QB1_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB1_q_b[1]_PORT_A_address">QB1_q_b[1]_PORT_A_address</A>, QB1_q_b[1]_clock_0, , , );
<P><A NAME="QB1_q_b[1]_PORT_B_address">QB1_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#NB1L24">NB1L24</A>, <A HREF="#NB1L25">NB1L25</A>, <A HREF="#NB1L26">NB1L26</A>, <A HREF="#NB1L27">NB1L27</A>, <A HREF="#NB1L28">NB1L28</A>, <A HREF="#NB1L29">NB1L29</A>, <A HREF="#NB1L30">NB1L30</A>);
<P><A NAME="QB1_q_b[1]_PORT_B_address_reg">QB1_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB1_q_b[1]_PORT_B_address">QB1_q_b[1]_PORT_B_address</A>, QB1_q_b[1]_clock_1, , , );
<P><A NAME="QB1_q_b[1]_PORT_A_write_enable">QB1_q_b[1]_PORT_A_write_enable</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[1]_PORT_A_write_enable_reg">QB1_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[1]_PORT_A_write_enable">QB1_q_b[1]_PORT_A_write_enable</A>, QB1_q_b[1]_clock_0, , , );
<P><A NAME="QB1_q_b[1]_PORT_B_read_enable">QB1_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB1_q_b[1]_PORT_B_read_enable_reg">QB1_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB1_q_b[1]_PORT_B_read_enable">QB1_q_b[1]_PORT_B_read_enable</A>, QB1_q_b[1]_clock_1, , , );
<P><A NAME="QB1_q_b[1]_clock_0">QB1_q_b[1]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[1]_clock_1">QB1_q_b[1]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB1_q_b[1]_clock_enable_0">QB1_q_b[1]_clock_enable_0</A> = <A HREF="#GB1L4">GB1L4</A>;
<P><A NAME="QB1_q_b[1]_PORT_B_data_out">QB1_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB1_q_b[1]_PORT_A_data_in_reg">QB1_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#QB1_q_b[1]_PORT_A_address_reg">QB1_q_b[1]_PORT_A_address_reg</A>, <A HREF="#QB1_q_b[1]_PORT_B_address_reg">QB1_q_b[1]_PORT_B_address_reg</A>, <A HREF="#QB1_q_b[1]_PORT_A_write_enable_reg">QB1_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB1_q_b[1]_PORT_B_read_enable_reg">QB1_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB1_q_b[1]_clock_0">QB1_q_b[1]_clock_0</A>, <A HREF="#QB1_q_b[1]_clock_1">QB1_q_b[1]_clock_1</A>, <A HREF="#QB1_q_b[1]_clock_enable_0">QB1_q_b[1]_clock_enable_0</A>, , , , , );
<P><A NAME="QB1_q_b[1]">QB1_q_b[1]</A> = <A HREF="#QB1_q_b[1]_PORT_B_data_out">QB1_q_b[1]_PORT_B_data_out</A>[0];


<P> --GB1_right_audio_fifo_read_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1]
<P> --register power-up is low

<P><A NAME="GB1_right_audio_fifo_read_space[1]">GB1_right_audio_fifo_read_space[1]</A> = DFFEAS(<A HREF="#SB2_counter_reg_bit[1]">SB2_counter_reg_bit[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --S1_address_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[1]
<P> --register power-up is low

<P><A NAME="S1_address_reg[1]">S1_address_reg[1]</A> = DFFEAS(<A HREF="#YD1_d_writedata[1]">YD1_d_writedata[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L23">S1L23</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_data[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[2]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[2]">WB1_shiftreg_data[2]</A> = DFFEAS(<A HREF="#WB1L87">WB1L87</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --GB1_data_in_shift_reg[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[2]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[2]">GB1_data_in_shift_reg[2]</A> = DFFEAS(<A HREF="#GB1_data_in_shift_reg[1]">GB1_data_in_shift_reg[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --S1_data_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[2]
<P> --register power-up is low

<P><A NAME="S1_data_reg[2]">S1_data_reg[2]</A> = DFFEAS(<A HREF="#YD1_d_writedata[2]">YD1_d_writedata[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L43">S1L43</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_data_out[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[3]
<P> --register power-up is low

<P><A NAME="UB1_data_out[3]">UB1_data_out[3]</A> = DFFEAS(<A HREF="#VB1L3">VB1L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --JC1_q_b[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC1_q_b[2]_PORT_A_data_in">JC1_q_b[2]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[2]">YD1_d_writedata[2]</A>;
<P><A NAME="JC1_q_b[2]_PORT_A_data_in_reg">JC1_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC1_q_b[2]_PORT_A_data_in">JC1_q_b[2]_PORT_A_data_in</A>, JC1_q_b[2]_clock_0, , , );
<P><A NAME="JC1_q_b[2]_PORT_A_address">JC1_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#KC2_counter_reg_bit[0]">KC2_counter_reg_bit[0]</A>, <A HREF="#KC2_counter_reg_bit[1]">KC2_counter_reg_bit[1]</A>, <A HREF="#KC2_counter_reg_bit[2]">KC2_counter_reg_bit[2]</A>, <A HREF="#KC2_counter_reg_bit[3]">KC2_counter_reg_bit[3]</A>, <A HREF="#KC2_counter_reg_bit[4]">KC2_counter_reg_bit[4]</A>, <A HREF="#KC2_counter_reg_bit[5]">KC2_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[2]_PORT_A_address_reg">JC1_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC1_q_b[2]_PORT_A_address">JC1_q_b[2]_PORT_A_address</A>, JC1_q_b[2]_clock_0, , , );
<P><A NAME="JC1_q_b[2]_PORT_B_address">JC1_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#KC1_counter_reg_bit[0]">KC1_counter_reg_bit[0]</A>, <A HREF="#KC1_counter_reg_bit[1]">KC1_counter_reg_bit[1]</A>, <A HREF="#KC1_counter_reg_bit[2]">KC1_counter_reg_bit[2]</A>, <A HREF="#KC1_counter_reg_bit[3]">KC1_counter_reg_bit[3]</A>, <A HREF="#KC1_counter_reg_bit[4]">KC1_counter_reg_bit[4]</A>, <A HREF="#KC1_counter_reg_bit[5]">KC1_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[2]_PORT_B_address_reg">JC1_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC1_q_b[2]_PORT_B_address">JC1_q_b[2]_PORT_B_address</A>, JC1_q_b[2]_clock_1, , , JC1_q_b[2]_clock_enable_1);
<P><A NAME="JC1_q_b[2]_PORT_A_write_enable">JC1_q_b[2]_PORT_A_write_enable</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[2]_PORT_A_write_enable_reg">JC1_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[2]_PORT_A_write_enable">JC1_q_b[2]_PORT_A_write_enable</A>, JC1_q_b[2]_clock_0, , , );
<P><A NAME="JC1_q_b[2]_PORT_B_read_enable">JC1_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC1_q_b[2]_PORT_B_read_enable_reg">JC1_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[2]_PORT_B_read_enable">JC1_q_b[2]_PORT_B_read_enable</A>, JC1_q_b[2]_clock_1, , , JC1_q_b[2]_clock_enable_1);
<P><A NAME="JC1_q_b[2]_clock_0">JC1_q_b[2]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[2]_clock_1">JC1_q_b[2]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[2]_clock_enable_0">JC1_q_b[2]_clock_enable_0</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[2]_clock_enable_1">JC1_q_b[2]_clock_enable_1</A> = <A HREF="#U1L82">U1L82</A>;
<P><A NAME="JC1_q_b[2]_PORT_B_data_out">JC1_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC1_q_b[2]_PORT_A_data_in_reg">JC1_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#JC1_q_b[2]_PORT_A_address_reg">JC1_q_b[2]_PORT_A_address_reg</A>, <A HREF="#JC1_q_b[2]_PORT_B_address_reg">JC1_q_b[2]_PORT_B_address_reg</A>, <A HREF="#JC1_q_b[2]_PORT_A_write_enable_reg">JC1_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC1_q_b[2]_PORT_B_read_enable_reg">JC1_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC1_q_b[2]_clock_0">JC1_q_b[2]_clock_0</A>, <A HREF="#JC1_q_b[2]_clock_1">JC1_q_b[2]_clock_1</A>, <A HREF="#JC1_q_b[2]_clock_enable_0">JC1_q_b[2]_clock_enable_0</A>, <A HREF="#JC1_q_b[2]_clock_enable_1">JC1_q_b[2]_clock_enable_1</A>, , , , );
<P><A NAME="JC1_q_b[2]">JC1_q_b[2]</A> = <A HREF="#JC1_q_b[2]_PORT_B_data_out">JC1_q_b[2]_PORT_B_data_out</A>[0];


<P> --AC1_count[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
<P> --register power-up is low

<P><A NAME="AC1_count[4]">AC1_count[4]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_count[3]">AC1_count[3]</A>, !<A HREF="#A1L150">A1L150</A>, !<A HREF="#A1L156">A1L156</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --GE1_break_readreg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[5]">GE1_break_readreg[5]</A> = DFFEAS(<A HREF="#TE1_jdo[5]">TE1_jdo[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --GE1_break_readreg[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[28]">GE1_break_readreg[28]</A> = DFFEAS(<A HREF="#TE1_jdo[28]">TE1_jdo[28]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --GE1_break_readreg[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[29]">GE1_break_readreg[29]</A> = DFFEAS(<A HREF="#TE1_jdo[29]">TE1_jdo[29]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --GE1_break_readreg[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[30]">GE1_break_readreg[30]</A> = DFFEAS(<A HREF="#TE1_jdo[30]">TE1_jdo[30]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --GE1_break_readreg[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[31]">GE1_break_readreg[31]</A> = DFFEAS(<A HREF="#TE1_jdo[31]">TE1_jdo[31]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --RE1_MonDReg[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[31]">RE1_MonDReg[31]</A> = DFFEAS(<A HREF="#TE1_jdo[34]">TE1_jdo[34]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>, <A HREF="#CF1_q_a[31]">CF1_q_a[31]</A>,  , <A HREF="#RE1L78">RE1L78</A>, !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>);


<P> --WB1_shiftreg_data[21] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[21]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[21]">WB1_shiftreg_data[21]</A> = DFFEAS(<A HREF="#WB1L88">WB1L88</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[21] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[21]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[21]">WB1_shiftreg_mask[21]</A> = DFFEAS(<A HREF="#WB1L131">WB1L131</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --QB3_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[9]_PORT_A_data_in">QB3_q_b[9]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[9]">YD1_d_writedata[9]</A>;
<P><A NAME="QB3_q_b[9]_PORT_A_data_in_reg">QB3_q_b[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[9]_PORT_A_data_in">QB3_q_b[9]_PORT_A_data_in</A>, QB3_q_b[9]_clock_0, , , );
<P><A NAME="QB3_q_b[9]_PORT_A_address">QB3_q_b[9]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[9]_PORT_A_address_reg">QB3_q_b[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[9]_PORT_A_address">QB3_q_b[9]_PORT_A_address</A>, QB3_q_b[9]_clock_0, , , );
<P><A NAME="QB3_q_b[9]_PORT_B_address">QB3_q_b[9]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[9]_PORT_B_address_reg">QB3_q_b[9]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[9]_PORT_B_address">QB3_q_b[9]_PORT_B_address</A>, QB3_q_b[9]_clock_1, , , );
<P><A NAME="QB3_q_b[9]_PORT_A_write_enable">QB3_q_b[9]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[9]_PORT_A_write_enable_reg">QB3_q_b[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[9]_PORT_A_write_enable">QB3_q_b[9]_PORT_A_write_enable</A>, QB3_q_b[9]_clock_0, , , );
<P><A NAME="QB3_q_b[9]_PORT_B_read_enable">QB3_q_b[9]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[9]_PORT_B_read_enable_reg">QB3_q_b[9]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[9]_PORT_B_read_enable">QB3_q_b[9]_PORT_B_read_enable</A>, QB3_q_b[9]_clock_1, , , );
<P><A NAME="QB3_q_b[9]_clock_0">QB3_q_b[9]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[9]_clock_1">QB3_q_b[9]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[9]_clock_enable_0">QB3_q_b[9]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[9]_PORT_B_data_out">QB3_q_b[9]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[9]_PORT_A_data_in_reg">QB3_q_b[9]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[9]_PORT_A_address_reg">QB3_q_b[9]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[9]_PORT_B_address_reg">QB3_q_b[9]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[9]_PORT_A_write_enable_reg">QB3_q_b[9]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[9]_PORT_B_read_enable_reg">QB3_q_b[9]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[9]_clock_0">QB3_q_b[9]_clock_0</A>, <A HREF="#QB3_q_b[9]_clock_1">QB3_q_b[9]_clock_1</A>, <A HREF="#QB3_q_b[9]_clock_enable_0">QB3_q_b[9]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[9]">QB3_q_b[9]</A> = <A HREF="#QB3_q_b[9]_PORT_B_data_out">QB3_q_b[9]_PORT_B_data_out</A>[0];


<P> --QB4_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[9]_PORT_A_data_in">QB4_q_b[9]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[9]">YD1_d_writedata[9]</A>;
<P><A NAME="QB4_q_b[9]_PORT_A_data_in_reg">QB4_q_b[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[9]_PORT_A_data_in">QB4_q_b[9]_PORT_A_data_in</A>, QB4_q_b[9]_clock_0, , , );
<P><A NAME="QB4_q_b[9]_PORT_A_address">QB4_q_b[9]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[9]_PORT_A_address_reg">QB4_q_b[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[9]_PORT_A_address">QB4_q_b[9]_PORT_A_address</A>, QB4_q_b[9]_clock_0, , , );
<P><A NAME="QB4_q_b[9]_PORT_B_address">QB4_q_b[9]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[9]_PORT_B_address_reg">QB4_q_b[9]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[9]_PORT_B_address">QB4_q_b[9]_PORT_B_address</A>, QB4_q_b[9]_clock_1, , , );
<P><A NAME="QB4_q_b[9]_PORT_A_write_enable">QB4_q_b[9]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[9]_PORT_A_write_enable_reg">QB4_q_b[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[9]_PORT_A_write_enable">QB4_q_b[9]_PORT_A_write_enable</A>, QB4_q_b[9]_clock_0, , , );
<P><A NAME="QB4_q_b[9]_PORT_B_read_enable">QB4_q_b[9]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[9]_PORT_B_read_enable_reg">QB4_q_b[9]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[9]_PORT_B_read_enable">QB4_q_b[9]_PORT_B_read_enable</A>, QB4_q_b[9]_clock_1, , , );
<P><A NAME="QB4_q_b[9]_clock_0">QB4_q_b[9]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[9]_clock_1">QB4_q_b[9]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[9]_clock_enable_0">QB4_q_b[9]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[9]_PORT_B_data_out">QB4_q_b[9]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[9]_PORT_A_data_in_reg">QB4_q_b[9]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[9]_PORT_A_address_reg">QB4_q_b[9]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[9]_PORT_B_address_reg">QB4_q_b[9]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[9]_PORT_A_write_enable_reg">QB4_q_b[9]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[9]_PORT_B_read_enable_reg">QB4_q_b[9]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[9]_clock_0">QB4_q_b[9]_clock_0</A>, <A HREF="#QB4_q_b[9]_clock_1">QB4_q_b[9]_clock_1</A>, <A HREF="#QB4_q_b[9]_clock_enable_0">QB4_q_b[9]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[9]">QB4_q_b[9]</A> = <A HREF="#QB4_q_b[9]_PORT_B_data_out">QB4_q_b[9]_PORT_B_data_out</A>[0];


<P> --HB1_data_out_shift_reg[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[8]">HB1_data_out_shift_reg[8]</A> = DFFEAS(<A HREF="#HB1L98">HB1L98</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#HB1L83">HB1L83</A>,  ,  , <A HREF="#HB1L81">HB1L81</A>,  );


<P> --SB2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
<P><A NAME="SB2_counter_comb_bita3_adder_eqn">SB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[3]">SB2_counter_reg_bit[3]</A> ) + ( !<A HREF="#GB1L1">GB1L1</A> ) + ( <A HREF="#SB2L12">SB2L12</A> );
<P><A NAME="SB2_counter_comb_bita3">SB2_counter_comb_bita3</A> = SUM(<A HREF="#SB2_counter_comb_bita3_adder_eqn">SB2_counter_comb_bita3_adder_eqn</A>);

<P> --SB2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
<P><A NAME="SB2L16_adder_eqn">SB2L16_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[3]">SB2_counter_reg_bit[3]</A> ) + ( !<A HREF="#GB1L1">GB1L1</A> ) + ( <A HREF="#SB2L12">SB2L12</A> );
<P><A NAME="SB2L16">SB2L16</A> = CARRY(<A HREF="#SB2L16_adder_eqn">SB2L16_adder_eqn</A>);


<P> --AC1_td_shift[8] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
<P> --register power-up is low

<P><A NAME="AC1_td_shift[8]">AC1_td_shift[8]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L79">AC1L79</A>, !<A HREF="#A1L150">A1L150</A>, !<A HREF="#A1L156">A1L156</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --SB2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
<P><A NAME="SB2_counter_comb_bita4_adder_eqn">SB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[4]">SB2_counter_reg_bit[4]</A> ) + ( !<A HREF="#GB1L1">GB1L1</A> ) + ( <A HREF="#SB2L16">SB2L16</A> );
<P><A NAME="SB2_counter_comb_bita4">SB2_counter_comb_bita4</A> = SUM(<A HREF="#SB2_counter_comb_bita4_adder_eqn">SB2_counter_comb_bita4_adder_eqn</A>);

<P> --SB2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
<P><A NAME="SB2L20_adder_eqn">SB2L20_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[4]">SB2_counter_reg_bit[4]</A> ) + ( !<A HREF="#GB1L1">GB1L1</A> ) + ( <A HREF="#SB2L16">SB2L16</A> );
<P><A NAME="SB2L20">SB2L20</A> = CARRY(<A HREF="#SB2L20_adder_eqn">SB2L20_adder_eqn</A>);


<P> --SB2_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
<P><A NAME="SB2_counter_comb_bita6_adder_eqn">SB2_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[6]">SB2_counter_reg_bit[6]</A> ) + ( !<A HREF="#GB1L1">GB1L1</A> ) + ( <A HREF="#SB2L24">SB2L24</A> );
<P><A NAME="SB2_counter_comb_bita6">SB2_counter_comb_bita6</A> = SUM(<A HREF="#SB2_counter_comb_bita6_adder_eqn">SB2_counter_comb_bita6_adder_eqn</A>);


<P> --SB2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
<P><A NAME="SB2_counter_comb_bita5_adder_eqn">SB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[5]">SB2_counter_reg_bit[5]</A> ) + ( !<A HREF="#GB1L1">GB1L1</A> ) + ( <A HREF="#SB2L20">SB2L20</A> );
<P><A NAME="SB2_counter_comb_bita5">SB2_counter_comb_bita5</A> = SUM(<A HREF="#SB2_counter_comb_bita5_adder_eqn">SB2_counter_comb_bita5_adder_eqn</A>);

<P> --SB2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
<P><A NAME="SB2L24_adder_eqn">SB2L24_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[5]">SB2_counter_reg_bit[5]</A> ) + ( !<A HREF="#GB1L1">GB1L1</A> ) + ( <A HREF="#SB2L20">SB2L20</A> );
<P><A NAME="SB2L24">SB2L24</A> = CARRY(<A HREF="#SB2L24_adder_eqn">SB2L24_adder_eqn</A>);


<P> --HB1L14 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~13
<P><A NAME="HB1L14_adder_eqn">HB1L14_adder_eqn</A> = ( !<A HREF="#SB3_counter_reg_bit[4]">SB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#HB1L23">HB1L23</A> );
<P><A NAME="HB1L14">HB1L14</A> = SUM(<A HREF="#HB1L14_adder_eqn">HB1L14_adder_eqn</A>);

<P> --HB1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~14
<P><A NAME="HB1L15_adder_eqn">HB1L15_adder_eqn</A> = ( !<A HREF="#SB3_counter_reg_bit[4]">SB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#HB1L23">HB1L23</A> );
<P><A NAME="HB1L15">HB1L15</A> = CARRY(<A HREF="#HB1L15_adder_eqn">HB1L15_adder_eqn</A>);


<P> --HB1L18 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~17
<P><A NAME="HB1L18_adder_eqn">HB1L18_adder_eqn</A> = ( !<A HREF="#SB3_counter_reg_bit[5]">SB3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#HB1L15">HB1L15</A> );
<P><A NAME="HB1L18">HB1L18</A> = SUM(<A HREF="#HB1L18_adder_eqn">HB1L18_adder_eqn</A>);

<P> --HB1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~18
<P><A NAME="HB1L19_adder_eqn">HB1L19_adder_eqn</A> = ( !<A HREF="#SB3_counter_reg_bit[5]">SB3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#HB1L15">HB1L15</A> );
<P><A NAME="HB1L19">HB1L19</A> = CARRY(<A HREF="#HB1L19_adder_eqn">HB1L19_adder_eqn</A>);


<P> --HB1L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~21
<P><A NAME="HB1L22_adder_eqn">HB1L22_adder_eqn</A> = ( !<A HREF="#SB3_counter_reg_bit[3]">SB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#HB1L7">HB1L7</A> );
<P><A NAME="HB1L22">HB1L22</A> = SUM(<A HREF="#HB1L22_adder_eqn">HB1L22_adder_eqn</A>);

<P> --HB1L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~22
<P><A NAME="HB1L23_adder_eqn">HB1L23_adder_eqn</A> = ( !<A HREF="#SB3_counter_reg_bit[3]">SB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#HB1L7">HB1L7</A> );
<P><A NAME="HB1L23">HB1L23</A> = CARRY(<A HREF="#HB1L23_adder_eqn">HB1L23_adder_eqn</A>);


<P> --HB1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~25
<P><A NAME="HB1L26_adder_eqn">HB1L26_adder_eqn</A> = ( !<A HREF="#SB3_counter_reg_bit[6]">SB3_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#HB1L19">HB1L19</A> );
<P><A NAME="HB1L26">HB1L26</A> = SUM(<A HREF="#HB1L26_adder_eqn">HB1L26_adder_eqn</A>);

<P> --HB1L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~26
<P><A NAME="HB1L27_adder_eqn">HB1L27_adder_eqn</A> = ( !<A HREF="#SB3_counter_reg_bit[6]">SB3_counter_reg_bit[6]</A> ) + ( GND ) + ( <A HREF="#HB1L19">HB1L19</A> );
<P><A NAME="HB1L27">HB1L27</A> = CARRY(<A HREF="#HB1L27_adder_eqn">HB1L27_adder_eqn</A>);


<P> --HB1L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~29
<P><A NAME="HB1L30_adder_eqn">HB1L30_adder_eqn</A> = ( !<A HREF="#NB3_full_dff">NB3_full_dff</A> ) + ( VCC ) + ( <A HREF="#HB1L27">HB1L27</A> );
<P><A NAME="HB1L30">HB1L30</A> = SUM(<A HREF="#HB1L30_adder_eqn">HB1L30_adder_eqn</A>);


<P> --SB1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
<P><A NAME="SB1_counter_comb_bita5_adder_eqn">SB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[5]">SB1_counter_reg_bit[5]</A> ) + ( !<A HREF="#GB1L4">GB1L4</A> ) + ( <A HREF="#SB1L20">SB1L20</A> );
<P><A NAME="SB1_counter_comb_bita5">SB1_counter_comb_bita5</A> = SUM(<A HREF="#SB1_counter_comb_bita5_adder_eqn">SB1_counter_comb_bita5_adder_eqn</A>);

<P> --SB1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
<P><A NAME="SB1L24_adder_eqn">SB1L24_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[5]">SB1_counter_reg_bit[5]</A> ) + ( !<A HREF="#GB1L4">GB1L4</A> ) + ( <A HREF="#SB1L20">SB1L20</A> );
<P><A NAME="SB1L24">SB1L24</A> = CARRY(<A HREF="#SB1L24_adder_eqn">SB1L24_adder_eqn</A>);


<P> --SB1_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
<P><A NAME="SB1_counter_comb_bita6_adder_eqn">SB1_counter_comb_bita6_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[6]">SB1_counter_reg_bit[6]</A> ) + ( !<A HREF="#GB1L4">GB1L4</A> ) + ( <A HREF="#SB1L24">SB1L24</A> );
<P><A NAME="SB1_counter_comb_bita6">SB1_counter_comb_bita6</A> = SUM(<A HREF="#SB1_counter_comb_bita6_adder_eqn">SB1_counter_comb_bita6_adder_eqn</A>);


<P> --SB1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
<P><A NAME="SB1_counter_comb_bita0_adder_eqn">SB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[0]">SB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB1_counter_comb_bita0">SB1_counter_comb_bita0</A> = SUM(<A HREF="#SB1_counter_comb_bita0_adder_eqn">SB1_counter_comb_bita0_adder_eqn</A>);

<P> --SB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
<P><A NAME="SB1L4_adder_eqn">SB1L4_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[0]">SB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SB1L4">SB1L4</A> = CARRY(<A HREF="#SB1L4_adder_eqn">SB1L4_adder_eqn</A>);


<P> --SB1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
<P><A NAME="SB1_counter_comb_bita1_adder_eqn">SB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[1]">SB1_counter_reg_bit[1]</A> ) + ( !<A HREF="#GB1L4">GB1L4</A> ) + ( <A HREF="#SB1L4">SB1L4</A> );
<P><A NAME="SB1_counter_comb_bita1">SB1_counter_comb_bita1</A> = SUM(<A HREF="#SB1_counter_comb_bita1_adder_eqn">SB1_counter_comb_bita1_adder_eqn</A>);

<P> --SB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
<P><A NAME="SB1L8_adder_eqn">SB1L8_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[1]">SB1_counter_reg_bit[1]</A> ) + ( !<A HREF="#GB1L4">GB1L4</A> ) + ( <A HREF="#SB1L4">SB1L4</A> );
<P><A NAME="SB1L8">SB1L8</A> = CARRY(<A HREF="#SB1L8_adder_eqn">SB1L8_adder_eqn</A>);


<P> --SB1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
<P><A NAME="SB1_counter_comb_bita2_adder_eqn">SB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[2]">SB1_counter_reg_bit[2]</A> ) + ( !<A HREF="#GB1L4">GB1L4</A> ) + ( <A HREF="#SB1L8">SB1L8</A> );
<P><A NAME="SB1_counter_comb_bita2">SB1_counter_comb_bita2</A> = SUM(<A HREF="#SB1_counter_comb_bita2_adder_eqn">SB1_counter_comb_bita2_adder_eqn</A>);

<P> --SB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
<P><A NAME="SB1L12_adder_eqn">SB1L12_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[2]">SB1_counter_reg_bit[2]</A> ) + ( !<A HREF="#GB1L4">GB1L4</A> ) + ( <A HREF="#SB1L8">SB1L8</A> );
<P><A NAME="SB1L12">SB1L12</A> = CARRY(<A HREF="#SB1L12_adder_eqn">SB1L12_adder_eqn</A>);


<P> --SB1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
<P><A NAME="SB1_counter_comb_bita3_adder_eqn">SB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[3]">SB1_counter_reg_bit[3]</A> ) + ( !<A HREF="#GB1L4">GB1L4</A> ) + ( <A HREF="#SB1L12">SB1L12</A> );
<P><A NAME="SB1_counter_comb_bita3">SB1_counter_comb_bita3</A> = SUM(<A HREF="#SB1_counter_comb_bita3_adder_eqn">SB1_counter_comb_bita3_adder_eqn</A>);

<P> --SB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
<P><A NAME="SB1L16_adder_eqn">SB1L16_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[3]">SB1_counter_reg_bit[3]</A> ) + ( !<A HREF="#GB1L4">GB1L4</A> ) + ( <A HREF="#SB1L12">SB1L12</A> );
<P><A NAME="SB1L16">SB1L16</A> = CARRY(<A HREF="#SB1L16_adder_eqn">SB1L16_adder_eqn</A>);


<P> --SB1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
<P><A NAME="SB1_counter_comb_bita4_adder_eqn">SB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[4]">SB1_counter_reg_bit[4]</A> ) + ( !<A HREF="#GB1L4">GB1L4</A> ) + ( <A HREF="#SB1L16">SB1L16</A> );
<P><A NAME="SB1_counter_comb_bita4">SB1_counter_comb_bita4</A> = SUM(<A HREF="#SB1_counter_comb_bita4_adder_eqn">SB1_counter_comb_bita4_adder_eqn</A>);

<P> --SB1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
<P><A NAME="SB1L20_adder_eqn">SB1L20_adder_eqn</A> = ( <A HREF="#SB1_counter_reg_bit[4]">SB1_counter_reg_bit[4]</A> ) + ( !<A HREF="#GB1L4">GB1L4</A> ) + ( <A HREF="#SB1L16">SB1L16</A> );
<P><A NAME="SB1L20">SB1L20</A> = CARRY(<A HREF="#SB1L20_adder_eqn">SB1L20_adder_eqn</A>);


<P> --UE1_sr[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
<P> --register power-up is low

<P><A NAME="UE1_sr[16]">UE1_sr[16]</A> = DFFEAS(<A HREF="#UE1L87">UE1L87</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --SB2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
<P><A NAME="SB2_counter_comb_bita1_adder_eqn">SB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[1]">SB2_counter_reg_bit[1]</A> ) + ( !<A HREF="#GB1L1">GB1L1</A> ) + ( <A HREF="#SB2L4">SB2L4</A> );
<P><A NAME="SB2_counter_comb_bita1">SB2_counter_comb_bita1</A> = SUM(<A HREF="#SB2_counter_comb_bita1_adder_eqn">SB2_counter_comb_bita1_adder_eqn</A>);

<P> --SB2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
<P><A NAME="SB2L8_adder_eqn">SB2L8_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[1]">SB2_counter_reg_bit[1]</A> ) + ( !<A HREF="#GB1L1">GB1L1</A> ) + ( <A HREF="#SB2L4">SB2L4</A> );
<P><A NAME="SB2L8">SB2L8</A> = CARRY(<A HREF="#SB2L8_adder_eqn">SB2L8_adder_eqn</A>);


<P> --SB2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
<P><A NAME="SB2_counter_comb_bita2_adder_eqn">SB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[2]">SB2_counter_reg_bit[2]</A> ) + ( !<A HREF="#GB1L1">GB1L1</A> ) + ( <A HREF="#SB2L8">SB2L8</A> );
<P><A NAME="SB2_counter_comb_bita2">SB2_counter_comb_bita2</A> = SUM(<A HREF="#SB2_counter_comb_bita2_adder_eqn">SB2_counter_comb_bita2_adder_eqn</A>);

<P> --SB2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
<P><A NAME="SB2L12_adder_eqn">SB2L12_adder_eqn</A> = ( <A HREF="#SB2_counter_reg_bit[2]">SB2_counter_reg_bit[2]</A> ) + ( !<A HREF="#GB1L1">GB1L1</A> ) + ( <A HREF="#SB2L8">SB2L8</A> );
<P><A NAME="SB2L12">SB2L12</A> = CARRY(<A HREF="#SB2L12_adder_eqn">SB2L12_adder_eqn</A>);


<P> --WB1_shiftreg_data[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[15]">WB1_shiftreg_data[15]</A> = DFFEAS(<A HREF="#WB1L89">WB1L89</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#WB1L55">WB1L55</A>,  );


<P> --UB1_data_out[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[16]
<P> --register power-up is low

<P><A NAME="UB1_data_out[16]">UB1_data_out[16]</A> = DFFEAS(<A HREF="#YB1L3">YB1L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --S1_address_for_transfer[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[5]
<P> --register power-up is low

<P><A NAME="S1_address_for_transfer[5]">S1_address_for_transfer[5]</A> = DFFEAS(<A HREF="#S1_address_reg[5]">S1_address_reg[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L116">S1L116</A>,  ,  , <A HREF="#S1L113">S1L113</A>,  );


<P> --UE1_sr[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
<P> --register power-up is low

<P><A NAME="UE1_sr[24]">UE1_sr[24]</A> = DFFEAS(<A HREF="#UE1L88">UE1L88</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  , <A HREF="#UE1L29">UE1L29</A>,  );


<P> --GE1_break_readreg[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[22]">GE1_break_readreg[22]</A> = DFFEAS(<A HREF="#TE1_jdo[22]">TE1_jdo[22]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --GB1_data_in_shift_reg[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[1]
<P> --register power-up is low

<P><A NAME="GB1_data_in_shift_reg[1]">GB1_data_in_shift_reg[1]</A> = DFFEAS(<A HREF="#GB1_data_in_shift_reg[0]">GB1_data_in_shift_reg[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GB1L19">GB1L19</A>,  ,  , <A HREF="#R1L7">R1L7</A>,  );


<P> --S1_data_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[1]
<P> --register power-up is low

<P><A NAME="S1_data_reg[1]">S1_data_reg[1]</A> = DFFEAS(<A HREF="#YD1_d_writedata[1]">YD1_d_writedata[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L43">S1L43</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --UB1_data_out[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[2]
<P> --register power-up is low

<P><A NAME="UB1_data_out[2]">UB1_data_out[2]</A> = DFFEAS(<A HREF="#VB1L2">VB1L2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --JC1_q_b[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC1_q_b[3]_PORT_A_data_in">JC1_q_b[3]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[3]">YD1_d_writedata[3]</A>;
<P><A NAME="JC1_q_b[3]_PORT_A_data_in_reg">JC1_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC1_q_b[3]_PORT_A_data_in">JC1_q_b[3]_PORT_A_data_in</A>, JC1_q_b[3]_clock_0, , , );
<P><A NAME="JC1_q_b[3]_PORT_A_address">JC1_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#KC2_counter_reg_bit[0]">KC2_counter_reg_bit[0]</A>, <A HREF="#KC2_counter_reg_bit[1]">KC2_counter_reg_bit[1]</A>, <A HREF="#KC2_counter_reg_bit[2]">KC2_counter_reg_bit[2]</A>, <A HREF="#KC2_counter_reg_bit[3]">KC2_counter_reg_bit[3]</A>, <A HREF="#KC2_counter_reg_bit[4]">KC2_counter_reg_bit[4]</A>, <A HREF="#KC2_counter_reg_bit[5]">KC2_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[3]_PORT_A_address_reg">JC1_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC1_q_b[3]_PORT_A_address">JC1_q_b[3]_PORT_A_address</A>, JC1_q_b[3]_clock_0, , , );
<P><A NAME="JC1_q_b[3]_PORT_B_address">JC1_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#KC1_counter_reg_bit[0]">KC1_counter_reg_bit[0]</A>, <A HREF="#KC1_counter_reg_bit[1]">KC1_counter_reg_bit[1]</A>, <A HREF="#KC1_counter_reg_bit[2]">KC1_counter_reg_bit[2]</A>, <A HREF="#KC1_counter_reg_bit[3]">KC1_counter_reg_bit[3]</A>, <A HREF="#KC1_counter_reg_bit[4]">KC1_counter_reg_bit[4]</A>, <A HREF="#KC1_counter_reg_bit[5]">KC1_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[3]_PORT_B_address_reg">JC1_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC1_q_b[3]_PORT_B_address">JC1_q_b[3]_PORT_B_address</A>, JC1_q_b[3]_clock_1, , , JC1_q_b[3]_clock_enable_1);
<P><A NAME="JC1_q_b[3]_PORT_A_write_enable">JC1_q_b[3]_PORT_A_write_enable</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[3]_PORT_A_write_enable_reg">JC1_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[3]_PORT_A_write_enable">JC1_q_b[3]_PORT_A_write_enable</A>, JC1_q_b[3]_clock_0, , , );
<P><A NAME="JC1_q_b[3]_PORT_B_read_enable">JC1_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC1_q_b[3]_PORT_B_read_enable_reg">JC1_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[3]_PORT_B_read_enable">JC1_q_b[3]_PORT_B_read_enable</A>, JC1_q_b[3]_clock_1, , , JC1_q_b[3]_clock_enable_1);
<P><A NAME="JC1_q_b[3]_clock_0">JC1_q_b[3]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[3]_clock_1">JC1_q_b[3]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[3]_clock_enable_0">JC1_q_b[3]_clock_enable_0</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[3]_clock_enable_1">JC1_q_b[3]_clock_enable_1</A> = <A HREF="#U1L82">U1L82</A>;
<P><A NAME="JC1_q_b[3]_PORT_B_data_out">JC1_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC1_q_b[3]_PORT_A_data_in_reg">JC1_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#JC1_q_b[3]_PORT_A_address_reg">JC1_q_b[3]_PORT_A_address_reg</A>, <A HREF="#JC1_q_b[3]_PORT_B_address_reg">JC1_q_b[3]_PORT_B_address_reg</A>, <A HREF="#JC1_q_b[3]_PORT_A_write_enable_reg">JC1_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC1_q_b[3]_PORT_B_read_enable_reg">JC1_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC1_q_b[3]_clock_0">JC1_q_b[3]_clock_0</A>, <A HREF="#JC1_q_b[3]_clock_1">JC1_q_b[3]_clock_1</A>, <A HREF="#JC1_q_b[3]_clock_enable_0">JC1_q_b[3]_clock_enable_0</A>, <A HREF="#JC1_q_b[3]_clock_enable_1">JC1_q_b[3]_clock_enable_1</A>, , , , );
<P><A NAME="JC1_q_b[3]">JC1_q_b[3]</A> = <A HREF="#JC1_q_b[3]_PORT_B_data_out">JC1_q_b[3]_PORT_B_data_out</A>[0];


<P> --AC1_count[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
<P> --register power-up is low

<P><A NAME="AC1_count[3]">AC1_count[3]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_count[2]">AC1_count[2]</A>, !<A HREF="#A1L150">A1L150</A>, !<A HREF="#A1L156">A1L156</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --UE1_sr[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
<P> --register power-up is low

<P><A NAME="UE1_sr[8]">UE1_sr[8]</A> = DFFEAS(<A HREF="#UE1L89">UE1L89</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L25">UE1L25</A>,  ,  , <A HREF="#UE1L24">UE1L24</A>,  );


<P> --GE1_break_readreg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[6]">GE1_break_readreg[6]</A> = DFFEAS(<A HREF="#TE1_jdo[6]">TE1_jdo[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --WB1_shiftreg_data[20] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[20]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[20]">WB1_shiftreg_data[20]</A> = DFFEAS(<A HREF="#WB1L90">WB1L90</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[20] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[20]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[20]">WB1_shiftreg_mask[20]</A> = DFFEAS(<A HREF="#WB1L132">WB1L132</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --QB3_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[8]_PORT_A_data_in">QB3_q_b[8]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[8]">YD1_d_writedata[8]</A>;
<P><A NAME="QB3_q_b[8]_PORT_A_data_in_reg">QB3_q_b[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[8]_PORT_A_data_in">QB3_q_b[8]_PORT_A_data_in</A>, QB3_q_b[8]_clock_0, , , );
<P><A NAME="QB3_q_b[8]_PORT_A_address">QB3_q_b[8]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[8]_PORT_A_address_reg">QB3_q_b[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[8]_PORT_A_address">QB3_q_b[8]_PORT_A_address</A>, QB3_q_b[8]_clock_0, , , );
<P><A NAME="QB3_q_b[8]_PORT_B_address">QB3_q_b[8]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[8]_PORT_B_address_reg">QB3_q_b[8]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[8]_PORT_B_address">QB3_q_b[8]_PORT_B_address</A>, QB3_q_b[8]_clock_1, , , );
<P><A NAME="QB3_q_b[8]_PORT_A_write_enable">QB3_q_b[8]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[8]_PORT_A_write_enable_reg">QB3_q_b[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[8]_PORT_A_write_enable">QB3_q_b[8]_PORT_A_write_enable</A>, QB3_q_b[8]_clock_0, , , );
<P><A NAME="QB3_q_b[8]_PORT_B_read_enable">QB3_q_b[8]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[8]_PORT_B_read_enable_reg">QB3_q_b[8]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[8]_PORT_B_read_enable">QB3_q_b[8]_PORT_B_read_enable</A>, QB3_q_b[8]_clock_1, , , );
<P><A NAME="QB3_q_b[8]_clock_0">QB3_q_b[8]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[8]_clock_1">QB3_q_b[8]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[8]_clock_enable_0">QB3_q_b[8]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[8]_PORT_B_data_out">QB3_q_b[8]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[8]_PORT_A_data_in_reg">QB3_q_b[8]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[8]_PORT_A_address_reg">QB3_q_b[8]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[8]_PORT_B_address_reg">QB3_q_b[8]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[8]_PORT_A_write_enable_reg">QB3_q_b[8]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[8]_PORT_B_read_enable_reg">QB3_q_b[8]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[8]_clock_0">QB3_q_b[8]_clock_0</A>, <A HREF="#QB3_q_b[8]_clock_1">QB3_q_b[8]_clock_1</A>, <A HREF="#QB3_q_b[8]_clock_enable_0">QB3_q_b[8]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[8]">QB3_q_b[8]</A> = <A HREF="#QB3_q_b[8]_PORT_B_data_out">QB3_q_b[8]_PORT_B_data_out</A>[0];


<P> --QB4_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[8]_PORT_A_data_in">QB4_q_b[8]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[8]">YD1_d_writedata[8]</A>;
<P><A NAME="QB4_q_b[8]_PORT_A_data_in_reg">QB4_q_b[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[8]_PORT_A_data_in">QB4_q_b[8]_PORT_A_data_in</A>, QB4_q_b[8]_clock_0, , , );
<P><A NAME="QB4_q_b[8]_PORT_A_address">QB4_q_b[8]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[8]_PORT_A_address_reg">QB4_q_b[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[8]_PORT_A_address">QB4_q_b[8]_PORT_A_address</A>, QB4_q_b[8]_clock_0, , , );
<P><A NAME="QB4_q_b[8]_PORT_B_address">QB4_q_b[8]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[8]_PORT_B_address_reg">QB4_q_b[8]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[8]_PORT_B_address">QB4_q_b[8]_PORT_B_address</A>, QB4_q_b[8]_clock_1, , , );
<P><A NAME="QB4_q_b[8]_PORT_A_write_enable">QB4_q_b[8]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[8]_PORT_A_write_enable_reg">QB4_q_b[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[8]_PORT_A_write_enable">QB4_q_b[8]_PORT_A_write_enable</A>, QB4_q_b[8]_clock_0, , , );
<P><A NAME="QB4_q_b[8]_PORT_B_read_enable">QB4_q_b[8]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[8]_PORT_B_read_enable_reg">QB4_q_b[8]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[8]_PORT_B_read_enable">QB4_q_b[8]_PORT_B_read_enable</A>, QB4_q_b[8]_clock_1, , , );
<P><A NAME="QB4_q_b[8]_clock_0">QB4_q_b[8]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[8]_clock_1">QB4_q_b[8]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[8]_clock_enable_0">QB4_q_b[8]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[8]_PORT_B_data_out">QB4_q_b[8]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[8]_PORT_A_data_in_reg">QB4_q_b[8]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[8]_PORT_A_address_reg">QB4_q_b[8]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[8]_PORT_B_address_reg">QB4_q_b[8]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[8]_PORT_A_write_enable_reg">QB4_q_b[8]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[8]_PORT_B_read_enable_reg">QB4_q_b[8]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[8]_clock_0">QB4_q_b[8]_clock_0</A>, <A HREF="#QB4_q_b[8]_clock_1">QB4_q_b[8]_clock_1</A>, <A HREF="#QB4_q_b[8]_clock_enable_0">QB4_q_b[8]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[8]">QB4_q_b[8]</A> = <A HREF="#QB4_q_b[8]_PORT_B_data_out">QB4_q_b[8]_PORT_B_data_out</A>[0];


<P> --HB1_data_out_shift_reg[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[7]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[7]">HB1_data_out_shift_reg[7]</A> = DFFEAS(<A HREF="#HB1L99">HB1L99</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#HB1L83">HB1L83</A>,  ,  , <A HREF="#HB1L81">HB1L81</A>,  );


<P> --UE1_sr[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
<P> --register power-up is low

<P><A NAME="UE1_sr[14]">UE1_sr[14]</A> = DFFEAS(<A HREF="#UE1L90">UE1L90</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L25">UE1L25</A>,  ,  , <A HREF="#UE1L24">UE1L24</A>,  );


<P> --UE1_sr[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
<P> --register power-up is low

<P><A NAME="UE1_sr[11]">UE1_sr[11]</A> = DFFEAS(<A HREF="#UE1L93">UE1L93</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L25">UE1L25</A>,  ,  , <A HREF="#UE1L24">UE1L24</A>,  );


<P> --UE1_sr[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
<P> --register power-up is low

<P><A NAME="UE1_sr[13]">UE1_sr[13]</A> = DFFEAS(<A HREF="#UE1L94">UE1L94</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L25">UE1L25</A>,  ,  , <A HREF="#UE1L24">UE1L24</A>,  );


<P> --UE1_sr[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
<P> --register power-up is low

<P><A NAME="UE1_sr[12]">UE1_sr[12]</A> = DFFEAS(<A HREF="#UE1L95">UE1L95</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L25">UE1L25</A>,  ,  , <A HREF="#UE1L24">UE1L24</A>,  );


<P> --UE1_sr[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
<P> --register power-up is low

<P><A NAME="UE1_sr[10]">UE1_sr[10]</A> = DFFEAS(<A HREF="#UE1L96">UE1L96</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L25">UE1L25</A>,  ,  , <A HREF="#UE1L24">UE1L24</A>,  );


<P> --UE1_sr[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
<P> --register power-up is low

<P><A NAME="UE1_sr[9]">UE1_sr[9]</A> = DFFEAS(<A HREF="#UE1L97">UE1L97</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L25">UE1L25</A>,  ,  , <A HREF="#UE1L24">UE1L24</A>,  );


<P> --GE1_break_readreg[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[15]">GE1_break_readreg[15]</A> = DFFEAS(<A HREF="#TE1_jdo[15]">TE1_jdo[15]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --WB1_shiftreg_data[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[14]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[14]">WB1_shiftreg_data[14]</A> = DFFEAS(<A HREF="#WB1L91">WB1L91</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#WB1L55">WB1L55</A>,  );


<P> --UB1_data_out[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[15]
<P> --register power-up is low

<P><A NAME="UB1_data_out[15]">UB1_data_out[15]</A> = DFFEAS(<A HREF="#YB1L4">YB1L4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --S1_address_for_transfer[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[4]
<P> --register power-up is low

<P><A NAME="S1_address_for_transfer[4]">S1_address_for_transfer[4]</A> = DFFEAS(<A HREF="#S1_address_reg[4]">S1_address_reg[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L116">S1L116</A>,  ,  , <A HREF="#S1L113">S1L113</A>,  );


<P> --GE1_break_readreg[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[23]">GE1_break_readreg[23]</A> = DFFEAS(<A HREF="#TE1_jdo[23]">TE1_jdo[23]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --JC1_q_b[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC1_q_b[4]_PORT_A_data_in">JC1_q_b[4]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[4]">YD1_d_writedata[4]</A>;
<P><A NAME="JC1_q_b[4]_PORT_A_data_in_reg">JC1_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC1_q_b[4]_PORT_A_data_in">JC1_q_b[4]_PORT_A_data_in</A>, JC1_q_b[4]_clock_0, , , );
<P><A NAME="JC1_q_b[4]_PORT_A_address">JC1_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#KC2_counter_reg_bit[0]">KC2_counter_reg_bit[0]</A>, <A HREF="#KC2_counter_reg_bit[1]">KC2_counter_reg_bit[1]</A>, <A HREF="#KC2_counter_reg_bit[2]">KC2_counter_reg_bit[2]</A>, <A HREF="#KC2_counter_reg_bit[3]">KC2_counter_reg_bit[3]</A>, <A HREF="#KC2_counter_reg_bit[4]">KC2_counter_reg_bit[4]</A>, <A HREF="#KC2_counter_reg_bit[5]">KC2_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[4]_PORT_A_address_reg">JC1_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC1_q_b[4]_PORT_A_address">JC1_q_b[4]_PORT_A_address</A>, JC1_q_b[4]_clock_0, , , );
<P><A NAME="JC1_q_b[4]_PORT_B_address">JC1_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#KC1_counter_reg_bit[0]">KC1_counter_reg_bit[0]</A>, <A HREF="#KC1_counter_reg_bit[1]">KC1_counter_reg_bit[1]</A>, <A HREF="#KC1_counter_reg_bit[2]">KC1_counter_reg_bit[2]</A>, <A HREF="#KC1_counter_reg_bit[3]">KC1_counter_reg_bit[3]</A>, <A HREF="#KC1_counter_reg_bit[4]">KC1_counter_reg_bit[4]</A>, <A HREF="#KC1_counter_reg_bit[5]">KC1_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[4]_PORT_B_address_reg">JC1_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC1_q_b[4]_PORT_B_address">JC1_q_b[4]_PORT_B_address</A>, JC1_q_b[4]_clock_1, , , JC1_q_b[4]_clock_enable_1);
<P><A NAME="JC1_q_b[4]_PORT_A_write_enable">JC1_q_b[4]_PORT_A_write_enable</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[4]_PORT_A_write_enable_reg">JC1_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[4]_PORT_A_write_enable">JC1_q_b[4]_PORT_A_write_enable</A>, JC1_q_b[4]_clock_0, , , );
<P><A NAME="JC1_q_b[4]_PORT_B_read_enable">JC1_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC1_q_b[4]_PORT_B_read_enable_reg">JC1_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[4]_PORT_B_read_enable">JC1_q_b[4]_PORT_B_read_enable</A>, JC1_q_b[4]_clock_1, , , JC1_q_b[4]_clock_enable_1);
<P><A NAME="JC1_q_b[4]_clock_0">JC1_q_b[4]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[4]_clock_1">JC1_q_b[4]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[4]_clock_enable_0">JC1_q_b[4]_clock_enable_0</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[4]_clock_enable_1">JC1_q_b[4]_clock_enable_1</A> = <A HREF="#U1L82">U1L82</A>;
<P><A NAME="JC1_q_b[4]_PORT_B_data_out">JC1_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC1_q_b[4]_PORT_A_data_in_reg">JC1_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#JC1_q_b[4]_PORT_A_address_reg">JC1_q_b[4]_PORT_A_address_reg</A>, <A HREF="#JC1_q_b[4]_PORT_B_address_reg">JC1_q_b[4]_PORT_B_address_reg</A>, <A HREF="#JC1_q_b[4]_PORT_A_write_enable_reg">JC1_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC1_q_b[4]_PORT_B_read_enable_reg">JC1_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC1_q_b[4]_clock_0">JC1_q_b[4]_clock_0</A>, <A HREF="#JC1_q_b[4]_clock_1">JC1_q_b[4]_clock_1</A>, <A HREF="#JC1_q_b[4]_clock_enable_0">JC1_q_b[4]_clock_enable_0</A>, <A HREF="#JC1_q_b[4]_clock_enable_1">JC1_q_b[4]_clock_enable_1</A>, , , , );
<P><A NAME="JC1_q_b[4]">JC1_q_b[4]</A> = <A HREF="#JC1_q_b[4]_PORT_B_data_out">JC1_q_b[4]_PORT_B_data_out</A>[0];


<P> --AC1_count[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
<P> --register power-up is low

<P><A NAME="AC1_count[2]">AC1_count[2]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_count[1]">AC1_count[1]</A>, !<A HREF="#A1L150">A1L150</A>, !<A HREF="#A1L156">A1L156</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --GE1_break_readreg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[7]">GE1_break_readreg[7]</A> = DFFEAS(<A HREF="#TE1_jdo[7]">TE1_jdo[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --WB1_shiftreg_data[19] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[19]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[19]">WB1_shiftreg_data[19]</A> = DFFEAS(<A HREF="#WB1L92">WB1L92</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[19] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[19]">WB1_shiftreg_mask[19]</A> = DFFEAS(<A HREF="#WB1L133">WB1L133</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --QB3_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[7]_PORT_A_data_in">QB3_q_b[7]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[7]">YD1_d_writedata[7]</A>;
<P><A NAME="QB3_q_b[7]_PORT_A_data_in_reg">QB3_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[7]_PORT_A_data_in">QB3_q_b[7]_PORT_A_data_in</A>, QB3_q_b[7]_clock_0, , , );
<P><A NAME="QB3_q_b[7]_PORT_A_address">QB3_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[7]_PORT_A_address_reg">QB3_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[7]_PORT_A_address">QB3_q_b[7]_PORT_A_address</A>, QB3_q_b[7]_clock_0, , , );
<P><A NAME="QB3_q_b[7]_PORT_B_address">QB3_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[7]_PORT_B_address_reg">QB3_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[7]_PORT_B_address">QB3_q_b[7]_PORT_B_address</A>, QB3_q_b[7]_clock_1, , , );
<P><A NAME="QB3_q_b[7]_PORT_A_write_enable">QB3_q_b[7]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[7]_PORT_A_write_enable_reg">QB3_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[7]_PORT_A_write_enable">QB3_q_b[7]_PORT_A_write_enable</A>, QB3_q_b[7]_clock_0, , , );
<P><A NAME="QB3_q_b[7]_PORT_B_read_enable">QB3_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[7]_PORT_B_read_enable_reg">QB3_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[7]_PORT_B_read_enable">QB3_q_b[7]_PORT_B_read_enable</A>, QB3_q_b[7]_clock_1, , , );
<P><A NAME="QB3_q_b[7]_clock_0">QB3_q_b[7]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[7]_clock_1">QB3_q_b[7]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[7]_clock_enable_0">QB3_q_b[7]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[7]_PORT_B_data_out">QB3_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[7]_PORT_A_data_in_reg">QB3_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[7]_PORT_A_address_reg">QB3_q_b[7]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[7]_PORT_B_address_reg">QB3_q_b[7]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[7]_PORT_A_write_enable_reg">QB3_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[7]_PORT_B_read_enable_reg">QB3_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[7]_clock_0">QB3_q_b[7]_clock_0</A>, <A HREF="#QB3_q_b[7]_clock_1">QB3_q_b[7]_clock_1</A>, <A HREF="#QB3_q_b[7]_clock_enable_0">QB3_q_b[7]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[7]">QB3_q_b[7]</A> = <A HREF="#QB3_q_b[7]_PORT_B_data_out">QB3_q_b[7]_PORT_B_data_out</A>[0];


<P> --QB4_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[7]_PORT_A_data_in">QB4_q_b[7]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[7]">YD1_d_writedata[7]</A>;
<P><A NAME="QB4_q_b[7]_PORT_A_data_in_reg">QB4_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[7]_PORT_A_data_in">QB4_q_b[7]_PORT_A_data_in</A>, QB4_q_b[7]_clock_0, , , );
<P><A NAME="QB4_q_b[7]_PORT_A_address">QB4_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[7]_PORT_A_address_reg">QB4_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[7]_PORT_A_address">QB4_q_b[7]_PORT_A_address</A>, QB4_q_b[7]_clock_0, , , );
<P><A NAME="QB4_q_b[7]_PORT_B_address">QB4_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[7]_PORT_B_address_reg">QB4_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[7]_PORT_B_address">QB4_q_b[7]_PORT_B_address</A>, QB4_q_b[7]_clock_1, , , );
<P><A NAME="QB4_q_b[7]_PORT_A_write_enable">QB4_q_b[7]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[7]_PORT_A_write_enable_reg">QB4_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[7]_PORT_A_write_enable">QB4_q_b[7]_PORT_A_write_enable</A>, QB4_q_b[7]_clock_0, , , );
<P><A NAME="QB4_q_b[7]_PORT_B_read_enable">QB4_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[7]_PORT_B_read_enable_reg">QB4_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[7]_PORT_B_read_enable">QB4_q_b[7]_PORT_B_read_enable</A>, QB4_q_b[7]_clock_1, , , );
<P><A NAME="QB4_q_b[7]_clock_0">QB4_q_b[7]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[7]_clock_1">QB4_q_b[7]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[7]_clock_enable_0">QB4_q_b[7]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[7]_PORT_B_data_out">QB4_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[7]_PORT_A_data_in_reg">QB4_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[7]_PORT_A_address_reg">QB4_q_b[7]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[7]_PORT_B_address_reg">QB4_q_b[7]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[7]_PORT_A_write_enable_reg">QB4_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[7]_PORT_B_read_enable_reg">QB4_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[7]_clock_0">QB4_q_b[7]_clock_0</A>, <A HREF="#QB4_q_b[7]_clock_1">QB4_q_b[7]_clock_1</A>, <A HREF="#QB4_q_b[7]_clock_enable_0">QB4_q_b[7]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[7]">QB4_q_b[7]</A> = <A HREF="#QB4_q_b[7]_PORT_B_data_out">QB4_q_b[7]_PORT_B_data_out</A>[0];


<P> --HB1_data_out_shift_reg[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[6]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[6]">HB1_data_out_shift_reg[6]</A> = DFFEAS(<A HREF="#HB1L100">HB1L100</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#HB1L83">HB1L83</A>,  ,  , <A HREF="#HB1L81">HB1L81</A>,  );


<P> --JC1_q_b[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC1_q_b[5]_PORT_A_data_in">JC1_q_b[5]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[5]">YD1_d_writedata[5]</A>;
<P><A NAME="JC1_q_b[5]_PORT_A_data_in_reg">JC1_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC1_q_b[5]_PORT_A_data_in">JC1_q_b[5]_PORT_A_data_in</A>, JC1_q_b[5]_clock_0, , , );
<P><A NAME="JC1_q_b[5]_PORT_A_address">JC1_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#KC2_counter_reg_bit[0]">KC2_counter_reg_bit[0]</A>, <A HREF="#KC2_counter_reg_bit[1]">KC2_counter_reg_bit[1]</A>, <A HREF="#KC2_counter_reg_bit[2]">KC2_counter_reg_bit[2]</A>, <A HREF="#KC2_counter_reg_bit[3]">KC2_counter_reg_bit[3]</A>, <A HREF="#KC2_counter_reg_bit[4]">KC2_counter_reg_bit[4]</A>, <A HREF="#KC2_counter_reg_bit[5]">KC2_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[5]_PORT_A_address_reg">JC1_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC1_q_b[5]_PORT_A_address">JC1_q_b[5]_PORT_A_address</A>, JC1_q_b[5]_clock_0, , , );
<P><A NAME="JC1_q_b[5]_PORT_B_address">JC1_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#KC1_counter_reg_bit[0]">KC1_counter_reg_bit[0]</A>, <A HREF="#KC1_counter_reg_bit[1]">KC1_counter_reg_bit[1]</A>, <A HREF="#KC1_counter_reg_bit[2]">KC1_counter_reg_bit[2]</A>, <A HREF="#KC1_counter_reg_bit[3]">KC1_counter_reg_bit[3]</A>, <A HREF="#KC1_counter_reg_bit[4]">KC1_counter_reg_bit[4]</A>, <A HREF="#KC1_counter_reg_bit[5]">KC1_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[5]_PORT_B_address_reg">JC1_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC1_q_b[5]_PORT_B_address">JC1_q_b[5]_PORT_B_address</A>, JC1_q_b[5]_clock_1, , , JC1_q_b[5]_clock_enable_1);
<P><A NAME="JC1_q_b[5]_PORT_A_write_enable">JC1_q_b[5]_PORT_A_write_enable</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[5]_PORT_A_write_enable_reg">JC1_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[5]_PORT_A_write_enable">JC1_q_b[5]_PORT_A_write_enable</A>, JC1_q_b[5]_clock_0, , , );
<P><A NAME="JC1_q_b[5]_PORT_B_read_enable">JC1_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC1_q_b[5]_PORT_B_read_enable_reg">JC1_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[5]_PORT_B_read_enable">JC1_q_b[5]_PORT_B_read_enable</A>, JC1_q_b[5]_clock_1, , , JC1_q_b[5]_clock_enable_1);
<P><A NAME="JC1_q_b[5]_clock_0">JC1_q_b[5]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[5]_clock_1">JC1_q_b[5]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[5]_clock_enable_0">JC1_q_b[5]_clock_enable_0</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[5]_clock_enable_1">JC1_q_b[5]_clock_enable_1</A> = <A HREF="#U1L82">U1L82</A>;
<P><A NAME="JC1_q_b[5]_PORT_B_data_out">JC1_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC1_q_b[5]_PORT_A_data_in_reg">JC1_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#JC1_q_b[5]_PORT_A_address_reg">JC1_q_b[5]_PORT_A_address_reg</A>, <A HREF="#JC1_q_b[5]_PORT_B_address_reg">JC1_q_b[5]_PORT_B_address_reg</A>, <A HREF="#JC1_q_b[5]_PORT_A_write_enable_reg">JC1_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC1_q_b[5]_PORT_B_read_enable_reg">JC1_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC1_q_b[5]_clock_0">JC1_q_b[5]_clock_0</A>, <A HREF="#JC1_q_b[5]_clock_1">JC1_q_b[5]_clock_1</A>, <A HREF="#JC1_q_b[5]_clock_enable_0">JC1_q_b[5]_clock_enable_0</A>, <A HREF="#JC1_q_b[5]_clock_enable_1">JC1_q_b[5]_clock_enable_1</A>, , , , );
<P><A NAME="JC1_q_b[5]">JC1_q_b[5]</A> = <A HREF="#JC1_q_b[5]_PORT_B_data_out">JC1_q_b[5]_PORT_B_data_out</A>[0];


<P> --GE1_break_readreg[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[13]">GE1_break_readreg[13]</A> = DFFEAS(<A HREF="#TE1_jdo[13]">TE1_jdo[13]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --GE1_break_readreg[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[14]">GE1_break_readreg[14]</A> = DFFEAS(<A HREF="#TE1_jdo[14]">TE1_jdo[14]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --GE1_break_readreg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[10]">GE1_break_readreg[10]</A> = DFFEAS(<A HREF="#TE1_jdo[10]">TE1_jdo[10]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --JC1_q_b[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="JC1_q_b[6]_PORT_A_data_in">JC1_q_b[6]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[6]">YD1_d_writedata[6]</A>;
<P><A NAME="JC1_q_b[6]_PORT_A_data_in_reg">JC1_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#JC1_q_b[6]_PORT_A_data_in">JC1_q_b[6]_PORT_A_data_in</A>, JC1_q_b[6]_clock_0, , , );
<P><A NAME="JC1_q_b[6]_PORT_A_address">JC1_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#KC2_counter_reg_bit[0]">KC2_counter_reg_bit[0]</A>, <A HREF="#KC2_counter_reg_bit[1]">KC2_counter_reg_bit[1]</A>, <A HREF="#KC2_counter_reg_bit[2]">KC2_counter_reg_bit[2]</A>, <A HREF="#KC2_counter_reg_bit[3]">KC2_counter_reg_bit[3]</A>, <A HREF="#KC2_counter_reg_bit[4]">KC2_counter_reg_bit[4]</A>, <A HREF="#KC2_counter_reg_bit[5]">KC2_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[6]_PORT_A_address_reg">JC1_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#JC1_q_b[6]_PORT_A_address">JC1_q_b[6]_PORT_A_address</A>, JC1_q_b[6]_clock_0, , , );
<P><A NAME="JC1_q_b[6]_PORT_B_address">JC1_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#KC1_counter_reg_bit[0]">KC1_counter_reg_bit[0]</A>, <A HREF="#KC1_counter_reg_bit[1]">KC1_counter_reg_bit[1]</A>, <A HREF="#KC1_counter_reg_bit[2]">KC1_counter_reg_bit[2]</A>, <A HREF="#KC1_counter_reg_bit[3]">KC1_counter_reg_bit[3]</A>, <A HREF="#KC1_counter_reg_bit[4]">KC1_counter_reg_bit[4]</A>, <A HREF="#KC1_counter_reg_bit[5]">KC1_counter_reg_bit[5]</A>);
<P><A NAME="JC1_q_b[6]_PORT_B_address_reg">JC1_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#JC1_q_b[6]_PORT_B_address">JC1_q_b[6]_PORT_B_address</A>, JC1_q_b[6]_clock_1, , , JC1_q_b[6]_clock_enable_1);
<P><A NAME="JC1_q_b[6]_PORT_A_write_enable">JC1_q_b[6]_PORT_A_write_enable</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[6]_PORT_A_write_enable_reg">JC1_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[6]_PORT_A_write_enable">JC1_q_b[6]_PORT_A_write_enable</A>, JC1_q_b[6]_clock_0, , , );
<P><A NAME="JC1_q_b[6]_PORT_B_read_enable">JC1_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="JC1_q_b[6]_PORT_B_read_enable_reg">JC1_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#JC1_q_b[6]_PORT_B_read_enable">JC1_q_b[6]_PORT_B_read_enable</A>, JC1_q_b[6]_clock_1, , , JC1_q_b[6]_clock_enable_1);
<P><A NAME="JC1_q_b[6]_clock_0">JC1_q_b[6]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[6]_clock_1">JC1_q_b[6]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="JC1_q_b[6]_clock_enable_0">JC1_q_b[6]_clock_enable_0</A> = <A HREF="#U1_fifo_wr">U1_fifo_wr</A>;
<P><A NAME="JC1_q_b[6]_clock_enable_1">JC1_q_b[6]_clock_enable_1</A> = <A HREF="#U1L82">U1L82</A>;
<P><A NAME="JC1_q_b[6]_PORT_B_data_out">JC1_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#JC1_q_b[6]_PORT_A_data_in_reg">JC1_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#JC1_q_b[6]_PORT_A_address_reg">JC1_q_b[6]_PORT_A_address_reg</A>, <A HREF="#JC1_q_b[6]_PORT_B_address_reg">JC1_q_b[6]_PORT_B_address_reg</A>, <A HREF="#JC1_q_b[6]_PORT_A_write_enable_reg">JC1_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#JC1_q_b[6]_PORT_B_read_enable_reg">JC1_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#JC1_q_b[6]_clock_0">JC1_q_b[6]_clock_0</A>, <A HREF="#JC1_q_b[6]_clock_1">JC1_q_b[6]_clock_1</A>, <A HREF="#JC1_q_b[6]_clock_enable_0">JC1_q_b[6]_clock_enable_0</A>, <A HREF="#JC1_q_b[6]_clock_enable_1">JC1_q_b[6]_clock_enable_1</A>, , , , );
<P><A NAME="JC1_q_b[6]">JC1_q_b[6]</A> = <A HREF="#JC1_q_b[6]_PORT_B_data_out">JC1_q_b[6]_PORT_B_data_out</A>[0];


<P> --GE1_break_readreg[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[12]">GE1_break_readreg[12]</A> = DFFEAS(<A HREF="#TE1_jdo[12]">TE1_jdo[12]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --GE1_break_readreg[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[11]">GE1_break_readreg[11]</A> = DFFEAS(<A HREF="#TE1_jdo[11]">TE1_jdo[11]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --GE1_break_readreg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[9]">GE1_break_readreg[9]</A> = DFFEAS(<A HREF="#TE1_jdo[9]">TE1_jdo[9]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --GE1_break_readreg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
<P> --register power-up is low

<P><A NAME="GE1_break_readreg[8]">GE1_break_readreg[8]</A> = DFFEAS(<A HREF="#TE1_jdo[8]">TE1_jdo[8]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#GE1L18">GE1L18</A>,  ,  , <A HREF="#GE1L19">GE1L19</A>,  );


<P> --WB1_shiftreg_data[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[13]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[13]">WB1_shiftreg_data[13]</A> = DFFEAS(<A HREF="#WB1L93">WB1L93</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#WB1L55">WB1L55</A>,  );


<P> --UB1_data_out[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[14]
<P> --register power-up is low

<P><A NAME="UB1_data_out[14]">UB1_data_out[14]</A> = DFFEAS(<A HREF="#VB1L12">VB1L12</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --S1_address_for_transfer[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[3]
<P> --register power-up is low

<P><A NAME="S1_address_for_transfer[3]">S1_address_for_transfer[3]</A> = DFFEAS(<A HREF="#S1_address_reg[3]">S1_address_reg[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L116">S1L116</A>,  ,  , <A HREF="#S1L113">S1L113</A>,  );


<P> --WB1_shiftreg_mask[18] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[18]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[18]">WB1_shiftreg_mask[18]</A> = DFFEAS(<A HREF="#WB1L134">WB1L134</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --QB3_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[6]_PORT_A_data_in">QB3_q_b[6]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[6]">YD1_d_writedata[6]</A>;
<P><A NAME="QB3_q_b[6]_PORT_A_data_in_reg">QB3_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[6]_PORT_A_data_in">QB3_q_b[6]_PORT_A_data_in</A>, QB3_q_b[6]_clock_0, , , );
<P><A NAME="QB3_q_b[6]_PORT_A_address">QB3_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[6]_PORT_A_address_reg">QB3_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[6]_PORT_A_address">QB3_q_b[6]_PORT_A_address</A>, QB3_q_b[6]_clock_0, , , );
<P><A NAME="QB3_q_b[6]_PORT_B_address">QB3_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[6]_PORT_B_address_reg">QB3_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[6]_PORT_B_address">QB3_q_b[6]_PORT_B_address</A>, QB3_q_b[6]_clock_1, , , );
<P><A NAME="QB3_q_b[6]_PORT_A_write_enable">QB3_q_b[6]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[6]_PORT_A_write_enable_reg">QB3_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[6]_PORT_A_write_enable">QB3_q_b[6]_PORT_A_write_enable</A>, QB3_q_b[6]_clock_0, , , );
<P><A NAME="QB3_q_b[6]_PORT_B_read_enable">QB3_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[6]_PORT_B_read_enable_reg">QB3_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[6]_PORT_B_read_enable">QB3_q_b[6]_PORT_B_read_enable</A>, QB3_q_b[6]_clock_1, , , );
<P><A NAME="QB3_q_b[6]_clock_0">QB3_q_b[6]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[6]_clock_1">QB3_q_b[6]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[6]_clock_enable_0">QB3_q_b[6]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[6]_PORT_B_data_out">QB3_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[6]_PORT_A_data_in_reg">QB3_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[6]_PORT_A_address_reg">QB3_q_b[6]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[6]_PORT_B_address_reg">QB3_q_b[6]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[6]_PORT_A_write_enable_reg">QB3_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[6]_PORT_B_read_enable_reg">QB3_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[6]_clock_0">QB3_q_b[6]_clock_0</A>, <A HREF="#QB3_q_b[6]_clock_1">QB3_q_b[6]_clock_1</A>, <A HREF="#QB3_q_b[6]_clock_enable_0">QB3_q_b[6]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[6]">QB3_q_b[6]</A> = <A HREF="#QB3_q_b[6]_PORT_B_data_out">QB3_q_b[6]_PORT_B_data_out</A>[0];


<P> --QB4_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[6]_PORT_A_data_in">QB4_q_b[6]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[6]">YD1_d_writedata[6]</A>;
<P><A NAME="QB4_q_b[6]_PORT_A_data_in_reg">QB4_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[6]_PORT_A_data_in">QB4_q_b[6]_PORT_A_data_in</A>, QB4_q_b[6]_clock_0, , , );
<P><A NAME="QB4_q_b[6]_PORT_A_address">QB4_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[6]_PORT_A_address_reg">QB4_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[6]_PORT_A_address">QB4_q_b[6]_PORT_A_address</A>, QB4_q_b[6]_clock_0, , , );
<P><A NAME="QB4_q_b[6]_PORT_B_address">QB4_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[6]_PORT_B_address_reg">QB4_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[6]_PORT_B_address">QB4_q_b[6]_PORT_B_address</A>, QB4_q_b[6]_clock_1, , , );
<P><A NAME="QB4_q_b[6]_PORT_A_write_enable">QB4_q_b[6]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[6]_PORT_A_write_enable_reg">QB4_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[6]_PORT_A_write_enable">QB4_q_b[6]_PORT_A_write_enable</A>, QB4_q_b[6]_clock_0, , , );
<P><A NAME="QB4_q_b[6]_PORT_B_read_enable">QB4_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[6]_PORT_B_read_enable_reg">QB4_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[6]_PORT_B_read_enable">QB4_q_b[6]_PORT_B_read_enable</A>, QB4_q_b[6]_clock_1, , , );
<P><A NAME="QB4_q_b[6]_clock_0">QB4_q_b[6]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[6]_clock_1">QB4_q_b[6]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[6]_clock_enable_0">QB4_q_b[6]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[6]_PORT_B_data_out">QB4_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[6]_PORT_A_data_in_reg">QB4_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[6]_PORT_A_address_reg">QB4_q_b[6]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[6]_PORT_B_address_reg">QB4_q_b[6]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[6]_PORT_A_write_enable_reg">QB4_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[6]_PORT_B_read_enable_reg">QB4_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[6]_clock_0">QB4_q_b[6]_clock_0</A>, <A HREF="#QB4_q_b[6]_clock_1">QB4_q_b[6]_clock_1</A>, <A HREF="#QB4_q_b[6]_clock_enable_0">QB4_q_b[6]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[6]">QB4_q_b[6]</A> = <A HREF="#QB4_q_b[6]_PORT_B_data_out">QB4_q_b[6]_PORT_B_data_out</A>[0];


<P> --HB1_data_out_shift_reg[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[5]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[5]">HB1_data_out_shift_reg[5]</A> = DFFEAS(<A HREF="#HB1L101">HB1L101</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#HB1L83">HB1L83</A>,  ,  , <A HREF="#HB1L81">HB1L81</A>,  );


<P> --WB1_shiftreg_data[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[12]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[12]">WB1_shiftreg_data[12]</A> = DFFEAS(<A HREF="#WB1L94">WB1L94</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#WB1L55">WB1L55</A>,  );


<P> --UB1_data_out[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[13]
<P> --register power-up is low

<P><A NAME="UB1_data_out[13]">UB1_data_out[13]</A> = DFFEAS(<A HREF="#VB1L11">VB1L11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --S1_address_for_transfer[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[2]
<P> --register power-up is low

<P><A NAME="S1_address_for_transfer[2]">S1_address_for_transfer[2]</A> = DFFEAS(<A HREF="#S1_address_reg[2]">S1_address_reg[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L116">S1L116</A>,  ,  , <A HREF="#S1L113">S1L113</A>,  );


<P> --WB1_shiftreg_mask[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[17]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[17]">WB1_shiftreg_mask[17]</A> = DFFEAS(<A HREF="#WB1L135">WB1L135</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --QB3_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[5]_PORT_A_data_in">QB3_q_b[5]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[5]">YD1_d_writedata[5]</A>;
<P><A NAME="QB3_q_b[5]_PORT_A_data_in_reg">QB3_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[5]_PORT_A_data_in">QB3_q_b[5]_PORT_A_data_in</A>, QB3_q_b[5]_clock_0, , , );
<P><A NAME="QB3_q_b[5]_PORT_A_address">QB3_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[5]_PORT_A_address_reg">QB3_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[5]_PORT_A_address">QB3_q_b[5]_PORT_A_address</A>, QB3_q_b[5]_clock_0, , , );
<P><A NAME="QB3_q_b[5]_PORT_B_address">QB3_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[5]_PORT_B_address_reg">QB3_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[5]_PORT_B_address">QB3_q_b[5]_PORT_B_address</A>, QB3_q_b[5]_clock_1, , , );
<P><A NAME="QB3_q_b[5]_PORT_A_write_enable">QB3_q_b[5]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[5]_PORT_A_write_enable_reg">QB3_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[5]_PORT_A_write_enable">QB3_q_b[5]_PORT_A_write_enable</A>, QB3_q_b[5]_clock_0, , , );
<P><A NAME="QB3_q_b[5]_PORT_B_read_enable">QB3_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[5]_PORT_B_read_enable_reg">QB3_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[5]_PORT_B_read_enable">QB3_q_b[5]_PORT_B_read_enable</A>, QB3_q_b[5]_clock_1, , , );
<P><A NAME="QB3_q_b[5]_clock_0">QB3_q_b[5]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[5]_clock_1">QB3_q_b[5]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[5]_clock_enable_0">QB3_q_b[5]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[5]_PORT_B_data_out">QB3_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[5]_PORT_A_data_in_reg">QB3_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[5]_PORT_A_address_reg">QB3_q_b[5]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[5]_PORT_B_address_reg">QB3_q_b[5]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[5]_PORT_A_write_enable_reg">QB3_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[5]_PORT_B_read_enable_reg">QB3_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[5]_clock_0">QB3_q_b[5]_clock_0</A>, <A HREF="#QB3_q_b[5]_clock_1">QB3_q_b[5]_clock_1</A>, <A HREF="#QB3_q_b[5]_clock_enable_0">QB3_q_b[5]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[5]">QB3_q_b[5]</A> = <A HREF="#QB3_q_b[5]_PORT_B_data_out">QB3_q_b[5]_PORT_B_data_out</A>[0];


<P> --QB4_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[5]_PORT_A_data_in">QB4_q_b[5]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[5]">YD1_d_writedata[5]</A>;
<P><A NAME="QB4_q_b[5]_PORT_A_data_in_reg">QB4_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[5]_PORT_A_data_in">QB4_q_b[5]_PORT_A_data_in</A>, QB4_q_b[5]_clock_0, , , );
<P><A NAME="QB4_q_b[5]_PORT_A_address">QB4_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[5]_PORT_A_address_reg">QB4_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[5]_PORT_A_address">QB4_q_b[5]_PORT_A_address</A>, QB4_q_b[5]_clock_0, , , );
<P><A NAME="QB4_q_b[5]_PORT_B_address">QB4_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[5]_PORT_B_address_reg">QB4_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[5]_PORT_B_address">QB4_q_b[5]_PORT_B_address</A>, QB4_q_b[5]_clock_1, , , );
<P><A NAME="QB4_q_b[5]_PORT_A_write_enable">QB4_q_b[5]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[5]_PORT_A_write_enable_reg">QB4_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[5]_PORT_A_write_enable">QB4_q_b[5]_PORT_A_write_enable</A>, QB4_q_b[5]_clock_0, , , );
<P><A NAME="QB4_q_b[5]_PORT_B_read_enable">QB4_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[5]_PORT_B_read_enable_reg">QB4_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[5]_PORT_B_read_enable">QB4_q_b[5]_PORT_B_read_enable</A>, QB4_q_b[5]_clock_1, , , );
<P><A NAME="QB4_q_b[5]_clock_0">QB4_q_b[5]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[5]_clock_1">QB4_q_b[5]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[5]_clock_enable_0">QB4_q_b[5]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[5]_PORT_B_data_out">QB4_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[5]_PORT_A_data_in_reg">QB4_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[5]_PORT_A_address_reg">QB4_q_b[5]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[5]_PORT_B_address_reg">QB4_q_b[5]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[5]_PORT_A_write_enable_reg">QB4_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[5]_PORT_B_read_enable_reg">QB4_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[5]_clock_0">QB4_q_b[5]_clock_0</A>, <A HREF="#QB4_q_b[5]_clock_1">QB4_q_b[5]_clock_1</A>, <A HREF="#QB4_q_b[5]_clock_enable_0">QB4_q_b[5]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[5]">QB4_q_b[5]</A> = <A HREF="#QB4_q_b[5]_PORT_B_data_out">QB4_q_b[5]_PORT_B_data_out</A>[0];


<P> --HB1_data_out_shift_reg[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[4]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[4]">HB1_data_out_shift_reg[4]</A> = DFFEAS(<A HREF="#HB1L102">HB1L102</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#HB1L83">HB1L83</A>,  ,  , <A HREF="#HB1L81">HB1L81</A>,  );


<P> --WB1_shiftreg_data[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[11]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_data[11]">WB1_shiftreg_data[11]</A> = DFFEAS(<A HREF="#WB1L95">WB1L95</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#WB1L55">WB1L55</A>,  );


<P> --UB1_data_out[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[12]
<P> --register power-up is low

<P><A NAME="UB1_data_out[12]">UB1_data_out[12]</A> = DFFEAS(<A HREF="#VB1L10">VB1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --S1_address_for_transfer[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[1]
<P> --register power-up is low

<P><A NAME="S1_address_for_transfer[1]">S1_address_for_transfer[1]</A> = DFFEAS(<A HREF="#S1_address_reg[1]">S1_address_reg[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L116">S1L116</A>,  ,  , <A HREF="#S1L113">S1L113</A>,  );


<P> --WB1_shiftreg_mask[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[16]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[16]">WB1_shiftreg_mask[16]</A> = DFFEAS(<A HREF="#WB1L136">WB1L136</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --QB3_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[4]_PORT_A_data_in">QB3_q_b[4]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[4]">YD1_d_writedata[4]</A>;
<P><A NAME="QB3_q_b[4]_PORT_A_data_in_reg">QB3_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[4]_PORT_A_data_in">QB3_q_b[4]_PORT_A_data_in</A>, QB3_q_b[4]_clock_0, , , );
<P><A NAME="QB3_q_b[4]_PORT_A_address">QB3_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[4]_PORT_A_address_reg">QB3_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[4]_PORT_A_address">QB3_q_b[4]_PORT_A_address</A>, QB3_q_b[4]_clock_0, , , );
<P><A NAME="QB3_q_b[4]_PORT_B_address">QB3_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[4]_PORT_B_address_reg">QB3_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[4]_PORT_B_address">QB3_q_b[4]_PORT_B_address</A>, QB3_q_b[4]_clock_1, , , );
<P><A NAME="QB3_q_b[4]_PORT_A_write_enable">QB3_q_b[4]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[4]_PORT_A_write_enable_reg">QB3_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[4]_PORT_A_write_enable">QB3_q_b[4]_PORT_A_write_enable</A>, QB3_q_b[4]_clock_0, , , );
<P><A NAME="QB3_q_b[4]_PORT_B_read_enable">QB3_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[4]_PORT_B_read_enable_reg">QB3_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[4]_PORT_B_read_enable">QB3_q_b[4]_PORT_B_read_enable</A>, QB3_q_b[4]_clock_1, , , );
<P><A NAME="QB3_q_b[4]_clock_0">QB3_q_b[4]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[4]_clock_1">QB3_q_b[4]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[4]_clock_enable_0">QB3_q_b[4]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[4]_PORT_B_data_out">QB3_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[4]_PORT_A_data_in_reg">QB3_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[4]_PORT_A_address_reg">QB3_q_b[4]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[4]_PORT_B_address_reg">QB3_q_b[4]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[4]_PORT_A_write_enable_reg">QB3_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[4]_PORT_B_read_enable_reg">QB3_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[4]_clock_0">QB3_q_b[4]_clock_0</A>, <A HREF="#QB3_q_b[4]_clock_1">QB3_q_b[4]_clock_1</A>, <A HREF="#QB3_q_b[4]_clock_enable_0">QB3_q_b[4]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[4]">QB3_q_b[4]</A> = <A HREF="#QB3_q_b[4]_PORT_B_data_out">QB3_q_b[4]_PORT_B_data_out</A>[0];


<P> --QB4_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[4]_PORT_A_data_in">QB4_q_b[4]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[4]">YD1_d_writedata[4]</A>;
<P><A NAME="QB4_q_b[4]_PORT_A_data_in_reg">QB4_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[4]_PORT_A_data_in">QB4_q_b[4]_PORT_A_data_in</A>, QB4_q_b[4]_clock_0, , , );
<P><A NAME="QB4_q_b[4]_PORT_A_address">QB4_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[4]_PORT_A_address_reg">QB4_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[4]_PORT_A_address">QB4_q_b[4]_PORT_A_address</A>, QB4_q_b[4]_clock_0, , , );
<P><A NAME="QB4_q_b[4]_PORT_B_address">QB4_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[4]_PORT_B_address_reg">QB4_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[4]_PORT_B_address">QB4_q_b[4]_PORT_B_address</A>, QB4_q_b[4]_clock_1, , , );
<P><A NAME="QB4_q_b[4]_PORT_A_write_enable">QB4_q_b[4]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[4]_PORT_A_write_enable_reg">QB4_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[4]_PORT_A_write_enable">QB4_q_b[4]_PORT_A_write_enable</A>, QB4_q_b[4]_clock_0, , , );
<P><A NAME="QB4_q_b[4]_PORT_B_read_enable">QB4_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[4]_PORT_B_read_enable_reg">QB4_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[4]_PORT_B_read_enable">QB4_q_b[4]_PORT_B_read_enable</A>, QB4_q_b[4]_clock_1, , , );
<P><A NAME="QB4_q_b[4]_clock_0">QB4_q_b[4]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[4]_clock_1">QB4_q_b[4]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[4]_clock_enable_0">QB4_q_b[4]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[4]_PORT_B_data_out">QB4_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[4]_PORT_A_data_in_reg">QB4_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[4]_PORT_A_address_reg">QB4_q_b[4]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[4]_PORT_B_address_reg">QB4_q_b[4]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[4]_PORT_A_write_enable_reg">QB4_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[4]_PORT_B_read_enable_reg">QB4_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[4]_clock_0">QB4_q_b[4]_clock_0</A>, <A HREF="#QB4_q_b[4]_clock_1">QB4_q_b[4]_clock_1</A>, <A HREF="#QB4_q_b[4]_clock_enable_0">QB4_q_b[4]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[4]">QB4_q_b[4]</A> = <A HREF="#QB4_q_b[4]_PORT_B_data_out">QB4_q_b[4]_PORT_B_data_out</A>[0];


<P> --HB1_data_out_shift_reg[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[3]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[3]">HB1_data_out_shift_reg[3]</A> = DFFEAS(<A HREF="#HB1L103">HB1L103</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#HB1L83">HB1L83</A>,  ,  , <A HREF="#HB1L81">HB1L81</A>,  );


<P> --UB1_data_out[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[11]
<P> --register power-up is low

<P><A NAME="UB1_data_out[11]">UB1_data_out[11]</A> = DFFEAS(<A HREF="#VB1L9">VB1L9</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[15]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[15]">WB1_shiftreg_mask[15]</A> = DFFEAS(<A HREF="#WB1L137">WB1L137</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --QB3_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[3]_PORT_A_data_in">QB3_q_b[3]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[3]">YD1_d_writedata[3]</A>;
<P><A NAME="QB3_q_b[3]_PORT_A_data_in_reg">QB3_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[3]_PORT_A_data_in">QB3_q_b[3]_PORT_A_data_in</A>, QB3_q_b[3]_clock_0, , , );
<P><A NAME="QB3_q_b[3]_PORT_A_address">QB3_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[3]_PORT_A_address_reg">QB3_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[3]_PORT_A_address">QB3_q_b[3]_PORT_A_address</A>, QB3_q_b[3]_clock_0, , , );
<P><A NAME="QB3_q_b[3]_PORT_B_address">QB3_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[3]_PORT_B_address_reg">QB3_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[3]_PORT_B_address">QB3_q_b[3]_PORT_B_address</A>, QB3_q_b[3]_clock_1, , , );
<P><A NAME="QB3_q_b[3]_PORT_A_write_enable">QB3_q_b[3]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[3]_PORT_A_write_enable_reg">QB3_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[3]_PORT_A_write_enable">QB3_q_b[3]_PORT_A_write_enable</A>, QB3_q_b[3]_clock_0, , , );
<P><A NAME="QB3_q_b[3]_PORT_B_read_enable">QB3_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[3]_PORT_B_read_enable_reg">QB3_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[3]_PORT_B_read_enable">QB3_q_b[3]_PORT_B_read_enable</A>, QB3_q_b[3]_clock_1, , , );
<P><A NAME="QB3_q_b[3]_clock_0">QB3_q_b[3]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[3]_clock_1">QB3_q_b[3]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[3]_clock_enable_0">QB3_q_b[3]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[3]_PORT_B_data_out">QB3_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[3]_PORT_A_data_in_reg">QB3_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[3]_PORT_A_address_reg">QB3_q_b[3]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[3]_PORT_B_address_reg">QB3_q_b[3]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[3]_PORT_A_write_enable_reg">QB3_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[3]_PORT_B_read_enable_reg">QB3_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[3]_clock_0">QB3_q_b[3]_clock_0</A>, <A HREF="#QB3_q_b[3]_clock_1">QB3_q_b[3]_clock_1</A>, <A HREF="#QB3_q_b[3]_clock_enable_0">QB3_q_b[3]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[3]">QB3_q_b[3]</A> = <A HREF="#QB3_q_b[3]_PORT_B_data_out">QB3_q_b[3]_PORT_B_data_out</A>[0];


<P> --QB4_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[3]_PORT_A_data_in">QB4_q_b[3]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[3]">YD1_d_writedata[3]</A>;
<P><A NAME="QB4_q_b[3]_PORT_A_data_in_reg">QB4_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[3]_PORT_A_data_in">QB4_q_b[3]_PORT_A_data_in</A>, QB4_q_b[3]_clock_0, , , );
<P><A NAME="QB4_q_b[3]_PORT_A_address">QB4_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[3]_PORT_A_address_reg">QB4_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[3]_PORT_A_address">QB4_q_b[3]_PORT_A_address</A>, QB4_q_b[3]_clock_0, , , );
<P><A NAME="QB4_q_b[3]_PORT_B_address">QB4_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[3]_PORT_B_address_reg">QB4_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[3]_PORT_B_address">QB4_q_b[3]_PORT_B_address</A>, QB4_q_b[3]_clock_1, , , );
<P><A NAME="QB4_q_b[3]_PORT_A_write_enable">QB4_q_b[3]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[3]_PORT_A_write_enable_reg">QB4_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[3]_PORT_A_write_enable">QB4_q_b[3]_PORT_A_write_enable</A>, QB4_q_b[3]_clock_0, , , );
<P><A NAME="QB4_q_b[3]_PORT_B_read_enable">QB4_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[3]_PORT_B_read_enable_reg">QB4_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[3]_PORT_B_read_enable">QB4_q_b[3]_PORT_B_read_enable</A>, QB4_q_b[3]_clock_1, , , );
<P><A NAME="QB4_q_b[3]_clock_0">QB4_q_b[3]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[3]_clock_1">QB4_q_b[3]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[3]_clock_enable_0">QB4_q_b[3]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[3]_PORT_B_data_out">QB4_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[3]_PORT_A_data_in_reg">QB4_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[3]_PORT_A_address_reg">QB4_q_b[3]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[3]_PORT_B_address_reg">QB4_q_b[3]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[3]_PORT_A_write_enable_reg">QB4_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[3]_PORT_B_read_enable_reg">QB4_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[3]_clock_0">QB4_q_b[3]_clock_0</A>, <A HREF="#QB4_q_b[3]_clock_1">QB4_q_b[3]_clock_1</A>, <A HREF="#QB4_q_b[3]_clock_enable_0">QB4_q_b[3]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[3]">QB4_q_b[3]</A> = <A HREF="#QB4_q_b[3]_PORT_B_data_out">QB4_q_b[3]_PORT_B_data_out</A>[0];


<P> --HB1_data_out_shift_reg[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[2]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[2]">HB1_data_out_shift_reg[2]</A> = DFFEAS(<A HREF="#HB1L104">HB1L104</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#HB1L83">HB1L83</A>,  ,  , <A HREF="#HB1L81">HB1L81</A>,  );


<P> --WB1_shiftreg_mask[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[14]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[14]">WB1_shiftreg_mask[14]</A> = DFFEAS(<A HREF="#WB1L138">WB1L138</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --QB3_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[2]_PORT_A_data_in">QB3_q_b[2]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[2]">YD1_d_writedata[2]</A>;
<P><A NAME="QB3_q_b[2]_PORT_A_data_in_reg">QB3_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[2]_PORT_A_data_in">QB3_q_b[2]_PORT_A_data_in</A>, QB3_q_b[2]_clock_0, , , );
<P><A NAME="QB3_q_b[2]_PORT_A_address">QB3_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[2]_PORT_A_address_reg">QB3_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[2]_PORT_A_address">QB3_q_b[2]_PORT_A_address</A>, QB3_q_b[2]_clock_0, , , );
<P><A NAME="QB3_q_b[2]_PORT_B_address">QB3_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[2]_PORT_B_address_reg">QB3_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[2]_PORT_B_address">QB3_q_b[2]_PORT_B_address</A>, QB3_q_b[2]_clock_1, , , );
<P><A NAME="QB3_q_b[2]_PORT_A_write_enable">QB3_q_b[2]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[2]_PORT_A_write_enable_reg">QB3_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[2]_PORT_A_write_enable">QB3_q_b[2]_PORT_A_write_enable</A>, QB3_q_b[2]_clock_0, , , );
<P><A NAME="QB3_q_b[2]_PORT_B_read_enable">QB3_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[2]_PORT_B_read_enable_reg">QB3_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[2]_PORT_B_read_enable">QB3_q_b[2]_PORT_B_read_enable</A>, QB3_q_b[2]_clock_1, , , );
<P><A NAME="QB3_q_b[2]_clock_0">QB3_q_b[2]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[2]_clock_1">QB3_q_b[2]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[2]_clock_enable_0">QB3_q_b[2]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[2]_PORT_B_data_out">QB3_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[2]_PORT_A_data_in_reg">QB3_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[2]_PORT_A_address_reg">QB3_q_b[2]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[2]_PORT_B_address_reg">QB3_q_b[2]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[2]_PORT_A_write_enable_reg">QB3_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[2]_PORT_B_read_enable_reg">QB3_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[2]_clock_0">QB3_q_b[2]_clock_0</A>, <A HREF="#QB3_q_b[2]_clock_1">QB3_q_b[2]_clock_1</A>, <A HREF="#QB3_q_b[2]_clock_enable_0">QB3_q_b[2]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[2]">QB3_q_b[2]</A> = <A HREF="#QB3_q_b[2]_PORT_B_data_out">QB3_q_b[2]_PORT_B_data_out</A>[0];


<P> --QB4_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[2]_PORT_A_data_in">QB4_q_b[2]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[2]">YD1_d_writedata[2]</A>;
<P><A NAME="QB4_q_b[2]_PORT_A_data_in_reg">QB4_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[2]_PORT_A_data_in">QB4_q_b[2]_PORT_A_data_in</A>, QB4_q_b[2]_clock_0, , , );
<P><A NAME="QB4_q_b[2]_PORT_A_address">QB4_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[2]_PORT_A_address_reg">QB4_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[2]_PORT_A_address">QB4_q_b[2]_PORT_A_address</A>, QB4_q_b[2]_clock_0, , , );
<P><A NAME="QB4_q_b[2]_PORT_B_address">QB4_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[2]_PORT_B_address_reg">QB4_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[2]_PORT_B_address">QB4_q_b[2]_PORT_B_address</A>, QB4_q_b[2]_clock_1, , , );
<P><A NAME="QB4_q_b[2]_PORT_A_write_enable">QB4_q_b[2]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[2]_PORT_A_write_enable_reg">QB4_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[2]_PORT_A_write_enable">QB4_q_b[2]_PORT_A_write_enable</A>, QB4_q_b[2]_clock_0, , , );
<P><A NAME="QB4_q_b[2]_PORT_B_read_enable">QB4_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[2]_PORT_B_read_enable_reg">QB4_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[2]_PORT_B_read_enable">QB4_q_b[2]_PORT_B_read_enable</A>, QB4_q_b[2]_clock_1, , , );
<P><A NAME="QB4_q_b[2]_clock_0">QB4_q_b[2]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[2]_clock_1">QB4_q_b[2]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[2]_clock_enable_0">QB4_q_b[2]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[2]_PORT_B_data_out">QB4_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[2]_PORT_A_data_in_reg">QB4_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[2]_PORT_A_address_reg">QB4_q_b[2]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[2]_PORT_B_address_reg">QB4_q_b[2]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[2]_PORT_A_write_enable_reg">QB4_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[2]_PORT_B_read_enable_reg">QB4_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[2]_clock_0">QB4_q_b[2]_clock_0</A>, <A HREF="#QB4_q_b[2]_clock_1">QB4_q_b[2]_clock_1</A>, <A HREF="#QB4_q_b[2]_clock_enable_0">QB4_q_b[2]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[2]">QB4_q_b[2]</A> = <A HREF="#QB4_q_b[2]_PORT_B_data_out">QB4_q_b[2]_PORT_B_data_out</A>[0];


<P> --HB1_data_out_shift_reg[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[1]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[1]">HB1_data_out_shift_reg[1]</A> = DFFEAS(<A HREF="#HB1L105">HB1L105</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#HB1L83">HB1L83</A>,  ,  , <A HREF="#HB1L81">HB1L81</A>,  );


<P> --WB1_shiftreg_mask[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[13]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[13]">WB1_shiftreg_mask[13]</A> = DFFEAS(<A HREF="#WB1L139">WB1L139</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --QB3_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[1]_PORT_A_data_in">QB3_q_b[1]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[1]">YD1_d_writedata[1]</A>;
<P><A NAME="QB3_q_b[1]_PORT_A_data_in_reg">QB3_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[1]_PORT_A_data_in">QB3_q_b[1]_PORT_A_data_in</A>, QB3_q_b[1]_clock_0, , , );
<P><A NAME="QB3_q_b[1]_PORT_A_address">QB3_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[1]_PORT_A_address_reg">QB3_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[1]_PORT_A_address">QB3_q_b[1]_PORT_A_address</A>, QB3_q_b[1]_clock_0, , , );
<P><A NAME="QB3_q_b[1]_PORT_B_address">QB3_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[1]_PORT_B_address_reg">QB3_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[1]_PORT_B_address">QB3_q_b[1]_PORT_B_address</A>, QB3_q_b[1]_clock_1, , , );
<P><A NAME="QB3_q_b[1]_PORT_A_write_enable">QB3_q_b[1]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[1]_PORT_A_write_enable_reg">QB3_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[1]_PORT_A_write_enable">QB3_q_b[1]_PORT_A_write_enable</A>, QB3_q_b[1]_clock_0, , , );
<P><A NAME="QB3_q_b[1]_PORT_B_read_enable">QB3_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[1]_PORT_B_read_enable_reg">QB3_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[1]_PORT_B_read_enable">QB3_q_b[1]_PORT_B_read_enable</A>, QB3_q_b[1]_clock_1, , , );
<P><A NAME="QB3_q_b[1]_clock_0">QB3_q_b[1]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[1]_clock_1">QB3_q_b[1]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[1]_clock_enable_0">QB3_q_b[1]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[1]_PORT_B_data_out">QB3_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[1]_PORT_A_data_in_reg">QB3_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[1]_PORT_A_address_reg">QB3_q_b[1]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[1]_PORT_B_address_reg">QB3_q_b[1]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[1]_PORT_A_write_enable_reg">QB3_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[1]_PORT_B_read_enable_reg">QB3_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[1]_clock_0">QB3_q_b[1]_clock_0</A>, <A HREF="#QB3_q_b[1]_clock_1">QB3_q_b[1]_clock_1</A>, <A HREF="#QB3_q_b[1]_clock_enable_0">QB3_q_b[1]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[1]">QB3_q_b[1]</A> = <A HREF="#QB3_q_b[1]_PORT_B_data_out">QB3_q_b[1]_PORT_B_data_out</A>[0];


<P> --QB4_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[1]_PORT_A_data_in">QB4_q_b[1]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[1]">YD1_d_writedata[1]</A>;
<P><A NAME="QB4_q_b[1]_PORT_A_data_in_reg">QB4_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[1]_PORT_A_data_in">QB4_q_b[1]_PORT_A_data_in</A>, QB4_q_b[1]_clock_0, , , );
<P><A NAME="QB4_q_b[1]_PORT_A_address">QB4_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[1]_PORT_A_address_reg">QB4_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[1]_PORT_A_address">QB4_q_b[1]_PORT_A_address</A>, QB4_q_b[1]_clock_0, , , );
<P><A NAME="QB4_q_b[1]_PORT_B_address">QB4_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[1]_PORT_B_address_reg">QB4_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[1]_PORT_B_address">QB4_q_b[1]_PORT_B_address</A>, QB4_q_b[1]_clock_1, , , );
<P><A NAME="QB4_q_b[1]_PORT_A_write_enable">QB4_q_b[1]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[1]_PORT_A_write_enable_reg">QB4_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[1]_PORT_A_write_enable">QB4_q_b[1]_PORT_A_write_enable</A>, QB4_q_b[1]_clock_0, , , );
<P><A NAME="QB4_q_b[1]_PORT_B_read_enable">QB4_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[1]_PORT_B_read_enable_reg">QB4_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[1]_PORT_B_read_enable">QB4_q_b[1]_PORT_B_read_enable</A>, QB4_q_b[1]_clock_1, , , );
<P><A NAME="QB4_q_b[1]_clock_0">QB4_q_b[1]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[1]_clock_1">QB4_q_b[1]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[1]_clock_enable_0">QB4_q_b[1]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[1]_PORT_B_data_out">QB4_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[1]_PORT_A_data_in_reg">QB4_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[1]_PORT_A_address_reg">QB4_q_b[1]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[1]_PORT_B_address_reg">QB4_q_b[1]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[1]_PORT_A_write_enable_reg">QB4_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[1]_PORT_B_read_enable_reg">QB4_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[1]_clock_0">QB4_q_b[1]_clock_0</A>, <A HREF="#QB4_q_b[1]_clock_1">QB4_q_b[1]_clock_1</A>, <A HREF="#QB4_q_b[1]_clock_enable_0">QB4_q_b[1]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[1]">QB4_q_b[1]</A> = <A HREF="#QB4_q_b[1]_PORT_B_data_out">QB4_q_b[1]_PORT_B_data_out</A>[0];


<P> --WB1_shiftreg_mask[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[12]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[12]">WB1_shiftreg_mask[12]</A> = DFFEAS(<A HREF="#WB1L140">WB1L140</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --QB3_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB3_q_b[0]_PORT_A_data_in">QB3_q_b[0]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[0]">YD1_d_writedata[0]</A>;
<P><A NAME="QB3_q_b[0]_PORT_A_data_in_reg">QB3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB3_q_b[0]_PORT_A_data_in">QB3_q_b[0]_PORT_A_data_in</A>, QB3_q_b[0]_clock_0, , , );
<P><A NAME="QB3_q_b[0]_PORT_A_address">QB3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TB3_counter_reg_bit[0]">TB3_counter_reg_bit[0]</A>, <A HREF="#TB3_counter_reg_bit[1]">TB3_counter_reg_bit[1]</A>, <A HREF="#TB3_counter_reg_bit[2]">TB3_counter_reg_bit[2]</A>, <A HREF="#TB3_counter_reg_bit[3]">TB3_counter_reg_bit[3]</A>, <A HREF="#TB3_counter_reg_bit[4]">TB3_counter_reg_bit[4]</A>, <A HREF="#TB3_counter_reg_bit[5]">TB3_counter_reg_bit[5]</A>, <A HREF="#TB3_counter_reg_bit[6]">TB3_counter_reg_bit[6]</A>);
<P><A NAME="QB3_q_b[0]_PORT_A_address_reg">QB3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB3_q_b[0]_PORT_A_address">QB3_q_b[0]_PORT_A_address</A>, QB3_q_b[0]_clock_0, , , );
<P><A NAME="QB3_q_b[0]_PORT_B_address">QB3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#NB3L22">NB3L22</A>, <A HREF="#NB3L23">NB3L23</A>, <A HREF="#NB3L24">NB3L24</A>, <A HREF="#NB3L25">NB3L25</A>, <A HREF="#NB3L26">NB3L26</A>, <A HREF="#NB3L27">NB3L27</A>, <A HREF="#NB3L28">NB3L28</A>);
<P><A NAME="QB3_q_b[0]_PORT_B_address_reg">QB3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB3_q_b[0]_PORT_B_address">QB3_q_b[0]_PORT_B_address</A>, QB3_q_b[0]_clock_1, , , );
<P><A NAME="QB3_q_b[0]_PORT_A_write_enable">QB3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[0]_PORT_A_write_enable_reg">QB3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[0]_PORT_A_write_enable">QB3_q_b[0]_PORT_A_write_enable</A>, QB3_q_b[0]_clock_0, , , );
<P><A NAME="QB3_q_b[0]_PORT_B_read_enable">QB3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB3_q_b[0]_PORT_B_read_enable_reg">QB3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB3_q_b[0]_PORT_B_read_enable">QB3_q_b[0]_PORT_B_read_enable</A>, QB3_q_b[0]_clock_1, , , );
<P><A NAME="QB3_q_b[0]_clock_0">QB3_q_b[0]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[0]_clock_1">QB3_q_b[0]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB3_q_b[0]_clock_enable_0">QB3_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L68">HB1L68</A>;
<P><A NAME="QB3_q_b[0]_PORT_B_data_out">QB3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB3_q_b[0]_PORT_A_data_in_reg">QB3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#QB3_q_b[0]_PORT_A_address_reg">QB3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#QB3_q_b[0]_PORT_B_address_reg">QB3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#QB3_q_b[0]_PORT_A_write_enable_reg">QB3_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB3_q_b[0]_PORT_B_read_enable_reg">QB3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB3_q_b[0]_clock_0">QB3_q_b[0]_clock_0</A>, <A HREF="#QB3_q_b[0]_clock_1">QB3_q_b[0]_clock_1</A>, <A HREF="#QB3_q_b[0]_clock_enable_0">QB3_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="QB3_q_b[0]">QB3_q_b[0]</A> = <A HREF="#QB3_q_b[0]_PORT_B_data_out">QB3_q_b[0]_PORT_B_data_out</A>[0];


<P> --QB4_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="QB4_q_b[0]_PORT_A_data_in">QB4_q_b[0]_PORT_A_data_in</A> = <A HREF="#YD1_d_writedata[0]">YD1_d_writedata[0]</A>;
<P><A NAME="QB4_q_b[0]_PORT_A_data_in_reg">QB4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#QB4_q_b[0]_PORT_A_data_in">QB4_q_b[0]_PORT_A_data_in</A>, QB4_q_b[0]_clock_0, , , );
<P><A NAME="QB4_q_b[0]_PORT_A_address">QB4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TB4_counter_reg_bit[0]">TB4_counter_reg_bit[0]</A>, <A HREF="#TB4_counter_reg_bit[1]">TB4_counter_reg_bit[1]</A>, <A HREF="#TB4_counter_reg_bit[2]">TB4_counter_reg_bit[2]</A>, <A HREF="#TB4_counter_reg_bit[3]">TB4_counter_reg_bit[3]</A>, <A HREF="#TB4_counter_reg_bit[4]">TB4_counter_reg_bit[4]</A>, <A HREF="#TB4_counter_reg_bit[5]">TB4_counter_reg_bit[5]</A>, <A HREF="#TB4_counter_reg_bit[6]">TB4_counter_reg_bit[6]</A>);
<P><A NAME="QB4_q_b[0]_PORT_A_address_reg">QB4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#QB4_q_b[0]_PORT_A_address">QB4_q_b[0]_PORT_A_address</A>, QB4_q_b[0]_clock_0, , , );
<P><A NAME="QB4_q_b[0]_PORT_B_address">QB4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#NB4L22">NB4L22</A>, <A HREF="#NB4L23">NB4L23</A>, <A HREF="#NB4L24">NB4L24</A>, <A HREF="#NB4L25">NB4L25</A>, <A HREF="#NB4L26">NB4L26</A>, <A HREF="#NB4L27">NB4L27</A>, <A HREF="#NB4L28">NB4L28</A>);
<P><A NAME="QB4_q_b[0]_PORT_B_address_reg">QB4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#QB4_q_b[0]_PORT_B_address">QB4_q_b[0]_PORT_B_address</A>, QB4_q_b[0]_clock_1, , , );
<P><A NAME="QB4_q_b[0]_PORT_A_write_enable">QB4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[0]_PORT_A_write_enable_reg">QB4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[0]_PORT_A_write_enable">QB4_q_b[0]_PORT_A_write_enable</A>, QB4_q_b[0]_clock_0, , , );
<P><A NAME="QB4_q_b[0]_PORT_B_read_enable">QB4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="QB4_q_b[0]_PORT_B_read_enable_reg">QB4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#QB4_q_b[0]_PORT_B_read_enable">QB4_q_b[0]_PORT_B_read_enable</A>, QB4_q_b[0]_clock_1, , , );
<P><A NAME="QB4_q_b[0]_clock_0">QB4_q_b[0]_clock_0</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[0]_clock_1">QB4_q_b[0]_clock_1</A> = <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>;
<P><A NAME="QB4_q_b[0]_clock_enable_0">QB4_q_b[0]_clock_enable_0</A> = <A HREF="#HB1L70">HB1L70</A>;
<P><A NAME="QB4_q_b[0]_PORT_B_data_out">QB4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#QB4_q_b[0]_PORT_A_data_in_reg">QB4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#QB4_q_b[0]_PORT_A_address_reg">QB4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#QB4_q_b[0]_PORT_B_address_reg">QB4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#QB4_q_b[0]_PORT_A_write_enable_reg">QB4_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#QB4_q_b[0]_PORT_B_read_enable_reg">QB4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#QB4_q_b[0]_clock_0">QB4_q_b[0]_clock_0</A>, <A HREF="#QB4_q_b[0]_clock_1">QB4_q_b[0]_clock_1</A>, <A HREF="#QB4_q_b[0]_clock_enable_0">QB4_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="QB4_q_b[0]">QB4_q_b[0]</A> = <A HREF="#QB4_q_b[0]_PORT_B_data_out">QB4_q_b[0]_PORT_B_data_out</A>[0];


<P> --WB1_shiftreg_mask[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[11]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[11]">WB1_shiftreg_mask[11]</A> = DFFEAS(<A HREF="#WB1L141">WB1L141</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[10]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[10]">WB1_shiftreg_mask[10]</A> = DFFEAS(<A HREF="#WB1L142">WB1L142</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[9]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[9]">WB1_shiftreg_mask[9]</A> = DFFEAS(<A HREF="#WB1L143">WB1L143</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[8]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[8]">WB1_shiftreg_mask[8]</A> = DFFEAS(<A HREF="#WB1L144">WB1L144</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[7]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[7]">WB1_shiftreg_mask[7]</A> = DFFEAS(<A HREF="#WB1L145">WB1L145</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[6]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[6]">WB1_shiftreg_mask[6]</A> = DFFEAS(<A HREF="#WB1L146">WB1L146</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[5]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[5]">WB1_shiftreg_mask[5]</A> = DFFEAS(<A HREF="#WB1L147">WB1L147</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[4]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[4]">WB1_shiftreg_mask[4]</A> = DFFEAS(<A HREF="#WB1L148">WB1L148</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[3]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[3]">WB1_shiftreg_mask[3]</A> = DFFEAS(<A HREF="#WB1L149">WB1L149</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[2]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[2]">WB1_shiftreg_mask[2]</A> = DFFEAS(<A HREF="#WB1L150">WB1L150</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --WB1_shiftreg_mask[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[1]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[1]">WB1_shiftreg_mask[1]</A> = DFFEAS(<A HREF="#WB1L151">WB1L151</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  , <A HREF="#S1_internal_reset">S1_internal_reset</A>,  );


<P> --HB1L106 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~18
<P><A NAME="HB1L106">HB1L106</A> = ( !<A HREF="#HB1L122">HB1L122</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1_data_out_shift_reg[0]">HB1_data_out_shift_reg[0]</A> & (<A HREF="#HB1L82">HB1L82</A>))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[0]">QB3_q_b[0]</A>)))))) ) ) # ( <A HREF="#HB1L122">HB1L122</A> & ( ((<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#QB4_q_b[0]">QB4_q_b[0]</A>)) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((<A HREF="#QB3_q_b[0]">QB3_q_b[0]</A>)))))) ) );


<P> --RE1L96 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15
<P><A NAME="RE1L96">RE1L96</A> = ( !<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (!<A HREF="#RE1_MonAReg[4]">RE1_MonAReg[4]</A> & (<A HREF="#RE1_MonAReg[3]">RE1_MonAReg[3]</A> & (!<A HREF="#RE1_MonAReg[2]">RE1_MonAReg[2]</A>)))) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & ((((<A HREF="#TE1_jdo[21]">TE1_jdo[21]</A>))))) ) ) # ( <A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (<A HREF="#CF1_q_a[18]">CF1_q_a[18]</A>)) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & ((<A HREF="#TE1_jdo[21]">TE1_jdo[21]</A>))))) ) );


<P> --RE1L100 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19
<P><A NAME="RE1L100">RE1L100</A> = ( !<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (<A HREF="#RE1_MonAReg[4]">RE1_MonAReg[4]</A> & (!<A HREF="#RE1_MonAReg[3]">RE1_MonAReg[3]</A> & (!<A HREF="#RE1_MonAReg[2]">RE1_MonAReg[2]</A>)))) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & ((((<A HREF="#TE1_jdo[32]">TE1_jdo[32]</A>))))) ) ) # ( <A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (<A HREF="#CF1_q_a[29]">CF1_q_a[29]</A>)) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & ((<A HREF="#TE1_jdo[32]">TE1_jdo[32]</A>))))) ) );


<P> --RE1L104 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23
<P><A NAME="RE1L104">RE1L104</A> = ( !<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (!<A HREF="#RE1_MonAReg[4]">RE1_MonAReg[4]</A> & (!<A HREF="#RE1_MonAReg[3]">RE1_MonAReg[3]</A> & (!<A HREF="#RE1_MonAReg[2]">RE1_MonAReg[2]</A>)))) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & ((((<A HREF="#TE1_jdo[8]">TE1_jdo[8]</A>))))) ) ) # ( <A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (<A HREF="#CF1_q_a[5]">CF1_q_a[5]</A>)) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & ((<A HREF="#TE1_jdo[8]">TE1_jdo[8]</A>))))) ) );


<P> --S1L91 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~14
<P><A NAME="S1L91">S1L91</A> = ( !<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ( ((!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#S1_control_reg[1]">S1_control_reg[1]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A> & ((!<A HREF="#S1_start_external_transfer">S1_start_external_transfer</A>))))) ) ) # ( <A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ( (((!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((<A HREF="#S1_address_reg[1]">S1_address_reg[1]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#WB1_shiftreg_data[2]">WB1_shiftreg_data[2]</A>)))) ) );


<P> --YD1L391 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3
<P><A NAME="YD1L391">YD1L391</A> = ( !<A HREF="#YD1_D_iw[7]">YD1_D_iw[7]</A> & ( (<A HREF="#YD1_D_iw[8]">YD1_D_iw[8]</A> & (!<A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A> & (<A HREF="#YD1_W_ipending_reg[1]">YD1_W_ipending_reg[1]</A> & (!<A HREF="#YD1_D_iw[10]">YD1_D_iw[10]</A> & !<A HREF="#YD1_D_iw[9]">YD1_D_iw[9]</A>)))) ) ) # ( <A HREF="#YD1_D_iw[7]">YD1_D_iw[7]</A> & ( (!<A HREF="#YD1_D_iw[8]">YD1_D_iw[8]</A> & (<A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A> & (<A HREF="#YD1_W_ienable_reg[1]">YD1_W_ienable_reg[1]</A> & (!<A HREF="#YD1_D_iw[10]">YD1_D_iw[10]</A> & !<A HREF="#YD1_D_iw[9]">YD1_D_iw[9]</A>)))) ) );


<P> --S1L95 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~18
<P><A NAME="S1L95">S1L95</A> = ( !<A HREF="#MC2_m0_read">MC2_m0_read</A> & ( (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A> & !<A HREF="#UB1_auto_init_error">UB1_auto_init_error</A>)) # (<A HREF="#S1L87">S1L87</A>)))) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((((<A HREF="#S1L87">S1L87</A>))))) ) ) # ( <A HREF="#MC2_m0_read">MC2_m0_read</A> & ( (((<A HREF="#S1_readdata[8]">S1_readdata[8]</A>))) ) );


<P> --YD1L863 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
<P><A NAME="YD1L863">YD1L863</A> = ( !<A HREF="#YD1_R_ctrl_break">YD1_R_ctrl_break</A> & ( (!<A HREF="#YD1L632">YD1L632</A> & (<A HREF="#YD1_W_bstatus_reg">YD1_W_bstatus_reg</A>)) # (<A HREF="#YD1L632">YD1L632</A> & ((!<A HREF="#YD1_R_ctrl_wrctl_inst">YD1_R_ctrl_wrctl_inst</A> & (<A HREF="#YD1_W_bstatus_reg">YD1_W_bstatus_reg</A>)) # (<A HREF="#YD1_R_ctrl_wrctl_inst">YD1_R_ctrl_wrctl_inst</A> & ((!<A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A> & ((<A HREF="#YD1_E_src1[0]">YD1_E_src1[0]</A>))) # (<A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A> & (<A HREF="#YD1_W_bstatus_reg">YD1_W_bstatus_reg</A>)))))) ) ) # ( <A HREF="#YD1_R_ctrl_break">YD1_R_ctrl_break</A> & ( (((<A HREF="#YD1_W_status_reg_pie">YD1_W_status_reg_pie</A>))) ) );


<P> --YD1L978 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~27
<P><A NAME="YD1L978">YD1L978</A> = ( !<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ( ((!<A HREF="#PC5_av_readdata_pre[12]">PC5_av_readdata_pre[12]</A> & (((<A HREF="#DF1_ram_block1a12">DF1_ram_block1a12</A> & <A HREF="#TC3L1">TC3L1</A>)))) # (<A HREF="#PC5_av_readdata_pre[12]">PC5_av_readdata_pre[12]</A> & (((<A HREF="#DF1_ram_block1a12">DF1_ram_block1a12</A> & <A HREF="#TC3L1">TC3L1</A>)) # (<A HREF="#TC2L1">TC2L1</A>)))) # (<A HREF="#YD1L977">YD1L977</A>) ) ) # ( <A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ( ((!<A HREF="#PC5_av_readdata_pre[12]">PC5_av_readdata_pre[12]</A> & (((<A HREF="#DF1_ram_block1a44">DF1_ram_block1a44</A> & <A HREF="#TC3L1">TC3L1</A>)))) # (<A HREF="#PC5_av_readdata_pre[12]">PC5_av_readdata_pre[12]</A> & (((<A HREF="#DF1_ram_block1a44">DF1_ram_block1a44</A> & <A HREF="#TC3L1">TC3L1</A>)) # (<A HREF="#TC2L1">TC2L1</A>)))) # (<A HREF="#YD1L977">YD1L977</A>) ) );


<P> --YD1L965 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~31
<P><A NAME="YD1L965">YD1L965</A> = ( !<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ( ((!<A HREF="#PC5_av_readdata_pre[10]">PC5_av_readdata_pre[10]</A> & (((<A HREF="#DF1_ram_block1a10">DF1_ram_block1a10</A> & <A HREF="#TC3L1">TC3L1</A>)))) # (<A HREF="#PC5_av_readdata_pre[10]">PC5_av_readdata_pre[10]</A> & (((<A HREF="#DF1_ram_block1a10">DF1_ram_block1a10</A> & <A HREF="#TC3L1">TC3L1</A>)) # (<A HREF="#TC2L1">TC2L1</A>)))) # (<A HREF="#YD1L964">YD1L964</A>) ) ) # ( <A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ( ((!<A HREF="#PC5_av_readdata_pre[10]">PC5_av_readdata_pre[10]</A> & (((<A HREF="#DF1_ram_block1a42">DF1_ram_block1a42</A> & <A HREF="#TC3L1">TC3L1</A>)))) # (<A HREF="#PC5_av_readdata_pre[10]">PC5_av_readdata_pre[10]</A> & (((<A HREF="#DF1_ram_block1a42">DF1_ram_block1a42</A> & <A HREF="#TC3L1">TC3L1</A>)) # (<A HREF="#TC2L1">TC2L1</A>)))) # (<A HREF="#YD1L964">YD1L964</A>) ) );


<P> --YD1L958 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~35
<P><A NAME="YD1L958">YD1L958</A> = ( !<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ( ((!<A HREF="#PC5_av_readdata_pre[9]">PC5_av_readdata_pre[9]</A> & (((<A HREF="#DF1_ram_block1a9">DF1_ram_block1a9</A> & <A HREF="#TC3L1">TC3L1</A>)))) # (<A HREF="#PC5_av_readdata_pre[9]">PC5_av_readdata_pre[9]</A> & (((<A HREF="#DF1_ram_block1a9">DF1_ram_block1a9</A> & <A HREF="#TC3L1">TC3L1</A>)) # (<A HREF="#TC2L1">TC2L1</A>)))) # (<A HREF="#YD1L957">YD1L957</A>) ) ) # ( <A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ( ((!<A HREF="#PC5_av_readdata_pre[9]">PC5_av_readdata_pre[9]</A> & (((<A HREF="#DF1_ram_block1a41">DF1_ram_block1a41</A> & <A HREF="#TC3L1">TC3L1</A>)))) # (<A HREF="#PC5_av_readdata_pre[9]">PC5_av_readdata_pre[9]</A> & (((<A HREF="#DF1_ram_block1a41">DF1_ram_block1a41</A> & <A HREF="#TC3L1">TC3L1</A>)) # (<A HREF="#TC2L1">TC2L1</A>)))) # (<A HREF="#YD1L957">YD1L957</A>) ) );


<P> --YD1L993 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~39
<P><A NAME="YD1L993">YD1L993</A> = ( !<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ( ((!<A HREF="#PC5_av_readdata_pre[14]">PC5_av_readdata_pre[14]</A> & (((<A HREF="#DF1_ram_block1a14">DF1_ram_block1a14</A> & <A HREF="#TC3L1">TC3L1</A>)))) # (<A HREF="#PC5_av_readdata_pre[14]">PC5_av_readdata_pre[14]</A> & (((<A HREF="#DF1_ram_block1a14">DF1_ram_block1a14</A> & <A HREF="#TC3L1">TC3L1</A>)) # (<A HREF="#TC2L1">TC2L1</A>)))) # (<A HREF="#YD1L992">YD1L992</A>) ) ) # ( <A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ( ((!<A HREF="#PC5_av_readdata_pre[14]">PC5_av_readdata_pre[14]</A> & (((<A HREF="#DF1_ram_block1a46">DF1_ram_block1a46</A> & <A HREF="#TC3L1">TC3L1</A>)))) # (<A HREF="#PC5_av_readdata_pre[14]">PC5_av_readdata_pre[14]</A> & (((<A HREF="#DF1_ram_block1a46">DF1_ram_block1a46</A> & <A HREF="#TC3L1">TC3L1</A>)) # (<A HREF="#TC2L1">TC2L1</A>)))) # (<A HREF="#YD1L992">YD1L992</A>) ) );


<P> --YD1L985 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~43
<P><A NAME="YD1L985">YD1L985</A> = ( !<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ( ((!<A HREF="#PC5_av_readdata_pre[13]">PC5_av_readdata_pre[13]</A> & (((<A HREF="#DF1_ram_block1a13">DF1_ram_block1a13</A> & <A HREF="#TC3L1">TC3L1</A>)))) # (<A HREF="#PC5_av_readdata_pre[13]">PC5_av_readdata_pre[13]</A> & (((<A HREF="#DF1_ram_block1a13">DF1_ram_block1a13</A> & <A HREF="#TC3L1">TC3L1</A>)) # (<A HREF="#TC2L1">TC2L1</A>)))) # (<A HREF="#YD1L984">YD1L984</A>) ) ) # ( <A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ( ((!<A HREF="#PC5_av_readdata_pre[13]">PC5_av_readdata_pre[13]</A> & (((<A HREF="#DF1_ram_block1a45">DF1_ram_block1a45</A> & <A HREF="#TC3L1">TC3L1</A>)))) # (<A HREF="#PC5_av_readdata_pre[13]">PC5_av_readdata_pre[13]</A> & (((<A HREF="#DF1_ram_block1a45">DF1_ram_block1a45</A> & <A HREF="#TC3L1">TC3L1</A>)) # (<A HREF="#TC2L1">TC2L1</A>)))) # (<A HREF="#YD1L984">YD1L984</A>) ) );


<P> --YD1L823 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
<P><A NAME="YD1L823">YD1L823</A> = ( !<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & ( (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & (<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (!<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & <A HREF="#YD1L590">YD1L590</A>)))) ) ) # ( <A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & ( (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & (<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & (!<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & <A HREF="#YD1L590">YD1L590</A>)))) ) );


<P> --AC1L45 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
<P><A NAME="AC1L45">AC1L45</A> = AMPP_FUNCTION(!<A HREF="#A1L151">A1L151</A>, !<A HREF="#A1L161">A1L161</A>, !<A HREF="#A1L154">A1L154</A>, !<A HREF="#A1L156">A1L156</A>, !<A HREF="#AC1_state">AC1_state</A>, !<A HREF="#A1L159">A1L159</A>, !<A HREF="#A1L152">A1L152</A>);


<P> --YD1L883 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
<P><A NAME="YD1L883">YD1L883</A> = ( !<A HREF="#YD1_R_ctrl_rd_ctl_reg">YD1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((!<A HREF="#YD1_R_ctrl_br_cmp">YD1_R_ctrl_br_cmp</A> & ((<A HREF="#YD1_W_alu_result[0]">YD1_W_alu_result[0]</A>))) # (<A HREF="#YD1_R_ctrl_br_cmp">YD1_R_ctrl_br_cmp</A> & (<A HREF="#YD1_W_cmp_result">YD1_W_cmp_result</A>))))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte0_data[0]">YD1_av_ld_byte0_data[0]</A>)))) ) ) # ( <A HREF="#YD1_R_ctrl_rd_ctl_reg">YD1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((!<A HREF="#YD1_R_ctrl_br_cmp">YD1_R_ctrl_br_cmp</A> & ((<A HREF="#YD1_W_control_rd_data[0]">YD1_W_control_rd_data[0]</A>))) # (<A HREF="#YD1_R_ctrl_br_cmp">YD1_R_ctrl_br_cmp</A> & (<A HREF="#YD1_W_cmp_result">YD1_W_cmp_result</A>))))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte0_data[0]">YD1_av_ld_byte0_data[0]</A>)))) ) );


<P> --W1L111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector34~2
<P><A NAME="W1L111">W1L111</A> = ( !<A HREF="#W1_refresh_request">W1_refresh_request</A> & ( ((!<A HREF="#W1_init_done">W1_init_done</A> & ((!<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>) # ((<A HREF="#W1L319">W1L319</A> & <A HREF="#W1_m_state.100000000">W1_m_state.100000000</A>)))) # (<A HREF="#W1_init_done">W1_init_done</A> & (<A HREF="#W1L319">W1L319</A> & ((<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A>))))) # (<A HREF="#W1_m_state.010000000">W1_m_state.010000000</A>) ) ) # ( <A HREF="#W1_refresh_request">W1_refresh_request</A> & ( ((((!<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>) # (<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A>)) # (<A HREF="#W1L109">W1L109</A>)) # (<A HREF="#W1_m_state.010000000">W1_m_state.010000000</A>)) ) );


<P> --MC8L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|cp_ready~0
<P><A NAME="MC8L4">MC8L4</A> = ( !<A HREF="#XC2_use_reg">XC2_use_reg</A> & ( ((!<A HREF="#XD1_entries[0]">XD1_entries[0]</A> & (<A HREF="#XD1_entries[1]">XD1_entries[1]</A> & ((<A HREF="#YD1_d_byteenable[0]">YD1_d_byteenable[0]</A>) # (<A HREF="#YD1_d_byteenable[1]">YD1_d_byteenable[1]</A>))))) ) ) # ( <A HREF="#XC2_use_reg">XC2_use_reg</A> & ( ((!<A HREF="#XD1_entries[0]">XD1_entries[0]</A> & (<A HREF="#XD1_entries[1]">XD1_entries[1]</A> & ((<A HREF="#XC2_byteen_reg[0]">XC2_byteen_reg[0]</A>) # (<A HREF="#XC2_byteen_reg[1]">XC2_byteen_reg[1]</A>))))) ) );


<P> --SC1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~4
<P><A NAME="SC1L6">SC1L6</A> = ( !<A HREF="#AD1L3">AD1L3</A> & ( ((<A HREF="#XC2_count[0]">XC2_count[0]</A> & (<A HREF="#MC8L8">MC8L8</A> & (!<A HREF="#AD1L17">AD1L17</A> & !<A HREF="#AD1L16">AD1L16</A>)))) ) ) # ( <A HREF="#AD1L3">AD1L3</A> & ( (<A HREF="#MD2L1">MD2L1</A> & (((<A HREF="#SC1L16">SC1L16</A> & (!<A HREF="#AD1L17">AD1L17</A> & !<A HREF="#AD1L16">AD1L16</A>))))) ) );


<P> --MC8L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|cp_ready~4
<P><A NAME="MC8L8">MC8L8</A> = ( !<A HREF="#XC2_use_reg">XC2_use_reg</A> & ( ((!<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & ((!<A HREF="#XD1L1">XD1L1</A>) # ((!<A HREF="#YD1_d_byteenable[1]">YD1_d_byteenable[1]</A> & !<A HREF="#YD1_d_byteenable[0]">YD1_d_byteenable[0]</A>))))) ) ) # ( <A HREF="#XC2_use_reg">XC2_use_reg</A> & ( ((!<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & ((!<A HREF="#XD1L1">XD1L1</A>) # ((!<A HREF="#XC2_byteen_reg[0]">XC2_byteen_reg[0]</A> & !<A HREF="#XC2_byteen_reg[1]">XC2_byteen_reg[1]</A>))))) ) );


<P> --W1L339 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~9
<P><A NAME="W1L339">W1L339</A> = ( !<A HREF="#XD1_rd_address">XD1_rd_address</A> & ( (<A HREF="#W1L334">W1L334</A> & (<A HREF="#W1L333">W1L333</A> & (<A HREF="#W1L331">W1L331</A> & (!<A HREF="#XD1_entry_0[42]">XD1_entry_0[42]</A> $ (<A HREF="#W1_active_addr[24]">W1_active_addr[24]</A>))))) ) ) # ( <A HREF="#XD1_rd_address">XD1_rd_address</A> & ( (<A HREF="#W1L334">W1L334</A> & (<A HREF="#W1L333">W1L333</A> & (<A HREF="#W1L331">W1L331</A> & (!<A HREF="#XD1_entry_1[42]">XD1_entry_1[42]</A> $ (<A HREF="#W1_active_addr[24]">W1_active_addr[24]</A>))))) ) );


<P> --KEY[1] is KEY[1]
<P><A NAME="KEY[1]">KEY[1]</A> = INPUT();


<P> --KEY[2] is KEY[2]
<P><A NAME="KEY[2]">KEY[2]</A> = INPUT();


<P> --KEY[3] is KEY[3]
<P><A NAME="KEY[3]">KEY[3]</A> = INPUT();


<P> --DRAM_CLK is DRAM_CLK
<P><A NAME="DRAM_CLK">DRAM_CLK</A> = OUTPUT(<A HREF="#KF1_outclk_wire[1]">KF1_outclk_wire[1]</A>);


<P> --DRAM_CKE is DRAM_CKE
<P><A NAME="DRAM_CKE">DRAM_CKE</A> = OUTPUT(<A HREF="#A1L213">A1L213</A>);


<P> --DRAM_ADDR[0] is DRAM_ADDR[0]
<P><A NAME="DRAM_ADDR[0]">DRAM_ADDR[0]</A> = OUTPUT(<A HREF="#W1_m_addr[0]">W1_m_addr[0]</A>);


<P> --DRAM_ADDR[1] is DRAM_ADDR[1]
<P><A NAME="DRAM_ADDR[1]">DRAM_ADDR[1]</A> = OUTPUT(<A HREF="#W1_m_addr[1]">W1_m_addr[1]</A>);


<P> --DRAM_ADDR[2] is DRAM_ADDR[2]
<P><A NAME="DRAM_ADDR[2]">DRAM_ADDR[2]</A> = OUTPUT(<A HREF="#W1_m_addr[2]">W1_m_addr[2]</A>);


<P> --DRAM_ADDR[3] is DRAM_ADDR[3]
<P><A NAME="DRAM_ADDR[3]">DRAM_ADDR[3]</A> = OUTPUT(<A HREF="#W1_m_addr[3]">W1_m_addr[3]</A>);


<P> --DRAM_ADDR[4] is DRAM_ADDR[4]
<P><A NAME="DRAM_ADDR[4]">DRAM_ADDR[4]</A> = OUTPUT(<A HREF="#W1_m_addr[4]">W1_m_addr[4]</A>);


<P> --DRAM_ADDR[5] is DRAM_ADDR[5]
<P><A NAME="DRAM_ADDR[5]">DRAM_ADDR[5]</A> = OUTPUT(<A HREF="#W1_m_addr[5]">W1_m_addr[5]</A>);


<P> --DRAM_ADDR[6] is DRAM_ADDR[6]
<P><A NAME="DRAM_ADDR[6]">DRAM_ADDR[6]</A> = OUTPUT(<A HREF="#W1_m_addr[6]">W1_m_addr[6]</A>);


<P> --DRAM_ADDR[7] is DRAM_ADDR[7]
<P><A NAME="DRAM_ADDR[7]">DRAM_ADDR[7]</A> = OUTPUT(<A HREF="#W1_m_addr[7]">W1_m_addr[7]</A>);


<P> --DRAM_ADDR[8] is DRAM_ADDR[8]
<P><A NAME="DRAM_ADDR[8]">DRAM_ADDR[8]</A> = OUTPUT(<A HREF="#W1_m_addr[8]">W1_m_addr[8]</A>);


<P> --DRAM_ADDR[9] is DRAM_ADDR[9]
<P><A NAME="DRAM_ADDR[9]">DRAM_ADDR[9]</A> = OUTPUT(<A HREF="#W1_m_addr[9]">W1_m_addr[9]</A>);


<P> --DRAM_ADDR[10] is DRAM_ADDR[10]
<P><A NAME="DRAM_ADDR[10]">DRAM_ADDR[10]</A> = OUTPUT(<A HREF="#W1_m_addr[10]">W1_m_addr[10]</A>);


<P> --DRAM_ADDR[11] is DRAM_ADDR[11]
<P><A NAME="DRAM_ADDR[11]">DRAM_ADDR[11]</A> = OUTPUT(<A HREF="#W1_m_addr[11]">W1_m_addr[11]</A>);


<P> --DRAM_ADDR[12] is DRAM_ADDR[12]
<P><A NAME="DRAM_ADDR[12]">DRAM_ADDR[12]</A> = OUTPUT(<A HREF="#W1_m_addr[12]">W1_m_addr[12]</A>);


<P> --DRAM_BA[0] is DRAM_BA[0]
<P><A NAME="DRAM_BA[0]">DRAM_BA[0]</A> = OUTPUT(<A HREF="#W1_m_bank[0]">W1_m_bank[0]</A>);


<P> --DRAM_BA[1] is DRAM_BA[1]
<P><A NAME="DRAM_BA[1]">DRAM_BA[1]</A> = OUTPUT(<A HREF="#W1_m_bank[1]">W1_m_bank[1]</A>);


<P> --DRAM_CS_N is DRAM_CS_N
<P><A NAME="DRAM_CS_N">DRAM_CS_N</A> = OUTPUT(<A HREF="#W1L290">W1L290</A>);


<P> --DRAM_CAS_N is DRAM_CAS_N
<P><A NAME="DRAM_CAS_N">DRAM_CAS_N</A> = OUTPUT(<A HREF="#W1L286">W1L286</A>);


<P> --DRAM_RAS_N is DRAM_RAS_N
<P><A NAME="DRAM_RAS_N">DRAM_RAS_N</A> = OUTPUT(<A HREF="#W1L288">W1L288</A>);


<P> --DRAM_WE_N is DRAM_WE_N
<P><A NAME="DRAM_WE_N">DRAM_WE_N</A> = OUTPUT(<A HREF="#W1L284">W1L284</A>);


<P> --DRAM_UDQM is DRAM_UDQM
<P><A NAME="DRAM_UDQM">DRAM_UDQM</A> = OUTPUT(<A HREF="#W1_m_dqm[1]">W1_m_dqm[1]</A>);


<P> --DRAM_LDQM is DRAM_LDQM
<P><A NAME="DRAM_LDQM">DRAM_LDQM</A> = OUTPUT(<A HREF="#W1_m_dqm[0]">W1_m_dqm[0]</A>);


<P> --AUD_DACDAT is AUD_DACDAT
<P><A NAME="AUD_DACDAT">AUD_DACDAT</A> = OUTPUT(<A HREF="#HB1_serial_audio_out_data">HB1_serial_audio_out_data</A>);


<P> --AUD_XCK is AUD_XCK
<P><A NAME="AUD_XCK">AUD_XCK</A> = OUTPUT(<A HREF="#count[1]">count[1]</A>);


<P> --FPGA_I2C_SCLK is FPGA_I2C_SCLK
<P><A NAME="FPGA_I2C_SCLK">FPGA_I2C_SCLK</A> = OUTPUT(<A HREF="#WB1L31">WB1L31</A>);


<P> --LEDR[0] is LEDR[0]
<P><A NAME="LEDR[0]">LEDR[0]</A> = OUTPUT(<A HREF="#A1L212">A1L212</A>);


<P> --LEDR[1] is LEDR[1]
<P><A NAME="LEDR[1]">LEDR[1]</A> = OUTPUT(<A HREF="#A1L213">A1L213</A>);


<P> --LEDR[2] is LEDR[2]
<P><A NAME="LEDR[2]">LEDR[2]</A> = OUTPUT(<A HREF="#A1L212">A1L212</A>);


<P> --LEDR[3] is LEDR[3]
<P><A NAME="LEDR[3]">LEDR[3]</A> = OUTPUT(<A HREF="#A1L213">A1L213</A>);


<P> --LEDR[4] is LEDR[4]
<P><A NAME="LEDR[4]">LEDR[4]</A> = OUTPUT(<A HREF="#A1L212">A1L212</A>);


<P> --LEDR[5] is LEDR[5]
<P><A NAME="LEDR[5]">LEDR[5]</A> = OUTPUT(<A HREF="#A1L213">A1L213</A>);


<P> --LEDR[6] is LEDR[6]
<P><A NAME="LEDR[6]">LEDR[6]</A> = OUTPUT(<A HREF="#A1L212">A1L212</A>);


<P> --LEDR[7] is LEDR[7]
<P><A NAME="LEDR[7]">LEDR[7]</A> = OUTPUT(<A HREF="#A1L213">A1L213</A>);


<P> --A1L155 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
<P><A NAME="A1L155">A1L155</A> = INPUT();


<P> --A1L160 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
<P><A NAME="A1L160">A1L160</A> = OUTPUT(<A HREF="#AC1_adapted_tdo">AC1_adapted_tdo</A>);


<P> --A1L153 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
<P><A NAME="A1L153">A1L153</A> = OUTPUT(<A HREF="#A1L152">A1L152</A>);


<P> --A1L185 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
<P><A NAME="A1L185">A1L185</A> = INPUT();


<P> --A1L181 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
<P><A NAME="A1L181">A1L181</A> = INPUT();


<P> --A1L178 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
<P><A NAME="A1L178">A1L178</A> = INPUT();


<P> --A1L170 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
<P><A NAME="A1L170">A1L170</A> = INPUT();


<P> --A1L174 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
<P><A NAME="A1L174">A1L174</A> = INPUT();


<P> --A1L172 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
<P><A NAME="A1L172">A1L172</A> = INPUT();


<P> --A1L180 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
<P><A NAME="A1L180">A1L180</A> = INPUT();


<P> --A1L169 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
<P><A NAME="A1L169">A1L169</A> = INPUT();


<P> --A1L179 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
<P><A NAME="A1L179">A1L179</A> = INPUT();


<P> --A1L171 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
<P><A NAME="A1L171">A1L171</A> = INPUT();


<P> --A1L175 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
<P><A NAME="A1L175">A1L175</A> = INPUT();


<P> --A1L173 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
<P><A NAME="A1L173">A1L173</A> = INPUT();


<P> --A1L183 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
<P><A NAME="A1L183">A1L183</A> = INPUT();


<P> --A1L162 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
<P><A NAME="A1L162">A1L162</A> = INPUT();


<P> --A1L187 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
<P><A NAME="A1L187">A1L187</A> = OUTPUT(<A HREF="#UE1_sr[0]">UE1_sr[0]</A>);


<P> --A1L166 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
<P><A NAME="A1L166">A1L166</A> = OUTPUT(<A HREF="#UE1_ir_out[0]">UE1_ir_out[0]</A>);


<P> --A1L167 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
<P><A NAME="A1L167">A1L167</A> = OUTPUT(<A HREF="#UE1_ir_out[1]">UE1_ir_out[1]</A>);


<P> --GPIO_0[4] is GPIO_0[4]
<P><A NAME="GPIO_0[4]">GPIO_0[4]</A> = BIDIR(<A HREF="#A1L87">A1L87</A>);


<P> --A1L87 is GPIO_0[4]~output
<P><A NAME="A1L87">A1L87</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[5] is GPIO_0[5]
<P><A NAME="GPIO_0[5]">GPIO_0[5]</A> = BIDIR(<A HREF="#A1L89">A1L89</A>);


<P> --A1L89 is GPIO_0[5]~output
<P><A NAME="A1L89">A1L89</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[6] is GPIO_0[6]
<P><A NAME="GPIO_0[6]">GPIO_0[6]</A> = BIDIR(<A HREF="#A1L91">A1L91</A>);


<P> --A1L91 is GPIO_0[6]~output
<P><A NAME="A1L91">A1L91</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[7] is GPIO_0[7]
<P><A NAME="GPIO_0[7]">GPIO_0[7]</A> = BIDIR(<A HREF="#A1L93">A1L93</A>);


<P> --A1L93 is GPIO_0[7]~output
<P><A NAME="A1L93">A1L93</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[8] is GPIO_0[8]
<P><A NAME="GPIO_0[8]">GPIO_0[8]</A> = BIDIR(<A HREF="#A1L95">A1L95</A>);


<P> --A1L95 is GPIO_0[8]~output
<P><A NAME="A1L95">A1L95</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[9] is GPIO_0[9]
<P><A NAME="GPIO_0[9]">GPIO_0[9]</A> = BIDIR(<A HREF="#A1L97">A1L97</A>);


<P> --A1L97 is GPIO_0[9]~output
<P><A NAME="A1L97">A1L97</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[10] is GPIO_0[10]
<P><A NAME="GPIO_0[10]">GPIO_0[10]</A> = BIDIR(<A HREF="#A1L99">A1L99</A>);


<P> --A1L99 is GPIO_0[10]~output
<P><A NAME="A1L99">A1L99</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[11] is GPIO_0[11]
<P><A NAME="GPIO_0[11]">GPIO_0[11]</A> = BIDIR(<A HREF="#A1L101">A1L101</A>);


<P> --A1L101 is GPIO_0[11]~output
<P><A NAME="A1L101">A1L101</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[12] is GPIO_0[12]
<P><A NAME="GPIO_0[12]">GPIO_0[12]</A> = BIDIR(<A HREF="#A1L103">A1L103</A>);


<P> --A1L103 is GPIO_0[12]~output
<P><A NAME="A1L103">A1L103</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[13] is GPIO_0[13]
<P><A NAME="GPIO_0[13]">GPIO_0[13]</A> = BIDIR(<A HREF="#A1L105">A1L105</A>);


<P> --A1L105 is GPIO_0[13]~output
<P><A NAME="A1L105">A1L105</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[14] is GPIO_0[14]
<P><A NAME="GPIO_0[14]">GPIO_0[14]</A> = BIDIR(<A HREF="#A1L107">A1L107</A>);


<P> --A1L107 is GPIO_0[14]~output
<P><A NAME="A1L107">A1L107</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[15] is GPIO_0[15]
<P><A NAME="GPIO_0[15]">GPIO_0[15]</A> = BIDIR(<A HREF="#A1L109">A1L109</A>);


<P> --A1L109 is GPIO_0[15]~output
<P><A NAME="A1L109">A1L109</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[16] is GPIO_0[16]
<P><A NAME="GPIO_0[16]">GPIO_0[16]</A> = BIDIR(<A HREF="#A1L111">A1L111</A>);


<P> --A1L111 is GPIO_0[16]~output
<P><A NAME="A1L111">A1L111</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[17] is GPIO_0[17]
<P><A NAME="GPIO_0[17]">GPIO_0[17]</A> = BIDIR(<A HREF="#A1L113">A1L113</A>);


<P> --A1L113 is GPIO_0[17]~output
<P><A NAME="A1L113">A1L113</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[18] is GPIO_0[18]
<P><A NAME="GPIO_0[18]">GPIO_0[18]</A> = BIDIR(<A HREF="#A1L115">A1L115</A>);


<P> --A1L115 is GPIO_0[18]~output
<P><A NAME="A1L115">A1L115</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[19] is GPIO_0[19]
<P><A NAME="GPIO_0[19]">GPIO_0[19]</A> = BIDIR(<A HREF="#A1L117">A1L117</A>);


<P> --A1L117 is GPIO_0[19]~output
<P><A NAME="A1L117">A1L117</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[20] is GPIO_0[20]
<P><A NAME="GPIO_0[20]">GPIO_0[20]</A> = BIDIR(<A HREF="#A1L119">A1L119</A>);


<P> --A1L119 is GPIO_0[20]~output
<P><A NAME="A1L119">A1L119</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[21] is GPIO_0[21]
<P><A NAME="GPIO_0[21]">GPIO_0[21]</A> = BIDIR(<A HREF="#A1L121">A1L121</A>);


<P> --A1L121 is GPIO_0[21]~output
<P><A NAME="A1L121">A1L121</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[22] is GPIO_0[22]
<P><A NAME="GPIO_0[22]">GPIO_0[22]</A> = BIDIR(<A HREF="#A1L123">A1L123</A>);


<P> --A1L123 is GPIO_0[22]~output
<P><A NAME="A1L123">A1L123</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[23] is GPIO_0[23]
<P><A NAME="GPIO_0[23]">GPIO_0[23]</A> = BIDIR(<A HREF="#A1L125">A1L125</A>);


<P> --A1L125 is GPIO_0[23]~output
<P><A NAME="A1L125">A1L125</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[24] is GPIO_0[24]
<P><A NAME="GPIO_0[24]">GPIO_0[24]</A> = BIDIR(<A HREF="#A1L127">A1L127</A>);


<P> --A1L127 is GPIO_0[24]~output
<P><A NAME="A1L127">A1L127</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[25] is GPIO_0[25]
<P><A NAME="GPIO_0[25]">GPIO_0[25]</A> = BIDIR(<A HREF="#A1L129">A1L129</A>);


<P> --A1L129 is GPIO_0[25]~output
<P><A NAME="A1L129">A1L129</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[26] is GPIO_0[26]
<P><A NAME="GPIO_0[26]">GPIO_0[26]</A> = BIDIR(<A HREF="#A1L131">A1L131</A>);


<P> --A1L131 is GPIO_0[26]~output
<P><A NAME="A1L131">A1L131</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[27] is GPIO_0[27]
<P><A NAME="GPIO_0[27]">GPIO_0[27]</A> = BIDIR(<A HREF="#A1L133">A1L133</A>);


<P> --A1L133 is GPIO_0[27]~output
<P><A NAME="A1L133">A1L133</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[28] is GPIO_0[28]
<P><A NAME="GPIO_0[28]">GPIO_0[28]</A> = BIDIR(<A HREF="#A1L135">A1L135</A>);


<P> --A1L135 is GPIO_0[28]~output
<P><A NAME="A1L135">A1L135</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[29] is GPIO_0[29]
<P><A NAME="GPIO_0[29]">GPIO_0[29]</A> = BIDIR(<A HREF="#A1L137">A1L137</A>);


<P> --A1L137 is GPIO_0[29]~output
<P><A NAME="A1L137">A1L137</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[30] is GPIO_0[30]
<P><A NAME="GPIO_0[30]">GPIO_0[30]</A> = BIDIR(<A HREF="#A1L139">A1L139</A>);


<P> --A1L139 is GPIO_0[30]~output
<P><A NAME="A1L139">A1L139</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[31] is GPIO_0[31]
<P><A NAME="GPIO_0[31]">GPIO_0[31]</A> = BIDIR(<A HREF="#A1L141">A1L141</A>);


<P> --A1L141 is GPIO_0[31]~output
<P><A NAME="A1L141">A1L141</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[32] is GPIO_0[32]
<P><A NAME="GPIO_0[32]">GPIO_0[32]</A> = BIDIR(<A HREF="#A1L143">A1L143</A>);


<P> --A1L143 is GPIO_0[32]~output
<P><A NAME="A1L143">A1L143</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[33] is GPIO_0[33]
<P><A NAME="GPIO_0[33]">GPIO_0[33]</A> = BIDIR(<A HREF="#A1L145">A1L145</A>);


<P> --A1L145 is GPIO_0[33]~output
<P><A NAME="A1L145">A1L145</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[34] is GPIO_0[34]
<P><A NAME="GPIO_0[34]">GPIO_0[34]</A> = BIDIR(<A HREF="#A1L147">A1L147</A>);


<P> --A1L147 is GPIO_0[34]~output
<P><A NAME="A1L147">A1L147</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[35] is GPIO_0[35]
<P><A NAME="GPIO_0[35]">GPIO_0[35]</A> = BIDIR(<A HREF="#A1L149">A1L149</A>);


<P> --A1L149 is GPIO_0[35]~output
<P><A NAME="A1L149">A1L149</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[0] is DRAM_DQ[0]
<P><A NAME="DRAM_DQ[0]">DRAM_DQ[0]</A> = BIDIR(<A HREF="#A1L39">A1L39</A>);


<P> --A1L39 is DRAM_DQ[0]~output
<P><A NAME="A1L39">A1L39</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[0]">W1_m_data[0]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[1] is DRAM_DQ[1]
<P><A NAME="DRAM_DQ[1]">DRAM_DQ[1]</A> = BIDIR(<A HREF="#A1L41">A1L41</A>);


<P> --A1L41 is DRAM_DQ[1]~output
<P><A NAME="A1L41">A1L41</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[1]">W1_m_data[1]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[2] is DRAM_DQ[2]
<P><A NAME="DRAM_DQ[2]">DRAM_DQ[2]</A> = BIDIR(<A HREF="#A1L43">A1L43</A>);


<P> --A1L43 is DRAM_DQ[2]~output
<P><A NAME="A1L43">A1L43</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[2]">W1_m_data[2]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[3] is DRAM_DQ[3]
<P><A NAME="DRAM_DQ[3]">DRAM_DQ[3]</A> = BIDIR(<A HREF="#A1L45">A1L45</A>);


<P> --A1L45 is DRAM_DQ[3]~output
<P><A NAME="A1L45">A1L45</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[3]">W1_m_data[3]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[4] is DRAM_DQ[4]
<P><A NAME="DRAM_DQ[4]">DRAM_DQ[4]</A> = BIDIR(<A HREF="#A1L47">A1L47</A>);


<P> --A1L47 is DRAM_DQ[4]~output
<P><A NAME="A1L47">A1L47</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[4]">W1_m_data[4]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[5] is DRAM_DQ[5]
<P><A NAME="DRAM_DQ[5]">DRAM_DQ[5]</A> = BIDIR(<A HREF="#A1L49">A1L49</A>);


<P> --A1L49 is DRAM_DQ[5]~output
<P><A NAME="A1L49">A1L49</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[5]">W1_m_data[5]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[6] is DRAM_DQ[6]
<P><A NAME="DRAM_DQ[6]">DRAM_DQ[6]</A> = BIDIR(<A HREF="#A1L51">A1L51</A>);


<P> --A1L51 is DRAM_DQ[6]~output
<P><A NAME="A1L51">A1L51</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[6]">W1_m_data[6]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[7] is DRAM_DQ[7]
<P><A NAME="DRAM_DQ[7]">DRAM_DQ[7]</A> = BIDIR(<A HREF="#A1L53">A1L53</A>);


<P> --A1L53 is DRAM_DQ[7]~output
<P><A NAME="A1L53">A1L53</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[7]">W1_m_data[7]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[8] is DRAM_DQ[8]
<P><A NAME="DRAM_DQ[8]">DRAM_DQ[8]</A> = BIDIR(<A HREF="#A1L55">A1L55</A>);


<P> --A1L55 is DRAM_DQ[8]~output
<P><A NAME="A1L55">A1L55</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[8]">W1_m_data[8]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[9] is DRAM_DQ[9]
<P><A NAME="DRAM_DQ[9]">DRAM_DQ[9]</A> = BIDIR(<A HREF="#A1L57">A1L57</A>);


<P> --A1L57 is DRAM_DQ[9]~output
<P><A NAME="A1L57">A1L57</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[9]">W1_m_data[9]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[10] is DRAM_DQ[10]
<P><A NAME="DRAM_DQ[10]">DRAM_DQ[10]</A> = BIDIR(<A HREF="#A1L59">A1L59</A>);


<P> --A1L59 is DRAM_DQ[10]~output
<P><A NAME="A1L59">A1L59</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[10]">W1_m_data[10]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[11] is DRAM_DQ[11]
<P><A NAME="DRAM_DQ[11]">DRAM_DQ[11]</A> = BIDIR(<A HREF="#A1L61">A1L61</A>);


<P> --A1L61 is DRAM_DQ[11]~output
<P><A NAME="A1L61">A1L61</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[11]">W1_m_data[11]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[12] is DRAM_DQ[12]
<P><A NAME="DRAM_DQ[12]">DRAM_DQ[12]</A> = BIDIR(<A HREF="#A1L63">A1L63</A>);


<P> --A1L63 is DRAM_DQ[12]~output
<P><A NAME="A1L63">A1L63</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[12]">W1_m_data[12]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[13] is DRAM_DQ[13]
<P><A NAME="DRAM_DQ[13]">DRAM_DQ[13]</A> = BIDIR(<A HREF="#A1L65">A1L65</A>);


<P> --A1L65 is DRAM_DQ[13]~output
<P><A NAME="A1L65">A1L65</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[13]">W1_m_data[13]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[14] is DRAM_DQ[14]
<P><A NAME="DRAM_DQ[14]">DRAM_DQ[14]</A> = BIDIR(<A HREF="#A1L67">A1L67</A>);


<P> --A1L67 is DRAM_DQ[14]~output
<P><A NAME="A1L67">A1L67</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[14]">W1_m_data[14]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --DRAM_DQ[15] is DRAM_DQ[15]
<P><A NAME="DRAM_DQ[15]">DRAM_DQ[15]</A> = BIDIR(<A HREF="#A1L69">A1L69</A>);


<P> --A1L69 is DRAM_DQ[15]~output
<P><A NAME="A1L69">A1L69</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_m_data[15]">W1_m_data[15]</A>), .OE(<A HREF="#W1_oe">W1_oe</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --AUD_ADCLRCK is AUD_ADCLRCK
<P><A NAME="AUD_ADCLRCK">AUD_ADCLRCK</A> = BIDIR(<A HREF="#A1L3">A1L3</A>);


<P> --A1L3 is AUD_ADCLRCK~output
<P><A NAME="A1L3">A1L3</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --AUD_BCLK is AUD_BCLK
<P><A NAME="AUD_BCLK">AUD_BCLK</A> = BIDIR(<A HREF="#A1L5">A1L5</A>);


<P> --A1L5 is AUD_BCLK~output
<P><A NAME="A1L5">A1L5</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --AUD_DACLRCK is AUD_DACLRCK
<P><A NAME="AUD_DACLRCK">AUD_DACLRCK</A> = BIDIR(<A HREF="#A1L8">A1L8</A>);


<P> --A1L8 is AUD_DACLRCK~output
<P><A NAME="A1L8">A1L8</A> = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --FPGA_I2C_SDAT is FPGA_I2C_SDAT
<P><A NAME="FPGA_I2C_SDAT">FPGA_I2C_SDAT</A> = BIDIR(<A HREF="#A1L76">A1L76</A>);


<P> --A1L76 is FPGA_I2C_SDAT~output
<P><A NAME="A1L76">A1L76</A> = OUTPUT_BUFFER.O(.I(<A HREF="#WB1L32">WB1L32</A>), .OE(<A HREF="#WB1L33">WB1L33</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[0] is GPIO_0[0]
<P><A NAME="GPIO_0[0]">GPIO_0[0]</A> = BIDIR(<A HREF="#A1L79">A1L79</A>);


<P> --A1L79 is GPIO_0[0]~output
<P><A NAME="A1L79">A1L79</A> = OUTPUT_BUFFER.O(.I(<A HREF="#AUD_BCLK">AUD_BCLK</A>), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[1] is GPIO_0[1]
<P><A NAME="GPIO_0[1]">GPIO_0[1]</A> = BIDIR(<A HREF="#A1L81">A1L81</A>);


<P> --A1L81 is GPIO_0[1]~output
<P><A NAME="A1L81">A1L81</A> = OUTPUT_BUFFER.O(.I(<A HREF="#HB1_serial_audio_out_data">HB1_serial_audio_out_data</A>), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[2] is GPIO_0[2]
<P><A NAME="GPIO_0[2]">GPIO_0[2]</A> = BIDIR(<A HREF="#A1L83">A1L83</A>);


<P> --A1L83 is GPIO_0[2]~output
<P><A NAME="A1L83">A1L83</A> = OUTPUT_BUFFER.O(.I(<A HREF="#AUD_DACLRCK">AUD_DACLRCK</A>), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO_0[3] is GPIO_0[3]
<P><A NAME="GPIO_0[3]">GPIO_0[3]</A> = BIDIR(<A HREF="#A1L85">A1L85</A>);


<P> --A1L85 is GPIO_0[3]~output
<P><A NAME="A1L85">A1L85</A> = OUTPUT_BUFFER.O(.I(<A HREF="#Z1_data_out">Z1_data_out</A>), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --W1_m_addr[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]
<P> --register power-up is low

<P><A NAME="W1_m_addr[4]">W1_m_addr[4]</A> = DFFEAS(<A HREF="#W1L142">W1L142</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L274">W1L274</A>,  ,  ,  ,  );


<P> --W1_m_addr[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]
<P> --register power-up is low

<P><A NAME="W1_m_addr[5]">W1_m_addr[5]</A> = DFFEAS(<A HREF="#W1L140">W1L140</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L274">W1L274</A>,  ,  ,  ,  );


<P> --W1_m_addr[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]
<P> --register power-up is low

<P><A NAME="W1_m_addr[10]">W1_m_addr[10]</A> = DFFEAS(<A HREF="#W1L135">W1L135</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L274">W1L274</A>,  ,  ,  ,  );


<P> --W1_m_addr[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]
<P> --register power-up is low

<P><A NAME="W1_m_addr[11]">W1_m_addr[11]</A> = DFFEAS(<A HREF="#W1L134">W1L134</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L274">W1L274</A>,  ,  ,  ,  );


<P> --W1_m_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]
<P> --register power-up is low

<P><A NAME="W1_m_addr[12]">W1_m_addr[12]</A> = DFFEAS(<A HREF="#W1L133">W1L133</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L274">W1L274</A>,  ,  ,  ,  );


<P> --W1_m_bank[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]
<P> --register power-up is low

<P><A NAME="W1_m_bank[0]">W1_m_bank[0]</A> = DFFEAS(<A HREF="#W1L148">W1L148</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L170">W1L170</A>,  ,  ,  ,  );


<P> --W1_m_bank[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]
<P> --register power-up is low

<P><A NAME="W1_m_bank[1]">W1_m_bank[1]</A> = DFFEAS(<A HREF="#W1L147">W1L147</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L170">W1L170</A>,  ,  ,  ,  );


<P> --W1_m_cmd[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]
<P> --register power-up is low

<P><A NAME="W1_m_cmd[3]">W1_m_cmd[3]</A> = DFFEAS(<A HREF="#W1L79">W1L79</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_cmd[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]
<P> --register power-up is low

<P><A NAME="W1_m_cmd[1]">W1_m_cmd[1]</A> = DFFEAS(<A HREF="#W1L81">W1L81</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_cmd[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]
<P> --register power-up is low

<P><A NAME="W1_m_cmd[2]">W1_m_cmd[2]</A> = DFFEAS(<A HREF="#W1L80">W1L80</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_cmd[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]
<P> --register power-up is low

<P><A NAME="W1_m_cmd[0]">W1_m_cmd[0]</A> = DFFEAS(<A HREF="#W1L82">W1L82</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_dqm[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]
<P> --register power-up is low

<P><A NAME="W1_m_dqm[1]">W1_m_dqm[1]</A> = DFFEAS(<A HREF="#W1L165">W1L165</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L170">W1L170</A>,  ,  ,  ,  );


<P> --W1_m_dqm[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]
<P> --register power-up is low

<P><A NAME="W1_m_dqm[0]">W1_m_dqm[0]</A> = DFFEAS(<A HREF="#W1L166">W1L166</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L170">W1L170</A>,  ,  ,  ,  );


<P> --count[1] is count[1]
<P> --register power-up is low

<P><A NAME="count[1]">count[1]</A> = DFFEAS(<A HREF="#A1L15">A1L15</A>, <A HREF="#CLOCK2_50">CLOCK2_50</A>, <A HREF="#KEY[0]">KEY[0]</A>,  ,  ,  ,  ,  ,  );


<P> --WB1_s_serial_protocol.STATE_0_IDLE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE
<P> --register power-up is low

<P><A NAME="WB1_s_serial_protocol.STATE_0_IDLE">WB1_s_serial_protocol.STATE_0_IDLE</A> = DFFEAS(<A HREF="#WB1L29">WB1L29</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --WB1L31 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_clk~0
<P><A NAME="WB1L31">WB1L31</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_0_IDLE">WB1_s_serial_protocol.STATE_0_IDLE</A>) # (<A HREF="#ZB1_new_clk">ZB1_new_clk</A>);


<P> --AC1_adapted_tdo is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
<P> --register power-up is low

<P><A NAME="AC1_adapted_tdo">AC1_adapted_tdo</A> = AMPP_FUNCTION(!<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_td_shift[0]">AC1_td_shift[0]</A>, !<A HREF="#A1L150">A1L150</A>);


<P> --A1L152 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
<P><A NAME="A1L152">A1L152</A> = INPUT();


<P> --UE1_sr[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
<P> --register power-up is low

<P><A NAME="UE1_sr[0]">UE1_sr[0]</A> = DFFEAS(<A HREF="#UE1L56">UE1L56</A>, <A HREF="#A1L184">A1L184</A>,  ,  ,  ,  ,  ,  ,  );


<P> --UE1_ir_out[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
<P> --register power-up is low

<P><A NAME="UE1_ir_out[0]">UE1_ir_out[0]</A> = DFFEAS(<A HREF="#WE3_dreg[0]">WE3_dreg[0]</A>, <A HREF="#A1L184">A1L184</A>,  ,  ,  ,  ,  ,  ,  );


<P> --UE1_ir_out[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
<P> --register power-up is low

<P><A NAME="UE1_ir_out[1]">UE1_ir_out[1]</A> = DFFEAS(<A HREF="#WE2_dreg[0]">WE2_dreg[0]</A>, <A HREF="#A1L184">A1L184</A>,  ,  ,  ,  ,  ,  ,  );


<P> --CLOCK2_50 is CLOCK2_50
<P><A NAME="CLOCK2_50">CLOCK2_50</A> = INPUT();


<P> --KEY[0] is KEY[0]
<P><A NAME="KEY[0]">KEY[0]</A> = INPUT();


<P> --W1_active_addr[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]
<P> --register power-up is low

<P><A NAME="W1_active_addr[0]">W1_active_addr[0]</A> = DFFEAS(<A HREF="#XD1L121">XD1L121</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1_active_addr[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]
<P> --register power-up is low

<P><A NAME="W1_active_addr[11]">W1_active_addr[11]</A> = DFFEAS(<A HREF="#XD1L132">XD1L132</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1_m_state.000001000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000
<P> --register power-up is low

<P><A NAME="W1_m_state.000001000">W1_m_state.000001000</A> = DFFEAS(<A HREF="#W1L95">W1L95</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_state.000010000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000
<P> --register power-up is low

<P><A NAME="W1_m_state.000010000">W1_m_state.000010000</A> = DFFEAS(<A HREF="#W1L98">W1L98</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L169 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr9~0
<P><A NAME="W1L169">W1L169</A> = (!<A HREF="#W1_m_state.000001000">W1_m_state.000001000</A> & !<A HREF="#W1_m_state.000010000">W1_m_state.000010000</A>);


<P> --W1_f_pop is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|f_pop
<P> --register power-up is low

<P><A NAME="W1_f_pop">W1_f_pop</A> = DFFEAS(<A HREF="#W1L132">W1L132</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XD1_rd_address is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address
<P> --register power-up is low

<P><A NAME="XD1_rd_address">XD1_rd_address</A> = DFFEAS(<A HREF="#XD1L102">XD1L102</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_active_addr[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]
<P> --register power-up is low

<P><A NAME="W1_active_addr[13]">W1_active_addr[13]</A> = DFFEAS(<A HREF="#XD1L134">XD1L134</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[31] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[31]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[31]">XD1_entry_1[31]</A> = DFFEAS(<A HREF="#XC2L83">XC2L83</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[31] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[31]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[31]">XD1_entry_0[31]</A> = DFFEAS(<A HREF="#XC2L83">XC2L83</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --W1L56 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~0
<P><A NAME="W1L56">W1L56</A> = !<A HREF="#W1_active_addr[13]">W1_active_addr[13]</A> $ (((!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((!<A HREF="#XD1_entry_0[31]">XD1_entry_0[31]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (!<A HREF="#XD1_entry_1[31]">XD1_entry_1[31]</A>))));


<P> --XD1_entries[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]
<P> --register power-up is low

<P><A NAME="XD1_entries[1]">XD1_entries[1]</A> = DFFEAS(<A HREF="#XD1L8">XD1L8</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XD1_entries[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]
<P> --register power-up is low

<P><A NAME="XD1_entries[0]">XD1_entries[0]</A> = DFFEAS(<A HREF="#XD1L6">XD1L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XD1L2 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|Equal1~0
<P><A NAME="XD1L2">XD1L2</A> = (!<A HREF="#XD1_entries[1]">XD1_entries[1]</A> & !<A HREF="#XD1_entries[0]">XD1_entries[0]</A>);


<P> --W1_active_addr[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]
<P> --register power-up is low

<P><A NAME="W1_active_addr[20]">W1_active_addr[20]</A> = DFFEAS(<A HREF="#XD1L141">XD1L141</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[38] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[38]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[38]">XD1_entry_1[38]</A> = DFFEAS(<A HREF="#XC2L90">XC2L90</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[38] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[38]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[38]">XD1_entry_0[38]</A> = DFFEAS(<A HREF="#XC2L90">XC2L90</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L141 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[38]~0
<P><A NAME="XD1L141">XD1L141</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[38]">XD1_entry_0[38]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[38]">XD1_entry_1[38]</A>));


<P> --W1_active_addr[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]
<P> --register power-up is low

<P><A NAME="W1_active_addr[21]">W1_active_addr[21]</A> = DFFEAS(<A HREF="#XD1L142">XD1L142</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[39] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[39]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[39]">XD1_entry_1[39]</A> = DFFEAS(<A HREF="#XC2L91">XC2L91</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[39] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[39]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[39]">XD1_entry_0[39]</A> = DFFEAS(<A HREF="#XC2L91">XC2L91</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L142 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[39]~1
<P><A NAME="XD1L142">XD1L142</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[39]">XD1_entry_0[39]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[39]">XD1_entry_1[39]</A>));


<P> --W1_active_addr[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[22]
<P> --register power-up is low

<P><A NAME="W1_active_addr[22]">W1_active_addr[22]</A> = DFFEAS(<A HREF="#XD1L143">XD1L143</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[40] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[40]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[40]">XD1_entry_1[40]</A> = DFFEAS(<A HREF="#XC2L92">XC2L92</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[40] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[40]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[40]">XD1_entry_0[40]</A> = DFFEAS(<A HREF="#XC2L92">XC2L92</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --W1_active_addr[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[23]
<P> --register power-up is low

<P><A NAME="W1_active_addr[23]">W1_active_addr[23]</A> = DFFEAS(<A HREF="#XD1L144">XD1L144</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[41] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[41]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[41]">XD1_entry_1[41]</A> = DFFEAS(<A HREF="#XC2L93">XC2L93</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[41] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[41]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[41]">XD1_entry_0[41]</A> = DFFEAS(<A HREF="#XC2L93">XC2L93</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --W1L330 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~0
<P><A NAME="W1L330">W1L330</A> = ( <A HREF="#W1L337">W1L337</A> & ( <A HREF="#W1L338">W1L338</A> & ( !<A HREF="#W1_active_addr[22]">W1_active_addr[22]</A> $ (((!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[40]">XD1_entry_0[40]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[40]">XD1_entry_1[40]</A>)))) ) ) );


<P> --W1_active_addr[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]
<P> --register power-up is low

<P><A NAME="W1_active_addr[10]">W1_active_addr[10]</A> = DFFEAS(<A HREF="#XD1L131">XD1L131</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[28] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[28]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[28]">XD1_entry_1[28]</A> = DFFEAS(<A HREF="#XC2L80">XC2L80</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[28] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[28]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[28]">XD1_entry_0[28]</A> = DFFEAS(<A HREF="#XC2L80">XC2L80</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L131 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[28]~2
<P><A NAME="XD1L131">XD1L131</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[28]">XD1_entry_0[28]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[28]">XD1_entry_1[28]</A>));


<P> --W1_active_addr[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[24]
<P> --register power-up is low

<P><A NAME="W1_active_addr[24]">W1_active_addr[24]</A> = DFFEAS(<A HREF="#XD1L145">XD1L145</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[42] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[42]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[42]">XD1_entry_1[42]</A> = DFFEAS(<A HREF="#XC2L94">XC2L94</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[42] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[42]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[42]">XD1_entry_0[42]</A> = DFFEAS(<A HREF="#XC2L94">XC2L94</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1_entry_1[29] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[29]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[29]">XD1_entry_1[29]</A> = DFFEAS(<A HREF="#XC2L81">XC2L81</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[29] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[29]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[29]">XD1_entry_0[29]</A> = DFFEAS(<A HREF="#XC2L81">XC2L81</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --W1_active_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]
<P> --register power-up is low

<P><A NAME="W1_active_addr[12]">W1_active_addr[12]</A> = DFFEAS(<A HREF="#XD1L133">XD1L133</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[30] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[30]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[30]">XD1_entry_1[30]</A> = DFFEAS(<A HREF="#XC2L82">XC2L82</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[30] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[30]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[30]">XD1_entry_0[30]</A> = DFFEAS(<A HREF="#XC2L82">XC2L82</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --W1_active_rnw is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw
<P> --register power-up is low

<P><A NAME="W1_active_rnw">W1_active_rnw</A> = DFFEAS(<A HREF="#XD1L146">XD1L146</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[43] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[43]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[43]">XD1_entry_1[43]</A> = DFFEAS(<A HREF="#MC8L13">MC8L13</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[43] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[43]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[43]">XD1_entry_0[43]</A> = DFFEAS(<A HREF="#MC8L13">MC8L13</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --W1_active_cs_n is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n
<P> --register power-up is low

<P><A NAME="W1_active_cs_n">W1_active_cs_n</A> = DFFEAS(<A HREF="#W1L200">W1L200</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --W1L331 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~1
<P><A NAME="W1L331">W1L331</A> = ( !<A HREF="#W1_active_cs_n">W1_active_cs_n</A> & ( !<A HREF="#W1_active_rnw">W1_active_rnw</A> $ (((!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[43]">XD1_entry_0[43]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[43]">XD1_entry_1[43]</A>)))) ) );


<P> --W1_active_addr[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]
<P> --register power-up is low

<P><A NAME="W1_active_addr[14]">W1_active_addr[14]</A> = DFFEAS(<A HREF="#XD1L135">XD1L135</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[32] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[32]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[32]">XD1_entry_1[32]</A> = DFFEAS(<A HREF="#XC2L84">XC2L84</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[32] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[32]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[32]">XD1_entry_0[32]</A> = DFFEAS(<A HREF="#XC2L84">XC2L84</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --W1_active_addr[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]
<P> --register power-up is low

<P><A NAME="W1_active_addr[15]">W1_active_addr[15]</A> = DFFEAS(<A HREF="#XD1L136">XD1L136</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[33] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[33]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[33]">XD1_entry_1[33]</A> = DFFEAS(<A HREF="#XC2L85">XC2L85</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[33] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[33]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[33]">XD1_entry_0[33]</A> = DFFEAS(<A HREF="#XC2L85">XC2L85</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --W1_active_addr[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]
<P> --register power-up is low

<P><A NAME="W1_active_addr[16]">W1_active_addr[16]</A> = DFFEAS(<A HREF="#XD1L137">XD1L137</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[34] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[34]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[34]">XD1_entry_1[34]</A> = DFFEAS(<A HREF="#XC2L86">XC2L86</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[34] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[34]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[34]">XD1_entry_0[34]</A> = DFFEAS(<A HREF="#XC2L86">XC2L86</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --W1_active_addr[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]
<P> --register power-up is low

<P><A NAME="W1_active_addr[17]">W1_active_addr[17]</A> = DFFEAS(<A HREF="#XD1L138">XD1L138</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[35] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[35]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[35]">XD1_entry_1[35]</A> = DFFEAS(<A HREF="#XC2L87">XC2L87</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[35] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[35]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[35]">XD1_entry_0[35]</A> = DFFEAS(<A HREF="#XC2L87">XC2L87</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --W1_active_addr[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]
<P> --register power-up is low

<P><A NAME="W1_active_addr[18]">W1_active_addr[18]</A> = DFFEAS(<A HREF="#XD1L139">XD1L139</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[36] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[36]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[36]">XD1_entry_1[36]</A> = DFFEAS(<A HREF="#XC2L88">XC2L88</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[36] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[36]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[36]">XD1_entry_0[36]</A> = DFFEAS(<A HREF="#XC2L88">XC2L88</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --W1L57 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~1
<P><A NAME="W1L57">W1L57</A> = !<A HREF="#W1_active_addr[18]">W1_active_addr[18]</A> $ (((!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((!<A HREF="#XD1_entry_0[36]">XD1_entry_0[36]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (!<A HREF="#XD1_entry_1[36]">XD1_entry_1[36]</A>))));


<P> --W1_active_addr[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[19]
<P> --register power-up is low

<P><A NAME="W1_active_addr[19]">W1_active_addr[19]</A> = DFFEAS(<A HREF="#XD1L140">XD1L140</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[37] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[37]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[37]">XD1_entry_1[37]</A> = DFFEAS(<A HREF="#XC2L89">XC2L89</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[37] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[37]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[37]">XD1_entry_0[37]</A> = DFFEAS(<A HREF="#XC2L89">XC2L89</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --W1L58 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~2
<P><A NAME="W1L58">W1L58</A> = !<A HREF="#W1_active_addr[19]">W1_active_addr[19]</A> $ (((!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((!<A HREF="#XD1_entry_0[37]">XD1_entry_0[37]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (!<A HREF="#XD1_entry_1[37]">XD1_entry_1[37]</A>))));


<P> --W1L332 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~2
<P><A NAME="W1L332">W1L332</A> = ( <A HREF="#W1L336">W1L336</A> & ( <A HREF="#XD1L135">XD1L135</A> & ( (!<A HREF="#W1L57">W1L57</A> & (!<A HREF="#W1L58">W1L58</A> & (<A HREF="#W1_active_addr[14]">W1_active_addr[14]</A> & <A HREF="#W1L335">W1L335</A>))) ) ) ) # ( <A HREF="#W1L336">W1L336</A> & ( !<A HREF="#XD1L135">XD1L135</A> & ( (!<A HREF="#W1L57">W1L57</A> & (!<A HREF="#W1L58">W1L58</A> & (!<A HREF="#W1_active_addr[14]">W1_active_addr[14]</A> & <A HREF="#W1L335">W1L335</A>))) ) ) );


<P> --W1L131 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector41~0
<P><A NAME="W1L131">W1L131</A> = ( <A HREF="#W1L332">W1L332</A> & ( (!<A HREF="#W1L56">W1L56</A> & (!<A HREF="#XD1L2">XD1L2</A> & (<A HREF="#W1L330">W1L330</A> & <A HREF="#W1L339">W1L339</A>))) ) );


<P> --W1_m_state.000000010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010
<P> --register power-up is low

<P><A NAME="W1_m_state.000000010">W1_m_state.000000010</A> = DFFEAS(<A HREF="#W1L88">W1L88</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L272 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~0
<P><A NAME="W1L272">W1L272</A> = (!<A HREF="#W1L169">W1L169</A> & (<A HREF="#W1_f_pop">W1_f_pop</A> & (<A HREF="#W1L131">W1L131</A>))) # (<A HREF="#W1L169">W1L169</A> & (((<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A>))));


<P> --XD1_entry_1[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[18]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[18]">XD1_entry_1[18]</A> = DFFEAS(<A HREF="#XC2L70">XC2L70</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[18]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[18]">XD1_entry_0[18]</A> = DFFEAS(<A HREF="#XC2L70">XC2L70</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L121 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[18]~3
<P><A NAME="XD1L121">XD1L121</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[18]">XD1_entry_0[18]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[18]">XD1_entry_1[18]</A>));


<P> --W1_i_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]
<P> --register power-up is low

<P><A NAME="W1_i_addr[12]">W1_i_addr[12]</A> = DFFEAS(<A HREF="#W1_i_state.111">W1_i_state.111</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L146 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector98~0
<P><A NAME="W1L146">W1L146</A> = ( <A HREF="#XD1L121">XD1L121</A> & ( <A HREF="#W1_i_addr[12]">W1_i_addr[12]</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((<A HREF="#W1L272">W1L272</A>)) # (<A HREF="#W1_active_addr[0]">W1_active_addr[0]</A>))) # (<A HREF="#W1L169">W1L169</A> & (((<A HREF="#W1_active_addr[11]">W1_active_addr[11]</A> & <A HREF="#W1L272">W1L272</A>)))) ) ) ) # ( !<A HREF="#XD1L121">XD1L121</A> & ( <A HREF="#W1_i_addr[12]">W1_i_addr[12]</A> & ( (!<A HREF="#W1L169">W1L169</A> & (<A HREF="#W1_active_addr[0]">W1_active_addr[0]</A> & ((!<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & (((<A HREF="#W1_active_addr[11]">W1_active_addr[11]</A> & <A HREF="#W1L272">W1L272</A>)))) ) ) ) # ( <A HREF="#XD1L121">XD1L121</A> & ( !<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((<A HREF="#W1L272">W1L272</A>)) # (<A HREF="#W1_active_addr[0]">W1_active_addr[0]</A>))) # (<A HREF="#W1L169">W1L169</A> & (((!<A HREF="#W1L272">W1L272</A>) # (<A HREF="#W1_active_addr[11]">W1_active_addr[11]</A>)))) ) ) ) # ( !<A HREF="#XD1L121">XD1L121</A> & ( !<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A> & ( (!<A HREF="#W1L169">W1L169</A> & (<A HREF="#W1_active_addr[0]">W1_active_addr[0]</A> & ((!<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & (((!<A HREF="#W1L272">W1L272</A>) # (<A HREF="#W1_active_addr[11]">W1_active_addr[11]</A>)))) ) ) );


<P> --BB1_r_sync_rst is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst
<P> --register power-up is low

<P><A NAME="BB1_r_sync_rst">BB1_r_sync_rst</A> = DFFEAS(<A HREF="#BB1L1">BB1L1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --W1_m_state.001000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000
<P> --register power-up is low

<P><A NAME="W1_m_state.001000000">W1_m_state.001000000</A> = DFFEAS(<A HREF="#W1L101">W1L101</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_state.010000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000
<P> --register power-up is low

<P><A NAME="W1_m_state.010000000">W1_m_state.010000000</A> = DFFEAS(<A HREF="#W1L102">W1L102</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_state.100000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000
<P> --register power-up is low

<P><A NAME="W1_m_state.100000000">W1_m_state.100000000</A> = DFFEAS(<A HREF="#W1L103">W1L103</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_init_done is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done
<P> --register power-up is low

<P><A NAME="W1_init_done">W1_init_done</A> = DFFEAS(<A HREF="#W1L260">W1L260</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_state.000000001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001
<P> --register power-up is low

<P><A NAME="W1_m_state.000000001">W1_m_state.000000001</A> = DFFEAS(<A HREF="#W1L87">W1L87</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_state.000000100 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100
<P> --register power-up is low

<P><A NAME="W1_m_state.000000100">W1_m_state.000000100</A> = DFFEAS(<A HREF="#W1L89">W1L89</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_state.000100000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000
<P> --register power-up is low

<P><A NAME="W1_m_state.000100000">W1_m_state.000100000</A> = DFFEAS(<A HREF="#W1L99">W1L99</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L273 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~1
<P><A NAME="W1L273">W1L273</A> = (!<A HREF="#W1_m_state.000000100">W1_m_state.000000100</A> & (!<A HREF="#W1_m_state.000100000">W1_m_state.000100000</A> & ((!<A HREF="#W1_init_done">W1_init_done</A>) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>))));


<P> --W1L274 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~2
<P><A NAME="W1L274">W1L274</A> = (!<A HREF="#W1_m_state.010000000">W1_m_state.010000000</A> & (!<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A> & <A HREF="#W1L273">W1L273</A>));


<P> --W1_active_addr[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[1]
<P> --register power-up is low

<P><A NAME="W1_active_addr[1]">W1_active_addr[1]</A> = DFFEAS(<A HREF="#XD1L122">XD1L122</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[19]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[19]">XD1_entry_1[19]</A> = DFFEAS(<A HREF="#XC2L71">XC2L71</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[19]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[19]">XD1_entry_0[19]</A> = DFFEAS(<A HREF="#XC2L71">XC2L71</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L122 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[19]~4
<P><A NAME="XD1L122">XD1L122</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[19]">XD1_entry_0[19]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[19]">XD1_entry_1[19]</A>));


<P> --W1L145 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector97~0
<P><A NAME="W1L145">W1L145</A> = ( <A HREF="#W1_active_addr[1]">W1_active_addr[1]</A> & ( <A HREF="#XD1L122">XD1L122</A> & ( (!<A HREF="#W1L169">W1L169</A>) # ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[12]">W1_active_addr[12]</A>))) ) ) ) # ( !<A HREF="#W1_active_addr[1]">W1_active_addr[1]</A> & ( <A HREF="#XD1L122">XD1L122</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[12]">W1_active_addr[12]</A>)))) ) ) ) # ( <A HREF="#W1_active_addr[1]">W1_active_addr[1]</A> & ( !<A HREF="#XD1L122">XD1L122</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((!<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[12]">W1_active_addr[12]</A>)))) ) ) ) # ( !<A HREF="#W1_active_addr[1]">W1_active_addr[1]</A> & ( !<A HREF="#XD1L122">XD1L122</A> & ( (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[12]">W1_active_addr[12]</A>)))) ) ) );


<P> --W1_active_addr[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[2]
<P> --register power-up is low

<P><A NAME="W1_active_addr[2]">W1_active_addr[2]</A> = DFFEAS(<A HREF="#XD1L123">XD1L123</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[20]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[20]">XD1_entry_1[20]</A> = DFFEAS(<A HREF="#XC2L72">XC2L72</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[20]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[20]">XD1_entry_0[20]</A> = DFFEAS(<A HREF="#XC2L72">XC2L72</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L123 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[20]~5
<P><A NAME="XD1L123">XD1L123</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[20]">XD1_entry_0[20]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[20]">XD1_entry_1[20]</A>));


<P> --W1L144 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector96~0
<P><A NAME="W1L144">W1L144</A> = ( <A HREF="#W1_active_addr[2]">W1_active_addr[2]</A> & ( <A HREF="#XD1L123">XD1L123</A> & ( (!<A HREF="#W1L169">W1L169</A>) # ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[13]">W1_active_addr[13]</A>))) ) ) ) # ( !<A HREF="#W1_active_addr[2]">W1_active_addr[2]</A> & ( <A HREF="#XD1L123">XD1L123</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[13]">W1_active_addr[13]</A>)))) ) ) ) # ( <A HREF="#W1_active_addr[2]">W1_active_addr[2]</A> & ( !<A HREF="#XD1L123">XD1L123</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((!<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[13]">W1_active_addr[13]</A>)))) ) ) ) # ( !<A HREF="#W1_active_addr[2]">W1_active_addr[2]</A> & ( !<A HREF="#XD1L123">XD1L123</A> & ( (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[13]">W1_active_addr[13]</A>)))) ) ) );


<P> --W1_active_addr[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[3]
<P> --register power-up is low

<P><A NAME="W1_active_addr[3]">W1_active_addr[3]</A> = DFFEAS(<A HREF="#XD1L124">XD1L124</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[21]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[21]">XD1_entry_1[21]</A> = DFFEAS(<A HREF="#XC2L73">XC2L73</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[21]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[21]">XD1_entry_0[21]</A> = DFFEAS(<A HREF="#XC2L73">XC2L73</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L124 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[21]~6
<P><A NAME="XD1L124">XD1L124</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[21]">XD1_entry_0[21]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[21]">XD1_entry_1[21]</A>));


<P> --W1L143 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector95~0
<P><A NAME="W1L143">W1L143</A> = ( <A HREF="#W1_active_addr[3]">W1_active_addr[3]</A> & ( <A HREF="#XD1L124">XD1L124</A> & ( (!<A HREF="#W1L169">W1L169</A>) # ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[14]">W1_active_addr[14]</A>))) ) ) ) # ( !<A HREF="#W1_active_addr[3]">W1_active_addr[3]</A> & ( <A HREF="#XD1L124">XD1L124</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[14]">W1_active_addr[14]</A>)))) ) ) ) # ( <A HREF="#W1_active_addr[3]">W1_active_addr[3]</A> & ( !<A HREF="#XD1L124">XD1L124</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((!<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[14]">W1_active_addr[14]</A>)))) ) ) ) # ( !<A HREF="#W1_active_addr[3]">W1_active_addr[3]</A> & ( !<A HREF="#XD1L124">XD1L124</A> & ( (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[14]">W1_active_addr[14]</A>)))) ) ) );


<P> --W1_active_addr[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[4]
<P> --register power-up is low

<P><A NAME="W1_active_addr[4]">W1_active_addr[4]</A> = DFFEAS(<A HREF="#XD1L125">XD1L125</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L141 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector94~0
<P><A NAME="W1L141">W1L141</A> = (!<A HREF="#W1L169">W1L169</A> & (<A HREF="#W1_f_pop">W1_f_pop</A> & (<A HREF="#W1L131">W1L131</A>))) # (<A HREF="#W1L169">W1L169</A> & (((!<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A>))));


<P> --XD1_entry_1[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[22]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[22]">XD1_entry_1[22]</A> = DFFEAS(<A HREF="#XC2L74">XC2L74</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[22]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[22]">XD1_entry_0[22]</A> = DFFEAS(<A HREF="#XC2L74">XC2L74</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L125 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[22]~7
<P><A NAME="XD1L125">XD1L125</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[22]">XD1_entry_0[22]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[22]">XD1_entry_1[22]</A>));


<P> --W1L142 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector94~1
<P><A NAME="W1L142">W1L142</A> = ( <A HREF="#W1L141">W1L141</A> & ( <A HREF="#XD1L125">XD1L125</A> ) ) # ( !<A HREF="#W1L141">W1L141</A> & ( <A HREF="#XD1L125">XD1L125</A> & ( ((!<A HREF="#W1L272">W1L272</A> & ((<A HREF="#W1_active_addr[4]">W1_active_addr[4]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[15]">W1_active_addr[15]</A>))) # (<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>) ) ) ) # ( <A HREF="#W1L141">W1L141</A> & ( !<A HREF="#XD1L125">XD1L125</A> & ( (!<A HREF="#W1L272">W1L272</A>) # (<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>) ) ) ) # ( !<A HREF="#W1L141">W1L141</A> & ( !<A HREF="#XD1L125">XD1L125</A> & ( ((!<A HREF="#W1L272">W1L272</A> & ((<A HREF="#W1_active_addr[4]">W1_active_addr[4]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[15]">W1_active_addr[15]</A>))) # (<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>) ) ) );


<P> --W1_active_addr[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[5]
<P> --register power-up is low

<P><A NAME="W1_active_addr[5]">W1_active_addr[5]</A> = DFFEAS(<A HREF="#XD1L126">XD1L126</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[23]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[23]">XD1_entry_1[23]</A> = DFFEAS(<A HREF="#XC2L75">XC2L75</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[23]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[23]">XD1_entry_0[23]</A> = DFFEAS(<A HREF="#XC2L75">XC2L75</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L126 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[23]~8
<P><A NAME="XD1L126">XD1L126</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[23]">XD1_entry_0[23]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[23]">XD1_entry_1[23]</A>));


<P> --W1L140 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector93~0
<P><A NAME="W1L140">W1L140</A> = ( <A HREF="#W1_active_addr[5]">W1_active_addr[5]</A> & ( <A HREF="#XD1L126">XD1L126</A> & ( ((!<A HREF="#W1L272">W1L272</A>) # ((<A HREF="#W1L141">W1L141</A>) # (<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>))) # (<A HREF="#W1_active_addr[16]">W1_active_addr[16]</A>) ) ) ) # ( !<A HREF="#W1_active_addr[5]">W1_active_addr[5]</A> & ( <A HREF="#XD1L126">XD1L126</A> & ( (((<A HREF="#W1_active_addr[16]">W1_active_addr[16]</A> & <A HREF="#W1L272">W1L272</A>)) # (<A HREF="#W1L141">W1L141</A>)) # (<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>) ) ) ) # ( <A HREF="#W1_active_addr[5]">W1_active_addr[5]</A> & ( !<A HREF="#XD1L126">XD1L126</A> & ( (!<A HREF="#W1L272">W1L272</A>) # (((<A HREF="#W1_active_addr[16]">W1_active_addr[16]</A> & !<A HREF="#W1L141">W1L141</A>)) # (<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>)) ) ) ) # ( !<A HREF="#W1_active_addr[5]">W1_active_addr[5]</A> & ( !<A HREF="#XD1L126">XD1L126</A> & ( ((!<A HREF="#W1L272">W1L272</A> & ((<A HREF="#W1L141">W1L141</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[16]">W1_active_addr[16]</A> & !<A HREF="#W1L141">W1L141</A>))) # (<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>) ) ) );


<P> --W1_active_addr[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[6]
<P> --register power-up is low

<P><A NAME="W1_active_addr[6]">W1_active_addr[6]</A> = DFFEAS(<A HREF="#XD1L127">XD1L127</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[24]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[24]">XD1_entry_1[24]</A> = DFFEAS(<A HREF="#XC2L76">XC2L76</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[24]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[24]">XD1_entry_0[24]</A> = DFFEAS(<A HREF="#XC2L76">XC2L76</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L127 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[24]~9
<P><A NAME="XD1L127">XD1L127</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[24]">XD1_entry_0[24]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[24]">XD1_entry_1[24]</A>));


<P> --W1L139 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector92~0
<P><A NAME="W1L139">W1L139</A> = ( <A HREF="#W1_active_addr[6]">W1_active_addr[6]</A> & ( <A HREF="#XD1L127">XD1L127</A> & ( (!<A HREF="#W1L169">W1L169</A>) # ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[17]">W1_active_addr[17]</A>))) ) ) ) # ( !<A HREF="#W1_active_addr[6]">W1_active_addr[6]</A> & ( <A HREF="#XD1L127">XD1L127</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[17]">W1_active_addr[17]</A>)))) ) ) ) # ( <A HREF="#W1_active_addr[6]">W1_active_addr[6]</A> & ( !<A HREF="#XD1L127">XD1L127</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((!<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[17]">W1_active_addr[17]</A>)))) ) ) ) # ( !<A HREF="#W1_active_addr[6]">W1_active_addr[6]</A> & ( !<A HREF="#XD1L127">XD1L127</A> & ( (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[17]">W1_active_addr[17]</A>)))) ) ) );


<P> --W1_active_addr[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[7]
<P> --register power-up is low

<P><A NAME="W1_active_addr[7]">W1_active_addr[7]</A> = DFFEAS(<A HREF="#XD1L128">XD1L128</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[25] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[25]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[25]">XD1_entry_1[25]</A> = DFFEAS(<A HREF="#XC2L77">XC2L77</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[25] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[25]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[25]">XD1_entry_0[25]</A> = DFFEAS(<A HREF="#XC2L77">XC2L77</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L128 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[25]~10
<P><A NAME="XD1L128">XD1L128</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[25]">XD1_entry_0[25]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[25]">XD1_entry_1[25]</A>));


<P> --W1L138 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector91~0
<P><A NAME="W1L138">W1L138</A> = ( <A HREF="#W1_active_addr[7]">W1_active_addr[7]</A> & ( <A HREF="#XD1L128">XD1L128</A> & ( (!<A HREF="#W1L169">W1L169</A>) # ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[18]">W1_active_addr[18]</A>))) ) ) ) # ( !<A HREF="#W1_active_addr[7]">W1_active_addr[7]</A> & ( <A HREF="#XD1L128">XD1L128</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[18]">W1_active_addr[18]</A>)))) ) ) ) # ( <A HREF="#W1_active_addr[7]">W1_active_addr[7]</A> & ( !<A HREF="#XD1L128">XD1L128</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((!<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[18]">W1_active_addr[18]</A>)))) ) ) ) # ( !<A HREF="#W1_active_addr[7]">W1_active_addr[7]</A> & ( !<A HREF="#XD1L128">XD1L128</A> & ( (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[18]">W1_active_addr[18]</A>)))) ) ) );


<P> --W1_active_addr[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]
<P> --register power-up is low

<P><A NAME="W1_active_addr[8]">W1_active_addr[8]</A> = DFFEAS(<A HREF="#XD1L129">XD1L129</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[26] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[26]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[26]">XD1_entry_1[26]</A> = DFFEAS(<A HREF="#XC2L78">XC2L78</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[26] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[26]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[26]">XD1_entry_0[26]</A> = DFFEAS(<A HREF="#XC2L78">XC2L78</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L129 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[26]~11
<P><A NAME="XD1L129">XD1L129</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[26]">XD1_entry_0[26]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[26]">XD1_entry_1[26]</A>));


<P> --W1L137 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector90~0
<P><A NAME="W1L137">W1L137</A> = ( <A HREF="#W1_active_addr[8]">W1_active_addr[8]</A> & ( <A HREF="#XD1L129">XD1L129</A> & ( (!<A HREF="#W1L169">W1L169</A>) # ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[19]">W1_active_addr[19]</A>))) ) ) ) # ( !<A HREF="#W1_active_addr[8]">W1_active_addr[8]</A> & ( <A HREF="#XD1L129">XD1L129</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[19]">W1_active_addr[19]</A>)))) ) ) ) # ( <A HREF="#W1_active_addr[8]">W1_active_addr[8]</A> & ( !<A HREF="#XD1L129">XD1L129</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((!<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[19]">W1_active_addr[19]</A>)))) ) ) ) # ( !<A HREF="#W1_active_addr[8]">W1_active_addr[8]</A> & ( !<A HREF="#XD1L129">XD1L129</A> & ( (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[19]">W1_active_addr[19]</A>)))) ) ) );


<P> --W1_active_addr[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[9]
<P> --register power-up is low

<P><A NAME="W1_active_addr[9]">W1_active_addr[9]</A> = DFFEAS(<A HREF="#XD1L130">XD1L130</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --XD1_entry_1[27] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[27]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[27]">XD1_entry_1[27]</A> = DFFEAS(<A HREF="#XC2L79">XC2L79</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[27] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[27]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[27]">XD1_entry_0[27]</A> = DFFEAS(<A HREF="#XC2L79">XC2L79</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L130 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[27]~12
<P><A NAME="XD1L130">XD1L130</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[27]">XD1_entry_0[27]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[27]">XD1_entry_1[27]</A>));


<P> --W1L136 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector89~0
<P><A NAME="W1L136">W1L136</A> = ( <A HREF="#W1_active_addr[9]">W1_active_addr[9]</A> & ( <A HREF="#XD1L130">XD1L130</A> & ( (!<A HREF="#W1L169">W1L169</A>) # ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[20]">W1_active_addr[20]</A>))) ) ) ) # ( !<A HREF="#W1_active_addr[9]">W1_active_addr[9]</A> & ( <A HREF="#XD1L130">XD1L130</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[20]">W1_active_addr[20]</A>)))) ) ) ) # ( <A HREF="#W1_active_addr[9]">W1_active_addr[9]</A> & ( !<A HREF="#XD1L130">XD1L130</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((!<A HREF="#W1L272">W1L272</A>)))) # (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[20]">W1_active_addr[20]</A>)))) ) ) ) # ( !<A HREF="#W1_active_addr[9]">W1_active_addr[9]</A> & ( !<A HREF="#XD1L130">XD1L130</A> & ( (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1L272">W1L272</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1L272">W1L272</A> & (<A HREF="#W1_active_addr[20]">W1_active_addr[20]</A>)))) ) ) );


<P> --W1L135 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector88~0
<P><A NAME="W1L135">W1L135</A> = ( <A HREF="#W1_m_state.001000000">W1_m_state.001000000</A> ) # ( !<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A> & ( (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A> & (<A HREF="#W1_active_addr[21]">W1_active_addr[21]</A>)))) ) );


<P> --W1L134 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector87~0
<P><A NAME="W1L134">W1L134</A> = ( <A HREF="#W1_m_state.001000000">W1_m_state.001000000</A> ) # ( !<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A> & ( (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A> & (<A HREF="#W1_active_addr[22]">W1_active_addr[22]</A>)))) ) );


<P> --W1L133 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector86~0
<P><A NAME="W1L133">W1L133</A> = ( <A HREF="#W1_m_state.001000000">W1_m_state.001000000</A> ) # ( !<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A> & ( (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A> & ((!<A HREF="#W1_i_addr[12]">W1_i_addr[12]</A>))) # (<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A> & (<A HREF="#W1_active_addr[23]">W1_active_addr[23]</A>)))) ) );


<P> --W1L281 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]~0
<P><A NAME="W1L281">W1L281</A> = (<A HREF="#W1_f_pop">W1_f_pop</A> & (<A HREF="#W1L131">W1L131</A> & !<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A>));


<P> --W1L148 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector100~0
<P><A NAME="W1L148">W1L148</A> = (!<A HREF="#W1L281">W1L281</A> & (<A HREF="#W1_active_addr[10]">W1_active_addr[10]</A>)) # (<A HREF="#W1L281">W1L281</A> & ((<A HREF="#XD1L131">XD1L131</A>)));


<P> --W1L170 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0
<P><A NAME="W1L170">W1L170</A> = (!<A HREF="#W1L169">W1L169</A>) # (<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A>);


<P> --XD1L145 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[42]~13
<P><A NAME="XD1L145">XD1L145</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[42]">XD1_entry_0[42]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[42]">XD1_entry_1[42]</A>));


<P> --W1L147 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector99~0
<P><A NAME="W1L147">W1L147</A> = (!<A HREF="#W1L281">W1L281</A> & (<A HREF="#W1_active_addr[24]">W1_active_addr[24]</A>)) # (<A HREF="#W1L281">W1L281</A> & ((<A HREF="#XD1L145">XD1L145</A>)));


<P> --W1_i_cmd[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]
<P> --register power-up is low

<P><A NAME="W1_i_cmd[3]">W1_i_cmd[3]</A> = DFFEAS(<A HREF="#W1L60">W1L60</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_refresh_request is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request
<P> --register power-up is low

<P><A NAME="W1_refresh_request">W1_refresh_request</A> = DFFEAS(<A HREF="#W1L373">W1L373</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_next.010000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000
<P> --register power-up is low

<P><A NAME="W1_m_next.010000000">W1_m_next.010000000</A> = DFFEAS(<A HREF="#W1L119">W1L119</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L78 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector19~0
<P><A NAME="W1L78">W1L78</A> = ( <A HREF="#W1_refresh_request">W1_refresh_request</A> & ( <A HREF="#W1_m_next.010000000">W1_m_next.010000000</A> & ( (!<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A> & (!<A HREF="#W1_m_state.010000000">W1_m_state.010000000</A> & (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & !<A HREF="#W1_m_state.000000100">W1_m_state.000000100</A>))) ) ) ) # ( !<A HREF="#W1_refresh_request">W1_refresh_request</A> & ( <A HREF="#W1_m_next.010000000">W1_m_next.010000000</A> & ( ((!<A HREF="#W1_m_state.010000000">W1_m_state.010000000</A> & (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & !<A HREF="#W1_m_state.000000100">W1_m_state.000000100</A>))) # (<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>) ) ) ) # ( <A HREF="#W1_refresh_request">W1_refresh_request</A> & ( !<A HREF="#W1_m_next.010000000">W1_m_next.010000000</A> & ( ((!<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A> & (!<A HREF="#W1_m_state.010000000">W1_m_state.010000000</A> & <A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>))) # (<A HREF="#W1_m_state.000000100">W1_m_state.000000100</A>) ) ) ) # ( !<A HREF="#W1_refresh_request">W1_refresh_request</A> & ( !<A HREF="#W1_m_next.010000000">W1_m_next.010000000</A> & ( (((!<A HREF="#W1_m_state.010000000">W1_m_state.010000000</A> & <A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>)) # (<A HREF="#W1_m_state.000000100">W1_m_state.000000100</A>)) # (<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>) ) ) );


<P> --W1L79 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector19~1
<P><A NAME="W1L79">W1L79</A> = ( <A HREF="#W1_refresh_request">W1_refresh_request</A> & ( <A HREF="#W1L78">W1L78</A> & ( (!<A HREF="#W1_active_cs_n">W1_active_cs_n</A> & (((<A HREF="#W1_i_cmd[3]">W1_i_cmd[3]</A>) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>)) # (<A HREF="#W1_init_done">W1_init_done</A>))) ) ) ) # ( !<A HREF="#W1_refresh_request">W1_refresh_request</A> & ( <A HREF="#W1L78">W1L78</A> & ( (!<A HREF="#W1_active_cs_n">W1_active_cs_n</A> & (((!<A HREF="#W1_init_done">W1_init_done</A> & <A HREF="#W1_i_cmd[3]">W1_i_cmd[3]</A>)) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>))) ) ) ) # ( <A HREF="#W1_refresh_request">W1_refresh_request</A> & ( !<A HREF="#W1L78">W1L78</A> & ( ((<A HREF="#W1_i_cmd[3]">W1_i_cmd[3]</A>) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>)) # (<A HREF="#W1_init_done">W1_init_done</A>) ) ) ) # ( !<A HREF="#W1_refresh_request">W1_refresh_request</A> & ( !<A HREF="#W1L78">W1L78</A> & ( ((!<A HREF="#W1_init_done">W1_init_done</A> & <A HREF="#W1_i_cmd[3]">W1_i_cmd[3]</A>)) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>) ) ) );


<P> --W1L225 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|always5~0
<P><A NAME="W1L225">W1L225</A> = ( <A HREF="#W1L339">W1L339</A> & ( <A HREF="#W1L332">W1L332</A> & ( (!<A HREF="#W1_f_pop">W1_f_pop</A>) # ((!<A HREF="#W1L56">W1L56</A> & (!<A HREF="#XD1L2">XD1L2</A> & <A HREF="#W1L330">W1L330</A>))) ) ) ) # ( !<A HREF="#W1L339">W1L339</A> & ( <A HREF="#W1L332">W1L332</A> & ( !<A HREF="#W1_f_pop">W1_f_pop</A> ) ) ) # ( <A HREF="#W1L339">W1L339</A> & ( !<A HREF="#W1L332">W1L332</A> & ( !<A HREF="#W1_f_pop">W1_f_pop</A> ) ) ) # ( !<A HREF="#W1L339">W1L339</A> & ( !<A HREF="#W1L332">W1L332</A> & ( !<A HREF="#W1_f_pop">W1_f_pop</A> ) ) );


<P> --W1_i_cmd[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]
<P> --register power-up is low

<P><A NAME="W1_i_cmd[1]">W1_i_cmd[1]</A> = DFFEAS(<A HREF="#W1L62">W1L62</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L81 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector21~0
<P><A NAME="W1L81">W1L81</A> = ( <A HREF="#W1L225">W1L225</A> & ( <A HREF="#W1_i_cmd[1]">W1_i_cmd[1]</A> & ( (!<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & (((!<A HREF="#W1_init_done">W1_init_done</A>)))) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & ((!<A HREF="#W1L169">W1L169</A>) # ((<A HREF="#W1_m_state.010000000">W1_m_state.010000000</A>)))) ) ) ) # ( !<A HREF="#W1L225">W1L225</A> & ( <A HREF="#W1_i_cmd[1]">W1_i_cmd[1]</A> & ( (<A HREF="#W1L169">W1L169</A> & ((!<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & ((!<A HREF="#W1_init_done">W1_init_done</A>))) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & (<A HREF="#W1_m_state.010000000">W1_m_state.010000000</A>)))) ) ) ) # ( <A HREF="#W1L225">W1L225</A> & ( !<A HREF="#W1_i_cmd[1]">W1_i_cmd[1]</A> & ( (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & ((!<A HREF="#W1L169">W1L169</A>) # (<A HREF="#W1_m_state.010000000">W1_m_state.010000000</A>))) ) ) ) # ( !<A HREF="#W1L225">W1L225</A> & ( !<A HREF="#W1_i_cmd[1]">W1_i_cmd[1]</A> & ( (<A HREF="#W1L169">W1L169</A> & (<A HREF="#W1_m_state.010000000">W1_m_state.010000000</A> & <A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>)) ) ) );


<P> --W1L168 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr8~0
<P><A NAME="W1L168">W1L168</A> = (!<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A> & (!<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A> & !<A HREF="#W1_m_state.010000000">W1_m_state.010000000</A>));


<P> --W1_i_cmd[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]
<P> --register power-up is low

<P><A NAME="W1_i_cmd[2]">W1_i_cmd[2]</A> = DFFEAS(<A HREF="#W1L61">W1L61</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L80 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector20~0
<P><A NAME="W1L80">W1L80</A> = (!<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & (!<A HREF="#W1_init_done">W1_init_done</A> & ((<A HREF="#W1_i_cmd[2]">W1_i_cmd[2]</A>)))) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & (((!<A HREF="#W1L168">W1L168</A>))));


<P> --W1_i_cmd[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]
<P> --register power-up is low

<P><A NAME="W1_i_cmd[0]">W1_i_cmd[0]</A> = DFFEAS(<A HREF="#W1L63">W1L63</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L82 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector22~0
<P><A NAME="W1L82">W1L82</A> = ( <A HREF="#W1L225">W1L225</A> & ( <A HREF="#W1_i_cmd[0]">W1_i_cmd[0]</A> & ( (!<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & (((!<A HREF="#W1_init_done">W1_init_done</A>)))) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & (((<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>)) # (<A HREF="#W1_m_state.000010000">W1_m_state.000010000</A>))) ) ) ) # ( !<A HREF="#W1L225">W1L225</A> & ( <A HREF="#W1_i_cmd[0]">W1_i_cmd[0]</A> & ( (!<A HREF="#W1_m_state.000010000">W1_m_state.000010000</A> & ((!<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & ((!<A HREF="#W1_init_done">W1_init_done</A>))) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & (<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>)))) ) ) ) # ( <A HREF="#W1L225">W1L225</A> & ( !<A HREF="#W1_i_cmd[0]">W1_i_cmd[0]</A> & ( (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & ((<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A>) # (<A HREF="#W1_m_state.000010000">W1_m_state.000010000</A>))) ) ) ) # ( !<A HREF="#W1L225">W1L225</A> & ( !<A HREF="#W1_i_cmd[0]">W1_i_cmd[0]</A> & ( (!<A HREF="#W1_m_state.000010000">W1_m_state.000010000</A> & (<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A> & <A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>)) ) ) );


<P> --XD1_entry_1[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[17]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[17]">XD1_entry_1[17]</A> = DFFEAS(<A HREF="#W1L226">W1L226</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[17]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[17]">XD1_entry_0[17]</A> = DFFEAS(<A HREF="#W1L226">W1L226</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L120 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[17]~14
<P><A NAME="XD1L120">XD1L120</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[17]">XD1_entry_0[17]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[17]">XD1_entry_1[17]</A>));


<P> --W1_active_dqm[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]
<P> --register power-up is low

<P><A NAME="W1_active_dqm[1]">W1_active_dqm[1]</A> = DFFEAS(<A HREF="#XD1L120">XD1L120</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L165 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector117~0
<P><A NAME="W1L165">W1L165</A> = (!<A HREF="#W1L281">W1L281</A> & ((<A HREF="#W1_active_dqm[1]">W1_active_dqm[1]</A>))) # (<A HREF="#W1L281">W1L281</A> & (<A HREF="#XD1L120">XD1L120</A>));


<P> --XD1_entry_1[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[16]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[16]">XD1_entry_1[16]</A> = DFFEAS(<A HREF="#W1L227">W1L227</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[16]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[16]">XD1_entry_0[16]</A> = DFFEAS(<A HREF="#W1L227">W1L227</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L119 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[16]~15
<P><A NAME="XD1L119">XD1L119</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[16]">XD1_entry_0[16]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[16]">XD1_entry_1[16]</A>));


<P> --W1_active_dqm[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]
<P> --register power-up is low

<P><A NAME="W1_active_dqm[0]">W1_active_dqm[0]</A> = DFFEAS(<A HREF="#XD1L119">XD1L119</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L166 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector118~0
<P><A NAME="W1L166">W1L166</A> = (!<A HREF="#W1L281">W1L281</A> & ((<A HREF="#W1_active_dqm[0]">W1_active_dqm[0]</A>))) # (<A HREF="#W1L281">W1L281</A> & (<A HREF="#XD1L119">XD1L119</A>));


<P> --R1_clear_write_fifos is nios_system:NiosII|nios_system_audio_0:audio_0|clear_write_fifos
<P> --register power-up is low

<P><A NAME="R1_clear_write_fifos">R1_clear_write_fifos</A> = DFFEAS(<A HREF="#R1L5">R1L5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L14">R1L14</A>,  ,  ,  ,  );


<P> --R1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|comb~0
<P><A NAME="R1L6">R1L6</A> = (!<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> & !<A HREF="#R1_clear_write_fifos">R1_clear_write_fifos</A>);


<P> --count[0] is count[0]
<P> --register power-up is low

<P><A NAME="count[0]">count[0]</A> = DFFEAS(<A HREF="#A1L13">A1L13</A>, <A HREF="#CLOCK2_50">CLOCK2_50</A>, <A HREF="#KEY[0]">KEY[0]</A>,  ,  ,  ,  ,  ,  );


<P> --A1L15 is count[1]~0
<P><A NAME="A1L15">A1L15</A> = !<A HREF="#count[1]">count[1]</A> $ (!<A HREF="#count[0]">count[0]</A>);


<P> --AD1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~0
<P><A NAME="AD1L1">AD1L1</A> = ( !<A HREF="#YD1_W_alu_result[19]">YD1_W_alu_result[19]</A> & ( !<A HREF="#YD1_W_alu_result[22]">YD1_W_alu_result[22]</A> & ( (!<A HREF="#YD1_W_alu_result[20]">YD1_W_alu_result[20]</A> & (!<A HREF="#YD1_W_alu_result[25]">YD1_W_alu_result[25]</A> & (!<A HREF="#YD1_W_alu_result[21]">YD1_W_alu_result[21]</A> & !<A HREF="#YD1_W_alu_result[18]">YD1_W_alu_result[18]</A>))) ) ) );


<P> --AD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~1
<P><A NAME="AD1L2">AD1L2</A> = (!<A HREF="#YD1_W_alu_result[23]">YD1_W_alu_result[23]</A> & (<A HREF="#YD1_W_alu_result[26]">YD1_W_alu_result[26]</A> & !<A HREF="#YD1_W_alu_result[24]">YD1_W_alu_result[24]</A>));


<P> --AD1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
<P><A NAME="AD1L4">AD1L4</A> = ( !<A HREF="#YD1_W_alu_result[16]">YD1_W_alu_result[16]</A> & ( (!<A HREF="#YD1_W_alu_result[13]">YD1_W_alu_result[13]</A> & (!<A HREF="#YD1_W_alu_result[14]">YD1_W_alu_result[14]</A> & (!<A HREF="#YD1_W_alu_result[15]">YD1_W_alu_result[15]</A> & <A HREF="#YD1_W_alu_result[17]">YD1_W_alu_result[17]</A>))) ) );


<P> --AD1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0
<P><A NAME="AD1L7">AD1L7</A> = ( !<A HREF="#YD1_W_alu_result[11]">YD1_W_alu_result[11]</A> & ( <A HREF="#YD1_W_alu_result[12]">YD1_W_alu_result[12]</A> & ( (!<A HREF="#YD1_W_alu_result[7]">YD1_W_alu_result[7]</A> & (!<A HREF="#YD1_W_alu_result[8]">YD1_W_alu_result[8]</A> & (!<A HREF="#YD1_W_alu_result[9]">YD1_W_alu_result[9]</A> & !<A HREF="#YD1_W_alu_result[10]">YD1_W_alu_result[10]</A>))) ) ) );


<P> --AD1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0
<P><A NAME="AD1L10">AD1L10</A> = ( <A HREF="#AD1L4">AD1L4</A> & ( <A HREF="#AD1L7">AD1L7</A> & ( (<A HREF="#YD1_W_alu_result[6]">YD1_W_alu_result[6]</A> & (!<A HREF="#YD1_W_alu_result[5]">YD1_W_alu_result[5]</A> & (<A HREF="#AD1L1">AD1L1</A> & <A HREF="#AD1L2">AD1L2</A>))) ) ) );


<P> --YD1_d_write is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
<P> --register power-up is low

<P><A NAME="YD1_d_write">YD1_d_write</A> = DFFEAS(<A HREF="#YD1_E_st_stall">YD1_E_st_stall</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_write_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
<P> --register power-up is low

<P><A NAME="ZC1_write_accepted">ZC1_write_accepted</A> = DFFEAS(<A HREF="#ZC1L15">ZC1L15</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_write~0
<P><A NAME="ZC1L13">ZC1L13</A> = (<A HREF="#YD1_d_write">YD1_d_write</A> & !<A HREF="#ZC1_write_accepted">ZC1_write_accepted</A>);


<P> --NC2_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="NC2_mem_used[1]">NC2_mem_used[1]</A> = DFFEAS(<A HREF="#NC2L8">NC2L8</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC1_rst1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
<P> --register power-up is low

<P><A NAME="AC1_rst1">AC1_rst1</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, GND, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --YD1_d_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
<P> --register power-up is low

<P><A NAME="YD1_d_read">YD1_d_read</A> = DFFEAS(<A HREF="#YD1_d_read_nxt">YD1_d_read_nxt</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_read_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
<P> --register power-up is low

<P><A NAME="ZC1_read_accepted">ZC1_read_accepted</A> = DFFEAS(<A HREF="#ZC1L11">ZC1L11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --S1L28 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|always3~0
<P><A NAME="S1L28">S1L28</A> = ( <A HREF="#YD1_d_read">YD1_d_read</A> & ( <A HREF="#ZC1_read_accepted">ZC1_read_accepted</A> & ( (!<A HREF="#NC2_mem_used[1]">NC2_mem_used[1]</A> & (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#YD1_d_write">YD1_d_write</A> & !<A HREF="#ZC1_write_accepted">ZC1_write_accepted</A>))) ) ) ) # ( !<A HREF="#YD1_d_read">YD1_d_read</A> & ( <A HREF="#ZC1_read_accepted">ZC1_read_accepted</A> & ( (!<A HREF="#NC2_mem_used[1]">NC2_mem_used[1]</A> & (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#YD1_d_write">YD1_d_write</A> & !<A HREF="#ZC1_write_accepted">ZC1_write_accepted</A>))) ) ) ) # ( <A HREF="#YD1_d_read">YD1_d_read</A> & ( !<A HREF="#ZC1_read_accepted">ZC1_read_accepted</A> & ( (!<A HREF="#NC2_mem_used[1]">NC2_mem_used[1]</A> & <A HREF="#AC1_rst1">AC1_rst1</A>) ) ) ) # ( !<A HREF="#YD1_d_read">YD1_d_read</A> & ( !<A HREF="#ZC1_read_accepted">ZC1_read_accepted</A> & ( (!<A HREF="#NC2_mem_used[1]">NC2_mem_used[1]</A> & (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#YD1_d_write">YD1_d_write</A> & !<A HREF="#ZC1_write_accepted">ZC1_write_accepted</A>))) ) ) );


<P> --YD1_d_writedata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[0]">YD1_d_writedata[0]</A> = DFFEAS(<A HREF="#DE2_q_b[0]">DE2_q_b[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_d_byteenable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
<P> --register power-up is low

<P><A NAME="YD1_d_byteenable[0]">YD1_d_byteenable[0]</A> = DFFEAS(<A HREF="#YD1L433">YD1L433</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --S1L64 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|internal_reset~0
<P><A NAME="S1L64">S1L64</A> = (<A HREF="#YD1_d_writedata[0]">YD1_d_writedata[0]</A> & (<A HREF="#YD1_d_byteenable[0]">YD1_d_byteenable[0]</A> & (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & !<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>)));


<P> --S1_internal_reset is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|internal_reset
<P><A NAME="S1_internal_reset">S1_internal_reset</A> = ( <A HREF="#S1L28">S1L28</A> & ( <A HREF="#S1L64">S1L64</A> & ( ((!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & <A HREF="#ZC1L13">ZC1L13</A>))) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>) ) ) ) # ( !<A HREF="#S1L28">S1L28</A> & ( <A HREF="#S1L64">S1L64</A> & ( <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> ) ) ) # ( <A HREF="#S1L28">S1L28</A> & ( !<A HREF="#S1L64">S1L64</A> & ( <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> ) ) ) # ( !<A HREF="#S1L28">S1L28</A> & ( !<A HREF="#S1L64">S1L64</A> & ( <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> ) ) );


<P> --S1_start_external_transfer is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer
<P> --register power-up is low

<P><A NAME="S1_start_external_transfer">S1_start_external_transfer</A> = DFFEAS(<A HREF="#S1L115">S1L115</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --WB1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always1~0
<P><A NAME="WB1L7">WB1L7</A> = ( <A HREF="#UB1_transfer_data">UB1_transfer_data</A> & ( (<A HREF="#ZB1_middle_of_high_level">ZB1_middle_of_high_level</A> & (!<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & ((!<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>) # (<A HREF="#S1_start_external_transfer">S1_start_external_transfer</A>)))) ) ) # ( !<A HREF="#UB1_transfer_data">UB1_transfer_data</A> & ( (<A HREF="#ZB1_middle_of_high_level">ZB1_middle_of_high_level</A> & (!<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & (<A HREF="#S1_start_external_transfer">S1_start_external_transfer</A> & <A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>))) ) );


<P> --WB1L29 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~11
<P><A NAME="WB1L29">WB1L29</A> = ( <A HREF="#WB1L7">WB1L7</A> & ( (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & ((!<A HREF="#ZB1_middle_of_high_level">ZB1_middle_of_high_level</A>) # (!<A HREF="#WB1_s_serial_protocol.STATE_5_STOP_BIT">WB1_s_serial_protocol.STATE_5_STOP_BIT</A>))) ) ) # ( !<A HREF="#WB1L7">WB1L7</A> & ( (<A HREF="#WB1_s_serial_protocol.STATE_0_IDLE">WB1_s_serial_protocol.STATE_0_IDLE</A> & (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & ((!<A HREF="#ZB1_middle_of_high_level">ZB1_middle_of_high_level</A>) # (!<A HREF="#WB1_s_serial_protocol.STATE_5_STOP_BIT">WB1_s_serial_protocol.STATE_5_STOP_BIT</A>)))) ) );


<P> --A1L158 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
<P><A NAME="A1L158">A1L158</A> = INPUT();


<P> --A1L150 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
<P><A NAME="A1L150">A1L150</A> = INPUT();


<P> --A1L177 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
<P><A NAME="A1L177">A1L177</A> = INPUT();


<P> --A1L188 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
<P><A NAME="A1L188">A1L188</A> = INPUT();


<P> --A1L163 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
<P><A NAME="A1L163">A1L163</A> = INPUT();


<P> --SE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
<P><A NAME="SE1L2">SE1L2</A> = (<A HREF="#A1L177">A1L177</A> & (!<A HREF="#A1L188">A1L188</A> & <A HREF="#A1L163">A1L163</A>));


<P> --A1L168 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
<P><A NAME="A1L168">A1L168</A> = INPUT();


<P> --UE1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
<P><A NAME="UE1L54">UE1L54</A> = (<A HREF="#UE1_sr[0]">UE1_sr[0]</A> & (((!<A HREF="#A1L163">A1L163</A>) # (!<A HREF="#A1L168">A1L168</A>)) # (<A HREF="#A1L188">A1L188</A>)));


<P> --WE3_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
<P> --register power-up is low

<P><A NAME="WE3_dreg[0]">WE3_dreg[0]</A> = DFFEAS(<A HREF="#WE3_din_s1">WE3_din_s1</A>, <A HREF="#A1L184">A1L184</A>,  ,  ,  ,  ,  ,  ,  );


<P> --A1L164 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
<P><A NAME="A1L164">A1L164</A> = INPUT();


<P> --A1L165 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
<P><A NAME="A1L165">A1L165</A> = INPUT();


<P> --UE1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
<P><A NAME="UE1L55">UE1L55</A> = ( !<A HREF="#A1L164">A1L164</A> & ( !<A HREF="#A1L165">A1L165</A> & ( (!<A HREF="#A1L188">A1L188</A> & (<A HREF="#A1L163">A1L163</A> & (<A HREF="#A1L168">A1L168</A> & <A HREF="#WE3_dreg[0]">WE3_dreg[0]</A>))) ) ) );


<P> --UE1_DRsize.000 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
<P> --register power-up is low

<P><A NAME="UE1_DRsize.000">UE1_DRsize.000</A> = DFFEAS(VCC, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#SE1_virtual_state_uir">SE1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --A1L186 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
<P><A NAME="A1L186">A1L186</A> = INPUT();


<P> --UE1L56 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
<P><A NAME="UE1L56">UE1L56</A> = ( <A HREF="#UE1_DRsize.000">UE1_DRsize.000</A> & ( <A HREF="#A1L186">A1L186</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1L55">UE1L55</A>)) # (<A HREF="#UE1L54">UE1L54</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[1]">UE1_sr[1]</A>)))) ) ) ) # ( !<A HREF="#UE1_DRsize.000">UE1_DRsize.000</A> & ( <A HREF="#A1L186">A1L186</A> & ( ((<A HREF="#UE1L55">UE1L55</A>) # (<A HREF="#UE1L54">UE1L54</A>)) # (<A HREF="#SE1L2">SE1L2</A>) ) ) ) # ( <A HREF="#UE1_DRsize.000">UE1_DRsize.000</A> & ( !<A HREF="#A1L186">A1L186</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1L55">UE1L55</A>)) # (<A HREF="#UE1L54">UE1L54</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[1]">UE1_sr[1]</A>)))) ) ) ) # ( !<A HREF="#UE1_DRsize.000">UE1_DRsize.000</A> & ( !<A HREF="#A1L186">A1L186</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((<A HREF="#UE1L55">UE1L55</A>) # (<A HREF="#UE1L54">UE1L54</A>))) ) ) );


<P> --A1L184 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
<P><A NAME="A1L184">A1L184</A> = INPUT();


<P> --WE2_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
<P> --register power-up is low

<P><A NAME="WE2_dreg[0]">WE2_dreg[0]</A> = DFFEAS(<A HREF="#WE2_din_s1">WE2_din_s1</A>, <A HREF="#A1L184">A1L184</A>,  ,  ,  ,  ,  ,  ,  );


<P> --W1L222 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~0
<P><A NAME="W1L222">W1L222</A> = (<A HREF="#W1_init_done">W1_init_done</A> & ((<A HREF="#XD1_entries[0]">XD1_entries[0]</A>) # (<A HREF="#XD1_entries[1]">XD1_entries[1]</A>)));


<P> --W1L223 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~1
<P><A NAME="W1L223">W1L223</A> = (!<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> & !<A HREF="#W1_refresh_request">W1_refresh_request</A>);


<P> --W1L224 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~2
<P><A NAME="W1L224">W1L224</A> = ( <A HREF="#W1L222">W1L222</A> & ( <A HREF="#W1L223">W1L223</A> & ( (!<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>) # ((<A HREF="#W1L131">W1L131</A> & ((!<A HREF="#W1L169">W1L169</A>) # (<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A>)))) ) ) ) # ( !<A HREF="#W1L222">W1L222</A> & ( <A HREF="#W1L223">W1L223</A> & ( (<A HREF="#W1L131">W1L131</A> & (((!<A HREF="#W1L169">W1L169</A> & <A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>)) # (<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A>))) ) ) );


<P> --XD1L132 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[29]~16
<P><A NAME="XD1L132">XD1L132</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[29]">XD1_entry_0[29]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[29]">XD1_entry_1[29]</A>));


<P> --XD1L146 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[43]~17
<P><A NAME="XD1L146">XD1L146</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[43]">XD1_entry_0[43]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[43]">XD1_entry_1[43]</A>));


<P> --W1_m_next.000001000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000
<P> --register power-up is low

<P><A NAME="W1_m_next.000001000">W1_m_next.000001000</A> = DFFEAS(<A HREF="#W1L110">W1L110</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L90 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~0
<P><A NAME="W1L90">W1L90</A> = (<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A> & ((!<A HREF="#XD1L2">XD1L2</A>) # (<A HREF="#W1_refresh_request">W1_refresh_request</A>)));


<P> --W1L91 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~1
<P><A NAME="W1L91">W1L91</A> = ( <A HREF="#W1_refresh_request">W1_refresh_request</A> & ( <A HREF="#W1L90">W1L90</A> ) ) # ( !<A HREF="#W1_refresh_request">W1_refresh_request</A> & ( <A HREF="#W1L90">W1L90</A> & ( ((!<A HREF="#W1L330">W1L330</A>) # ((!<A HREF="#W1L339">W1L339</A>) # (!<A HREF="#W1L332">W1L332</A>))) # (<A HREF="#W1L56">W1L56</A>) ) ) );


<P> --W1_m_count[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]
<P> --register power-up is low

<P><A NAME="W1_m_count[1]">W1_m_count[1]</A> = DFFEAS(<A HREF="#W1L125">W1L125</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L84 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~0
<P><A NAME="W1L84">W1L84</A> = (<A HREF="#W1_m_state.000000100">W1_m_state.000000100</A> & !<A HREF="#W1_m_count[1]">W1_m_count[1]</A>);


<P> --W1L92 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~2
<P><A NAME="W1L92">W1L92</A> = (!<A HREF="#W1L91">W1L91</A> & ((<A HREF="#W1L84">W1L84</A>) # (<A HREF="#W1L90">W1L90</A>)));


<P> --W1L93 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~3
<P><A NAME="W1L93">W1L93</A> = (<A HREF="#W1L168">W1L168</A> & ((<A HREF="#W1L169">W1L169</A>) # (<A HREF="#W1L131">W1L131</A>)));


<P> --W1L94 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~4
<P><A NAME="W1L94">W1L94</A> = ( <A HREF="#W1L96">W1L96</A> & ( <A HREF="#W1L97">W1L97</A> & ( (!<A HREF="#W1L91">W1L91</A> & (!<A HREF="#W1L84">W1L84</A> & ((!<A HREF="#W1L93">W1L93</A>) # (<A HREF="#W1L90">W1L90</A>)))) ) ) ) # ( !<A HREF="#W1L96">W1L96</A> & ( <A HREF="#W1L97">W1L97</A> & ( (!<A HREF="#W1L91">W1L91</A> & !<A HREF="#W1L84">W1L84</A>) ) ) ) # ( <A HREF="#W1L96">W1L96</A> & ( !<A HREF="#W1L97">W1L97</A> & ( (!<A HREF="#W1L91">W1L91</A> & (!<A HREF="#W1L84">W1L84</A> & ((<A HREF="#W1L93">W1L93</A>) # (<A HREF="#W1L90">W1L90</A>)))) ) ) ) # ( !<A HREF="#W1L96">W1L96</A> & ( !<A HREF="#W1L97">W1L97</A> & ( (<A HREF="#W1L90">W1L90</A> & (!<A HREF="#W1L91">W1L91</A> & !<A HREF="#W1L84">W1L84</A>)) ) ) );


<P> --W1L95 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~5
<P><A NAME="W1L95">W1L95</A> = ( <A HREF="#W1L94">W1L94</A> & ( (!<A HREF="#W1L92">W1L92</A> & ((<A HREF="#W1_m_state.000001000">W1_m_state.000001000</A>))) # (<A HREF="#W1L92">W1L92</A> & (<A HREF="#XD1L146">XD1L146</A>)) ) ) # ( !<A HREF="#W1L94">W1L94</A> & ( (<A HREF="#W1_m_next.000001000">W1_m_next.000001000</A> & <A HREF="#W1L92">W1L92</A>) ) );


<P> --W1_m_next.000010000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000
<P> --register power-up is low

<P><A NAME="W1_m_next.000010000">W1_m_next.000010000</A> = DFFEAS(<A HREF="#W1L115">W1L115</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L98 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~0
<P><A NAME="W1L98">W1L98</A> = ( <A HREF="#W1_m_next.000010000">W1_m_next.000010000</A> & ( (!<A HREF="#W1L92">W1L92</A> & (((<A HREF="#W1_m_state.000010000">W1_m_state.000010000</A> & <A HREF="#W1L94">W1L94</A>)))) # (<A HREF="#W1L92">W1L92</A> & ((!<A HREF="#XD1L146">XD1L146</A>) # ((!<A HREF="#W1L94">W1L94</A>)))) ) ) # ( !<A HREF="#W1_m_next.000010000">W1_m_next.000010000</A> & ( (<A HREF="#W1L94">W1L94</A> & ((!<A HREF="#W1L92">W1L92</A> & ((<A HREF="#W1_m_state.000010000">W1_m_state.000010000</A>))) # (<A HREF="#W1L92">W1L92</A> & (!<A HREF="#XD1L146">XD1L146</A>)))) ) );


<P> --W1L100 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector30~0
<P><A NAME="W1L100">W1L100</A> = (<A HREF="#W1_init_done">W1_init_done</A> & !<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>);


<P> --W1L88 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector25~0
<P><A NAME="W1L88">W1L88</A> = (!<A HREF="#XD1L2">XD1L2</A> & (<A HREF="#W1L100">W1L100</A> & !<A HREF="#W1_refresh_request">W1_refresh_request</A>));


<P> --W1L132 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector41~1
<P><A NAME="W1L132">W1L132</A> = ( <A HREF="#W1L88">W1L88</A> ) # ( !<A HREF="#W1L88">W1L88</A> & ( (<A HREF="#W1L131">W1L131</A> & (!<A HREF="#W1_refresh_request">W1_refresh_request</A> & ((!<A HREF="#W1L169">W1L169</A>) # (<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A>)))) ) );


<P> --XD1L102 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address~0
<P><A NAME="XD1L102">XD1L102</A> = !<A HREF="#XD1_rd_address">XD1_rd_address</A> $ (((!<A HREF="#W1_f_pop">W1_f_pop</A>) # (!<A HREF="#W1L131">W1L131</A>)));


<P> --XD1L134 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[31]~18
<P><A NAME="XD1L134">XD1L134</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[31]">XD1_entry_0[31]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[31]">XD1_entry_1[31]</A>));


<P> --XC2_use_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg
<P> --register power-up is low

<P><A NAME="XC2_use_reg">XC2_use_reg</A> = DFFEAS(<A HREF="#XC2L97">XC2L97</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XC2_address_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[14]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[14]">XC2_address_reg[14]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[14]">YD1_W_alu_result[14]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L83 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[32]~0
<P><A NAME="XC2L83">XC2L83</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[14]">YD1_W_alu_result[14]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[14]">XC2_address_reg[14]</A>)));


<P> --YC1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|cp_valid~0
<P><A NAME="YC1L2">YC1L2</A> = ( <A HREF="#ZC1_read_accepted">ZC1_read_accepted</A> & ( (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#YD1_d_write">YD1_d_write</A> & !<A HREF="#ZC1_write_accepted">ZC1_write_accepted</A>)) ) ) # ( !<A HREF="#ZC1_read_accepted">ZC1_read_accepted</A> & ( (<A HREF="#AC1_rst1">AC1_rst1</A> & (((<A HREF="#YD1_d_write">YD1_d_write</A> & !<A HREF="#ZC1_write_accepted">ZC1_write_accepted</A>)) # (<A HREF="#YD1_d_read">YD1_d_read</A>))) ) );


<P> --AD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~2
<P><A NAME="AD1L3">AD1L3</A> = (!<A HREF="#YD1_W_alu_result[17]">YD1_W_alu_result[17]</A> & (<A HREF="#YD1_W_alu_result[16]">YD1_W_alu_result[16]</A> & (<A HREF="#AD1L1">AD1L1</A> & <A HREF="#AD1L2">AD1L2</A>)));


<P> --AD1L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1
<P><A NAME="AD1L8">AD1L8</A> = ( <A HREF="#AD1L4">AD1L4</A> & ( <A HREF="#AD1L7">AD1L7</A> & ( (!<A HREF="#YD1_W_alu_result[6]">YD1_W_alu_result[6]</A> & (!<A HREF="#YD1_W_alu_result[5]">YD1_W_alu_result[5]</A> & (<A HREF="#AD1L1">AD1L1</A> & <A HREF="#AD1L2">AD1L2</A>))) ) ) );


<P> --AD1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal8~0
<P><A NAME="AD1L12">AD1L12</A> = (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & <A HREF="#YD1_W_alu_result[6]">YD1_W_alu_result[6]</A>);


<P> --AD1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal8~1
<P><A NAME="AD1L13">AD1L13</A> = ( <A HREF="#AD1L7">AD1L7</A> & ( <A HREF="#AD1L12">AD1L12</A> & ( (<A HREF="#YD1_W_alu_result[5]">YD1_W_alu_result[5]</A> & (<A HREF="#AD1L1">AD1L1</A> & (<A HREF="#AD1L2">AD1L2</A> & <A HREF="#AD1L4">AD1L4</A>))) ) ) );


<P> --AD1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~1
<P><A NAME="AD1L5">AD1L5</A> = (<A HREF="#YD1_W_alu_result[11]">YD1_W_alu_result[11]</A> & !<A HREF="#YD1_W_alu_result[12]">YD1_W_alu_result[12]</A>);


<P> --AD1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~2
<P><A NAME="AD1L6">AD1L6</A> = (<A HREF="#AD1L1">AD1L1</A> & (<A HREF="#AD1L2">AD1L2</A> & (<A HREF="#AD1L4">AD1L4</A> & <A HREF="#AD1L5">AD1L5</A>)));


<P> --AD1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~0
<P><A NAME="AD1L16">AD1L16</A> = ( <A HREF="#AD1L13">AD1L13</A> & ( <A HREF="#AD1L6">AD1L6</A> ) ) # ( !<A HREF="#AD1L13">AD1L13</A> & ( <A HREF="#AD1L6">AD1L6</A> ) ) # ( <A HREF="#AD1L13">AD1L13</A> & ( !<A HREF="#AD1L6">AD1L6</A> & ( (((<A HREF="#YD1_d_read">YD1_d_read</A> & !<A HREF="#ZC1_read_accepted">ZC1_read_accepted</A>)) # (<A HREF="#AD1L8">AD1L8</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) ) ) ) # ( !<A HREF="#AD1L13">AD1L13</A> & ( !<A HREF="#AD1L6">AD1L6</A> & ( <A HREF="#AD1L8">AD1L8</A> ) ) );


<P> --AD1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0
<P><A NAME="AD1L9">AD1L9</A> = ( <A HREF="#AD1L4">AD1L4</A> & ( <A HREF="#AD1L7">AD1L7</A> & ( (!<A HREF="#YD1_W_alu_result[6]">YD1_W_alu_result[6]</A> & (<A HREF="#YD1_W_alu_result[5]">YD1_W_alu_result[5]</A> & (<A HREF="#AD1L1">AD1L1</A> & <A HREF="#AD1L2">AD1L2</A>))) ) ) );


<P> --AD1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~1
<P><A NAME="AD1L17">AD1L17</A> = ( <A HREF="#AD1L4">AD1L4</A> & ( <A HREF="#AD1L7">AD1L7</A> & ( (<A HREF="#AD1L1">AD1L1</A> & (<A HREF="#AD1L2">AD1L2</A> & (!<A HREF="#YD1_W_alu_result[6]">YD1_W_alu_result[6]</A> $ (!<A HREF="#YD1_W_alu_result[5]">YD1_W_alu_result[5]</A>)))) ) ) );


<P> --NC8_mem_used[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]
<P> --register power-up is low

<P><A NAME="NC8_mem_used[7]">NC8_mem_used[7]</A> = DFFEAS(<A HREF="#NC8L66">NC8L66</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_d_byteenable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
<P> --register power-up is low

<P><A NAME="YD1_d_byteenable[1]">YD1_d_byteenable[1]</A> = DFFEAS(<A HREF="#YD1L430">YD1L430</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --MC8L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|m0_write~0
<P><A NAME="MC8L12">MC8L12</A> = ( <A HREF="#XC2_byteen_reg[1]">XC2_byteen_reg[1]</A> & ( <A HREF="#YD1_d_byteenable[1]">YD1_d_byteenable[1]</A> & ( !<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> ) ) ) # ( !<A HREF="#XC2_byteen_reg[1]">XC2_byteen_reg[1]</A> & ( <A HREF="#YD1_d_byteenable[1]">YD1_d_byteenable[1]</A> & ( (!<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & ((!<A HREF="#XC2_use_reg">XC2_use_reg</A>) # (<A HREF="#XC2_byteen_reg[0]">XC2_byteen_reg[0]</A>))) ) ) ) # ( <A HREF="#XC2_byteen_reg[1]">XC2_byteen_reg[1]</A> & ( !<A HREF="#YD1_d_byteenable[1]">YD1_d_byteenable[1]</A> & ( (!<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & ((<A HREF="#XC2_use_reg">XC2_use_reg</A>) # (<A HREF="#YD1_d_byteenable[0]">YD1_d_byteenable[0]</A>))) ) ) ) # ( !<A HREF="#XC2_byteen_reg[1]">XC2_byteen_reg[1]</A> & ( !<A HREF="#YD1_d_byteenable[1]">YD1_d_byteenable[1]</A> & ( (!<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & ((!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_d_byteenable[0]">YD1_d_byteenable[0]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_byteen_reg[0]">XC2_byteen_reg[0]</A>))))) ) ) );


<P> --MC8L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|m0_write~1
<P><A NAME="MC8L13">MC8L13</A> = ( <A HREF="#AD1L17">AD1L17</A> & ( <A HREF="#MC8L12">MC8L12</A> ) ) # ( !<A HREF="#AD1L17">AD1L17</A> & ( <A HREF="#MC8L12">MC8L12</A> & ( (!<A HREF="#ZC1L13">ZC1L13</A>) # ((!<A HREF="#YC1L2">YC1L2</A>) # ((<A HREF="#AD1L16">AD1L16</A>) # (<A HREF="#AD1L3">AD1L3</A>))) ) ) ) # ( <A HREF="#AD1L17">AD1L17</A> & ( !<A HREF="#MC8L12">MC8L12</A> ) ) # ( !<A HREF="#AD1L17">AD1L17</A> & ( !<A HREF="#MC8L12">MC8L12</A> ) );


<P> --XD1_wr_address is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address
<P> --register power-up is low

<P><A NAME="XD1_wr_address">XD1_wr_address</A> = DFFEAS(<A HREF="#XD1L148">XD1L148</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XD1L1 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|Equal0~0
<P><A NAME="XD1L1">XD1L1</A> = (<A HREF="#XD1_entries[1]">XD1_entries[1]</A> & !<A HREF="#XD1_entries[0]">XD1_entries[0]</A>);


<P> --ZC1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
<P><A NAME="ZC1L12">ZC1L12</A> = (<A HREF="#YD1_d_read">YD1_d_read</A> & !<A HREF="#ZC1_read_accepted">ZC1_read_accepted</A>);


<P> --XD1L3 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|always2~0
<P><A NAME="XD1L3">XD1L3</A> = ( !<A HREF="#AD1L17">AD1L17</A> & ( <A HREF="#MC8L12">MC8L12</A> & ( (<A HREF="#ZC1L12">ZC1L12</A> & (<A HREF="#YC1L2">YC1L2</A> & (!<A HREF="#AD1L3">AD1L3</A> & !<A HREF="#AD1L16">AD1L16</A>))) ) ) );


<P> --XD1L100 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[43]~0
<P><A NAME="XD1L100">XD1L100</A> = (<A HREF="#XD1_wr_address">XD1_wr_address</A> & (!<A HREF="#XD1L1">XD1L1</A> & ((!<A HREF="#MC8L13">MC8L13</A>) # (<A HREF="#XD1L3">XD1L3</A>))));


<P> --XD1L54 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[43]~0
<P><A NAME="XD1L54">XD1L54</A> = (!<A HREF="#XD1_wr_address">XD1_wr_address</A> & (!<A HREF="#XD1L1">XD1L1</A> & ((!<A HREF="#MC8L13">MC8L13</A>) # (<A HREF="#XD1L3">XD1L3</A>))));


<P> --XD1L8 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]~0
<P><A NAME="XD1L8">XD1L8</A> = ( <A HREF="#MC8L13">MC8L13</A> & ( <A HREF="#XD1L3">XD1L3</A> & ( (!<A HREF="#XD1_entries[1]">XD1_entries[1]</A> & (<A HREF="#XD1_entries[0]">XD1_entries[0]</A> & ((!<A HREF="#W1_f_pop">W1_f_pop</A>) # (!<A HREF="#W1L131">W1L131</A>)))) # (<A HREF="#XD1_entries[1]">XD1_entries[1]</A> & (!<A HREF="#XD1_entries[0]">XD1_entries[0]</A> $ (((<A HREF="#W1_f_pop">W1_f_pop</A> & <A HREF="#W1L131">W1L131</A>))))) ) ) ) # ( !<A HREF="#MC8L13">MC8L13</A> & ( <A HREF="#XD1L3">XD1L3</A> & ( (!<A HREF="#XD1_entries[1]">XD1_entries[1]</A> & (<A HREF="#XD1_entries[0]">XD1_entries[0]</A> & ((!<A HREF="#W1_f_pop">W1_f_pop</A>) # (!<A HREF="#W1L131">W1L131</A>)))) # (<A HREF="#XD1_entries[1]">XD1_entries[1]</A> & (!<A HREF="#XD1_entries[0]">XD1_entries[0]</A> $ (((<A HREF="#W1_f_pop">W1_f_pop</A> & <A HREF="#W1L131">W1L131</A>))))) ) ) ) # ( <A HREF="#MC8L13">MC8L13</A> & ( !<A HREF="#XD1L3">XD1L3</A> & ( !<A HREF="#XD1_entries[1]">XD1_entries[1]</A> $ (((!<A HREF="#W1_f_pop">W1_f_pop</A>) # ((!<A HREF="#W1L131">W1L131</A>) # (<A HREF="#XD1_entries[0]">XD1_entries[0]</A>)))) ) ) ) # ( !<A HREF="#MC8L13">MC8L13</A> & ( !<A HREF="#XD1L3">XD1L3</A> & ( (!<A HREF="#XD1_entries[1]">XD1_entries[1]</A> & (<A HREF="#XD1_entries[0]">XD1_entries[0]</A> & ((!<A HREF="#W1_f_pop">W1_f_pop</A>) # (!<A HREF="#W1L131">W1L131</A>)))) # (<A HREF="#XD1_entries[1]">XD1_entries[1]</A> & (!<A HREF="#XD1_entries[0]">XD1_entries[0]</A> $ (((<A HREF="#W1_f_pop">W1_f_pop</A> & <A HREF="#W1L131">W1L131</A>))))) ) ) );


<P> --XD1L6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]~1
<P><A NAME="XD1L6">XD1L6</A> = ( <A HREF="#MC8L13">MC8L13</A> & ( <A HREF="#XD1L3">XD1L3</A> & ( (!<A HREF="#W1_f_pop">W1_f_pop</A> & (!<A HREF="#XD1_entries[1]">XD1_entries[1]</A> & (!<A HREF="#XD1_entries[0]">XD1_entries[0]</A>))) # (<A HREF="#W1_f_pop">W1_f_pop</A> & (!<A HREF="#W1L131">W1L131</A> $ (((<A HREF="#XD1_entries[0]">XD1_entries[0]</A>) # (<A HREF="#XD1_entries[1]">XD1_entries[1]</A>))))) ) ) ) # ( !<A HREF="#MC8L13">MC8L13</A> & ( <A HREF="#XD1L3">XD1L3</A> & ( (!<A HREF="#W1_f_pop">W1_f_pop</A> & (!<A HREF="#XD1_entries[1]">XD1_entries[1]</A> & (!<A HREF="#XD1_entries[0]">XD1_entries[0]</A>))) # (<A HREF="#W1_f_pop">W1_f_pop</A> & (!<A HREF="#W1L131">W1L131</A> $ (((<A HREF="#XD1_entries[0]">XD1_entries[0]</A>) # (<A HREF="#XD1_entries[1]">XD1_entries[1]</A>))))) ) ) ) # ( <A HREF="#MC8L13">MC8L13</A> & ( !<A HREF="#XD1L3">XD1L3</A> & ( !<A HREF="#XD1_entries[0]">XD1_entries[0]</A> $ (((!<A HREF="#W1_f_pop">W1_f_pop</A>) # (!<A HREF="#W1L131">W1L131</A>))) ) ) ) # ( !<A HREF="#MC8L13">MC8L13</A> & ( !<A HREF="#XD1L3">XD1L3</A> & ( (!<A HREF="#W1_f_pop">W1_f_pop</A> & (!<A HREF="#XD1_entries[1]">XD1_entries[1]</A> & (!<A HREF="#XD1_entries[0]">XD1_entries[0]</A>))) # (<A HREF="#W1_f_pop">W1_f_pop</A> & (!<A HREF="#W1L131">W1L131</A> $ (((<A HREF="#XD1_entries[0]">XD1_entries[0]</A>) # (<A HREF="#XD1_entries[1]">XD1_entries[1]</A>))))) ) ) );


<P> --XC2_address_reg[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[21]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[21]">XC2_address_reg[21]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[21]">YD1_W_alu_result[21]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L90 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[39]~1
<P><A NAME="XC2L90">XC2L90</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[21]">YD1_W_alu_result[21]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[21]">XC2_address_reg[21]</A>)));


<P> --XC2_address_reg[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[22]">XC2_address_reg[22]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[22]">YD1_W_alu_result[22]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L91 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[40]~2
<P><A NAME="XC2L91">XC2L91</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[22]">YD1_W_alu_result[22]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[22]">XC2_address_reg[22]</A>)));


<P> --XD1L143 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[40]~19
<P><A NAME="XD1L143">XD1L143</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[40]">XD1_entry_0[40]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[40]">XD1_entry_1[40]</A>));


<P> --XC2_address_reg[23] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[23]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[23]">XC2_address_reg[23]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[23]">YD1_W_alu_result[23]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L92 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[41]~3
<P><A NAME="XC2L92">XC2L92</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[23]">YD1_W_alu_result[23]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[23]">XC2_address_reg[23]</A>)));


<P> --XD1L144 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[41]~20
<P><A NAME="XD1L144">XD1L144</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[41]">XD1_entry_0[41]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[41]">XD1_entry_1[41]</A>));


<P> --XC2_address_reg[24] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[24]">XC2_address_reg[24]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[24]">YD1_W_alu_result[24]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L93 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[42]~4
<P><A NAME="XC2L93">XC2L93</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[24]">YD1_W_alu_result[24]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[24]">XC2_address_reg[24]</A>)));


<P> --XC2_address_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[11]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[11]">XC2_address_reg[11]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[11]">YD1_W_alu_result[11]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L80 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[29]~5
<P><A NAME="XC2L80">XC2L80</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[11]">YD1_W_alu_result[11]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[11]">XC2_address_reg[11]</A>)));


<P> --XC2_address_reg[25] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[25]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[25]">XC2_address_reg[25]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[25]">YD1_W_alu_result[25]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L94 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[43]~6
<P><A NAME="XC2L94">XC2L94</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[25]">YD1_W_alu_result[25]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[25]">XC2_address_reg[25]</A>)));


<P> --XC2_address_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[12]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[12]">XC2_address_reg[12]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[12]">YD1_W_alu_result[12]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L81 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[30]~7
<P><A NAME="XC2L81">XC2L81</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[12]">YD1_W_alu_result[12]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[12]">XC2_address_reg[12]</A>)));


<P> --XD1L133 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[30]~21
<P><A NAME="XD1L133">XD1L133</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[30]">XD1_entry_0[30]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[30]">XD1_entry_1[30]</A>));


<P> --XC2_address_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[13]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[13]">XC2_address_reg[13]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[13]">YD1_W_alu_result[13]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L82 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[31]~8
<P><A NAME="XC2L82">XC2L82</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[13]">YD1_W_alu_result[13]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[13]">XC2_address_reg[13]</A>)));


<P> --W1L200 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~0
<P><A NAME="W1L200">W1L200</A> = ( <A HREF="#W1_refresh_request">W1_refresh_request</A> & ( ((!<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> & <A HREF="#W1L100">W1L100</A>)) # (<A HREF="#W1_active_cs_n">W1_active_cs_n</A>) ) ) # ( !<A HREF="#W1_refresh_request">W1_refresh_request</A> & ( (<A HREF="#W1_active_cs_n">W1_active_cs_n</A> & (((!<A HREF="#W1L100">W1L100</A>) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>)) # (<A HREF="#XD1L2">XD1L2</A>))) ) );


<P> --XD1L135 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[32]~22
<P><A NAME="XD1L135">XD1L135</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[32]">XD1_entry_0[32]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[32]">XD1_entry_1[32]</A>));


<P> --XC2_address_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[15]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[15]">XC2_address_reg[15]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[15]">YD1_W_alu_result[15]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L84 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[33]~9
<P><A NAME="XC2L84">XC2L84</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[15]">YD1_W_alu_result[15]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[15]">XC2_address_reg[15]</A>)));


<P> --XD1L136 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[33]~23
<P><A NAME="XD1L136">XD1L136</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[33]">XD1_entry_0[33]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[33]">XD1_entry_1[33]</A>));


<P> --XC2_address_reg[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[16]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[16]">XC2_address_reg[16]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[16]">YD1_W_alu_result[16]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L85 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[34]~10
<P><A NAME="XC2L85">XC2L85</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[16]">YD1_W_alu_result[16]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[16]">XC2_address_reg[16]</A>)));


<P> --XD1L137 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[34]~24
<P><A NAME="XD1L137">XD1L137</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[34]">XD1_entry_0[34]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[34]">XD1_entry_1[34]</A>));


<P> --XC2_address_reg[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[17]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[17]">XC2_address_reg[17]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[17]">YD1_W_alu_result[17]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L86 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[35]~11
<P><A NAME="XC2L86">XC2L86</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[17]">YD1_W_alu_result[17]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[17]">XC2_address_reg[17]</A>)));


<P> --XD1L138 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[35]~25
<P><A NAME="XD1L138">XD1L138</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[35]">XD1_entry_0[35]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[35]">XD1_entry_1[35]</A>));


<P> --XC2_address_reg[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[18]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[18]">XC2_address_reg[18]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[18]">YD1_W_alu_result[18]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L87 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[36]~12
<P><A NAME="XC2L87">XC2L87</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[18]">YD1_W_alu_result[18]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[18]">XC2_address_reg[18]</A>)));


<P> --XD1L139 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[36]~26
<P><A NAME="XD1L139">XD1L139</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[36]">XD1_entry_0[36]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[36]">XD1_entry_1[36]</A>));


<P> --XC2_address_reg[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[19]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[19]">XC2_address_reg[19]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[19]">YD1_W_alu_result[19]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L88 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[37]~13
<P><A NAME="XC2L88">XC2L88</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[19]">YD1_W_alu_result[19]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[19]">XC2_address_reg[19]</A>)));


<P> --XD1L140 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[37]~27
<P><A NAME="XD1L140">XD1L140</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[37]">XD1_entry_0[37]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[37]">XD1_entry_1[37]</A>));


<P> --XC2_address_reg[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[20]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[20]">XC2_address_reg[20]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[20]">YD1_W_alu_result[20]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L89 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[38]~14
<P><A NAME="XC2L89">XC2L89</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[20]">YD1_W_alu_result[20]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[20]">XC2_address_reg[20]</A>)));


<P> --XC2L70 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[19]~15
<P><A NAME="XC2L70">XC2L70</A> = (<A HREF="#XC2_use_reg">XC2_use_reg</A> & <A HREF="#XC2_address_reg[1]">XC2_address_reg[1]</A>);


<P> --W1_i_state.111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111
<P> --register power-up is low

<P><A NAME="W1_i_state.111">W1_i_state.111</A> = DFFEAS(<A HREF="#W1L71">W1L71</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BB1_altera_reset_synchronizer_int_chain[4] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
<P> --register power-up is low

<P><A NAME="BB1_altera_reset_synchronizer_int_chain[4]">BB1_altera_reset_synchronizer_int_chain[4]</A> = DFFEAS(<A HREF="#BB1L8">BB1L8</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BB1_r_sync_rst_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
<P> --register power-up is low

<P><A NAME="BB1_r_sync_rst_chain[1]">BB1_r_sync_rst_chain[1]</A> = DFFEAS(<A HREF="#BB1L17">BB1L17</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BB1L1 is nios_system:NiosII|altera_reset_controller:rst_controller|WideOr0~0
<P><A NAME="BB1L1">BB1L1</A> = ((<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> & !<A HREF="#BB1_r_sync_rst_chain[1]">BB1_r_sync_rst_chain[1]</A>)) # (<A HREF="#BB1_altera_reset_synchronizer_int_chain[4]">BB1_altera_reset_synchronizer_int_chain[4]</A>);


<P> --W1L101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector30~1
<P><A NAME="W1L101">W1L101</A> = (!<A HREF="#W1L100">W1L100</A> & (<A HREF="#W1_m_state.000100000">W1_m_state.000100000</A> & ((!<A HREF="#W1_m_count[1]">W1_m_count[1]</A>)))) # (<A HREF="#W1L100">W1L100</A> & (((<A HREF="#W1_m_state.000100000">W1_m_state.000100000</A> & !<A HREF="#W1_m_count[1]">W1_m_count[1]</A>)) # (<A HREF="#W1_refresh_request">W1_refresh_request</A>)));


<P> --W1L121 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~0
<P><A NAME="W1L121">W1L121</A> = ( <A HREF="#W1L339">W1L339</A> & ( <A HREF="#W1L332">W1L332</A> & ( (<A HREF="#W1_refresh_request">W1_refresh_request</A> & (!<A HREF="#W1L56">W1L56</A> & (!<A HREF="#XD1L2">XD1L2</A> & <A HREF="#W1L330">W1L330</A>))) ) ) );


<P> --W1L104 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~0
<P><A NAME="W1L104">W1L104</A> = (!<A HREF="#W1L169">W1L169</A> & <A HREF="#W1L121">W1L121</A>);


<P> --W1L85 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~1
<P><A NAME="W1L85">W1L85</A> = ( <A HREF="#W1_refresh_request">W1_refresh_request</A> & ( (!<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A> & <A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>) ) ) # ( !<A HREF="#W1_refresh_request">W1_refresh_request</A> & ( (!<A HREF="#XD1L2">XD1L2</A> & (!<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A> & ((<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>)))) # (<A HREF="#XD1L2">XD1L2</A> & (((<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>) # (<A HREF="#W1_init_done">W1_init_done</A>)))) ) );


<P> --W1L86 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~2
<P><A NAME="W1L86">W1L86</A> = ( <A HREF="#W1L85">W1L85</A> & ( (!<A HREF="#W1_m_state.000100000">W1_m_state.000100000</A> & (((<A HREF="#W1L93">W1L93</A> & !<A HREF="#W1L104">W1L104</A>)))) # (<A HREF="#W1_m_state.000100000">W1_m_state.000100000</A> & (!<A HREF="#W1_m_count[1]">W1_m_count[1]</A> $ (((<A HREF="#W1L93">W1L93</A> & !<A HREF="#W1L104">W1L104</A>))))) ) ) # ( !<A HREF="#W1L85">W1L85</A> & ( (<A HREF="#W1_m_state.000100000">W1_m_state.000100000</A> & !<A HREF="#W1_m_count[1]">W1_m_count[1]</A>) ) );


<P> --W1L102 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector31~0
<P><A NAME="W1L102">W1L102</A> = (<A HREF="#W1_m_next.010000000">W1_m_next.010000000</A> & (<A HREF="#W1L84">W1L84</A> & <A HREF="#W1L86">W1L86</A>));


<P> --W1L103 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector32~0
<P><A NAME="W1L103">W1L103</A> = ( <A HREF="#W1_refresh_request">W1_refresh_request</A> & ( (!<A HREF="#W1L131">W1L131</A> & !<A HREF="#W1L169">W1L169</A>) ) ) # ( !<A HREF="#W1_refresh_request">W1_refresh_request</A> & ( (!<A HREF="#W1L169">W1L169</A> & (((!<A HREF="#W1L131">W1L131</A>) # (<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A>)))) # (<A HREF="#W1L169">W1L169</A> & (<A HREF="#XD1L2">XD1L2</A> & ((<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A>)))) ) );


<P> --W1_i_state.101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101
<P> --register power-up is low

<P><A NAME="W1_i_state.101">W1_i_state.101</A> = DFFEAS(<A HREF="#W1L257">W1L257</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L260 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done~0
<P><A NAME="W1L260">W1L260</A> = (<A HREF="#W1_i_state.101">W1_i_state.101</A>) # (<A HREF="#W1_init_done">W1_init_done</A>);


<P> --W1_m_next.000000001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001
<P> --register power-up is low

<P><A NAME="W1_m_next.000000001">W1_m_next.000000001</A> = DFFEAS(<A HREF="#W1L108">W1L108</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L87 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~3
<P><A NAME="W1L87">W1L87</A> = ( <A HREF="#W1L86">W1L86</A> & ( <A HREF="#W1_m_next.000000001">W1_m_next.000000001</A> & ( (<A HREF="#W1L84">W1L84</A>) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>) ) ) ) # ( !<A HREF="#W1L86">W1L86</A> & ( <A HREF="#W1_m_next.000000001">W1_m_next.000000001</A> & ( ((!<A HREF="#W1L168">W1L168</A>) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>)) # (<A HREF="#W1_init_done">W1_init_done</A>) ) ) ) # ( <A HREF="#W1L86">W1L86</A> & ( !<A HREF="#W1_m_next.000000001">W1_m_next.000000001</A> & ( (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & !<A HREF="#W1L84">W1L84</A>) ) ) ) # ( !<A HREF="#W1L86">W1L86</A> & ( !<A HREF="#W1_m_next.000000001">W1_m_next.000000001</A> & ( ((!<A HREF="#W1L168">W1L168</A>) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>)) # (<A HREF="#W1_init_done">W1_init_done</A>) ) ) );


<P> --W1L109 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector34~0
<P><A NAME="W1L109">W1L109</A> = (<A HREF="#W1L131">W1L131</A> & !<A HREF="#W1L169">W1L169</A>);


<P> --W1L89 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector26~0
<P><A NAME="W1L89">W1L89</A> = ( <A HREF="#W1L109">W1L109</A> & ( <A HREF="#W1_m_count[1]">W1_m_count[1]</A> & ( ((!<A HREF="#W1L168">W1L168</A>) # (<A HREF="#W1_refresh_request">W1_refresh_request</A>)) # (<A HREF="#W1_m_state.000000100">W1_m_state.000000100</A>) ) ) ) # ( !<A HREF="#W1L109">W1L109</A> & ( <A HREF="#W1_m_count[1]">W1_m_count[1]</A> & ( ((!<A HREF="#W1L168">W1L168</A>) # ((<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A> & <A HREF="#W1_refresh_request">W1_refresh_request</A>))) # (<A HREF="#W1_m_state.000000100">W1_m_state.000000100</A>) ) ) ) # ( <A HREF="#W1L109">W1L109</A> & ( !<A HREF="#W1_m_count[1]">W1_m_count[1]</A> & ( ((!<A HREF="#W1L168">W1L168</A>) # (<A HREF="#W1_refresh_request">W1_refresh_request</A>)) # (<A HREF="#W1_m_state.000000100">W1_m_state.000000100</A>) ) ) ) # ( !<A HREF="#W1L109">W1L109</A> & ( !<A HREF="#W1_m_count[1]">W1_m_count[1]</A> & ( (!<A HREF="#W1L168">W1L168</A>) # ((<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A> & <A HREF="#W1_refresh_request">W1_refresh_request</A>)) ) ) );


<P> --W1L319 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next~17
<P><A NAME="W1L319">W1L319</A> = ( <A HREF="#W1L332">W1L332</A> & ( (!<A HREF="#XD1L2">XD1L2</A> & (((!<A HREF="#W1L330">W1L330</A>) # (!<A HREF="#W1L339">W1L339</A>)) # (<A HREF="#W1L56">W1L56</A>))) ) ) # ( !<A HREF="#W1L332">W1L332</A> & ( !<A HREF="#XD1L2">XD1L2</A> ) );


<P> --W1L99 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector29~0
<P><A NAME="W1L99">W1L99</A> = ( <A HREF="#W1L319">W1L319</A> & ( (!<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A> & (<A HREF="#W1_m_state.000100000">W1_m_state.000100000</A> & ((<A HREF="#W1_m_count[1]">W1_m_count[1]</A>)))) # (<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A> & ((!<A HREF="#W1_refresh_request">W1_refresh_request</A>) # ((<A HREF="#W1_m_state.000100000">W1_m_state.000100000</A> & <A HREF="#W1_m_count[1]">W1_m_count[1]</A>)))) ) ) # ( !<A HREF="#W1L319">W1L319</A> & ( (<A HREF="#W1_m_state.000100000">W1_m_state.000100000</A> & <A HREF="#W1_m_count[1]">W1_m_count[1]</A>) ) );


<P> --XC2_address_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[2]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[2]">XC2_address_reg[2]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L71 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[20]~16
<P><A NAME="XC2L71">XC2L71</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[2]">XC2_address_reg[2]</A>)));


<P> --XC2_address_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[3]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[3]">XC2_address_reg[3]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L72 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[21]~17
<P><A NAME="XC2L72">XC2L72</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[3]">XC2_address_reg[3]</A>)));


<P> --XC2_address_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[4]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[4]">XC2_address_reg[4]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L73 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[22]~18
<P><A NAME="XC2L73">XC2L73</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[4]">XC2_address_reg[4]</A>)));


<P> --XC2_address_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[5]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[5]">XC2_address_reg[5]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[5]">YD1_W_alu_result[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L74 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[23]~19
<P><A NAME="XC2L74">XC2L74</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[5]">YD1_W_alu_result[5]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[5]">XC2_address_reg[5]</A>)));


<P> --XC2_address_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[6]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[6]">XC2_address_reg[6]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[6]">YD1_W_alu_result[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L75 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[24]~20
<P><A NAME="XC2L75">XC2L75</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[6]">YD1_W_alu_result[6]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[6]">XC2_address_reg[6]</A>)));


<P> --XC2_address_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[7]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[7]">XC2_address_reg[7]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[7]">YD1_W_alu_result[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[25]~21
<P><A NAME="XC2L76">XC2L76</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[7]">YD1_W_alu_result[7]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[7]">XC2_address_reg[7]</A>)));


<P> --XC2_address_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[8]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[8]">XC2_address_reg[8]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[8]">YD1_W_alu_result[8]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L77 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[26]~22
<P><A NAME="XC2L77">XC2L77</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[8]">YD1_W_alu_result[8]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[8]">XC2_address_reg[8]</A>)));


<P> --XC2_address_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[9]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[9]">XC2_address_reg[9]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[9]">YD1_W_alu_result[9]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L78 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[27]~23
<P><A NAME="XC2L78">XC2L78</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[9]">YD1_W_alu_result[9]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[9]">XC2_address_reg[9]</A>)));


<P> --XC2_address_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[10]
<P> --register power-up is low

<P><A NAME="XC2_address_reg[10]">XC2_address_reg[10]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[10]">YD1_W_alu_result[10]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#XC2L40">XC2L40</A>,  ,  ,  ,  );


<P> --XC2L79 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[28]~24
<P><A NAME="XC2L79">XC2L79</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_W_alu_result[10]">YD1_W_alu_result[10]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_address_reg[10]">XC2_address_reg[10]</A>)));


<P> --W1_i_state.000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000
<P> --register power-up is low

<P><A NAME="W1_i_state.000">W1_i_state.000</A> = DFFEAS(<A HREF="#W1L67">W1L67</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L60 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector0~0
<P><A NAME="W1L60">W1L60</A> = (<A HREF="#W1_i_state.000">W1_i_state.000</A> & ((!<A HREF="#W1_i_state.101">W1_i_state.101</A>) # (<A HREF="#W1_i_cmd[3]">W1_i_cmd[3]</A>)));


<P> --W1_ack_refresh_request is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request
<P> --register power-up is low

<P><A NAME="W1_ack_refresh_request">W1_ack_refresh_request</A> = DFFEAS(<A HREF="#W1L83">W1L83</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_refresh_counter[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]
<P> --register power-up is low

<P><A NAME="W1_refresh_counter[7]">W1_refresh_counter[7]</A> = DFFEAS(<A HREF="#W1L356">W1L356</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_refresh_counter[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]
<P> --register power-up is low

<P><A NAME="W1_refresh_counter[1]">W1_refresh_counter[1]</A> = DFFEAS(<A HREF="#W1L6">W1L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_refresh_counter[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]
<P> --register power-up is low

<P><A NAME="W1_refresh_counter[0]">W1_refresh_counter[0]</A> = DFFEAS(<A HREF="#W1L363">W1L363</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_refresh_counter[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]
<P> --register power-up is low

<P><A NAME="W1_refresh_counter[12]">W1_refresh_counter[12]</A> = DFFEAS(<A HREF="#W1L364">W1L364</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_refresh_counter[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]
<P> --register power-up is low

<P><A NAME="W1_refresh_counter[11]">W1_refresh_counter[11]</A> = DFFEAS(<A HREF="#W1L365">W1L365</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_refresh_counter[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]
<P> --register power-up is low

<P><A NAME="W1_refresh_counter[10]">W1_refresh_counter[10]</A> = DFFEAS(<A HREF="#W1L366">W1L366</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_refresh_counter[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]
<P> --register power-up is low

<P><A NAME="W1_refresh_counter[9]">W1_refresh_counter[9]</A> = DFFEAS(<A HREF="#W1L367">W1L367</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_refresh_counter[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]
<P> --register power-up is low

<P><A NAME="W1_refresh_counter[8]">W1_refresh_counter[8]</A> = DFFEAS(<A HREF="#W1L358">W1L358</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L53 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~0
<P><A NAME="W1L53">W1L53</A> = ( <A HREF="#W1_refresh_counter[8]">W1_refresh_counter[8]</A> & ( (<A HREF="#W1_refresh_counter[12]">W1_refresh_counter[12]</A> & (!<A HREF="#W1_refresh_counter[11]">W1_refresh_counter[11]</A> & (!<A HREF="#W1_refresh_counter[10]">W1_refresh_counter[10]</A> & <A HREF="#W1_refresh_counter[9]">W1_refresh_counter[9]</A>))) ) );


<P> --W1_refresh_counter[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]
<P> --register power-up is low

<P><A NAME="W1_refresh_counter[6]">W1_refresh_counter[6]</A> = DFFEAS(<A HREF="#W1L368">W1L368</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_refresh_counter[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]
<P> --register power-up is low

<P><A NAME="W1_refresh_counter[5]">W1_refresh_counter[5]</A> = DFFEAS(<A HREF="#W1L369">W1L369</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_refresh_counter[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]
<P> --register power-up is low

<P><A NAME="W1_refresh_counter[4]">W1_refresh_counter[4]</A> = DFFEAS(<A HREF="#W1L370">W1L370</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_refresh_counter[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]
<P> --register power-up is low

<P><A NAME="W1_refresh_counter[3]">W1_refresh_counter[3]</A> = DFFEAS(<A HREF="#W1L371">W1L371</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_refresh_counter[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]
<P> --register power-up is low

<P><A NAME="W1_refresh_counter[2]">W1_refresh_counter[2]</A> = DFFEAS(<A HREF="#W1L50">W1L50</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L54 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~1
<P><A NAME="W1L54">W1L54</A> = ( !<A HREF="#W1_refresh_counter[2]">W1_refresh_counter[2]</A> & ( (!<A HREF="#W1_refresh_counter[6]">W1_refresh_counter[6]</A> & (!<A HREF="#W1_refresh_counter[5]">W1_refresh_counter[5]</A> & (!<A HREF="#W1_refresh_counter[4]">W1_refresh_counter[4]</A> & <A HREF="#W1_refresh_counter[3]">W1_refresh_counter[3]</A>))) ) );


<P> --W1L55 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~2
<P><A NAME="W1L55">W1L55</A> = ( <A HREF="#W1L54">W1L54</A> & ( (<A HREF="#W1_refresh_counter[7]">W1_refresh_counter[7]</A> & (!<A HREF="#W1_refresh_counter[1]">W1_refresh_counter[1]</A> & (!<A HREF="#W1_refresh_counter[0]">W1_refresh_counter[0]</A> & <A HREF="#W1L53">W1L53</A>))) ) );


<P> --W1L373 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request~0
<P><A NAME="W1L373">W1L373</A> = (<A HREF="#W1_init_done">W1_init_done</A> & (!<A HREF="#W1_ack_refresh_request">W1_ack_refresh_request</A> & ((<A HREF="#W1L55">W1L55</A>) # (<A HREF="#W1_refresh_request">W1_refresh_request</A>))));


<P> --W1L116 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~0
<P><A NAME="W1L116">W1L116</A> = ( <A HREF="#W1L332">W1L332</A> & ( <A HREF="#W1L120">W1L120</A> & ( ((!<A HREF="#W1L56">W1L56</A> & (<A HREF="#W1L330">W1L330</A> & <A HREF="#W1L339">W1L339</A>))) # (<A HREF="#XD1L2">XD1L2</A>) ) ) ) # ( !<A HREF="#W1L332">W1L332</A> & ( <A HREF="#W1L120">W1L120</A> & ( <A HREF="#XD1L2">XD1L2</A> ) ) );


<P> --W1L117 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~1
<P><A NAME="W1L117">W1L117</A> = (!<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A> & !<A HREF="#W1L116">W1L116</A>);


<P> --W1L118 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~2
<P><A NAME="W1L118">W1L118</A> = ( <A HREF="#W1L117">W1L117</A> & ( (<A HREF="#W1_m_next.010000000">W1_m_next.010000000</A> & ((!<A HREF="#W1L273">W1L273</A>) # ((!<A HREF="#W1L169">W1L169</A> & !<A HREF="#W1L121">W1L121</A>)))) ) ) # ( !<A HREF="#W1L117">W1L117</A> & ( <A HREF="#W1_m_next.010000000">W1_m_next.010000000</A> ) );


<P> --W1L119 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~3
<P><A NAME="W1L119">W1L119</A> = ((<A HREF="#W1L100">W1L100</A> & <A HREF="#W1_refresh_request">W1_refresh_request</A>)) # (<A HREF="#W1L118">W1L118</A>);


<P> --W1_i_state.001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001
<P> --register power-up is low

<P><A NAME="W1_i_state.001">W1_i_state.001</A> = DFFEAS(<A HREF="#W1L68">W1L68</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_i_state.011 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011
<P> --register power-up is low

<P><A NAME="W1_i_state.011">W1_i_state.011</A> = DFFEAS(<A HREF="#W1L70">W1L70</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L62 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector2~0
<P><A NAME="W1L62">W1L62</A> = ( !<A HREF="#W1_i_state.011">W1_i_state.011</A> & ( (<A HREF="#W1_i_state.000">W1_i_state.000</A> & (!<A HREF="#W1_i_state.001">W1_i_state.001</A> & ((!<A HREF="#W1_i_state.101">W1_i_state.101</A>) # (<A HREF="#W1_i_cmd[1]">W1_i_cmd[1]</A>)))) ) );


<P> --W1L61 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector1~0
<P><A NAME="W1L61">W1L61</A> = (<A HREF="#W1_i_state.000">W1_i_state.000</A> & (!<A HREF="#W1_i_state.011">W1_i_state.011</A> & ((!<A HREF="#W1_i_state.101">W1_i_state.101</A>) # (<A HREF="#W1_i_cmd[2]">W1_i_cmd[2]</A>))));


<P> --W1_i_state.010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010
<P> --register power-up is low

<P><A NAME="W1_i_state.010">W1_i_state.010</A> = DFFEAS(<A HREF="#W1L69">W1L69</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L63 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector3~0
<P><A NAME="W1L63">W1L63</A> = ( !<A HREF="#W1_i_state.010">W1_i_state.010</A> & ( (<A HREF="#W1_i_state.000">W1_i_state.000</A> & (!<A HREF="#W1_i_state.011">W1_i_state.011</A> & ((!<A HREF="#W1_i_state.101">W1_i_state.101</A>) # (<A HREF="#W1_i_cmd[0]">W1_i_cmd[0]</A>)))) ) );


<P> --W1L226 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~0
<P><A NAME="W1L226">W1L226</A> = (!<A HREF="#MC8L13">MC8L13</A> & ((!<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((!<A HREF="#YD1_d_byteenable[1]">YD1_d_byteenable[1]</A>))) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & (!<A HREF="#XC2_byteen_reg[1]">XC2_byteen_reg[1]</A>))));


<P> --W1L227 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~1
<P><A NAME="W1L227">W1L227</A> = (!<A HREF="#MC8L13">MC8L13</A> & ((!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (!<A HREF="#YD1_d_byteenable[0]">YD1_d_byteenable[0]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((!<A HREF="#XC2_byteen_reg[0]">XC2_byteen_reg[0]</A>)))));


<P> --FB3_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|cur_test_clk
<P> --register power-up is low

<P><A NAME="FB3_cur_test_clk">FB3_cur_test_clk</A> = DFFEAS(<A HREF="#AUD_DACLRCK">AUD_DACLRCK</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB3_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff
<P> --register power-up is low

<P><A NAME="NB3_empty_dff">NB3_empty_dff</A> = DFFEAS(<A HREF="#NB3L2">NB3L2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB4_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff
<P> --register power-up is low

<P><A NAME="NB4_empty_dff">NB4_empty_dff</A> = DFFEAS(<A HREF="#NB4L2">NB4L2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --FB3_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|last_test_clk
<P> --register power-up is low

<P><A NAME="FB3_last_test_clk">FB3_last_test_clk</A> = DFFEAS(<A HREF="#FB3_cur_test_clk">FB3_cur_test_clk</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --HB1_read_left_channel is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|read_left_channel
<P><A NAME="HB1_read_left_channel">HB1_read_left_channel</A> = ( <A HREF="#R1_done_dac_channel_sync">R1_done_dac_channel_sync</A> & ( (<A HREF="#FB3_cur_test_clk">FB3_cur_test_clk</A> & (<A HREF="#NB3_empty_dff">NB3_empty_dff</A> & (<A HREF="#NB4_empty_dff">NB4_empty_dff</A> & !<A HREF="#FB3_last_test_clk">FB3_last_test_clk</A>))) ) );


<P> --HB1_left_channel_was_read is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read
<P> --register power-up is low

<P><A NAME="HB1_left_channel_was_read">HB1_left_channel_was_read</A> = DFFEAS(<A HREF="#HB1L120">HB1L120</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --HB1L122 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|read_right_channel~0
<P><A NAME="HB1L122">HB1L122</A> = (!<A HREF="#FB3_cur_test_clk">FB3_cur_test_clk</A> & (<A HREF="#FB3_last_test_clk">FB3_last_test_clk</A> & (<A HREF="#R1_done_dac_channel_sync">R1_done_dac_channel_sync</A> & <A HREF="#HB1_left_channel_was_read">HB1_left_channel_was_read</A>)));


<P> --HB1L91 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~0
<P><A NAME="HB1L91">HB1L91</A> = ( <A HREF="#HB1_data_out_shift_reg[14]">HB1_data_out_shift_reg[14]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((!<A HREF="#HB1L122">HB1L122</A>) # (<A HREF="#QB4_q_b[15]">QB4_q_b[15]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#QB3_q_b[15]">QB3_q_b[15]</A>)) ) ) # ( !<A HREF="#HB1_data_out_shift_reg[14]">HB1_data_out_shift_reg[14]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB4_q_b[15]">QB4_q_b[15]</A> & <A HREF="#HB1L122">HB1L122</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#QB3_q_b[15]">QB3_q_b[15]</A>)) ) );


<P> --HB1L65 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|always4~0
<P><A NAME="HB1L65">HB1L65</A> = (<A HREF="#R1_done_dac_channel_sync">R1_done_dac_channel_sync</A> & (!<A HREF="#FB3_cur_test_clk">FB3_cur_test_clk</A> $ (!<A HREF="#FB3_last_test_clk">FB3_last_test_clk</A>)));


<P> --HB1L81 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8]~1
<P><A NAME="HB1L81">HB1L81</A> = (!<A HREF="#R1L6">R1L6</A>) # ((!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (!<A HREF="#HB1L122">HB1L122</A> & <A HREF="#HB1L65">HB1L65</A>)));


<P> --FB1_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|last_test_clk
<P> --register power-up is low

<P><A NAME="FB1_last_test_clk">FB1_last_test_clk</A> = DFFEAS(<A HREF="#FB1_cur_test_clk">FB1_cur_test_clk</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --FB1_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk
<P> --register power-up is low

<P><A NAME="FB1_cur_test_clk">FB1_cur_test_clk</A> = DFFEAS(<A HREF="#AUD_BCLK">AUD_BCLK</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --HB1L82 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8]~2
<P><A NAME="HB1L82">HB1L82</A> = (!<A HREF="#HB1L65">HB1L65</A> & ((!<A HREF="#FB1_last_test_clk">FB1_last_test_clk</A>) # (<A HREF="#FB1_cur_test_clk">FB1_cur_test_clk</A>)));


<P> --HB1L83 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8]~3
<P><A NAME="HB1L83">HB1L83</A> = (!<A HREF="#R1L6">R1L6</A>) # (!<A HREF="#HB1L82">HB1L82</A>);


<P> --YD1_d_writedata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[3]">YD1_d_writedata[3]</A> = DFFEAS(<A HREF="#DE2_q_b[3]">DE2_q_b[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --R1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|clear_write_fifos~0
<P><A NAME="R1L5">R1L5</A> = (!<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> & <A HREF="#YD1_d_writedata[3]">YD1_d_writedata[3]</A>);


<P> --R1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|Equal0~0
<P><A NAME="R1L1">R1L1</A> = (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & !<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>);


<P> --NC1_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="NC1_mem_used[1]">NC1_mem_used[1]</A> = DFFEAS(<A HREF="#NC1L5">NC1L5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --HB1L66 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~0
<P><A NAME="HB1L66">HB1L66</A> = (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (<A HREF="#AC1_rst1">AC1_rst1</A> & !<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A>)));


<P> --R1L14 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en~0
<P><A NAME="R1L14">R1L14</A> = ((<A HREF="#R1L1">R1L1</A> & (<A HREF="#ZC1L13">ZC1L13</A> & <A HREF="#HB1L66">HB1L66</A>))) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --YD1_R_ctrl_shift_rot is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> = DFFEAS(<A HREF="#YD1L290">YD1L290</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_ctrl_logic is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> = DFFEAS(<A HREF="#YD1L275">YD1L275</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_logic_op[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
<P> --register power-up is low

<P><A NAME="YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> = DFFEAS(<A HREF="#YD1L343">YD1L343</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_logic_op[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
<P> --register power-up is low

<P><A NAME="YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> = DFFEAS(<A HREF="#YD1L342">YD1L342</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_E_src1[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[4]">YD1_E_src1[4]</A> = DFFEAS(<A HREF="#YD1L768">YD1L768</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_E_src2[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[4]">YD1_E_src2[4]</A> = DFFEAS(<A HREF="#YD1L819">YD1L819</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L402 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~0
<P><A NAME="YD1L402">YD1L402</A> = (!<A HREF="#YD1_E_src1[4]">YD1_E_src1[4]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[4]">YD1_E_src2[4]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[4]">YD1_E_src2[4]</A>))))) # (<A HREF="#YD1_E_src1[4]">YD1_E_src1[4]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[4]">YD1_E_src2[4]</A>)))));


<P> --YD1L356 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~0
<P><A NAME="YD1L356">YD1L356</A> = ( <A HREF="#YD1L102">YD1L102</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L402">YD1L402</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[4]">YD1_E_shift_rot_result[4]</A>)))) ) ) # ( !<A HREF="#YD1L102">YD1L102</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L402">YD1L402</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[4]">YD1_E_shift_rot_result[4]</A>)))) ) );


<P> --YD1_R_ctrl_rd_ctl_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_rd_ctl_reg">YD1_R_ctrl_rd_ctl_reg</A> = DFFEAS(<A HREF="#YD1_D_op_rdctl">YD1_D_op_rdctl</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_ctrl_br_cmp is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_br_cmp">YD1_R_ctrl_br_cmp</A> = DFFEAS(<A HREF="#YD1L251">YD1L251</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L384 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
<P><A NAME="YD1L384">YD1L384</A> = (<A HREF="#YD1_R_ctrl_br_cmp">YD1_R_ctrl_br_cmp</A>) # (<A HREF="#YD1_R_ctrl_rd_ctl_reg">YD1_R_ctrl_rd_ctl_reg</A>);


<P> --YD1_E_src1[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[6]">YD1_E_src1[6]</A> = DFFEAS(<A HREF="#YD1L770">YD1L770</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L404 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~1
<P><A NAME="YD1L404">YD1L404</A> = (!<A HREF="#YD1_E_src1[6]">YD1_E_src1[6]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[6]">YD1_E_src2[6]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[6]">YD1_E_src2[6]</A>))))) # (<A HREF="#YD1_E_src1[6]">YD1_E_src1[6]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[6]">YD1_E_src2[6]</A>)))));


<P> --YD1L358 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~2
<P><A NAME="YD1L358">YD1L358</A> = ( <A HREF="#YD1L106">YD1L106</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L404">YD1L404</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[6]">YD1_E_shift_rot_result[6]</A>)))) ) ) # ( !<A HREF="#YD1L106">YD1L106</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L404">YD1L404</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[6]">YD1_E_shift_rot_result[6]</A>)))) ) );


<P> --YD1_E_src1[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[5]">YD1_E_src1[5]</A> = DFFEAS(<A HREF="#YD1L769">YD1L769</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L403 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~2
<P><A NAME="YD1L403">YD1L403</A> = (!<A HREF="#YD1_E_src2[5]">YD1_E_src2[5]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src1[5]">YD1_E_src1[5]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src1[5]">YD1_E_src1[5]</A>))))) # (<A HREF="#YD1_E_src2[5]">YD1_E_src2[5]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src1[5]">YD1_E_src1[5]</A>)))));


<P> --YD1L357 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~3
<P><A NAME="YD1L357">YD1L357</A> = ( <A HREF="#YD1L110">YD1L110</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L403">YD1L403</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[5]">YD1_E_shift_rot_result[5]</A>)))) ) ) # ( !<A HREF="#YD1L110">YD1L110</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L403">YD1L403</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[5]">YD1_E_shift_rot_result[5]</A>)))) ) );


<P> --YD1_E_src1[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[20]">YD1_E_src1[20]</A> = DFFEAS(<A HREF="#YD1L784">YD1L784</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L418 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~3
<P><A NAME="YD1L418">YD1L418</A> = (!<A HREF="#YD1_E_src1[20]">YD1_E_src1[20]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[20]">YD1_E_src2[20]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[20]">YD1_E_src2[20]</A>))))) # (<A HREF="#YD1_E_src1[20]">YD1_E_src1[20]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[20]">YD1_E_src2[20]</A>)))));


<P> --YD1L372 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~4
<P><A NAME="YD1L372">YD1L372</A> = ( <A HREF="#YD1L114">YD1L114</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L418">YD1L418</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[20]">YD1_E_shift_rot_result[20]</A>)))) ) ) # ( !<A HREF="#YD1L114">YD1L114</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L418">YD1L418</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[20]">YD1_E_shift_rot_result[20]</A>)))) ) );


<P> --YD1_E_src1[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[25]">YD1_E_src1[25]</A> = DFFEAS(<A HREF="#YD1L789">YD1L789</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L423 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~4
<P><A NAME="YD1L423">YD1L423</A> = (!<A HREF="#YD1_E_src1[25]">YD1_E_src1[25]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[25]">YD1_E_src2[25]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[25]">YD1_E_src2[25]</A>))))) # (<A HREF="#YD1_E_src1[25]">YD1_E_src1[25]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[25]">YD1_E_src2[25]</A>)))));


<P> --YD1L377 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~5
<P><A NAME="YD1L377">YD1L377</A> = ( <A HREF="#YD1L118">YD1L118</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L423">YD1L423</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[25]">YD1_E_shift_rot_result[25]</A>)))) ) ) # ( !<A HREF="#YD1L118">YD1L118</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L423">YD1L423</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[25]">YD1_E_shift_rot_result[25]</A>)))) ) );


<P> --YD1_E_src1[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[21]">YD1_E_src1[21]</A> = DFFEAS(<A HREF="#YD1L785">YD1L785</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L419 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~5
<P><A NAME="YD1L419">YD1L419</A> = (!<A HREF="#YD1_E_src2[21]">YD1_E_src2[21]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src1[21]">YD1_E_src1[21]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src1[21]">YD1_E_src1[21]</A>))))) # (<A HREF="#YD1_E_src2[21]">YD1_E_src2[21]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src1[21]">YD1_E_src1[21]</A>)))));


<P> --YD1L373 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~6
<P><A NAME="YD1L373">YD1L373</A> = ( <A HREF="#YD1L122">YD1L122</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L419">YD1L419</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[21]">YD1_E_shift_rot_result[21]</A>)))) ) ) # ( !<A HREF="#YD1L122">YD1L122</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L419">YD1L419</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[21]">YD1_E_shift_rot_result[21]</A>)))) ) );


<P> --YD1_E_src1[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[18]">YD1_E_src1[18]</A> = DFFEAS(<A HREF="#YD1L782">YD1L782</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L416 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~6
<P><A NAME="YD1L416">YD1L416</A> = (!<A HREF="#YD1_E_src2[18]">YD1_E_src2[18]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src1[18]">YD1_E_src1[18]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src1[18]">YD1_E_src1[18]</A>))))) # (<A HREF="#YD1_E_src2[18]">YD1_E_src2[18]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src1[18]">YD1_E_src1[18]</A>)))));


<P> --YD1L370 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~7
<P><A NAME="YD1L370">YD1L370</A> = ( <A HREF="#YD1L126">YD1L126</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L416">YD1L416</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[18]">YD1_E_shift_rot_result[18]</A>)))) ) ) # ( !<A HREF="#YD1L126">YD1L126</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L416">YD1L416</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[18]">YD1_E_shift_rot_result[18]</A>)))) ) );


<P> --YD1_E_src1[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[19]">YD1_E_src1[19]</A> = DFFEAS(<A HREF="#YD1L783">YD1L783</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L417 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~7
<P><A NAME="YD1L417">YD1L417</A> = (!<A HREF="#YD1_E_src2[19]">YD1_E_src2[19]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src1[19]">YD1_E_src1[19]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src1[19]">YD1_E_src1[19]</A>))))) # (<A HREF="#YD1_E_src2[19]">YD1_E_src2[19]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src1[19]">YD1_E_src1[19]</A>)))));


<P> --YD1L371 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~8
<P><A NAME="YD1L371">YD1L371</A> = ( <A HREF="#YD1L130">YD1L130</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L417">YD1L417</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[19]">YD1_E_shift_rot_result[19]</A>)))) ) ) # ( !<A HREF="#YD1L130">YD1L130</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L417">YD1L417</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[19]">YD1_E_shift_rot_result[19]</A>)))) ) );


<P> --YD1_E_src1[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[22]">YD1_E_src1[22]</A> = DFFEAS(<A HREF="#YD1L786">YD1L786</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L420 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~8
<P><A NAME="YD1L420">YD1L420</A> = (!<A HREF="#YD1_E_src2[22]">YD1_E_src2[22]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src1[22]">YD1_E_src1[22]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src1[22]">YD1_E_src1[22]</A>))))) # (<A HREF="#YD1_E_src2[22]">YD1_E_src2[22]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src1[22]">YD1_E_src1[22]</A>)))));


<P> --YD1L374 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~9
<P><A NAME="YD1L374">YD1L374</A> = ( <A HREF="#YD1L134">YD1L134</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L420">YD1L420</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[22]">YD1_E_shift_rot_result[22]</A>)))) ) ) # ( !<A HREF="#YD1L134">YD1L134</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L420">YD1L420</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[22]">YD1_E_shift_rot_result[22]</A>)))) ) );


<P> --YD1_E_src1[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[23]">YD1_E_src1[23]</A> = DFFEAS(<A HREF="#YD1L787">YD1L787</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L421 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~9
<P><A NAME="YD1L421">YD1L421</A> = (!<A HREF="#YD1_E_src2[23]">YD1_E_src2[23]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src1[23]">YD1_E_src1[23]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src1[23]">YD1_E_src1[23]</A>))))) # (<A HREF="#YD1_E_src2[23]">YD1_E_src2[23]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src1[23]">YD1_E_src1[23]</A>)))));


<P> --YD1L375 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~10
<P><A NAME="YD1L375">YD1L375</A> = ( <A HREF="#YD1L138">YD1L138</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L421">YD1L421</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[23]">YD1_E_shift_rot_result[23]</A>)))) ) ) # ( !<A HREF="#YD1L138">YD1L138</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L421">YD1L421</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[23]">YD1_E_shift_rot_result[23]</A>)))) ) );


<P> --YD1_E_src1[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[26]">YD1_E_src1[26]</A> = DFFEAS(<A HREF="#YD1L790">YD1L790</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L424 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~10
<P><A NAME="YD1L424">YD1L424</A> = (!<A HREF="#YD1_E_src1[26]">YD1_E_src1[26]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[26]">YD1_E_src2[26]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[26]">YD1_E_src2[26]</A>))))) # (<A HREF="#YD1_E_src1[26]">YD1_E_src1[26]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[26]">YD1_E_src2[26]</A>)))));


<P> --YD1L378 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~11
<P><A NAME="YD1L378">YD1L378</A> = ( <A HREF="#YD1L142">YD1L142</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L424">YD1L424</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[26]">YD1_E_shift_rot_result[26]</A>)))) ) ) # ( !<A HREF="#YD1L142">YD1L142</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L424">YD1L424</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[26]">YD1_E_shift_rot_result[26]</A>)))) ) );


<P> --YD1_E_src1[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[24]">YD1_E_src1[24]</A> = DFFEAS(<A HREF="#YD1L788">YD1L788</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L422 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~11
<P><A NAME="YD1L422">YD1L422</A> = (!<A HREF="#YD1_E_src2[24]">YD1_E_src2[24]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src1[24]">YD1_E_src1[24]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src1[24]">YD1_E_src1[24]</A>))))) # (<A HREF="#YD1_E_src2[24]">YD1_E_src2[24]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src1[24]">YD1_E_src1[24]</A>)))));


<P> --YD1L376 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~12
<P><A NAME="YD1L376">YD1L376</A> = ( <A HREF="#YD1L146">YD1L146</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L422">YD1L422</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[24]">YD1_E_shift_rot_result[24]</A>)))) ) ) # ( !<A HREF="#YD1L146">YD1L146</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L422">YD1L422</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[24]">YD1_E_shift_rot_result[24]</A>)))) ) );


<P> --YD1_E_src1[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[13]">YD1_E_src1[13]</A> = DFFEAS(<A HREF="#YD1L777">YD1L777</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L411 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~12
<P><A NAME="YD1L411">YD1L411</A> = (!<A HREF="#YD1_E_src1[13]">YD1_E_src1[13]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[13]">YD1_E_src2[13]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[13]">YD1_E_src2[13]</A>))))) # (<A HREF="#YD1_E_src1[13]">YD1_E_src1[13]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[13]">YD1_E_src2[13]</A>)))));


<P> --YD1L365 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~13
<P><A NAME="YD1L365">YD1L365</A> = ( <A HREF="#YD1L150">YD1L150</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L411">YD1L411</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[13]">YD1_E_shift_rot_result[13]</A>)))) ) ) # ( !<A HREF="#YD1L150">YD1L150</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L411">YD1L411</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[13]">YD1_E_shift_rot_result[13]</A>)))) ) );


<P> --YD1_E_src1[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[14]">YD1_E_src1[14]</A> = DFFEAS(<A HREF="#YD1L778">YD1L778</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L412 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~13
<P><A NAME="YD1L412">YD1L412</A> = (!<A HREF="#YD1_E_src1[14]">YD1_E_src1[14]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[14]">YD1_E_src2[14]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[14]">YD1_E_src2[14]</A>))))) # (<A HREF="#YD1_E_src1[14]">YD1_E_src1[14]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[14]">YD1_E_src2[14]</A>)))));


<P> --YD1L366 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~14
<P><A NAME="YD1L366">YD1L366</A> = ( <A HREF="#YD1L154">YD1L154</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L412">YD1L412</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[14]">YD1_E_shift_rot_result[14]</A>)))) ) ) # ( !<A HREF="#YD1L154">YD1L154</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L412">YD1L412</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[14]">YD1_E_shift_rot_result[14]</A>)))) ) );


<P> --YD1_E_src1[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[15]">YD1_E_src1[15]</A> = DFFEAS(<A HREF="#YD1L779">YD1L779</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L413 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~14
<P><A NAME="YD1L413">YD1L413</A> = (!<A HREF="#YD1_E_src1[15]">YD1_E_src1[15]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[15]">YD1_E_src2[15]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[15]">YD1_E_src2[15]</A>))))) # (<A HREF="#YD1_E_src1[15]">YD1_E_src1[15]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[15]">YD1_E_src2[15]</A>)))));


<P> --YD1L367 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~15
<P><A NAME="YD1L367">YD1L367</A> = ( <A HREF="#YD1L158">YD1L158</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L413">YD1L413</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[15]">YD1_E_shift_rot_result[15]</A>)))) ) ) # ( !<A HREF="#YD1L158">YD1L158</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L413">YD1L413</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[15]">YD1_E_shift_rot_result[15]</A>)))) ) );


<P> --YD1_E_src1[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[17]">YD1_E_src1[17]</A> = DFFEAS(<A HREF="#YD1L781">YD1L781</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L415 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~15
<P><A NAME="YD1L415">YD1L415</A> = (!<A HREF="#YD1_E_src1[17]">YD1_E_src1[17]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[17]">YD1_E_src2[17]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[17]">YD1_E_src2[17]</A>))))) # (<A HREF="#YD1_E_src1[17]">YD1_E_src1[17]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[17]">YD1_E_src2[17]</A>)))));


<P> --YD1L369 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~16
<P><A NAME="YD1L369">YD1L369</A> = ( <A HREF="#YD1L162">YD1L162</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L415">YD1L415</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[17]">YD1_E_shift_rot_result[17]</A>)))) ) ) # ( !<A HREF="#YD1L162">YD1L162</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L415">YD1L415</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[17]">YD1_E_shift_rot_result[17]</A>)))) ) );


<P> --YD1_E_src1[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[16]">YD1_E_src1[16]</A> = DFFEAS(<A HREF="#YD1L780">YD1L780</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L414 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~16
<P><A NAME="YD1L414">YD1L414</A> = (!<A HREF="#YD1_E_src2[16]">YD1_E_src2[16]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src1[16]">YD1_E_src1[16]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src1[16]">YD1_E_src1[16]</A>))))) # (<A HREF="#YD1_E_src2[16]">YD1_E_src2[16]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src1[16]">YD1_E_src1[16]</A>)))));


<P> --YD1L368 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~17
<P><A NAME="YD1L368">YD1L368</A> = ( <A HREF="#YD1L166">YD1L166</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L414">YD1L414</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[16]">YD1_E_shift_rot_result[16]</A>)))) ) ) # ( !<A HREF="#YD1L166">YD1L166</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L414">YD1L414</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[16]">YD1_E_shift_rot_result[16]</A>)))) ) );


<P> --YD1_E_src1[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[7]">YD1_E_src1[7]</A> = DFFEAS(<A HREF="#YD1L771">YD1L771</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L405 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~17
<P><A NAME="YD1L405">YD1L405</A> = (!<A HREF="#YD1_E_src1[7]">YD1_E_src1[7]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[7]">YD1_E_src2[7]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[7]">YD1_E_src2[7]</A>))))) # (<A HREF="#YD1_E_src1[7]">YD1_E_src1[7]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[7]">YD1_E_src2[7]</A>)))));


<P> --YD1L359 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~18
<P><A NAME="YD1L359">YD1L359</A> = ( <A HREF="#YD1L170">YD1L170</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L405">YD1L405</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[7]">YD1_E_shift_rot_result[7]</A>)))) ) ) # ( !<A HREF="#YD1L170">YD1L170</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L405">YD1L405</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[7]">YD1_E_shift_rot_result[7]</A>)))) ) );


<P> --YD1_E_src1[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[8]">YD1_E_src1[8]</A> = DFFEAS(<A HREF="#YD1L772">YD1L772</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L406 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~18
<P><A NAME="YD1L406">YD1L406</A> = (!<A HREF="#YD1_E_src1[8]">YD1_E_src1[8]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[8]">YD1_E_src2[8]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[8]">YD1_E_src2[8]</A>))))) # (<A HREF="#YD1_E_src1[8]">YD1_E_src1[8]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[8]">YD1_E_src2[8]</A>)))));


<P> --YD1L360 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~19
<P><A NAME="YD1L360">YD1L360</A> = ( <A HREF="#YD1L174">YD1L174</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L406">YD1L406</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[8]">YD1_E_shift_rot_result[8]</A>)))) ) ) # ( !<A HREF="#YD1L174">YD1L174</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L406">YD1L406</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[8]">YD1_E_shift_rot_result[8]</A>)))) ) );


<P> --YD1_E_src1[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[9]">YD1_E_src1[9]</A> = DFFEAS(<A HREF="#YD1L773">YD1L773</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L407 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~19
<P><A NAME="YD1L407">YD1L407</A> = (!<A HREF="#YD1_E_src1[9]">YD1_E_src1[9]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[9]">YD1_E_src2[9]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[9]">YD1_E_src2[9]</A>))))) # (<A HREF="#YD1_E_src1[9]">YD1_E_src1[9]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[9]">YD1_E_src2[9]</A>)))));


<P> --YD1L361 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~20
<P><A NAME="YD1L361">YD1L361</A> = ( <A HREF="#YD1L178">YD1L178</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L407">YD1L407</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[9]">YD1_E_shift_rot_result[9]</A>)))) ) ) # ( !<A HREF="#YD1L178">YD1L178</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L407">YD1L407</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[9]">YD1_E_shift_rot_result[9]</A>)))) ) );


<P> --YD1_E_src1[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[10]">YD1_E_src1[10]</A> = DFFEAS(<A HREF="#YD1L774">YD1L774</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L408 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~20
<P><A NAME="YD1L408">YD1L408</A> = (!<A HREF="#YD1_E_src1[10]">YD1_E_src1[10]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[10]">YD1_E_src2[10]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[10]">YD1_E_src2[10]</A>))))) # (<A HREF="#YD1_E_src1[10]">YD1_E_src1[10]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[10]">YD1_E_src2[10]</A>)))));


<P> --YD1L362 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~21
<P><A NAME="YD1L362">YD1L362</A> = ( <A HREF="#YD1L182">YD1L182</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L408">YD1L408</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[10]">YD1_E_shift_rot_result[10]</A>)))) ) ) # ( !<A HREF="#YD1L182">YD1L182</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L408">YD1L408</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[10]">YD1_E_shift_rot_result[10]</A>)))) ) );


<P> --YD1_E_src1[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[11]">YD1_E_src1[11]</A> = DFFEAS(<A HREF="#YD1L775">YD1L775</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L409 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~21
<P><A NAME="YD1L409">YD1L409</A> = (!<A HREF="#YD1_E_src1[11]">YD1_E_src1[11]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[11]">YD1_E_src2[11]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[11]">YD1_E_src2[11]</A>))))) # (<A HREF="#YD1_E_src1[11]">YD1_E_src1[11]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[11]">YD1_E_src2[11]</A>)))));


<P> --YD1L363 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~22
<P><A NAME="YD1L363">YD1L363</A> = ( <A HREF="#YD1L186">YD1L186</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L409">YD1L409</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[11]">YD1_E_shift_rot_result[11]</A>)))) ) ) # ( !<A HREF="#YD1L186">YD1L186</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L409">YD1L409</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[11]">YD1_E_shift_rot_result[11]</A>)))) ) );


<P> --YD1_E_src1[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[12]">YD1_E_src1[12]</A> = DFFEAS(<A HREF="#YD1L776">YD1L776</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L410 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~22
<P><A NAME="YD1L410">YD1L410</A> = (!<A HREF="#YD1_E_src1[12]">YD1_E_src1[12]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[12]">YD1_E_src2[12]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[12]">YD1_E_src2[12]</A>))))) # (<A HREF="#YD1_E_src1[12]">YD1_E_src1[12]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[12]">YD1_E_src2[12]</A>)))));


<P> --YD1L364 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~23
<P><A NAME="YD1L364">YD1L364</A> = ( <A HREF="#YD1L190">YD1L190</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L410">YD1L410</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[12]">YD1_E_shift_rot_result[12]</A>)))) ) ) # ( !<A HREF="#YD1L190">YD1L190</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L410">YD1L410</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[12]">YD1_E_shift_rot_result[12]</A>)))) ) );


<P> --YD1_E_new_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
<P> --register power-up is low

<P><A NAME="YD1_E_new_inst">YD1_E_new_inst</A> = DFFEAS(<A HREF="#YD1_R_valid">YD1_R_valid</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L1063 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
<P><A NAME="YD1L1063">YD1L1063</A> = (<A HREF="#YD1_E_new_inst">YD1_E_new_inst</A> & <A HREF="#YD1_R_ctrl_st">YD1_R_ctrl_st</A>);


<P> --ZC1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
<P><A NAME="ZC1L1">ZC1L1</A> = (!<A HREF="#ZC1_write_accepted">ZC1_write_accepted</A> & !<A HREF="#YD1_d_read">YD1_d_read</A>);


<P> --PC10_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter[0]
<P> --register power-up is low

<P><A NAME="PC10_wait_latency_counter[0]">PC10_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#PC10L10">PC10L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC11_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="NC11_mem_used[1]">NC11_mem_used[1]</A> = DFFEAS(<A HREF="#NC11L7">NC11L7</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --MC10L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_s1_agent|m0_write~0
<P><A NAME="MC10L1">MC10L1</A> = (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L9">AD1L9</A> & !<A HREF="#NC11_mem_used[1]">NC11_mem_used[1]</A>));


<P> --PC10_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter[1]
<P> --register power-up is low

<P><A NAME="PC10_wait_latency_counter[1]">PC10_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#PC10L11">PC10L11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
<P><A NAME="SC1L10">SC1L10</A> = ( <A HREF="#MC10L1">MC10L1</A> & ( !<A HREF="#PC10_wait_latency_counter[1]">PC10_wait_latency_counter[1]</A> & ( (<A HREF="#AC1_rst1">AC1_rst1</A> & (!<A HREF="#PC10_wait_latency_counter[0]">PC10_wait_latency_counter[0]</A> $ (((!<A HREF="#ZC1L13">ZC1L13</A>) # (!<A HREF="#YC1L2">YC1L2</A>))))) ) ) );


<P> --AD1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~1
<P><A NAME="AD1L11">AD1L11</A> = (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & <A HREF="#AD1L10">AD1L10</A>);


<P> --S1_s_serial_transfer.STATE_1_PRE_WRITE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_1_PRE_WRITE
<P> --register power-up is low

<P><A NAME="S1_s_serial_transfer.STATE_1_PRE_WRITE">S1_s_serial_transfer.STATE_1_PRE_WRITE</A> = DFFEAS(<A HREF="#S1L106">S1L106</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --S1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Equal1~0
<P><A NAME="S1L1">S1L1</A> = (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & <A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>);


<P> --S1L117 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~0
<P><A NAME="S1L117">S1L117</A> = ( !<A HREF="#S1_s_serial_transfer.STATE_1_PRE_WRITE">S1_s_serial_transfer.STATE_1_PRE_WRITE</A> & ( <A HREF="#S1L1">S1L1</A> & ( (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (<A HREF="#ZC1L13">ZC1L13</A> & <A HREF="#S1L28">S1L28</A>))) ) ) );


<P> --S1L118 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~1
<P><A NAME="S1L118">S1L118</A> = ( <A HREF="#S1L1">S1L1</A> & ( !<A HREF="#S1_s_serial_transfer.STATE_6_POST_READ">S1_s_serial_transfer.STATE_6_POST_READ</A> & ( (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (<A HREF="#ZC1L12">ZC1L12</A> & <A HREF="#S1L28">S1L28</A>))) ) ) );


<P> --MC10L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_s1_agent|m0_write~1
<P><A NAME="MC10L2">MC10L2</A> = (<A HREF="#ZC1L13">ZC1L13</A> & <A HREF="#YC1L2">YC1L2</A>);


<P> --PC7_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]
<P> --register power-up is low

<P><A NAME="PC7_wait_latency_counter[0]">PC7_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#PC7L17">PC7L17</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC7_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="NC7_mem_used[1]">NC7_mem_used[1]</A> = DFFEAS(<A HREF="#NC7L7">NC7L7</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC7_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]
<P> --register power-up is low

<P><A NAME="PC7_wait_latency_counter[1]">PC7_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#PC7L18">PC7L18</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC7L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg~0
<P><A NAME="PC7L12">PC7L12</A> = ( !<A HREF="#NC7_mem_used[1]">NC7_mem_used[1]</A> & ( !<A HREF="#PC7_wait_latency_counter[1]">PC7_wait_latency_counter[1]</A> & ( (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L9">AD1L9</A> & (!<A HREF="#MC10L2">MC10L2</A> $ (!<A HREF="#PC7_wait_latency_counter[0]">PC7_wait_latency_counter[0]</A>)))) ) ) );


<P> --SC1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
<P><A NAME="SC1L2">SC1L2</A> = ( <A HREF="#S1L118">S1L118</A> & ( <A HREF="#PC7L12">PC7L12</A> & ( <A HREF="#AC1_rst1">AC1_rst1</A> ) ) ) # ( !<A HREF="#S1L118">S1L118</A> & ( <A HREF="#PC7L12">PC7L12</A> & ( ((!<A HREF="#NC2_mem_used[1]">NC2_mem_used[1]</A> & (<A HREF="#AD1L11">AD1L11</A> & !<A HREF="#S1L117">S1L117</A>))) # (<A HREF="#AC1_rst1">AC1_rst1</A>) ) ) ) # ( !<A HREF="#S1L118">S1L118</A> & ( !<A HREF="#PC7L12">PC7L12</A> & ( (!<A HREF="#NC2_mem_used[1]">NC2_mem_used[1]</A> & (<A HREF="#AD1L11">AD1L11</A> & !<A HREF="#S1L117">S1L117</A>)) ) ) );


<P> --NC4_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="NC4_mem_used[1]">NC4_mem_used[1]</A> = DFFEAS(<A HREF="#NC4L5">NC4L5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AD1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
<P><A NAME="AD1L14">AD1L14</A> = (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#YD1_d_read">YD1_d_read</A> & !<A HREF="#ZC1_read_accepted">ZC1_read_accepted</A>));


<P> --PC4_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]
<P> --register power-up is low

<P><A NAME="PC4_wait_latency_counter[1]">PC4_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#PC4L10">PC4L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC4_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]
<P> --register power-up is low

<P><A NAME="PC4_wait_latency_counter[0]">PC4_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#PC4L11">PC4L11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC4L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_waitrequest_generated~0
<P><A NAME="PC4L4">PC4L4</A> = ( <A HREF="#PC4_wait_latency_counter[0]">PC4_wait_latency_counter[0]</A> & ( <A HREF="#MC10L2">MC10L2</A> & ( (!<A HREF="#PC4_wait_latency_counter[1]">PC4_wait_latency_counter[1]</A> & ((!<A HREF="#AD1L13">AD1L13</A>) # ((!<A HREF="#AD1L14">AD1L14</A>) # (<A HREF="#NC4_mem_used[1]">NC4_mem_used[1]</A>)))) ) ) ) # ( !<A HREF="#PC4_wait_latency_counter[0]">PC4_wait_latency_counter[0]</A> & ( <A HREF="#MC10L2">MC10L2</A> & ( (<A HREF="#AD1L13">AD1L13</A> & (<A HREF="#AD1L14">AD1L14</A> & (!<A HREF="#NC4_mem_used[1]">NC4_mem_used[1]</A> & !<A HREF="#PC4_wait_latency_counter[1]">PC4_wait_latency_counter[1]</A>))) ) ) ) # ( <A HREF="#PC4_wait_latency_counter[0]">PC4_wait_latency_counter[0]</A> & ( !<A HREF="#MC10L2">MC10L2</A> & ( !<A HREF="#PC4_wait_latency_counter[1]">PC4_wait_latency_counter[1]</A> ) ) );


<P> --SC1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
<P><A NAME="SC1L11">SC1L11</A> = ( <A HREF="#AD1L13">AD1L13</A> & ( (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#YD1_d_read">YD1_d_read</A> & !<A HREF="#ZC1_read_accepted">ZC1_read_accepted</A>))) ) );


<P> --NC3_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="NC3_mem_used[1]">NC3_mem_used[1]</A> = DFFEAS(<A HREF="#NC3L5">NC3L5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1_av_waitrequest is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
<P> --register power-up is low

<P><A NAME="U1_av_waitrequest">U1_av_waitrequest</A> = DFFEAS(<A HREF="#U1L64">U1L64</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
<P><A NAME="SC1L12">SC1L12</A> = (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#AD1L13">AD1L13</A> & (!<A HREF="#NC3_mem_used[1]">NC3_mem_used[1]</A> & <A HREF="#U1_av_waitrequest">U1_av_waitrequest</A>)));


<P> --PC9_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]
<P> --register power-up is low

<P><A NAME="PC9_wait_latency_counter[0]">PC9_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#PC9L11">PC9L11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC10_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="NC10_mem_used[1]">NC10_mem_used[1]</A> = DFFEAS(<A HREF="#NC10L5">NC10L5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC9_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]
<P> --register power-up is low

<P><A NAME="PC9_wait_latency_counter[1]">PC9_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#PC9L12">PC9L12</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3
<P><A NAME="SC1L13">SC1L13</A> = ( !<A HREF="#NC10_mem_used[1]">NC10_mem_used[1]</A> & ( !<A HREF="#PC9_wait_latency_counter[1]">PC9_wait_latency_counter[1]</A> & ( (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#AD1L8">AD1L8</A> & (!<A HREF="#MC10L2">MC10L2</A> $ (!<A HREF="#PC9_wait_latency_counter[0]">PC9_wait_latency_counter[0]</A>)))) ) ) );


<P> --MD1_top_priority_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]
<P> --register power-up is low

<P><A NAME="MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A> = DFFEAS(<A HREF="#MD1L6">MD1L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --MD1_top_priority_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]
<P> --register power-up is low

<P><A NAME="MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A> = DFFEAS(<A HREF="#MD1L7">MD1L7</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BD1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0
<P><A NAME="BD1L1">BD1L1</A> = (!<A HREF="#YD1_F_pc[10]">YD1_F_pc[10]</A> & (<A HREF="#YD1_F_pc[9]">YD1_F_pc[9]</A> & (!<A HREF="#YD1_F_pc[12]">YD1_F_pc[12]</A> & !<A HREF="#YD1_F_pc[23]">YD1_F_pc[23]</A>)));


<P> --YD1_F_pc[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[24]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[24]">YD1_F_pc[24]</A> = DFFEAS(<A HREF="#YD1L721">YD1L721</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  ,  ,  );


<P> --YD1_F_pc[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14]
<P> --register power-up is low

<P><A NAME="YD1_F_pc[14]">YD1_F_pc[14]</A> = DFFEAS(<A HREF="#YD1L711">YD1L711</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_W_valid">YD1_W_valid</A>,  ,  ,  ,  );


<P> --BD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~1
<P><A NAME="BD1L2">BD1L2</A> = ( !<A HREF="#YD1_F_pc[20]">YD1_F_pc[20]</A> & ( !<A HREF="#YD1_F_pc[19]">YD1_F_pc[19]</A> & ( (!<A HREF="#YD1_F_pc[24]">YD1_F_pc[24]</A> & (<A HREF="#YD1_F_pc[14]">YD1_F_pc[14]</A> & (!<A HREF="#YD1_F_pc[22]">YD1_F_pc[22]</A> & !<A HREF="#YD1_F_pc[21]">YD1_F_pc[21]</A>))) ) ) );


<P> --BD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~2
<P><A NAME="BD1L3">BD1L3</A> = ( !<A HREF="#YD1_F_pc[13]">YD1_F_pc[13]</A> & ( !<A HREF="#YD1_F_pc[11]">YD1_F_pc[11]</A> & ( (!<A HREF="#YD1_F_pc[18]">YD1_F_pc[18]</A> & (!<A HREF="#YD1_F_pc[17]">YD1_F_pc[17]</A> & (!<A HREF="#YD1_F_pc[16]">YD1_F_pc[16]</A> & <A HREF="#YD1_F_pc[15]">YD1_F_pc[15]</A>))) ) ) );


<P> --YD1_i_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
<P> --register power-up is low

<P><A NAME="YD1_i_read">YD1_i_read</A> = DFFEAS(<A HREF="#YD1L1103">YD1L1103</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC2_read_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
<P> --register power-up is low

<P><A NAME="ZC2_read_accepted">ZC2_read_accepted</A> = DFFEAS(<A HREF="#ZC2L7">ZC2L7</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VC1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~0
<P><A NAME="VC1L15">VC1L15</A> = (<A HREF="#AC1_rst1">AC1_rst1</A> & (!<A HREF="#YD1_i_read">YD1_i_read</A> & !<A HREF="#ZC2_read_accepted">ZC2_read_accepted</A>));


<P> --MD1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0
<P><A NAME="MD1L1">MD1L1</A> = ( <A HREF="#BD1L3">BD1L3</A> & ( <A HREF="#VC1L15">VC1L15</A> & ( (<A HREF="#MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A> & ((!<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A>) # ((<A HREF="#BD1L1">BD1L1</A> & <A HREF="#BD1L2">BD1L2</A>)))) ) ) ) # ( !<A HREF="#BD1L3">BD1L3</A> & ( <A HREF="#VC1L15">VC1L15</A> & ( (<A HREF="#MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A> & !<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A>) ) ) ) # ( <A HREF="#BD1L3">BD1L3</A> & ( !<A HREF="#VC1L15">VC1L15</A> & ( (<A HREF="#MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A> & !<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A>) ) ) ) # ( !<A HREF="#BD1L3">BD1L3</A> & ( !<A HREF="#VC1L15">VC1L15</A> & ( (<A HREF="#MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A> & !<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A>) ) ) );


<P> --YC1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|always2~0
<P><A NAME="YC1L1">YC1L1</A> = (!<A HREF="#YD1_d_write">YD1_d_write</A> & (((<A HREF="#YD1_d_read">YD1_d_read</A> & !<A HREF="#ZC1_read_accepted">ZC1_read_accepted</A>)))) # (<A HREF="#YD1_d_write">YD1_d_write</A> & ((!<A HREF="#ZC1_write_accepted">ZC1_write_accepted</A>) # ((<A HREF="#YD1_d_read">YD1_d_read</A> & !<A HREF="#ZC1_read_accepted">ZC1_read_accepted</A>))));


<P> --RE1_waitrequest is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
<P> --register power-up is low

<P><A NAME="RE1_waitrequest">RE1_waitrequest</A> = DFFEAS(<A HREF="#RE1L167">RE1L167</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NC5_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="NC5_mem_used[1]">NC5_mem_used[1]</A> = DFFEAS(<A HREF="#NC5L11">NC5L11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4
<P><A NAME="SC1L14">SC1L14</A> = (<A HREF="#AC1_rst1">AC1_rst1</A> & (!<A HREF="#RE1_waitrequest">RE1_waitrequest</A> & !<A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A>));


<P> --SC1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5
<P><A NAME="SC1L15">SC1L15</A> = ( <A HREF="#AD1L5">AD1L5</A> & ( <A HREF="#SC1L14">SC1L14</A> & ( (<A HREF="#AD1L1">AD1L1</A> & (<A HREF="#AD1L2">AD1L2</A> & (<A HREF="#AD1L4">AD1L4</A> & <A HREF="#YC1L1">YC1L1</A>))) ) ) );


<P> --SC1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
<P><A NAME="SC1L3">SC1L3</A> = ( <A HREF="#MD1L1">MD1L1</A> & ( <A HREF="#SC1L15">SC1L15</A> & ( (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (<A HREF="#AC1_rst1">AC1_rst1</A> & !<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A>))) ) ) ) # ( !<A HREF="#MD1L1">MD1L1</A> & ( <A HREF="#SC1L15">SC1L15</A> ) ) # ( <A HREF="#MD1L1">MD1L1</A> & ( !<A HREF="#SC1L15">SC1L15</A> & ( (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (<A HREF="#AC1_rst1">AC1_rst1</A> & !<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A>))) ) ) ) # ( !<A HREF="#MD1L1">MD1L1</A> & ( !<A HREF="#SC1L15">SC1L15</A> & ( (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (<A HREF="#AC1_rst1">AC1_rst1</A> & !<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A>))) ) ) );


<P> --SC1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2
<P><A NAME="SC1L4">SC1L4</A> = ( !<A HREF="#SC1L13">SC1L13</A> & ( !<A HREF="#SC1L3">SC1L3</A> & ( (!<A HREF="#SC1L12">SC1L12</A> & (((!<A HREF="#PC4L4">PC4L4</A>) # (!<A HREF="#SC1L11">SC1L11</A>)) # (<A HREF="#NC4_mem_used[1]">NC4_mem_used[1]</A>))) ) ) );


<P> --XC2_count[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0]
<P> --register power-up is low

<P><A NAME="XC2_count[0]">XC2_count[0]</A> = DFFEAS(<A HREF="#XC2L33">XC2L33</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --MD2_top_priority_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]
<P> --register power-up is low

<P><A NAME="MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A> = DFFEAS(<A HREF="#MD2L5">MD2L5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --MD2_top_priority_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]
<P> --register power-up is low

<P><A NAME="MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> = DFFEAS(<A HREF="#MD2L6">MD2L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --MD2L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|grant[0]~0
<P><A NAME="MD2L1">MD2L1</A> = ( <A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A> & ( <A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & ( (!<A HREF="#VC1L15">VC1L15</A>) # ((<A HREF="#BD1L1">BD1L1</A> & (<A HREF="#BD1L2">BD1L2</A> & <A HREF="#BD1L3">BD1L3</A>))) ) ) ) # ( !<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A> & ( <A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> ) ) # ( !<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A> & ( !<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> ) );


<P> --NC6_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="NC6_mem_used[1]">NC6_mem_used[1]</A> = DFFEAS(<A HREF="#NC6L11">NC6L11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC6L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~0
<P><A NAME="PC6L3">PC6L3</A> = (<A HREF="#AC1_rst1">AC1_rst1</A> & !<A HREF="#NC6_mem_used[1]">NC6_mem_used[1]</A>);


<P> --SC1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~6
<P><A NAME="SC1L16">SC1L16</A> = (<A HREF="#YC1L1">YC1L1</A> & <A HREF="#PC6L3">PC6L3</A>);


<P> --NC9_out_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_valid
<P> --register power-up is low

<P><A NAME="NC9_out_valid">NC9_out_valid</A> = DFFEAS(<A HREF="#NC9_internal_out_valid">NC9_internal_out_valid</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --NC8_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="NC8_mem_used[0]">NC8_mem_used[0]</A> = DFFEAS(<A HREF="#NC8L57">NC8L57</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --MC8_rp_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|rp_valid
<P><A NAME="MC8_rp_valid">MC8_rp_valid</A> = ((<A HREF="#NC8_mem[0][87]">NC8_mem[0][87]</A> & <A HREF="#NC8_mem_used[0]">NC8_mem_used[0]</A>)) # (<A HREF="#NC9_out_valid">NC9_out_valid</A>);


<P> --JD8L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0
<P><A NAME="JD8L14">JD8L14</A> = ( <A HREF="#JD8_burst_uncompress_address_base[1]">JD8_burst_uncompress_address_base[1]</A> & ( <A HREF="#JD8_burst_uncompress_address_offset[1]">JD8_burst_uncompress_address_offset[1]</A> & ( (<A HREF="#NC8_mem_used[0]">NC8_mem_used[0]</A> & (!<A HREF="#NC8_mem[0][19]">NC8_mem[0][19]</A> & ((<A HREF="#NC8_mem[0][87]">NC8_mem[0][87]</A>) # (<A HREF="#NC9_out_valid">NC9_out_valid</A>)))) ) ) ) # ( !<A HREF="#JD8_burst_uncompress_address_base[1]">JD8_burst_uncompress_address_base[1]</A> & ( <A HREF="#JD8_burst_uncompress_address_offset[1]">JD8_burst_uncompress_address_offset[1]</A> & ( (<A HREF="#NC8_mem_used[0]">NC8_mem_used[0]</A> & (!<A HREF="#NC8_mem[0][19]">NC8_mem[0][19]</A> & ((<A HREF="#NC8_mem[0][87]">NC8_mem[0][87]</A>) # (<A HREF="#NC9_out_valid">NC9_out_valid</A>)))) ) ) ) # ( <A HREF="#JD8_burst_uncompress_address_base[1]">JD8_burst_uncompress_address_base[1]</A> & ( !<A HREF="#JD8_burst_uncompress_address_offset[1]">JD8_burst_uncompress_address_offset[1]</A> & ( (<A HREF="#NC8_mem_used[0]">NC8_mem_used[0]</A> & (!<A HREF="#NC8_mem[0][19]">NC8_mem[0][19]</A> & ((<A HREF="#NC8_mem[0][87]">NC8_mem[0][87]</A>) # (<A HREF="#NC9_out_valid">NC9_out_valid</A>)))) ) ) ) # ( !<A HREF="#JD8_burst_uncompress_address_base[1]">JD8_burst_uncompress_address_base[1]</A> & ( !<A HREF="#JD8_burst_uncompress_address_offset[1]">JD8_burst_uncompress_address_offset[1]</A> & ( (!<A HREF="#NC8_mem_used[0]">NC8_mem_used[0]</A>) # ((!<A HREF="#NC8_mem[0][19]">NC8_mem[0][19]</A>) # ((!<A HREF="#NC9_out_valid">NC9_out_valid</A> & !<A HREF="#NC8_mem[0][87]">NC8_mem[0][87]</A>))) ) ) );


<P> --NC8_mem[0][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]
<P> --register power-up is low

<P><A NAME="NC8_mem[0][52]">NC8_mem[0][52]</A> = DFFEAS(<A HREF="#NC8L11">NC8L11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XC1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|always10~0
<P><A NAME="XC1L1">XC1L1</A> = (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & !<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>);


<P> --PC6_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="PC6_read_latency_shift_reg[0]">PC6_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#PC6L4">PC6L4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC6_mem[0][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][84]
<P> --register power-up is low

<P><A NAME="NC6_mem[0][84]">NC6_mem[0][84]</A> = DFFEAS(<A HREF="#NC6L13">NC6L13</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC6L12">NC6L12</A>,  ,  ,  ,  );


<P> --NC6_mem[0][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][66]
<P> --register power-up is low

<P><A NAME="NC6_mem[0][66]">NC6_mem[0][66]</A> = DFFEAS(<A HREF="#NC6L14">NC6L14</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC6L12">NC6L12</A>,  ,  ,  ,  );


<P> --TC3L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_005|src0_valid~0
<P><A NAME="TC3L1">TC3L1</A> = (<A HREF="#PC6_read_latency_shift_reg[0]">PC6_read_latency_shift_reg[0]</A> & ((!<A HREF="#NC6_mem[0][84]">NC6_mem[0][84]</A>) # (!<A HREF="#NC6_mem[0][66]">NC6_mem[0][66]</A>)));


<P> --PC2_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#PC2L3">PC2L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC1_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#PC1L5">PC1L5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC3_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#PC3L27">PC3L27</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC4_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="PC4_read_latency_shift_reg[0]">PC4_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#SC1L17">SC1L17</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC7_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#PC7L13">PC7L13</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC9_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="PC9_read_latency_shift_reg[0]">PC9_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#PC9L7">PC9L7</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0
<P><A NAME="GD1L2">GD1L2</A> = ( !<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & ( !<A HREF="#PC9_read_latency_shift_reg[0]">PC9_read_latency_shift_reg[0]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> & !<A HREF="#PC4_read_latency_shift_reg[0]">PC4_read_latency_shift_reg[0]</A>))) ) ) );


<P> --PC10_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="PC10_read_latency_shift_reg[0]">PC10_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#PC10L6">PC10L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC5_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="PC5_read_latency_shift_reg[0]">PC5_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#PC5L36">PC5L36</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC5_mem[0][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]
<P> --register power-up is low

<P><A NAME="NC5_mem[0][84]">NC5_mem[0][84]</A> = DFFEAS(<A HREF="#NC5L13">NC5L13</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC5L12">NC5L12</A>,  ,  ,  ,  );


<P> --NC5_mem[0][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]
<P> --register power-up is low

<P><A NAME="NC5_mem[0][66]">NC5_mem[0][66]</A> = DFFEAS(<A HREF="#NC5L14">NC5L14</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC5L12">NC5L12</A>,  ,  ,  ,  );


<P> --TC2L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0
<P><A NAME="TC2L1">TC2L1</A> = (<A HREF="#PC5_read_latency_shift_reg[0]">PC5_read_latency_shift_reg[0]</A> & ((!<A HREF="#NC5_mem[0][84]">NC5_mem[0][84]</A>) # (!<A HREF="#NC5_mem[0][66]">NC5_mem[0][66]</A>)));


<P> --GD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1
<P><A NAME="GD1L3">GD1L3</A> = (!<A HREF="#PC10_read_latency_shift_reg[0]">PC10_read_latency_shift_reg[0]</A> & !<A HREF="#TC2L1">TC2L1</A>);


<P> --GD1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~2
<P><A NAME="GD1L4">GD1L4</A> = (!<A HREF="#TC3L1">TC3L1</A> & (<A HREF="#GD1L2">GD1L2</A> & <A HREF="#GD1L3">GD1L3</A>));


<P> --ZC1_end_begintransfer is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
<P> --register power-up is low

<P><A NAME="ZC1_end_begintransfer">ZC1_end_begintransfer</A> = DFFEAS(<A HREF="#ZC1L7">ZC1L7</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
<P><A NAME="ZC1L2">ZC1L2</A> = ( <A HREF="#ZC1_end_begintransfer">ZC1_end_begintransfer</A> & ( (!<A HREF="#YD1_d_read">YD1_d_read</A> & ((!<A HREF="#YD1_d_write">YD1_d_write</A>) # ((!<A HREF="#AC1_rst1">AC1_rst1</A> & !<A HREF="#ZC1_write_accepted">ZC1_write_accepted</A>)))) ) ) # ( !<A HREF="#ZC1_end_begintransfer">ZC1_end_begintransfer</A> & ( (!<A HREF="#YD1_d_read">YD1_d_read</A> & ((!<A HREF="#YD1_d_write">YD1_d_write</A>) # (!<A HREF="#ZC1_write_accepted">ZC1_write_accepted</A>))) ) );


<P> --ZC1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2
<P><A NAME="ZC1L3">ZC1L3</A> = ( <A HREF="#GD1L4">GD1L4</A> & ( !<A HREF="#ZC1L2">ZC1L2</A> & ( (!<A HREF="#YD1_d_read">YD1_d_read</A>) # ((<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & ((!<A HREF="#JD8L14">JD8L14</A>) # (!<A HREF="#XC1L1">XC1L1</A>)))) ) ) ) # ( !<A HREF="#GD1L4">GD1L4</A> & ( !<A HREF="#ZC1L2">ZC1L2</A> ) );


<P> --ZC1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~3
<P><A NAME="ZC1L4">ZC1L4</A> = ( <A HREF="#SC1L6">SC1L6</A> & ( <A HREF="#ZC1L3">ZC1L3</A> ) ) # ( !<A HREF="#SC1L6">SC1L6</A> & ( <A HREF="#ZC1L3">ZC1L3</A> & ( (!<A HREF="#ZC1L1">ZC1L1</A>) # (((!<A HREF="#SC1L4">SC1L4</A>) # (<A HREF="#SC1L2">SC1L2</A>)) # (<A HREF="#SC1L10">SC1L10</A>)) ) ) );


<P> --YD1_E_st_stall is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
<P><A NAME="YD1_E_st_stall">YD1_E_st_stall</A> = ((<A HREF="#YD1_d_write">YD1_d_write</A> & !<A HREF="#ZC1L4">ZC1L4</A>)) # (<A HREF="#YD1L1063">YD1L1063</A>);


<P> --SC1_WideOr0 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0
<P><A NAME="SC1_WideOr0">SC1_WideOr0</A> = (!<A HREF="#SC1L10">SC1L10</A> & (!<A HREF="#SC1L2">SC1L2</A> & (<A HREF="#SC1L4">SC1L4</A> & !<A HREF="#SC1L6">SC1L6</A>)));


<P> --ZC1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
<P><A NAME="ZC1L15">ZC1L15</A> = ( !<A HREF="#ZC1L4">ZC1L4</A> & ( ((<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#YD1_d_write">YD1_d_write</A> & !<A HREF="#SC1_WideOr0">SC1_WideOr0</A>))) # (<A HREF="#ZC1_write_accepted">ZC1_write_accepted</A>) ) );


<P> --NC2_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="NC2_mem_used[0]">NC2_mem_used[0]</A> = DFFEAS(<A HREF="#NC2L4">NC2L4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="NC2L6">NC2L6</A> = (<A HREF="#NC2_mem_used[1]">NC2_mem_used[1]</A> & ((!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A>) # (!<A HREF="#NC2_mem_used[0]">NC2_mem_used[0]</A>)));


<P> --PC1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~0
<P><A NAME="PC1L3">PC1L3</A> = (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#YD1_d_read">YD1_d_read</A> & !<A HREF="#ZC1_read_accepted">ZC1_read_accepted</A>));


<P> --NC2L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~1
<P><A NAME="NC2L7">NC2L7</A> = (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & (<A HREF="#NC2_mem_used[0]">NC2_mem_used[0]</A> & <A HREF="#PC1L3">PC1L3</A>));


<P> --NC2L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~2
<P><A NAME="NC2L8">NC2L8</A> = ( <A HREF="#NC2L7">NC2L7</A> & ( ((<A HREF="#AD1L11">AD1L11</A> & (!<A HREF="#S1L117">S1L117</A> & !<A HREF="#S1L118">S1L118</A>))) # (<A HREF="#NC2L6">NC2L6</A>) ) ) # ( !<A HREF="#NC2L7">NC2L7</A> & ( <A HREF="#NC2L6">NC2L6</A> ) );


<P> --GD1_WideOr1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
<P><A NAME="GD1_WideOr1">GD1_WideOr1</A> = ( <A HREF="#GD1L2">GD1L2</A> & ( <A HREF="#GD1L3">GD1L3</A> & ( (!<A HREF="#TC3L1">TC3L1</A> & ((!<A HREF="#MC8_rp_valid">MC8_rp_valid</A>) # ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#XC1L1">XC1L1</A>)))) ) ) );


<P> --ZC1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
<P><A NAME="ZC1L9">ZC1L9</A> = (<A HREF="#YD1_d_read">YD1_d_read</A> & <A HREF="#GD1_WideOr1">GD1_WideOr1</A>);


<P> --YD1_R_ctrl_ld is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> = DFFEAS(<A HREF="#YD1L273">YD1L273</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_d_read_nxt is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
<P><A NAME="YD1_d_read_nxt">YD1_d_read_nxt</A> = ((<A HREF="#YD1_E_new_inst">YD1_E_new_inst</A> & <A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A>)) # (<A HREF="#ZC1L9">ZC1L9</A>);


<P> --AD1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1
<P><A NAME="AD1L15">AD1L15</A> = (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#YD1_d_read">YD1_d_read</A> & (!<A HREF="#ZC1_read_accepted">ZC1_read_accepted</A> & <A HREF="#AD1L13">AD1L13</A>)));


<P> --SC1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~7
<P><A NAME="SC1L17">SC1L17</A> = ( !<A HREF="#PC4_wait_latency_counter[0]">PC4_wait_latency_counter[0]</A> & ( <A HREF="#MC10L2">MC10L2</A> & ( (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#AD1L15">AD1L15</A> & (!<A HREF="#NC4_mem_used[1]">NC4_mem_used[1]</A> & !<A HREF="#PC4_wait_latency_counter[1]">PC4_wait_latency_counter[1]</A>))) ) ) ) # ( <A HREF="#PC4_wait_latency_counter[0]">PC4_wait_latency_counter[0]</A> & ( !<A HREF="#MC10L2">MC10L2</A> & ( (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#AD1L15">AD1L15</A> & (!<A HREF="#NC4_mem_used[1]">NC4_mem_used[1]</A> & !<A HREF="#PC4_wait_latency_counter[1]">PC4_wait_latency_counter[1]</A>))) ) ) );


<P> --AD1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~2
<P><A NAME="AD1L18">AD1L18</A> = ( <A HREF="#XC2_count[0]">XC2_count[0]</A> & ( !<A HREF="#MC8L4">MC8L4</A> & ( (!<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & (!<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --SC1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~8
<P><A NAME="SC1L18">SC1L18</A> = ( <A HREF="#SC1L16">SC1L16</A> & ( (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & (!<A HREF="#AD1L17">AD1L17</A> & <A HREF="#MD2L1">MD2L1</A>))) ) );


<P> --SC1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3
<P><A NAME="SC1L5">SC1L5</A> = ( !<A HREF="#SC1L3">SC1L3</A> & ( !<A HREF="#SC1L18">SC1L18</A> & ( (!<A HREF="#SC1L17">SC1L17</A> & (!<A HREF="#AD1L18">AD1L18</A> & (!<A HREF="#SC1L12">SC1L12</A> & !<A HREF="#SC1L13">SC1L13</A>))) ) ) );


<P> --ZC1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~1
<P><A NAME="ZC1L10">ZC1L10</A> = (<A HREF="#ZC1_read_accepted">ZC1_read_accepted</A> & <A HREF="#GD1_WideOr1">GD1_WideOr1</A>);


<P> --ZC1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~2
<P><A NAME="ZC1L11">ZC1L11</A> = ( <A HREF="#ZC1L9">ZC1L9</A> & ( <A HREF="#ZC1L10">ZC1L10</A> ) ) # ( !<A HREF="#ZC1L9">ZC1L9</A> & ( <A HREF="#ZC1L10">ZC1L10</A> ) ) # ( <A HREF="#ZC1L9">ZC1L9</A> & ( !<A HREF="#ZC1L10">ZC1L10</A> & ( (<A HREF="#AC1_rst1">AC1_rst1</A> & (((!<A HREF="#SC1L5">SC1L5</A>) # (<A HREF="#SC1L2">SC1L2</A>)) # (<A HREF="#SC1L10">SC1L10</A>))) ) ) );


<P> --YD1_D_iw[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[4]">YD1_D_iw[4]</A> = DFFEAS(<A HREF="#YD1L637">YD1L637</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  ,  ,  );


<P> --YD1_D_iw[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[1]">YD1_D_iw[1]</A> = DFFEAS(<A HREF="#YD1L634">YD1L634</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  ,  ,  );


<P> --YD1_D_iw[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[3]">YD1_D_iw[3]</A> = DFFEAS(<A HREF="#YD1L636">YD1L636</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  ,  ,  );


<P> --YD1L277 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
<P><A NAME="YD1L277">YD1L277</A> = (<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (!<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A> & ((<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>) # (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A>))));


<P> --YD1L278 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
<P><A NAME="YD1L278">YD1L278</A> = (!<A HREF="#YD1L277">YD1L277</A>) # (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>);


<P> --YD1L279 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
<P><A NAME="YD1L279">YD1L279</A> = (<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A> & ((<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>) # (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A>))));


<P> --YD1L280 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
<P><A NAME="YD1L280">YD1L280</A> = (!<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & <A HREF="#YD1L279">YD1L279</A>);


<P> --YD1L433 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
<P><A NAME="YD1L433">YD1L433</A> = (!<A HREF="#YD1L278">YD1L278</A> & (((!<A HREF="#YD1L194">YD1L194</A> & !<A HREF="#YD1L198">YD1L198</A>)) # (<A HREF="#YD1L280">YD1L280</A>))) # (<A HREF="#YD1L278">YD1L278</A> & (((!<A HREF="#YD1L280">YD1L280</A>) # (!<A HREF="#YD1L198">YD1L198</A>))));


<P> --YD1_E_src1[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[2]">YD1_E_src1[2]</A> = DFFEAS(<A HREF="#YD1L766">YD1L766</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_E_src2[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[2]">YD1_E_src2[2]</A> = DFFEAS(<A HREF="#YD1L817">YD1L817</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L400 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~23
<P><A NAME="YD1L400">YD1L400</A> = (!<A HREF="#YD1_E_src1[2]">YD1_E_src1[2]</A> & ((!<A HREF="#YD1_E_src2[2]">YD1_E_src2[2]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & !<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>)) # (<A HREF="#YD1_E_src2[2]">YD1_E_src2[2]</A> & (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A>)))) # (<A HREF="#YD1_E_src1[2]">YD1_E_src1[2]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_E_src2[2]">YD1_E_src2[2]</A>) # (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>)))));


<P> --YD1L354 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~24
<P><A NAME="YD1L354">YD1L354</A> = ( <A HREF="#YD1L202">YD1L202</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # (<A HREF="#YD1L400">YD1L400</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_E_shift_rot_result[2]">YD1_E_shift_rot_result[2]</A>)) ) ) # ( !<A HREF="#YD1L202">YD1L202</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & <A HREF="#YD1L400">YD1L400</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_E_shift_rot_result[2]">YD1_E_shift_rot_result[2]</A>)) ) );


<P> --YD1_E_src1[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[3]">YD1_E_src1[3]</A> = DFFEAS(<A HREF="#YD1L767">YD1L767</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_E_src2[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[3]">YD1_E_src2[3]</A> = DFFEAS(<A HREF="#YD1L818">YD1L818</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L401 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~24
<P><A NAME="YD1L401">YD1L401</A> = (!<A HREF="#YD1_E_src1[3]">YD1_E_src1[3]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src2[3]">YD1_E_src2[3]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src2[3]">YD1_E_src2[3]</A>))))) # (<A HREF="#YD1_E_src1[3]">YD1_E_src1[3]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src2[3]">YD1_E_src2[3]</A>)))));


<P> --YD1L355 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~25
<P><A NAME="YD1L355">YD1L355</A> = ( <A HREF="#YD1L206">YD1L206</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L401">YD1L401</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[3]">YD1_E_shift_rot_result[3]</A>)))) ) ) # ( !<A HREF="#YD1L206">YD1L206</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L401">YD1L401</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[3]">YD1_E_shift_rot_result[3]</A>)))) ) );


<P> --ZB1L58 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~0
<P><A NAME="ZB1L58">ZB1L58</A> = (<A HREF="#ZB1_clk_counter[6]">ZB1_clk_counter[6]</A> & (<A HREF="#ZB1_clk_counter[4]">ZB1_clk_counter[4]</A> & (<A HREF="#ZB1_clk_counter[3]">ZB1_clk_counter[3]</A> & <A HREF="#ZB1_clk_counter[2]">ZB1_clk_counter[2]</A>)));


<P> --ZB1L59 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~1
<P><A NAME="ZB1L59">ZB1L59</A> = (!<A HREF="#ZB1_clk_counter[10]">ZB1_clk_counter[10]</A> & (<A HREF="#ZB1_clk_counter[9]">ZB1_clk_counter[9]</A> & (<A HREF="#ZB1_clk_counter[8]">ZB1_clk_counter[8]</A> & <A HREF="#ZB1_clk_counter[7]">ZB1_clk_counter[7]</A>)));


<P> --ZB1L60 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~2
<P><A NAME="ZB1L60">ZB1L60</A> = (<A HREF="#ZB1_clk_counter[5]">ZB1_clk_counter[5]</A> & (<A HREF="#ZB1_clk_counter[1]">ZB1_clk_counter[1]</A> & (<A HREF="#ZB1L58">ZB1L58</A> & <A HREF="#ZB1L59">ZB1L59</A>)));


<P> --ZB1L61 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~3
<P><A NAME="ZB1L61">ZB1L61</A> = (<A HREF="#ZB1_clk_counter[11]">ZB1_clk_counter[11]</A> & <A HREF="#ZB1L60">ZB1L60</A>);


<P> --WB1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always1~1
<P><A NAME="WB1L8">WB1L8</A> = ( !<A HREF="#WB1_counter[0]">WB1_counter[0]</A> & ( <A HREF="#WB1_counter[1]">WB1_counter[1]</A> & ( (<A HREF="#ZB1_middle_of_low_level">ZB1_middle_of_low_level</A> & (<A HREF="#WB1_counter[4]">WB1_counter[4]</A> & (<A HREF="#WB1_counter[3]">WB1_counter[3]</A> & !<A HREF="#WB1_counter[2]">WB1_counter[2]</A>))) ) ) );


<P> --WB1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector4~0
<P><A NAME="WB1L6">WB1L6</A> = (!<A HREF="#ZB1_middle_of_high_level">ZB1_middle_of_high_level</A> & (((<A HREF="#WB1_s_serial_protocol.STATE_4_TRANSFER">WB1_s_serial_protocol.STATE_4_TRANSFER</A> & <A HREF="#WB1L8">WB1L8</A>)) # (<A HREF="#WB1_s_serial_protocol.STATE_5_STOP_BIT">WB1_s_serial_protocol.STATE_5_STOP_BIT</A>))) # (<A HREF="#ZB1_middle_of_high_level">ZB1_middle_of_high_level</A> & (((<A HREF="#WB1_s_serial_protocol.STATE_4_TRANSFER">WB1_s_serial_protocol.STATE_4_TRANSFER</A> & <A HREF="#WB1L8">WB1L8</A>))));


<P> --WB1L154 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete~0
<P><A NAME="WB1L154">WB1L154</A> = ( <A HREF="#UB1_transfer_data">UB1_transfer_data</A> & ( ((<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & ((!<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>) # (<A HREF="#S1_start_external_transfer">S1_start_external_transfer</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_5_STOP_BIT">WB1_s_serial_protocol.STATE_5_STOP_BIT</A>) ) ) # ( !<A HREF="#UB1_transfer_data">UB1_transfer_data</A> & ( ((<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & (<A HREF="#S1_start_external_transfer">S1_start_external_transfer</A> & <A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>))) # (<A HREF="#WB1_s_serial_protocol.STATE_5_STOP_BIT">WB1_s_serial_protocol.STATE_5_STOP_BIT</A>) ) );


<P> --S1_s_serial_transfer.STATE_4_PRE_READ is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_4_PRE_READ
<P> --register power-up is low

<P><A NAME="S1_s_serial_transfer.STATE_4_PRE_READ">S1_s_serial_transfer.STATE_4_PRE_READ</A> = DFFEAS(<A HREF="#S1L108">S1L108</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --S1L115 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~0
<P><A NAME="S1L115">S1L115</A> = ( <A HREF="#S1_s_serial_transfer.STATE_4_PRE_READ">S1_s_serial_transfer.STATE_4_PRE_READ</A> & ( (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & !<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A>) ) ) # ( !<A HREF="#S1_s_serial_transfer.STATE_4_PRE_READ">S1_s_serial_transfer.STATE_4_PRE_READ</A> & ( (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & (!<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & ((<A HREF="#S1_s_serial_transfer.STATE_1_PRE_WRITE">S1_s_serial_transfer.STATE_1_PRE_WRITE</A>) # (<A HREF="#S1_start_external_transfer">S1_start_external_transfer</A>)))) ) );


<P> --UB1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always3~0
<P><A NAME="UB1L7">UB1L7</A> = (<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & <A HREF="#UB1_transfer_data">UB1_transfer_data</A>);


<P> --XB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM|Decoder0~0
<P><A NAME="XB1L1">XB1L1</A> = (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>);


<P> --UB1_rom_address[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0]
<P> --register power-up is low

<P><A NAME="UB1_rom_address[0]">UB1_rom_address[0]</A> = DFFEAS(<A HREF="#UB1L41">UB1L41</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#UB1L38">UB1L38</A>,  ,  ,  ,  );


<P> --UB1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always3~1
<P><A NAME="UB1L8">UB1L8</A> = (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>));


<P> --UB1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete~0
<P><A NAME="UB1L10">UB1L10</A> = ( <A HREF="#UB1L8">UB1L8</A> & ( ((<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (<A HREF="#UB1L7">UB1L7</A> & <A HREF="#XB1L1">XB1L1</A>))) # (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>) ) ) # ( !<A HREF="#UB1L8">UB1L8</A> & ( <A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A> ) );


<P> --UB1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always1~0
<P><A NAME="UB1L6">UB1L6</A> = (!<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & !<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>);


<P> --AC1_state is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
<P> --register power-up is low

<P><A NAME="AC1_state">AC1_state</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L45">AC1L45</A>, !<A HREF="#A1L150">A1L150</A>);


<P> --AC1_user_saw_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
<P> --register power-up is low

<P><A NAME="AC1_user_saw_rvalid">AC1_user_saw_rvalid</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L81">AC1L81</A>, !<A HREF="#A1L150">A1L150</A>);


<P> --A1L159 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
<P><A NAME="A1L159">A1L159</A> = INPUT();


<P> --AC1L68 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
<P><A NAME="AC1L68">AC1L68</A> = AMPP_FUNCTION(!<A HREF="#A1L152">A1L152</A>, !<A HREF="#AC1_state">AC1_state</A>, !<A HREF="#AC1_count[1]">AC1_count[1]</A>, !<A HREF="#AC1_user_saw_rvalid">AC1_user_saw_rvalid</A>, !<A HREF="#AC1_td_shift[9]">AC1_td_shift[9]</A>, !<A HREF="#A1L159">A1L159</A>);


<P> --AC1_tck_t_dav is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
<P> --register power-up is low

<P><A NAME="AC1_tck_t_dav">AC1_tck_t_dav</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L54">AC1L54</A>, !<A HREF="#A1L150">A1L150</A>);


<P> --AC1_td_shift[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
<P> --register power-up is low

<P><A NAME="AC1_td_shift[1]">AC1_td_shift[1]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L72">AC1L72</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --AC1_count[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
<P> --register power-up is low

<P><A NAME="AC1_count[9]">AC1_count[9]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L15">AC1L15</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --AC1_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
<P> --register power-up is low

<P><A NAME="AC1_rvalid">AC1_rvalid</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#AC1_rvalid0">AC1_rvalid0</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --AC1L69 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
<P><A NAME="AC1L69">AC1L69</A> = AMPP_FUNCTION(!<A HREF="#AC1_state">AC1_state</A>, !<A HREF="#AC1L68">AC1L68</A>, !<A HREF="#AC1_tck_t_dav">AC1_tck_t_dav</A>, !<A HREF="#AC1_td_shift[1]">AC1_td_shift[1]</A>, !<A HREF="#AC1_count[9]">AC1_count[9]</A>, !<A HREF="#AC1_rvalid">AC1_rvalid</A>);


<P> --A1L156 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
<P><A NAME="A1L156">A1L156</A> = INPUT();


<P> --A1L161 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
<P><A NAME="A1L161">A1L161</A> = INPUT();


<P> --A1L151 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
<P><A NAME="A1L151">A1L151</A> = INPUT();


<P> --A1L154 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
<P><A NAME="A1L154">A1L154</A> = INPUT();


<P> --AC1L57 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
<P><A NAME="AC1L57">AC1L57</A> = AMPP_FUNCTION(!<A HREF="#A1L156">A1L156</A>, !<A HREF="#A1L161">A1L161</A>, !<A HREF="#A1L151">A1L151</A>, !<A HREF="#A1L154">A1L154</A>);


<P> --WE3_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
<P> --register power-up is low

<P><A NAME="WE3_din_s1">WE3_din_s1</A> = DFFEAS(<A HREF="#JE1_monitor_ready">JE1_monitor_ready</A>, <A HREF="#A1L184">A1L184</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1_MonDReg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[0]">RE1_MonDReg[0]</A> = DFFEAS(<A HREF="#RE1L84">RE1L84</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>,  ,  ,  ,  );


<P> --UE1L57 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
<P><A NAME="UE1L57">UE1L57</A> = ( <A HREF="#RE1_MonDReg[0]">RE1_MonDReg[0]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#A1L165">A1L165</A>) # ((<A HREF="#GE1_break_readreg[0]">GE1_break_readreg[0]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[2]">UE1_sr[2]</A>)))) ) ) # ( !<A HREF="#RE1_MonDReg[0]">RE1_MonDReg[0]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[0]">GE1_break_readreg[0]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[2]">UE1_sr[2]</A>)))) ) );


<P> --UE1L24 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]~9
<P><A NAME="UE1L24">UE1L24</A> = (<A HREF="#A1L164">A1L164</A> & ((!<A HREF="#A1L177">A1L177</A>) # ((!<A HREF="#A1L163">A1L163</A>) # (<A HREF="#A1L188">A1L188</A>))));


<P> --UE1L25 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]~10
<P><A NAME="UE1L25">UE1L25</A> = (!<A HREF="#A1L188">A1L188</A> & (<A HREF="#A1L163">A1L163</A> & ((<A HREF="#A1L168">A1L168</A>) # (<A HREF="#A1L177">A1L177</A>))));


<P> --A1L182 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
<P><A NAME="A1L182">A1L182</A> = INPUT();


<P> --SE1_virtual_state_uir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
<P><A NAME="SE1_virtual_state_uir">SE1_virtual_state_uir</A> = (<A HREF="#A1L188">A1L188</A> & (<A HREF="#A1L163">A1L163</A> & <A HREF="#A1L182">A1L182</A>));


<P> --WE2_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
<P> --register power-up is low

<P><A NAME="WE2_din_s1">WE2_din_s1</A> = DFFEAS(<A HREF="#YD1_hbreak_enabled">YD1_hbreak_enabled</A>, <A HREF="#A1L184">A1L184</A>,  ,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]
<P> --register power-up is low

<P><A NAME="W1_m_data[0]">W1_m_data[0]</A> = DFFEAS(<A HREF="#W1L164">W1L164</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]
<P> --register power-up is low

<P><A NAME="W1_m_data[1]">W1_m_data[1]</A> = DFFEAS(<A HREF="#W1L163">W1L163</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]
<P> --register power-up is low

<P><A NAME="W1_m_data[2]">W1_m_data[2]</A> = DFFEAS(<A HREF="#W1L162">W1L162</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]
<P> --register power-up is low

<P><A NAME="W1_m_data[3]">W1_m_data[3]</A> = DFFEAS(<A HREF="#W1L161">W1L161</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]
<P> --register power-up is low

<P><A NAME="W1_m_data[4]">W1_m_data[4]</A> = DFFEAS(<A HREF="#W1L160">W1L160</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]
<P> --register power-up is low

<P><A NAME="W1_m_data[5]">W1_m_data[5]</A> = DFFEAS(<A HREF="#W1L159">W1L159</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]
<P> --register power-up is low

<P><A NAME="W1_m_data[6]">W1_m_data[6]</A> = DFFEAS(<A HREF="#W1L158">W1L158</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]
<P> --register power-up is low

<P><A NAME="W1_m_data[7]">W1_m_data[7]</A> = DFFEAS(<A HREF="#W1L157">W1L157</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]
<P> --register power-up is low

<P><A NAME="W1_m_data[8]">W1_m_data[8]</A> = DFFEAS(<A HREF="#W1L156">W1L156</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]
<P> --register power-up is low

<P><A NAME="W1_m_data[9]">W1_m_data[9]</A> = DFFEAS(<A HREF="#W1L155">W1L155</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]
<P> --register power-up is low

<P><A NAME="W1_m_data[10]">W1_m_data[10]</A> = DFFEAS(<A HREF="#W1L154">W1L154</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]
<P> --register power-up is low

<P><A NAME="W1_m_data[11]">W1_m_data[11]</A> = DFFEAS(<A HREF="#W1L153">W1L153</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]
<P> --register power-up is low

<P><A NAME="W1_m_data[12]">W1_m_data[12]</A> = DFFEAS(<A HREF="#W1L152">W1L152</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]
<P> --register power-up is low

<P><A NAME="W1_m_data[13]">W1_m_data[13]</A> = DFFEAS(<A HREF="#W1L151">W1L151</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]
<P> --register power-up is low

<P><A NAME="W1_m_data[14]">W1_m_data[14]</A> = DFFEAS(<A HREF="#W1L150">W1L150</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_m_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]
<P> --register power-up is low

<P><A NAME="W1_m_data[15]">W1_m_data[15]</A> = DFFEAS(<A HREF="#W1L149">W1L149</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB1L32 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~1
<P><A NAME="WB1L32">WB1L32</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_0_IDLE">WB1_s_serial_protocol.STATE_0_IDLE</A>) # (((<A HREF="#WB1_s_serial_protocol.STATE_4_TRANSFER">WB1_s_serial_protocol.STATE_4_TRANSFER</A> & <A HREF="#WB1_shiftreg_data[26]">WB1_shiftreg_data[26]</A>)) # (<A HREF="#WB1_s_serial_protocol.STATE_2_RESTART_BIT">WB1_s_serial_protocol.STATE_2_RESTART_BIT</A>));


<P> --WB1L33 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2
<P><A NAME="WB1L33">WB1L33</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_4_TRANSFER">WB1_s_serial_protocol.STATE_4_TRANSFER</A>) # (!<A HREF="#WB1_shiftreg_mask[26]">WB1_shiftreg_mask[26]</A>);


<P> --Z1_data_out is nios_system:NiosII|nios_system_pin:pin|data_out
<P> --register power-up is low

<P><A NAME="Z1_data_out">Z1_data_out</A> = DFFEAS(<A HREF="#Z1L3">Z1L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L110 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector34~1
<P><A NAME="W1L110">W1L110</A> = (!<A HREF="#W1L111">W1L111</A> & ((!<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A> & ((<A HREF="#W1_m_next.000001000">W1_m_next.000001000</A>))) # (<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A> & (<A HREF="#W1_active_rnw">W1_active_rnw</A>))));


<P> --W1L122 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~1
<P><A NAME="W1L122">W1L122</A> = (!<A HREF="#W1_m_state.000001000">W1_m_state.000001000</A> & (((<A HREF="#W1_init_done">W1_init_done</A> & <A HREF="#W1_refresh_request">W1_refresh_request</A>)) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>)));


<P> --W1L123 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~2
<P><A NAME="W1L123">W1L123</A> = ( <A HREF="#W1L122">W1L122</A> & ( (<A HREF="#W1_m_count[1]">W1_m_count[1]</A> & ((!<A HREF="#W1L117">W1L117</A>) # ((<A HREF="#W1_m_state.000010000">W1_m_state.000010000</A> & !<A HREF="#W1L121">W1L121</A>)))) ) ) # ( !<A HREF="#W1L122">W1L122</A> & ( <A HREF="#W1_m_count[1]">W1_m_count[1]</A> ) );


<P> --W1_m_count[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]
<P> --register power-up is low

<P><A NAME="W1_m_count[0]">W1_m_count[0]</A> = DFFEAS(<A HREF="#W1L130">W1L130</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L124 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~3
<P><A NAME="W1L124">W1L124</A> = (<A HREF="#W1_m_count[1]">W1_m_count[1]</A> & (<A HREF="#W1_m_count[0]">W1_m_count[0]</A> & ((<A HREF="#W1_m_state.000100000">W1_m_state.000100000</A>) # (<A HREF="#W1_m_state.000000100">W1_m_state.000000100</A>))));


<P> --W1L125 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~4
<P><A NAME="W1L125">W1L125</A> = ( <A HREF="#W1L124">W1L124</A> ) # ( !<A HREF="#W1L124">W1L124</A> & ( (((<A HREF="#W1_m_state.000001000">W1_m_state.000001000</A> & <A HREF="#W1L121">W1L121</A>)) # (<A HREF="#W1L123">W1L123</A>)) # (<A HREF="#W1_m_state.010000000">W1_m_state.010000000</A>) ) );


<P> --W1L115 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector35~0
<P><A NAME="W1L115">W1L115</A> = (!<A HREF="#W1L111">W1L111</A> & ((!<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A> & ((<A HREF="#W1_m_next.000010000">W1_m_next.000010000</A>))) # (<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A> & (!<A HREF="#W1_active_rnw">W1_active_rnw</A>))));


<P> --AD1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~3
<P><A NAME="AD1L19">AD1L19</A> = (!<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>));


<P> --XC2L97 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg~0
<P><A NAME="XC2L97">XC2L97</A> = ( <A HREF="#MC8L8">MC8L8</A> & ( (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L19">AD1L19</A>))) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & (((!<A HREF="#XC2_count[0]">XC2_count[0]</A>)))) ) ) # ( !<A HREF="#MC8L8">MC8L8</A> & ( <A HREF="#XC2_use_reg">XC2_use_reg</A> ) );


<P> --XC2L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[4]~0
<P><A NAME="XC2L40">XC2L40</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A>) # ((!<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & !<A HREF="#MC8L4">MC8L4</A>));


<P> --MC8L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|comb~0
<P><A NAME="MC8L2">MC8L2</A> = (<A HREF="#NC8_mem_used[0]">NC8_mem_used[0]</A> & ((<A HREF="#NC8_mem[0][87]">NC8_mem[0][87]</A>) # (<A HREF="#NC9_out_valid">NC9_out_valid</A>)));


<P> --NC8_mem_used[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]
<P> --register power-up is low

<P><A NAME="NC8_mem_used[6]">NC8_mem_used[6]</A> = DFFEAS(<A HREF="#NC8L67">NC8L67</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L59">NC8L59</A>,  ,  ,  ,  );


<P> --NC8L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0
<P><A NAME="NC8L66">NC8L66</A> = ( <A HREF="#MC8L2">MC8L2</A> & ( <A HREF="#NC8_mem_used[6]">NC8_mem_used[6]</A> & ( (<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & (<A HREF="#AD1L19">AD1L19</A> & (<A HREF="#PC1L3">PC1L3</A> & <A HREF="#MC8L8">MC8L8</A>))) ) ) ) # ( !<A HREF="#MC8L2">MC8L2</A> & ( <A HREF="#NC8_mem_used[6]">NC8_mem_used[6]</A> & ( ((<A HREF="#AD1L19">AD1L19</A> & (<A HREF="#PC1L3">PC1L3</A> & <A HREF="#MC8L8">MC8L8</A>))) # (<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A>) ) ) ) # ( <A HREF="#MC8L2">MC8L2</A> & ( !<A HREF="#NC8_mem_used[6]">NC8_mem_used[6]</A> & ( (<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & (<A HREF="#AD1L19">AD1L19</A> & (<A HREF="#PC1L3">PC1L3</A> & <A HREF="#MC8L8">MC8L8</A>))) ) ) ) # ( !<A HREF="#MC8L2">MC8L2</A> & ( !<A HREF="#NC8_mem_used[6]">NC8_mem_used[6]</A> & ( (<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & ((!<A HREF="#AD1L19">AD1L19</A>) # ((!<A HREF="#PC1L3">PC1L3</A>) # (!<A HREF="#MC8L8">MC8L8</A>)))) ) ) );


<P> --YD1_d_byteenable[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
<P> --register power-up is low

<P><A NAME="YD1_d_byteenable[2]">YD1_d_byteenable[2]</A> = DFFEAS(<A HREF="#YD1L431">YD1L431</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_d_byteenable[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
<P> --register power-up is low

<P><A NAME="YD1_d_byteenable[3]">YD1_d_byteenable[3]</A> = DFFEAS(<A HREF="#YD1L432">YD1L432</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L430 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~1
<P><A NAME="YD1L430">YD1L430</A> = (!<A HREF="#YD1L278">YD1L278</A> & (((<A HREF="#YD1L194">YD1L194</A> & !<A HREF="#YD1L198">YD1L198</A>)) # (<A HREF="#YD1L280">YD1L280</A>))) # (<A HREF="#YD1L278">YD1L278</A> & (((!<A HREF="#YD1L280">YD1L280</A>) # (!<A HREF="#YD1L198">YD1L198</A>))));


<P> --XD1L148 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address~0
<P><A NAME="XD1L148">XD1L148</A> = !<A HREF="#XD1_wr_address">XD1_wr_address</A> $ ((((<A HREF="#MC8L13">MC8L13</A> & !<A HREF="#XD1L3">XD1L3</A>)) # (<A HREF="#XD1L1">XD1L1</A>)));


<P> --XC2L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg~0
<P><A NAME="XC2L27">XC2L27</A> = !<A HREF="#XC2_address_reg[1]">XC2_address_reg[1]</A> $ (!<A HREF="#MC8L8">MC8L8</A>);


<P> --W1_i_next.111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111
<P> --register power-up is low

<P><A NAME="W1_i_next.111">W1_i_next.111</A> = DFFEAS(<A HREF="#W1L77">W1L77</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_i_count[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]
<P> --register power-up is low

<P><A NAME="W1_i_count[2]">W1_i_count[2]</A> = DFFEAS(<A HREF="#W1L73">W1L73</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_i_count[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]
<P> --register power-up is low

<P><A NAME="W1_i_count[1]">W1_i_count[1]</A> = DFFEAS(<A HREF="#W1L241">W1L241</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L71 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector12~0
<P><A NAME="W1L71">W1L71</A> = (<A HREF="#W1_i_state.011">W1_i_state.011</A> & (<A HREF="#W1_i_next.111">W1_i_next.111</A> & (!<A HREF="#W1_i_count[2]">W1_i_count[2]</A> & !<A HREF="#W1_i_count[1]">W1_i_count[1]</A>)));


<P> --BB1_altera_reset_synchronizer_int_chain[3] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
<P> --register power-up is low

<P><A NAME="BB1_altera_reset_synchronizer_int_chain[3]">BB1_altera_reset_synchronizer_int_chain[3]</A> = DFFEAS(<A HREF="#BB1_altera_reset_synchronizer_int_chain[2]">BB1_altera_reset_synchronizer_int_chain[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BB1_altera_reset_synchronizer_int_chain[2] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
<P> --register power-up is low

<P><A NAME="BB1_altera_reset_synchronizer_int_chain[2]">BB1_altera_reset_synchronizer_int_chain[2]</A> = DFFEAS(<A HREF="#BB1_altera_reset_synchronizer_int_chain[1]">BB1_altera_reset_synchronizer_int_chain[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BB1_r_sync_rst_chain[2] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
<P> --register power-up is low

<P><A NAME="BB1_r_sync_rst_chain[2]">BB1_r_sync_rst_chain[2]</A> = DFFEAS(<A HREF="#BB1L18">BB1L18</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BB1L17 is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain~0
<P><A NAME="BB1L17">BB1L17</A> = (<A HREF="#BB1_altera_reset_synchronizer_int_chain[2]">BB1_altera_reset_synchronizer_int_chain[2]</A> & <A HREF="#BB1_r_sync_rst_chain[2]">BB1_r_sync_rst_chain[2]</A>);


<P> --W1_i_next.101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101
<P> --register power-up is low

<P><A NAME="W1_i_next.101">W1_i_next.101</A> = DFFEAS(<A HREF="#W1L75">W1L75</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L257 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101~0
<P><A NAME="W1L257">W1L257</A> = ( <A HREF="#W1_i_next.101">W1_i_next.101</A> & ( ((<A HREF="#W1_i_state.011">W1_i_state.011</A> & (!<A HREF="#W1_i_count[2]">W1_i_count[2]</A> & !<A HREF="#W1_i_count[1]">W1_i_count[1]</A>))) # (<A HREF="#W1_i_state.101">W1_i_state.101</A>) ) ) # ( !<A HREF="#W1_i_next.101">W1_i_next.101</A> & ( <A HREF="#W1_i_state.101">W1_i_state.101</A> ) );


<P> --W1L105 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~1
<P><A NAME="W1L105">W1L105</A> = ( <A HREF="#W1_refresh_request">W1_refresh_request</A> & ( (!<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A> & (!<A HREF="#W1_m_state.000000100">W1_m_state.000000100</A> & !<A HREF="#W1_m_state.000100000">W1_m_state.000100000</A>)) ) ) # ( !<A HREF="#W1_refresh_request">W1_refresh_request</A> & ( (!<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A> & (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & (!<A HREF="#W1_m_state.000000100">W1_m_state.000000100</A> & !<A HREF="#W1_m_state.000100000">W1_m_state.000100000</A>))) ) );


<P> --W1L106 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~2
<P><A NAME="W1L106">W1L106</A> = (!<A HREF="#W1_m_next.000000001">W1_m_next.000000001</A> & ((!<A HREF="#W1L169">W1L169</A>) # ((!<A HREF="#W1L105">W1L105</A>) # (<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A>))));


<P> --W1L107 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~3
<P><A NAME="W1L107">W1L107</A> = (!<A HREF="#W1_m_state.010000000">W1_m_state.010000000</A> & (!<A HREF="#W1L106">W1L106</A> & ((<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>) # (<A HREF="#W1_init_done">W1_init_done</A>))));


<P> --W1L108 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~4
<P><A NAME="W1L108">W1L108</A> = ( <A HREF="#W1L107">W1L107</A> & ( (!<A HREF="#W1L104">W1L104</A> & ((!<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A>) # ((!<A HREF="#W1_refresh_request">W1_refresh_request</A> & !<A HREF="#W1L319">W1L319</A>)))) ) );


<P> --W1_i_next.000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000
<P> --register power-up is low

<P><A NAME="W1_i_next.000">W1_i_next.000</A> = DFFEAS(<A HREF="#W1L244">W1L244</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L67 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector7~0
<P><A NAME="W1L67">W1L67</A> = ( <A HREF="#W1_i_count[1]">W1_i_count[1]</A> & ( <A HREF="#W1_i_next.000">W1_i_next.000</A> & ( (<A HREF="#W1L55">W1L55</A>) # (<A HREF="#W1_i_state.000">W1_i_state.000</A>) ) ) ) # ( !<A HREF="#W1_i_count[1]">W1_i_count[1]</A> & ( <A HREF="#W1_i_next.000">W1_i_next.000</A> & ( (<A HREF="#W1L55">W1L55</A>) # (<A HREF="#W1_i_state.000">W1_i_state.000</A>) ) ) ) # ( <A HREF="#W1_i_count[1]">W1_i_count[1]</A> & ( !<A HREF="#W1_i_next.000">W1_i_next.000</A> & ( (<A HREF="#W1L55">W1L55</A>) # (<A HREF="#W1_i_state.000">W1_i_state.000</A>) ) ) ) # ( !<A HREF="#W1_i_count[1]">W1_i_count[1]</A> & ( !<A HREF="#W1_i_next.000">W1_i_next.000</A> & ( (!<A HREF="#W1_i_state.000">W1_i_state.000</A> & (<A HREF="#W1L55">W1L55</A> & ((!<A HREF="#W1_i_state.011">W1_i_state.011</A>) # (<A HREF="#W1_i_count[2]">W1_i_count[2]</A>)))) # (<A HREF="#W1_i_state.000">W1_i_state.000</A> & (((!<A HREF="#W1_i_state.011">W1_i_state.011</A>) # (<A HREF="#W1_i_count[2]">W1_i_count[2]</A>)))) ) ) );


<P> --W1L83 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector23~0
<P><A NAME="W1L83">W1L83</A> = (!<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & (((!<A HREF="#W1_init_done">W1_init_done</A> & <A HREF="#W1_ack_refresh_request">W1_ack_refresh_request</A>)))) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & (((<A HREF="#W1_ack_refresh_request">W1_ack_refresh_request</A>)) # (<A HREF="#W1_m_state.010000000">W1_m_state.010000000</A>)));


<P> --W1L363 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~0
<P><A NAME="W1L363">W1L363</A> = (!<A HREF="#W1L55">W1L55</A> & <A HREF="#W1L10">W1L10</A>);


<P> --W1L364 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~1
<P><A NAME="W1L364">W1L364</A> = (!<A HREF="#W1L14">W1L14</A>) # (<A HREF="#W1L55">W1L55</A>);


<P> --W1L365 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~2
<P><A NAME="W1L365">W1L365</A> = (!<A HREF="#W1L55">W1L55</A> & <A HREF="#W1L18">W1L18</A>);


<P> --W1L366 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~3
<P><A NAME="W1L366">W1L366</A> = (!<A HREF="#W1L55">W1L55</A> & <A HREF="#W1L22">W1L22</A>);


<P> --W1L367 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~4
<P><A NAME="W1L367">W1L367</A> = (!<A HREF="#W1L26">W1L26</A>) # (<A HREF="#W1L55">W1L55</A>);


<P> --W1L368 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~5
<P><A NAME="W1L368">W1L368</A> = (!<A HREF="#W1L55">W1L55</A> & <A HREF="#W1L34">W1L34</A>);


<P> --W1L369 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~6
<P><A NAME="W1L369">W1L369</A> = (!<A HREF="#W1L55">W1L55</A> & <A HREF="#W1L38">W1L38</A>);


<P> --W1L370 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~7
<P><A NAME="W1L370">W1L370</A> = (!<A HREF="#W1L55">W1L55</A> & <A HREF="#W1L42">W1L42</A>);


<P> --W1L371 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~8
<P><A NAME="W1L371">W1L371</A> = (!<A HREF="#W1L46">W1L46</A>) # (<A HREF="#W1L55">W1L55</A>);


<P> --W1L68 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector8~0
<P><A NAME="W1L68">W1L68</A> = (!<A HREF="#W1_i_state.000">W1_i_state.000</A> & <A HREF="#W1L55">W1L55</A>);


<P> --W1L70 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector10~0
<P><A NAME="W1L70">W1L70</A> = ( <A HREF="#W1_i_count[2]">W1_i_count[2]</A> & ( <A HREF="#W1_i_count[1]">W1_i_count[1]</A> & ( (((<A HREF="#W1_i_state.010">W1_i_state.010</A>) # (<A HREF="#W1_i_state.011">W1_i_state.011</A>)) # (<A HREF="#W1_i_state.001">W1_i_state.001</A>)) # (<A HREF="#W1_i_state.111">W1_i_state.111</A>) ) ) ) # ( !<A HREF="#W1_i_count[2]">W1_i_count[2]</A> & ( <A HREF="#W1_i_count[1]">W1_i_count[1]</A> & ( (((<A HREF="#W1_i_state.010">W1_i_state.010</A>) # (<A HREF="#W1_i_state.011">W1_i_state.011</A>)) # (<A HREF="#W1_i_state.001">W1_i_state.001</A>)) # (<A HREF="#W1_i_state.111">W1_i_state.111</A>) ) ) ) # ( <A HREF="#W1_i_count[2]">W1_i_count[2]</A> & ( !<A HREF="#W1_i_count[1]">W1_i_count[1]</A> & ( (((<A HREF="#W1_i_state.010">W1_i_state.010</A>) # (<A HREF="#W1_i_state.011">W1_i_state.011</A>)) # (<A HREF="#W1_i_state.001">W1_i_state.001</A>)) # (<A HREF="#W1_i_state.111">W1_i_state.111</A>) ) ) ) # ( !<A HREF="#W1_i_count[2]">W1_i_count[2]</A> & ( !<A HREF="#W1_i_count[1]">W1_i_count[1]</A> & ( ((<A HREF="#W1_i_state.010">W1_i_state.010</A>) # (<A HREF="#W1_i_state.001">W1_i_state.001</A>)) # (<A HREF="#W1_i_state.111">W1_i_state.111</A>) ) ) );


<P> --W1_i_next.010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010
<P> --register power-up is low

<P><A NAME="W1_i_next.010">W1_i_next.010</A> = DFFEAS(<A HREF="#W1L74">W1L74</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L69 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector9~0
<P><A NAME="W1L69">W1L69</A> = (<A HREF="#W1_i_state.011">W1_i_state.011</A> & (!<A HREF="#W1_i_count[2]">W1_i_count[2]</A> & (!<A HREF="#W1_i_count[1]">W1_i_count[1]</A> & <A HREF="#W1_i_next.010">W1_i_next.010</A>)));


<P> --NB3_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff
<P> --register power-up is low

<P><A NAME="NB3_full_dff">NB3_full_dff</A> = DFFEAS(<A HREF="#NB3L6">NB3L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --HB1L67 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~1
<P><A NAME="HB1L67">HB1L67</A> = (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & !<A HREF="#NB3_full_dff">NB3_full_dff</A>));


<P> --HB1L68 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~2
<P><A NAME="HB1L68">HB1L68</A> = ( !<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A> & ( <A HREF="#HB1L67">HB1L67</A> & ( (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (<A HREF="#AC1_rst1">AC1_rst1</A> & <A HREF="#ZC1L13">ZC1L13</A>))) ) ) );


<P> --NB3_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]
<P> --register power-up is low

<P><A NAME="NB3_low_addressa[0]">NB3_low_addressa[0]</A> = DFFEAS(<A HREF="#NB3L9">NB3L9</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB3_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb
<P> --register power-up is low

<P><A NAME="NB3_rd_ptr_lsb">NB3_rd_ptr_lsb</A> = DFFEAS(<A HREF="#NB3L30">NB3L30</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#NB3L31">NB3L31</A>,  ,  ,  ,  );


<P> --NB3L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0
<P><A NAME="NB3L22">NB3L22</A> = (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#NB3_low_addressa[0]">NB3_low_addressa[0]</A>)) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#NB3_rd_ptr_lsb">NB3_rd_ptr_lsb</A>)));


<P> --NB3_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]
<P> --register power-up is low

<P><A NAME="NB3_low_addressa[1]">NB3_low_addressa[1]</A> = DFFEAS(<A HREF="#NB3L11">NB3L11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB3L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1
<P><A NAME="NB3L23">NB3L23</A> = (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((<A HREF="#NB3_low_addressa[1]">NB3_low_addressa[1]</A>))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#RB3_counter_reg_bit[0]">RB3_counter_reg_bit[0]</A>));


<P> --NB3_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]
<P> --register power-up is low

<P><A NAME="NB3_low_addressa[2]">NB3_low_addressa[2]</A> = DFFEAS(<A HREF="#NB3L13">NB3L13</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2
<P><A NAME="NB3L24">NB3L24</A> = (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((<A HREF="#NB3_low_addressa[2]">NB3_low_addressa[2]</A>))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#RB3_counter_reg_bit[1]">RB3_counter_reg_bit[1]</A>));


<P> --NB3_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]
<P> --register power-up is low

<P><A NAME="NB3_low_addressa[3]">NB3_low_addressa[3]</A> = DFFEAS(<A HREF="#NB3L15">NB3L15</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB3L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3
<P><A NAME="NB3L25">NB3L25</A> = (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((<A HREF="#NB3_low_addressa[3]">NB3_low_addressa[3]</A>))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#RB3_counter_reg_bit[2]">RB3_counter_reg_bit[2]</A>));


<P> --NB3_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]
<P> --register power-up is low

<P><A NAME="NB3_low_addressa[4]">NB3_low_addressa[4]</A> = DFFEAS(<A HREF="#NB3L17">NB3L17</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB3L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4
<P><A NAME="NB3L26">NB3L26</A> = (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((<A HREF="#NB3_low_addressa[4]">NB3_low_addressa[4]</A>))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#RB3_counter_reg_bit[3]">RB3_counter_reg_bit[3]</A>));


<P> --NB3_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]
<P> --register power-up is low

<P><A NAME="NB3_low_addressa[5]">NB3_low_addressa[5]</A> = DFFEAS(<A HREF="#NB3L19">NB3L19</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB3L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5
<P><A NAME="NB3L27">NB3L27</A> = (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((<A HREF="#NB3_low_addressa[5]">NB3_low_addressa[5]</A>))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#RB3_counter_reg_bit[4]">RB3_counter_reg_bit[4]</A>));


<P> --NB3_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]
<P> --register power-up is low

<P><A NAME="NB3_low_addressa[6]">NB3_low_addressa[6]</A> = DFFEAS(<A HREF="#NB3L21">NB3L21</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB3L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6
<P><A NAME="NB3L28">NB3L28</A> = (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((<A HREF="#NB3_low_addressa[6]">NB3_low_addressa[6]</A>))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#RB3_counter_reg_bit[5]">RB3_counter_reg_bit[5]</A>));


<P> --NB3_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff
<P> --register power-up is low

<P><A NAME="NB3_usedw_is_1_dff">NB3_usedw_is_1_dff</A> = DFFEAS(<A HREF="#NB3L36">NB3L36</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB3_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff
<P> --register power-up is low

<P><A NAME="NB3_usedw_is_0_dff">NB3_usedw_is_0_dff</A> = DFFEAS(<A HREF="#NB3L35">NB3L35</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB3_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff
<P> --register power-up is low

<P><A NAME="NB3_usedw_is_2_dff">NB3_usedw_is_2_dff</A> = DFFEAS(<A HREF="#NB3L39">NB3L39</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB3L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0
<P><A NAME="NB3L2">NB3L2</A> = ( <A HREF="#NB3_usedw_is_0_dff">NB3_usedw_is_0_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A>) # (!<A HREF="#NB3_usedw_is_1_dff">NB3_usedw_is_1_dff</A>))) ) ) # ( !<A HREF="#NB3_usedw_is_0_dff">NB3_usedw_is_0_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (!<A HREF="#HB1L68">HB1L68</A> & !<A HREF="#NB3_usedw_is_1_dff">NB3_usedw_is_1_dff</A>))) ) );


<P> --NB4_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff
<P> --register power-up is low

<P><A NAME="NB4_full_dff">NB4_full_dff</A> = DFFEAS(<A HREF="#NB4L6">NB4L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --HB1L69 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~3
<P><A NAME="HB1L69">HB1L69</A> = (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & !<A HREF="#NB4_full_dff">NB4_full_dff</A>));


<P> --HB1L70 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~4
<P><A NAME="HB1L70">HB1L70</A> = ( !<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A> & ( <A HREF="#HB1L69">HB1L69</A> & ( (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (<A HREF="#AC1_rst1">AC1_rst1</A> & <A HREF="#ZC1L13">ZC1L13</A>))) ) ) );


<P> --NB4_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff
<P> --register power-up is low

<P><A NAME="NB4_usedw_is_1_dff">NB4_usedw_is_1_dff</A> = DFFEAS(<A HREF="#NB4L36">NB4L36</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB4_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff
<P> --register power-up is low

<P><A NAME="NB4_usedw_is_0_dff">NB4_usedw_is_0_dff</A> = DFFEAS(<A HREF="#NB4L35">NB4L35</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB4_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff
<P> --register power-up is low

<P><A NAME="NB4_usedw_is_2_dff">NB4_usedw_is_2_dff</A> = DFFEAS(<A HREF="#NB4L39">NB4L39</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB4L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0
<P><A NAME="NB4L2">NB4L2</A> = ( <A HREF="#NB4_usedw_is_0_dff">NB4_usedw_is_0_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # (!<A HREF="#NB4_usedw_is_1_dff">NB4_usedw_is_1_dff</A>))) ) ) # ( !<A HREF="#NB4_usedw_is_0_dff">NB4_usedw_is_0_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & (<A HREF="#HB1L122">HB1L122</A> & (!<A HREF="#HB1L70">HB1L70</A> & !<A HREF="#NB4_usedw_is_1_dff">NB4_usedw_is_1_dff</A>))) ) );


<P> --R1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|done_dac_channel_sync~0
<P><A NAME="R1L11">R1L11</A> = ((!<A HREF="#FB3_cur_test_clk">FB3_cur_test_clk</A> & <A HREF="#FB3_last_test_clk">FB3_last_test_clk</A>)) # (<A HREF="#R1_done_dac_channel_sync">R1_done_dac_channel_sync</A>);


<P> --NB4_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]
<P> --register power-up is low

<P><A NAME="NB4_low_addressa[0]">NB4_low_addressa[0]</A> = DFFEAS(<A HREF="#NB4L9">NB4L9</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB4_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb
<P> --register power-up is low

<P><A NAME="NB4_rd_ptr_lsb">NB4_rd_ptr_lsb</A> = DFFEAS(<A HREF="#NB4L30">NB4L30</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#NB4L31">NB4L31</A>,  ,  ,  ,  );


<P> --NB4L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0
<P><A NAME="NB4L22">NB4L22</A> = (!<A HREF="#HB1L122">HB1L122</A> & (<A HREF="#NB4_low_addressa[0]">NB4_low_addressa[0]</A>)) # (<A HREF="#HB1L122">HB1L122</A> & ((!<A HREF="#NB4_rd_ptr_lsb">NB4_rd_ptr_lsb</A>)));


<P> --NB4_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]
<P> --register power-up is low

<P><A NAME="NB4_low_addressa[1]">NB4_low_addressa[1]</A> = DFFEAS(<A HREF="#NB4L11">NB4L11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB4L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1
<P><A NAME="NB4L23">NB4L23</A> = (!<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#NB4_low_addressa[1]">NB4_low_addressa[1]</A>))) # (<A HREF="#HB1L122">HB1L122</A> & (<A HREF="#RB4_counter_reg_bit[0]">RB4_counter_reg_bit[0]</A>));


<P> --NB4_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]
<P> --register power-up is low

<P><A NAME="NB4_low_addressa[2]">NB4_low_addressa[2]</A> = DFFEAS(<A HREF="#NB4L13">NB4L13</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2
<P><A NAME="NB4L24">NB4L24</A> = (!<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#NB4_low_addressa[2]">NB4_low_addressa[2]</A>))) # (<A HREF="#HB1L122">HB1L122</A> & (<A HREF="#RB4_counter_reg_bit[1]">RB4_counter_reg_bit[1]</A>));


<P> --NB4_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]
<P> --register power-up is low

<P><A NAME="NB4_low_addressa[3]">NB4_low_addressa[3]</A> = DFFEAS(<A HREF="#NB4L15">NB4L15</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB4L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3
<P><A NAME="NB4L25">NB4L25</A> = (!<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#NB4_low_addressa[3]">NB4_low_addressa[3]</A>))) # (<A HREF="#HB1L122">HB1L122</A> & (<A HREF="#RB4_counter_reg_bit[2]">RB4_counter_reg_bit[2]</A>));


<P> --NB4_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]
<P> --register power-up is low

<P><A NAME="NB4_low_addressa[4]">NB4_low_addressa[4]</A> = DFFEAS(<A HREF="#NB4L17">NB4L17</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB4L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4
<P><A NAME="NB4L26">NB4L26</A> = (!<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#NB4_low_addressa[4]">NB4_low_addressa[4]</A>))) # (<A HREF="#HB1L122">HB1L122</A> & (<A HREF="#RB4_counter_reg_bit[3]">RB4_counter_reg_bit[3]</A>));


<P> --NB4_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]
<P> --register power-up is low

<P><A NAME="NB4_low_addressa[5]">NB4_low_addressa[5]</A> = DFFEAS(<A HREF="#NB4L19">NB4L19</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB4L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5
<P><A NAME="NB4L27">NB4L27</A> = (!<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#NB4_low_addressa[5]">NB4_low_addressa[5]</A>))) # (<A HREF="#HB1L122">HB1L122</A> & (<A HREF="#RB4_counter_reg_bit[4]">RB4_counter_reg_bit[4]</A>));


<P> --NB4_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]
<P> --register power-up is low

<P><A NAME="NB4_low_addressa[6]">NB4_low_addressa[6]</A> = DFFEAS(<A HREF="#NB4L21">NB4L21</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB4L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6
<P><A NAME="NB4L28">NB4L28</A> = (!<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#NB4_low_addressa[6]">NB4_low_addressa[6]</A>))) # (<A HREF="#HB1L122">HB1L122</A> & (<A HREF="#RB4_counter_reg_bit[5]">RB4_counter_reg_bit[5]</A>));


<P> --HB1L120 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read~0
<P><A NAME="HB1L120">HB1L120</A> = (<A HREF="#R1L6">R1L6</A> & (((<A HREF="#HB1_left_channel_was_read">HB1_left_channel_was_read</A> & !<A HREF="#HB1L122">HB1L122</A>)) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A>)));


<P> --HB1L92 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~4
<P><A NAME="HB1L92">HB1L92</A> = ( <A HREF="#HB1_data_out_shift_reg[13]">HB1_data_out_shift_reg[13]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # ((<A HREF="#QB4_q_b[14]">QB4_q_b[14]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[14]">QB3_q_b[14]</A>)))) ) ) # ( !<A HREF="#HB1_data_out_shift_reg[13]">HB1_data_out_shift_reg[13]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#QB4_q_b[14]">QB4_q_b[14]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[14]">QB3_q_b[14]</A>)))) ) );


<P> --NC1_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="NC1_mem_used[0]">NC1_mem_used[0]</A> = DFFEAS(<A HREF="#NC1L3">NC1L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="NC1L5">NC1L5</A> = ( !<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ( <A HREF="#NC1_mem_used[0]">NC1_mem_used[0]</A> & ( ((<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & <A HREF="#PC1L3">PC1L3</A>))) # (<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A>) ) ) ) # ( <A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ( !<A HREF="#NC1_mem_used[0]">NC1_mem_used[0]</A> & ( <A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A> ) ) ) # ( !<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ( !<A HREF="#NC1_mem_used[0]">NC1_mem_used[0]</A> & ( <A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A> ) ) );


<P> --YD1_D_iw[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[11]">YD1_D_iw[11]</A> = DFFEAS(<A HREF="#YD1L644">YD1L644</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  ,  ,  );


<P> --YD1_D_iw[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[13]">YD1_D_iw[13]</A> = DFFEAS(<A HREF="#YD1L647">YD1L647</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  ,  ,  );


<P> --YD1_D_iw[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[15]">YD1_D_iw[15]</A> = DFFEAS(<A HREF="#YD1L650">YD1L650</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  ,  ,  );


<P> --YD1_D_iw[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[16]">YD1_D_iw[16]</A> = DFFEAS(<A HREF="#YD1L652">YD1L652</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  ,  ,  );


<P> --YD1L605 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
<P><A NAME="YD1L605">YD1L605</A> = ( <A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( !<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (!<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & <A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1_D_iw[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[5]">YD1_D_iw[5]</A> = DFFEAS(<A HREF="#YD1L638">YD1L638</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  ,  ,  );


<P> --YD1L590 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
<P><A NAME="YD1L590">YD1L590</A> = ( <A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( <A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & <A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) ) );


<P> --YD1L606 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
<P><A NAME="YD1L606">YD1L606</A> = ( !<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( !<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & <A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L252 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
<P><A NAME="YD1L252">YD1L252</A> = (!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & <A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A>);


<P> --YD1L274 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
<P><A NAME="YD1L274">YD1L274</A> = ( <A HREF="#YD1L590">YD1L590</A> & ( (!<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & !<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A>))) ) );


<P> --YD1_R_ctrl_shift_rot_right is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> = DFFEAS(<A HREF="#YD1L288">YD1L288</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L480 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~0
<P><A NAME="YD1L480">YD1L480</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[3]">YD1_E_shift_rot_result[3]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[5]">YD1_E_shift_rot_result[5]</A>)));


<P> --YD1L345 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
<P><A NAME="YD1L345">YD1L345</A> = (!<A HREF="#YD1L590">YD1L590</A> & (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>)) # (<A HREF="#YD1L590">YD1L590</A> & ((<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A>)));


<P> --YD1L607 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
<P><A NAME="YD1L607">YD1L607</A> = ( !<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( !<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (!<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (!<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & <A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L591 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
<P><A NAME="YD1L591">YD1L591</A> = ( !<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( <A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & <A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) ) );


<P> --YD1L592 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
<P><A NAME="YD1L592">YD1L592</A> = ( !<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( !<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & <A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) ) );


<P> --YD1L593 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
<P><A NAME="YD1L593">YD1L593</A> = ( !<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( !<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & <A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) ) );


<P> --YD1L594 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
<P><A NAME="YD1L594">YD1L594</A> = ( !<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( !<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & !<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) ) );


<P> --YD1L595 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
<P><A NAME="YD1L595">YD1L595</A> = ( <A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( !<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & <A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) ) );


<P> --YD1L596 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
<P><A NAME="YD1L596">YD1L596</A> = ( !<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( <A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & !<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) ) );


<P> --YD1L343 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
<P><A NAME="YD1L343">YD1L343</A> = (<A HREF="#YD1L243">YD1L243</A>) # (<A HREF="#YD1L345">YD1L345</A>);


<P> --YD1L344 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
<P><A NAME="YD1L344">YD1L344</A> = (!<A HREF="#YD1L590">YD1L590</A> & (<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>)) # (<A HREF="#YD1L590">YD1L590</A> & ((<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>)));


<P> --YD1L342 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
<P><A NAME="YD1L342">YD1L342</A> = (<A HREF="#YD1L344">YD1L344</A>) # (<A HREF="#YD1L243">YD1L243</A>);


<P> --YD1_E_valid_from_R is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
<P> --register power-up is low

<P><A NAME="YD1_E_valid_from_R">YD1_E_valid_from_R</A> = DFFEAS(<A HREF="#YD1L589">YD1L589</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_ctrl_br is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_br">YD1_R_ctrl_br</A> = DFFEAS(<A HREF="#YD1L733">YD1L733</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
<P> --register power-up is low

<P><A NAME="YD1_R_valid">YD1_R_valid</A> = DFFEAS(<A HREF="#YD1_D_valid">YD1_D_valid</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_ctrl_retaddr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_retaddr">YD1_R_ctrl_retaddr</A> = DFFEAS(<A HREF="#YD1L283">YD1L283</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L796 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
<P><A NAME="YD1L796">YD1L796</A> = (!<A HREF="#YD1_E_valid_from_R">YD1_E_valid_from_R</A> & (((<A HREF="#YD1_R_valid">YD1_R_valid</A> & <A HREF="#YD1_R_ctrl_retaddr">YD1_R_ctrl_retaddr</A>)))) # (<A HREF="#YD1_E_valid_from_R">YD1_E_valid_from_R</A> & (((<A HREF="#YD1_R_valid">YD1_R_valid</A> & <A HREF="#YD1_R_ctrl_retaddr">YD1_R_ctrl_retaddr</A>)) # (<A HREF="#YD1_R_ctrl_br">YD1_R_ctrl_br</A>)));


<P> --YD1_R_ctrl_jmp_direct is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_jmp_direct">YD1_R_ctrl_jmp_direct</A> = DFFEAS(<A HREF="#YD1L271">YD1L271</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L797 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
<P><A NAME="YD1L797">YD1L797</A> = (<A HREF="#YD1_E_valid_from_R">YD1_E_valid_from_R</A> & <A HREF="#YD1_R_ctrl_jmp_direct">YD1_R_ctrl_jmp_direct</A>);


<P> --YD1L768 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~2
<P><A NAME="YD1L768">YD1L768</A> = ( <A HREF="#DE1_q_b[4]">DE1_q_b[4]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & ((!<A HREF="#YD1L797">YD1L797</A>) # ((<A HREF="#YD1_D_iw[8]">YD1_D_iw[8]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L2">YD1L2</A>)))) ) ) # ( !<A HREF="#DE1_q_b[4]">DE1_q_b[4]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1L797">YD1L797</A> & (<A HREF="#YD1_D_iw[8]">YD1_D_iw[8]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L2">YD1L2</A>)))) ) );


<P> --YD1_R_src2_use_imm is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
<P> --register power-up is low

<P><A NAME="YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> = DFFEAS(<A HREF="#YD1L822">YD1L822</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_ctrl_src_imm5_shift_rot is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_src_imm5_shift_rot">YD1_R_ctrl_src_imm5_shift_rot</A> = DFFEAS(<A HREF="#YD1L293">YD1L293</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L820 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
<P><A NAME="YD1L820">YD1L820</A> = (!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & !<A HREF="#YD1_R_ctrl_src_imm5_shift_rot">YD1_R_ctrl_src_imm5_shift_rot</A>);


<P> --YD1_R_ctrl_hi_imm16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> = DFFEAS(<A HREF="#YD1L259">YD1L259</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_ctrl_force_src2_zero is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_force_src2_zero">YD1_R_ctrl_force_src2_zero</A> = DFFEAS(<A HREF="#YD1L258">YD1L258</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L819 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1
<P><A NAME="YD1L819">YD1L819</A> = ( <A HREF="#DE2_q_b[4]">DE2_q_b[4]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (!<A HREF="#YD1_R_ctrl_force_src2_zero">YD1_R_ctrl_force_src2_zero</A> & ((<A HREF="#YD1_D_iw[10]">YD1_D_iw[10]</A>) # (<A HREF="#YD1L820">YD1L820</A>)))) ) ) # ( !<A HREF="#DE2_q_b[4]">DE2_q_b[4]</A> & ( (!<A HREF="#YD1L820">YD1L820</A> & (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (!<A HREF="#YD1_R_ctrl_force_src2_zero">YD1_R_ctrl_force_src2_zero</A> & <A HREF="#YD1_D_iw[10]">YD1_D_iw[10]</A>))) ) );


<P> --YD1_E_alu_sub is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
<P> --register power-up is low

<P><A NAME="YD1_E_alu_sub">YD1_E_alu_sub</A> = DFFEAS(<A HREF="#YD1L386">YD1L386</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L608 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
<P><A NAME="YD1L608">YD1L608</A> = ( !<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( <A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (!<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & !<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1_D_op_rdctl is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
<P><A NAME="YD1_D_op_rdctl">YD1_D_op_rdctl</A> = (<A HREF="#YD1L590">YD1L590</A> & <A HREF="#YD1L608">YD1L608</A>);


<P> --YD1L609 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
<P><A NAME="YD1L609">YD1L609</A> = ( <A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( !<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (!<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (!<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & !<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L610 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
<P><A NAME="YD1L610">YD1L610</A> = ( <A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( <A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (!<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (!<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & !<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L249 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
<P><A NAME="YD1L249">YD1L249</A> = (<A HREF="#YD1L590">YD1L590</A> & (((<A HREF="#YD1L610">YD1L610</A>) # (<A HREF="#YD1L609">YD1L609</A>)) # (<A HREF="#YD1L244">YD1L244</A>)));


<P> --YD1L597 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
<P><A NAME="YD1L597">YD1L597</A> = ( <A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( <A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & !<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) ) );


<P> --YD1L598 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
<P><A NAME="YD1L598">YD1L598</A> = ( <A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( !<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & !<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) ) );


<P> --YD1L733 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
<P><A NAME="YD1L733">YD1L733</A> = ( <A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ( <A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ((!<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>) # ((!<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A>) # (!<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>)))) ) ) );


<P> --YD1L250 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
<P><A NAME="YD1L250">YD1L250</A> = (!<A HREF="#YD1L592">YD1L592</A> & (!<A HREF="#YD1L598">YD1L598</A> & !<A HREF="#YD1L733">YD1L733</A>));


<P> --YD1L251 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2
<P><A NAME="YD1L251">YD1L251</A> = ( <A HREF="#YD1L597">YD1L597</A> & ( <A HREF="#YD1L250">YD1L250</A> ) ) # ( !<A HREF="#YD1L597">YD1L597</A> & ( <A HREF="#YD1L250">YD1L250</A> & ( (((<A HREF="#YD1L249">YD1L249</A>) # (<A HREF="#YD1L596">YD1L596</A>)) # (<A HREF="#YD1L595">YD1L595</A>)) # (<A HREF="#YD1L591">YD1L591</A>) ) ) ) # ( <A HREF="#YD1L597">YD1L597</A> & ( !<A HREF="#YD1L250">YD1L250</A> ) ) # ( !<A HREF="#YD1L597">YD1L597</A> & ( !<A HREF="#YD1L250">YD1L250</A> ) );


<P> --YD1L482 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~1
<P><A NAME="YD1L482">YD1L482</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[5]">YD1_E_shift_rot_result[5]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[7]">YD1_E_shift_rot_result[7]</A>)));


<P> --YD1L770 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~3
<P><A NAME="YD1L770">YD1L770</A> = ( <A HREF="#DE1_q_b[6]">DE1_q_b[6]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & ((!<A HREF="#YD1L797">YD1L797</A>) # ((<A HREF="#YD1_D_iw[10]">YD1_D_iw[10]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L6">YD1L6</A>)))) ) ) # ( !<A HREF="#DE1_q_b[6]">DE1_q_b[6]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1L797">YD1L797</A> & (<A HREF="#YD1_D_iw[10]">YD1_D_iw[10]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L6">YD1L6</A>)))) ) );


<P> --YD1L556 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~0
<P><A NAME="YD1L556">YD1L556</A> = ((<A HREF="#YD1_R_ctrl_force_src2_zero">YD1_R_ctrl_force_src2_zero</A>) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A>)) # (<A HREF="#YD1_R_ctrl_src_imm5_shift_rot">YD1_R_ctrl_src_imm5_shift_rot</A>);


<P> --YD1L481 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~2
<P><A NAME="YD1L481">YD1L481</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[4]">YD1_E_shift_rot_result[4]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[6]">YD1_E_shift_rot_result[6]</A>)));


<P> --YD1L769 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~4
<P><A NAME="YD1L769">YD1L769</A> = ( <A HREF="#DE1_q_b[5]">DE1_q_b[5]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & ((!<A HREF="#YD1L797">YD1L797</A>) # ((<A HREF="#YD1_D_iw[9]">YD1_D_iw[9]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L10">YD1L10</A>)))) ) ) # ( !<A HREF="#DE1_q_b[5]">DE1_q_b[5]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1L797">YD1L797</A> & (<A HREF="#YD1_D_iw[9]">YD1_D_iw[9]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L10">YD1L10</A>)))) ) );


<P> --YD1L496 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~3
<P><A NAME="YD1L496">YD1L496</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[19]">YD1_E_shift_rot_result[19]</A>))) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[21]">YD1_E_shift_rot_result[21]</A>));


<P> --YD1L784 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[20]~5
<P><A NAME="YD1L784">YD1L784</A> = ( <A HREF="#DE1_q_b[20]">DE1_q_b[20]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (((!<A HREF="#YD1L797">YD1L797</A>)) # (<A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L14">YD1L14</A>)))) ) ) # ( !<A HREF="#DE1_q_b[20]">DE1_q_b[20]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A> & (<A HREF="#YD1L797">YD1L797</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L14">YD1L14</A>)))) ) );


<P> --YD1_D_iw[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[21]">YD1_D_iw[21]</A> = DFFEAS(<A HREF="#YD1L661">YD1L661</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  ,  ,  );


<P> --YD1L802 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~0
<P><A NAME="YD1L802">YD1L802</A> = ( <A HREF="#DE2_q_b[20]">DE2_q_b[20]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>) # ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[10]">YD1_D_iw[10]</A>)))) ) ) # ( !<A HREF="#DE2_q_b[20]">DE2_q_b[20]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[10]">YD1_D_iw[10]</A>)))) ) );


<P> --YD1_R_ctrl_unsigned_lo_imm16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_unsigned_lo_imm16">YD1_R_ctrl_unsigned_lo_imm16</A> = DFFEAS(<A HREF="#YD1L297">YD1L297</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L814 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
<P><A NAME="YD1L814">YD1L814</A> = (<A HREF="#YD1_R_ctrl_unsigned_lo_imm16">YD1_R_ctrl_unsigned_lo_imm16</A>) # (<A HREF="#YD1_R_ctrl_force_src2_zero">YD1_R_ctrl_force_src2_zero</A>);


<P> --YD1L501 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~4
<P><A NAME="YD1L501">YD1L501</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[24]">YD1_E_shift_rot_result[24]</A>))) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[26]">YD1_E_shift_rot_result[26]</A>));


<P> --YD1L789 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[25]~6
<P><A NAME="YD1L789">YD1L789</A> = ( <A HREF="#DE1_q_b[25]">DE1_q_b[25]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & ((!<A HREF="#YD1L797">YD1L797</A>) # ((<A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L18">YD1L18</A>)))) ) ) # ( !<A HREF="#DE1_q_b[25]">DE1_q_b[25]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1L797">YD1L797</A> & ((<A HREF="#YD1_D_iw[29]">YD1_D_iw[29]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L18">YD1L18</A>)))) ) );


<P> --YD1L807 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~2
<P><A NAME="YD1L807">YD1L807</A> = ( <A HREF="#DE2_q_b[25]">DE2_q_b[25]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>) # (<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A>)) ) ) # ( !<A HREF="#DE2_q_b[25]">DE2_q_b[25]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & <A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A>)) ) );


<P> --YD1L497 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~5
<P><A NAME="YD1L497">YD1L497</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[20]">YD1_E_shift_rot_result[20]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[22]">YD1_E_shift_rot_result[22]</A>)));


<P> --YD1L803 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~3
<P><A NAME="YD1L803">YD1L803</A> = ( <A HREF="#DE2_q_b[21]">DE2_q_b[21]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>) # (<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A>)) ) ) # ( !<A HREF="#DE2_q_b[21]">DE2_q_b[21]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & <A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A>)) ) );


<P> --YD1L785 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[21]~7
<P><A NAME="YD1L785">YD1L785</A> = ( <A HREF="#DE1_q_b[21]">DE1_q_b[21]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (((!<A HREF="#YD1L797">YD1L797</A>)) # (<A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L22">YD1L22</A>)))) ) ) # ( !<A HREF="#DE1_q_b[21]">DE1_q_b[21]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A> & (<A HREF="#YD1L797">YD1L797</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L22">YD1L22</A>)))) ) );


<P> --YD1L494 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~6
<P><A NAME="YD1L494">YD1L494</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[17]">YD1_E_shift_rot_result[17]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[19]">YD1_E_shift_rot_result[19]</A>)));


<P> --YD1L800 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~4
<P><A NAME="YD1L800">YD1L800</A> = ( <A HREF="#DE2_q_b[18]">DE2_q_b[18]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>) # ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[8]">YD1_D_iw[8]</A>)))) ) ) # ( !<A HREF="#DE2_q_b[18]">DE2_q_b[18]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[8]">YD1_D_iw[8]</A>)))) ) );


<P> --YD1L782 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[18]~8
<P><A NAME="YD1L782">YD1L782</A> = ( <A HREF="#DE1_q_b[18]">DE1_q_b[18]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (((!<A HREF="#YD1L797">YD1L797</A>)) # (<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L26">YD1L26</A>)))) ) ) # ( !<A HREF="#DE1_q_b[18]">DE1_q_b[18]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A> & (<A HREF="#YD1L797">YD1L797</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L26">YD1L26</A>)))) ) );


<P> --YD1L495 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~7
<P><A NAME="YD1L495">YD1L495</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[18]">YD1_E_shift_rot_result[18]</A>))) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[20]">YD1_E_shift_rot_result[20]</A>));


<P> --YD1L801 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~5
<P><A NAME="YD1L801">YD1L801</A> = ( <A HREF="#DE2_q_b[19]">DE2_q_b[19]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>) # ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[9]">YD1_D_iw[9]</A>)))) ) ) # ( !<A HREF="#DE2_q_b[19]">DE2_q_b[19]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[9]">YD1_D_iw[9]</A>)))) ) );


<P> --YD1L783 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[19]~9
<P><A NAME="YD1L783">YD1L783</A> = ( <A HREF="#DE1_q_b[19]">DE1_q_b[19]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (((!<A HREF="#YD1L797">YD1L797</A>)) # (<A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L30">YD1L30</A>)))) ) ) # ( !<A HREF="#DE1_q_b[19]">DE1_q_b[19]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A> & (<A HREF="#YD1L797">YD1L797</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L30">YD1L30</A>)))) ) );


<P> --YD1L498 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~8
<P><A NAME="YD1L498">YD1L498</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[21]">YD1_E_shift_rot_result[21]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[23]">YD1_E_shift_rot_result[23]</A>)));


<P> --YD1L804 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~6
<P><A NAME="YD1L804">YD1L804</A> = ( <A HREF="#DE2_q_b[22]">DE2_q_b[22]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>) # (<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A>)) ) ) # ( !<A HREF="#DE2_q_b[22]">DE2_q_b[22]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & <A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A>)) ) );


<P> --YD1L786 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[22]~10
<P><A NAME="YD1L786">YD1L786</A> = ( <A HREF="#DE1_q_b[22]">DE1_q_b[22]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (((!<A HREF="#YD1L797">YD1L797</A>)) # (<A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L34">YD1L34</A>)))) ) ) # ( !<A HREF="#DE1_q_b[22]">DE1_q_b[22]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A> & (<A HREF="#YD1L797">YD1L797</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L34">YD1L34</A>)))) ) );


<P> --YD1L499 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~9
<P><A NAME="YD1L499">YD1L499</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[22]">YD1_E_shift_rot_result[22]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[24]">YD1_E_shift_rot_result[24]</A>)));


<P> --YD1L805 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~7
<P><A NAME="YD1L805">YD1L805</A> = ( <A HREF="#DE2_q_b[23]">DE2_q_b[23]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>) # (<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>)) ) ) # ( !<A HREF="#DE2_q_b[23]">DE2_q_b[23]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & <A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>)) ) );


<P> --YD1L787 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[23]~11
<P><A NAME="YD1L787">YD1L787</A> = ( <A HREF="#DE1_q_b[23]">DE1_q_b[23]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & ((!<A HREF="#YD1L797">YD1L797</A>) # ((<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L38">YD1L38</A>)))) ) ) # ( !<A HREF="#DE1_q_b[23]">DE1_q_b[23]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1L797">YD1L797</A> & ((<A HREF="#YD1_D_iw[27]">YD1_D_iw[27]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L38">YD1L38</A>)))) ) );


<P> --YD1L502 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~10
<P><A NAME="YD1L502">YD1L502</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[25]">YD1_E_shift_rot_result[25]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[27]">YD1_E_shift_rot_result[27]</A>)));


<P> --YD1L790 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[26]~12
<P><A NAME="YD1L790">YD1L790</A> = ( <A HREF="#DE1_q_b[26]">DE1_q_b[26]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & ((!<A HREF="#YD1L797">YD1L797</A>) # ((<A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L42">YD1L42</A>)))) ) ) # ( !<A HREF="#DE1_q_b[26]">DE1_q_b[26]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1L797">YD1L797</A> & ((<A HREF="#YD1_D_iw[30]">YD1_D_iw[30]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L42">YD1L42</A>)))) ) );


<P> --YD1L808 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~8
<P><A NAME="YD1L808">YD1L808</A> = ( <A HREF="#DE2_q_b[26]">DE2_q_b[26]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>) # (<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A>)) ) ) # ( !<A HREF="#DE2_q_b[26]">DE2_q_b[26]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & <A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A>)) ) );


<P> --YD1L500 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~11
<P><A NAME="YD1L500">YD1L500</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[23]">YD1_E_shift_rot_result[23]</A>))) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[25]">YD1_E_shift_rot_result[25]</A>));


<P> --YD1L806 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~9
<P><A NAME="YD1L806">YD1L806</A> = ( <A HREF="#DE2_q_b[24]">DE2_q_b[24]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>) # (<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>)) ) ) # ( !<A HREF="#DE2_q_b[24]">DE2_q_b[24]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & <A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>)) ) );


<P> --YD1L788 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[24]~13
<P><A NAME="YD1L788">YD1L788</A> = ( <A HREF="#DE1_q_b[24]">DE1_q_b[24]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & ((!<A HREF="#YD1L797">YD1L797</A>) # ((<A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L46">YD1L46</A>)))) ) ) # ( !<A HREF="#DE1_q_b[24]">DE1_q_b[24]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1L797">YD1L797</A> & ((<A HREF="#YD1_D_iw[28]">YD1_D_iw[28]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L46">YD1L46</A>)))) ) );


<P> --YD1L489 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~12
<P><A NAME="YD1L489">YD1L489</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[12]">YD1_E_shift_rot_result[12]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[14]">YD1_E_shift_rot_result[14]</A>)));


<P> --YD1L777 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~14
<P><A NAME="YD1L777">YD1L777</A> = ( <A HREF="#DE1_q_b[13]">DE1_q_b[13]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & ((!<A HREF="#YD1L797">YD1L797</A>) # ((<A HREF="#YD1_D_iw[17]">YD1_D_iw[17]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L50">YD1L50</A>)))) ) ) # ( !<A HREF="#DE1_q_b[13]">DE1_q_b[13]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1L797">YD1L797</A> & (<A HREF="#YD1_D_iw[17]">YD1_D_iw[17]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L50">YD1L50</A>)))) ) );


<P> --YD1_D_iw[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[19]">YD1_D_iw[19]</A> = DFFEAS(<A HREF="#YD1L657">YD1L657</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  ,  ,  );


<P> --YD1L490 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~13
<P><A NAME="YD1L490">YD1L490</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[13]">YD1_E_shift_rot_result[13]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[15]">YD1_E_shift_rot_result[15]</A>)));


<P> --YD1_D_iw[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[18]">YD1_D_iw[18]</A> = DFFEAS(<A HREF="#YD1L655">YD1L655</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  ,  ,  );


<P> --YD1L778 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~15
<P><A NAME="YD1L778">YD1L778</A> = ( <A HREF="#DE1_q_b[14]">DE1_q_b[14]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & ((!<A HREF="#YD1L797">YD1L797</A>) # ((<A HREF="#YD1_D_iw[18]">YD1_D_iw[18]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L54">YD1L54</A>)))) ) ) # ( !<A HREF="#DE1_q_b[14]">DE1_q_b[14]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1L797">YD1L797</A> & (<A HREF="#YD1_D_iw[18]">YD1_D_iw[18]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L54">YD1L54</A>)))) ) );


<P> --YD1_D_iw[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
<P> --register power-up is low

<P><A NAME="YD1_D_iw[20]">YD1_D_iw[20]</A> = DFFEAS(<A HREF="#YD1L659">YD1L659</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L726">YD1L726</A>,  ,  ,  ,  );


<P> --YD1L491 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~14
<P><A NAME="YD1L491">YD1L491</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[14]">YD1_E_shift_rot_result[14]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[16]">YD1_E_shift_rot_result[16]</A>)));


<P> --YD1L779 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~16
<P><A NAME="YD1L779">YD1L779</A> = ( <A HREF="#DE1_q_b[15]">DE1_q_b[15]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & ((!<A HREF="#YD1L797">YD1L797</A>) # ((<A HREF="#YD1_D_iw[19]">YD1_D_iw[19]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L58">YD1L58</A>)))) ) ) # ( !<A HREF="#DE1_q_b[15]">DE1_q_b[15]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1L797">YD1L797</A> & (<A HREF="#YD1_D_iw[19]">YD1_D_iw[19]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L58">YD1L58</A>)))) ) );


<P> --YD1L493 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~15
<P><A NAME="YD1L493">YD1L493</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[16]">YD1_E_shift_rot_result[16]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[18]">YD1_E_shift_rot_result[18]</A>)));


<P> --YD1L781 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[17]~17
<P><A NAME="YD1L781">YD1L781</A> = ( <A HREF="#DE1_q_b[17]">DE1_q_b[17]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & ((!<A HREF="#YD1L797">YD1L797</A>) # ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L62">YD1L62</A>)))) ) ) # ( !<A HREF="#DE1_q_b[17]">DE1_q_b[17]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1L797">YD1L797</A> & (<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L62">YD1L62</A>)))) ) );


<P> --YD1L799 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~10
<P><A NAME="YD1L799">YD1L799</A> = ( <A HREF="#DE2_q_b[17]">DE2_q_b[17]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>) # ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[7]">YD1_D_iw[7]</A>)))) ) ) # ( !<A HREF="#DE2_q_b[17]">DE2_q_b[17]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[7]">YD1_D_iw[7]</A>)))) ) );


<P> --YD1L492 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~16
<P><A NAME="YD1L492">YD1L492</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[15]">YD1_E_shift_rot_result[15]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[17]">YD1_E_shift_rot_result[17]</A>)));


<P> --YD1L798 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~11
<P><A NAME="YD1L798">YD1L798</A> = ( <A HREF="#DE2_q_b[16]">DE2_q_b[16]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>) # (<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A>)) ) ) # ( !<A HREF="#DE2_q_b[16]">DE2_q_b[16]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & <A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A>)) ) );


<P> --YD1L780 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~18
<P><A NAME="YD1L780">YD1L780</A> = ( <A HREF="#DE1_q_b[16]">DE1_q_b[16]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & ((!<A HREF="#YD1L797">YD1L797</A>) # ((<A HREF="#YD1_D_iw[20]">YD1_D_iw[20]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L66">YD1L66</A>)))) ) ) # ( !<A HREF="#DE1_q_b[16]">DE1_q_b[16]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1L797">YD1L797</A> & (<A HREF="#YD1_D_iw[20]">YD1_D_iw[20]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L66">YD1L66</A>)))) ) );


<P> --YD1L483 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~17
<P><A NAME="YD1L483">YD1L483</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[6]">YD1_E_shift_rot_result[6]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[8]">YD1_E_shift_rot_result[8]</A>)));


<P> --YD1L771 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~19
<P><A NAME="YD1L771">YD1L771</A> = ( <A HREF="#DE1_q_b[7]">DE1_q_b[7]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (((!<A HREF="#YD1L797">YD1L797</A>)) # (<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L70">YD1L70</A>)))) ) ) # ( !<A HREF="#DE1_q_b[7]">DE1_q_b[7]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (<A HREF="#YD1L797">YD1L797</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L70">YD1L70</A>)))) ) );


<P> --YD1L484 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~18
<P><A NAME="YD1L484">YD1L484</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[7]">YD1_E_shift_rot_result[7]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[9]">YD1_E_shift_rot_result[9]</A>)));


<P> --YD1L772 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~20
<P><A NAME="YD1L772">YD1L772</A> = ( <A HREF="#DE1_q_b[8]">DE1_q_b[8]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (((!<A HREF="#YD1L797">YD1L797</A>)) # (<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L74">YD1L74</A>)))) ) ) # ( !<A HREF="#DE1_q_b[8]">DE1_q_b[8]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (<A HREF="#YD1L797">YD1L797</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L74">YD1L74</A>)))) ) );


<P> --YD1L485 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~19
<P><A NAME="YD1L485">YD1L485</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[8]">YD1_E_shift_rot_result[8]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[10]">YD1_E_shift_rot_result[10]</A>)));


<P> --YD1L773 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~21
<P><A NAME="YD1L773">YD1L773</A> = ( <A HREF="#DE1_q_b[9]">DE1_q_b[9]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (((!<A HREF="#YD1L797">YD1L797</A>)) # (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L78">YD1L78</A>)))) ) ) # ( !<A HREF="#DE1_q_b[9]">DE1_q_b[9]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & (<A HREF="#YD1L797">YD1L797</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L78">YD1L78</A>)))) ) );


<P> --YD1L486 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~20
<P><A NAME="YD1L486">YD1L486</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[9]">YD1_E_shift_rot_result[9]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[11]">YD1_E_shift_rot_result[11]</A>)));


<P> --YD1L774 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~22
<P><A NAME="YD1L774">YD1L774</A> = ( <A HREF="#DE1_q_b[10]">DE1_q_b[10]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (((!<A HREF="#YD1L797">YD1L797</A>)) # (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L82">YD1L82</A>)))) ) ) # ( !<A HREF="#DE1_q_b[10]">DE1_q_b[10]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & (<A HREF="#YD1L797">YD1L797</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L82">YD1L82</A>)))) ) );


<P> --YD1L487 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~21
<P><A NAME="YD1L487">YD1L487</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[10]">YD1_E_shift_rot_result[10]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[12]">YD1_E_shift_rot_result[12]</A>)));


<P> --YD1L775 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~23
<P><A NAME="YD1L775">YD1L775</A> = ( <A HREF="#DE1_q_b[11]">DE1_q_b[11]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (((!<A HREF="#YD1L797">YD1L797</A>)) # (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L86">YD1L86</A>)))) ) ) # ( !<A HREF="#DE1_q_b[11]">DE1_q_b[11]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & (<A HREF="#YD1L797">YD1L797</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L86">YD1L86</A>)))) ) );


<P> --YD1L488 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~22
<P><A NAME="YD1L488">YD1L488</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[11]">YD1_E_shift_rot_result[11]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[13]">YD1_E_shift_rot_result[13]</A>)));


<P> --YD1L776 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~24
<P><A NAME="YD1L776">YD1L776</A> = ( <A HREF="#DE1_q_b[12]">DE1_q_b[12]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (((!<A HREF="#YD1L797">YD1L797</A>)) # (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L90">YD1L90</A>)))) ) ) # ( !<A HREF="#DE1_q_b[12]">DE1_q_b[12]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (<A HREF="#YD1L797">YD1L797</A>))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L90">YD1L90</A>)))) ) );


<P> --YD1L294 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
<P><A NAME="YD1L294">YD1L294</A> = (<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ((!<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>) # (!<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))));


<P> --PC10L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter~0
<P><A NAME="PC10L10">PC10L10</A> = ( <A HREF="#PC10_wait_latency_counter[1]">PC10_wait_latency_counter[1]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (!<A HREF="#PC10_wait_latency_counter[0]">PC10_wait_latency_counter[0]</A> & <A HREF="#MC10L1">MC10L1</A>)) ) ) # ( !<A HREF="#PC10_wait_latency_counter[1]">PC10_wait_latency_counter[1]</A> & ( (!<A HREF="#ZC1L13">ZC1L13</A> & (<A HREF="#YC1L2">YC1L2</A> & (!<A HREF="#PC10_wait_latency_counter[0]">PC10_wait_latency_counter[0]</A> & <A HREF="#MC10L1">MC10L1</A>))) ) );


<P> --NC11_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="NC11_mem_used[0]">NC11_mem_used[0]</A> = DFFEAS(<A HREF="#NC11L3">NC11L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC11L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="NC11L5">NC11L5</A> = (<A HREF="#NC11_mem_used[1]">NC11_mem_used[1]</A> & ((!<A HREF="#PC10_read_latency_shift_reg[0]">PC10_read_latency_shift_reg[0]</A>) # (!<A HREF="#NC11_mem_used[0]">NC11_mem_used[0]</A>)));


<P> --NC11L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~1
<P><A NAME="NC11L6">NC11L6</A> = ( <A HREF="#NC11_mem_used[0]">NC11_mem_used[0]</A> & ( (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L9">AD1L9</A> & (<A HREF="#PC1L3">PC1L3</A> & !<A HREF="#PC10_read_latency_shift_reg[0]">PC10_read_latency_shift_reg[0]</A>))) ) );


<P> --NC11L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~2
<P><A NAME="NC11L7">NC11L7</A> = ( <A HREF="#NC11L5">NC11L5</A> & ( <A HREF="#NC11L6">NC11L6</A> ) ) # ( !<A HREF="#NC11L5">NC11L5</A> & ( <A HREF="#NC11L6">NC11L6</A> & ( (!<A HREF="#PC10_wait_latency_counter[1]">PC10_wait_latency_counter[1]</A> & (!<A HREF="#PC10_wait_latency_counter[0]">PC10_wait_latency_counter[0]</A> $ (((!<A HREF="#MC10L2">MC10L2</A>) # (!<A HREF="#MC10L1">MC10L1</A>))))) ) ) ) # ( <A HREF="#NC11L5">NC11L5</A> & ( !<A HREF="#NC11L6">NC11L6</A> ) );


<P> --PC10L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter~1
<P><A NAME="PC10L11">PC10L11</A> = ( <A HREF="#PC10_wait_latency_counter[1]">PC10_wait_latency_counter[1]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (!<A HREF="#PC10_wait_latency_counter[0]">PC10_wait_latency_counter[0]</A> & <A HREF="#MC10L1">MC10L1</A>)) ) ) # ( !<A HREF="#PC10_wait_latency_counter[1]">PC10_wait_latency_counter[1]</A> & ( (<A HREF="#ZC1L13">ZC1L13</A> & (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#PC10_wait_latency_counter[0]">PC10_wait_latency_counter[0]</A> & <A HREF="#MC10L1">MC10L1</A>))) ) );


<P> --S1L119 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~2
<P><A NAME="S1L119">S1L119</A> = ( <A HREF="#S1L1">S1L1</A> & ( (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (<A HREF="#ZC1L13">ZC1L13</A> & <A HREF="#S1L28">S1L28</A>))) ) );


<P> --S1_s_serial_transfer.STATE_0_IDLE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_0_IDLE
<P> --register power-up is low

<P><A NAME="S1_s_serial_transfer.STATE_0_IDLE">S1_s_serial_transfer.STATE_0_IDLE</A> = DFFEAS(<A HREF="#S1L111">S1L111</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --S1L106 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~12
<P><A NAME="S1L106">S1L106</A> = ( !<A HREF="#S1_s_serial_transfer.STATE_0_IDLE">S1_s_serial_transfer.STATE_0_IDLE</A> & ( (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & (!<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A> & <A HREF="#S1L119">S1L119</A>))) ) );


<P> --MC2_m0_read is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|m0_read
<P><A NAME="MC2_m0_read">MC2_m0_read</A> = ((!<A HREF="#AD1L10">AD1L10</A>) # ((!<A HREF="#ZC1L12">ZC1L12</A>) # (!<A HREF="#S1L28">S1L28</A>))) # (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A>);


<P> --S1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector3~0
<P><A NAME="S1L6">S1L6</A> = (<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & <A HREF="#S1_s_serial_transfer.STATE_5_READ_TRANSFER">S1_s_serial_transfer.STATE_5_READ_TRANSFER</A>);


<P> --S1_control_reg[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[16]
<P> --register power-up is low

<P><A NAME="S1_control_reg[16]">S1_control_reg[16]</A> = DFFEAS(<A HREF="#S1L37">S1L37</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L36">S1L36</A>,  ,  ,  ,  );


<P> --S1_control_reg[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]
<P> --register power-up is low

<P><A NAME="S1_control_reg[17]">S1_control_reg[17]</A> = DFFEAS(<A HREF="#S1L38">S1L38</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L36">S1L36</A>,  ,  ,  ,  );


<P> --S1L107 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~13
<P><A NAME="S1L107">S1L107</A> = (!<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A> & (<A HREF="#S1L1">S1L1</A> & !<A HREF="#S1_s_serial_transfer.STATE_0_IDLE">S1_s_serial_transfer.STATE_0_IDLE</A>)));


<P> --S1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector3~1
<P><A NAME="S1L7">S1L7</A> = ( <A HREF="#S1_control_reg[17]">S1_control_reg[17]</A> & ( <A HREF="#S1L107">S1L107</A> & ( <A HREF="#S1L6">S1L6</A> ) ) ) # ( !<A HREF="#S1_control_reg[17]">S1_control_reg[17]</A> & ( <A HREF="#S1L107">S1L107</A> & ( ((!<A HREF="#S1L119">S1L119</A> & (!<A HREF="#MC2_m0_read">MC2_m0_read</A> & !<A HREF="#S1_control_reg[16]">S1_control_reg[16]</A>))) # (<A HREF="#S1L6">S1L6</A>) ) ) ) # ( <A HREF="#S1_control_reg[17]">S1_control_reg[17]</A> & ( !<A HREF="#S1L107">S1L107</A> & ( <A HREF="#S1L6">S1L6</A> ) ) ) # ( !<A HREF="#S1_control_reg[17]">S1_control_reg[17]</A> & ( !<A HREF="#S1L107">S1L107</A> & ( <A HREF="#S1L6">S1L6</A> ) ) );


<P> --MC7L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|m0_write~0
<P><A NAME="MC7L1">MC7L1</A> = (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L9">AD1L9</A> & !<A HREF="#NC7_mem_used[1]">NC7_mem_used[1]</A>));


<P> --PC7L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter~0
<P><A NAME="PC7L17">PC7L17</A> = ( <A HREF="#PC7_wait_latency_counter[1]">PC7_wait_latency_counter[1]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (!<A HREF="#PC7_wait_latency_counter[0]">PC7_wait_latency_counter[0]</A> & <A HREF="#MC7L1">MC7L1</A>)) ) ) # ( !<A HREF="#PC7_wait_latency_counter[1]">PC7_wait_latency_counter[1]</A> & ( (!<A HREF="#ZC1L13">ZC1L13</A> & (<A HREF="#YC1L2">YC1L2</A> & (!<A HREF="#PC7_wait_latency_counter[0]">PC7_wait_latency_counter[0]</A> & <A HREF="#MC7L1">MC7L1</A>))) ) );


<P> --NC7_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="NC7_mem_used[0]">NC7_mem_used[0]</A> = DFFEAS(<A HREF="#NC7L3">NC7L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC7L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="NC7L5">NC7L5</A> = (<A HREF="#NC7_mem_used[1]">NC7_mem_used[1]</A> & ((!<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A>) # (!<A HREF="#NC7_mem_used[0]">NC7_mem_used[0]</A>)));


<P> --NC7L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~1
<P><A NAME="NC7L6">NC7L6</A> = ( <A HREF="#NC7_mem_used[0]">NC7_mem_used[0]</A> & ( (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L9">AD1L9</A> & (<A HREF="#PC1L3">PC1L3</A> & !<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A>))) ) );


<P> --NC7L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~2
<P><A NAME="NC7L7">NC7L7</A> = ( <A HREF="#NC7L5">NC7L5</A> & ( <A HREF="#NC7L6">NC7L6</A> ) ) # ( !<A HREF="#NC7L5">NC7L5</A> & ( <A HREF="#NC7L6">NC7L6</A> & ( (!<A HREF="#PC7_wait_latency_counter[1]">PC7_wait_latency_counter[1]</A> & (!<A HREF="#PC7_wait_latency_counter[0]">PC7_wait_latency_counter[0]</A> $ (((!<A HREF="#MC10L2">MC10L2</A>) # (!<A HREF="#MC7L1">MC7L1</A>))))) ) ) ) # ( <A HREF="#NC7L5">NC7L5</A> & ( !<A HREF="#NC7L6">NC7L6</A> ) );


<P> --PC7L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter~1
<P><A NAME="PC7L18">PC7L18</A> = ( <A HREF="#PC7_wait_latency_counter[1]">PC7_wait_latency_counter[1]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (!<A HREF="#PC7_wait_latency_counter[0]">PC7_wait_latency_counter[0]</A> & <A HREF="#MC7L1">MC7L1</A>)) ) ) # ( !<A HREF="#PC7_wait_latency_counter[1]">PC7_wait_latency_counter[1]</A> & ( (<A HREF="#ZC1L13">ZC1L13</A> & (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#PC7_wait_latency_counter[0]">PC7_wait_latency_counter[0]</A> & <A HREF="#MC7L1">MC7L1</A>))) ) );


<P> --NC4_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="NC4_mem_used[0]">NC4_mem_used[0]</A> = DFFEAS(<A HREF="#NC4L3">NC4L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC4L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="NC4L5">NC4L5</A> = ( <A HREF="#NC4_mem_used[0]">NC4_mem_used[0]</A> & ( (!<A HREF="#PC4_read_latency_shift_reg[0]">PC4_read_latency_shift_reg[0]</A> & (((<A HREF="#PC4L4">PC4L4</A> & <A HREF="#SC1L11">SC1L11</A>)) # (<A HREF="#NC4_mem_used[1]">NC4_mem_used[1]</A>))) ) ) # ( !<A HREF="#NC4_mem_used[0]">NC4_mem_used[0]</A> & ( <A HREF="#NC4_mem_used[1]">NC4_mem_used[1]</A> ) );


<P> --PC4L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter~0
<P><A NAME="PC4L10">PC4L10</A> = ( !<A HREF="#PC4_wait_latency_counter[1]">PC4_wait_latency_counter[1]</A> & ( <A HREF="#PC4_wait_latency_counter[0]">PC4_wait_latency_counter[0]</A> & ( (<A HREF="#ZC1L13">ZC1L13</A> & (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L15">AD1L15</A> & !<A HREF="#NC4_mem_used[1]">NC4_mem_used[1]</A>))) ) ) ) # ( <A HREF="#PC4_wait_latency_counter[1]">PC4_wait_latency_counter[1]</A> & ( !<A HREF="#PC4_wait_latency_counter[0]">PC4_wait_latency_counter[0]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L15">AD1L15</A> & !<A HREF="#NC4_mem_used[1]">NC4_mem_used[1]</A>)) ) ) );


<P> --PC4L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter~1
<P><A NAME="PC4L11">PC4L11</A> = ( !<A HREF="#PC4L4">PC4L4</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L15">AD1L15</A> & (!<A HREF="#NC4_mem_used[1]">NC4_mem_used[1]</A> & !<A HREF="#PC4_wait_latency_counter[0]">PC4_wait_latency_counter[0]</A>))) ) );


<P> --SC1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~9
<P><A NAME="SC1L19">SC1L19</A> = (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#AD1L13">AD1L13</A> & <A HREF="#U1_av_waitrequest">U1_av_waitrequest</A>));


<P> --NC3_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="NC3_mem_used[0]">NC3_mem_used[0]</A> = DFFEAS(<A HREF="#NC3L3">NC3L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC3L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="NC3L5">NC3L5</A> = ( <A HREF="#NC3_mem_used[0]">NC3_mem_used[0]</A> & ( (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> & (((<A HREF="#PC1L3">PC1L3</A> & <A HREF="#SC1L19">SC1L19</A>)) # (<A HREF="#NC3_mem_used[1]">NC3_mem_used[1]</A>))) ) ) # ( !<A HREF="#NC3_mem_used[0]">NC3_mem_used[0]</A> & ( <A HREF="#NC3_mem_used[1]">NC3_mem_used[1]</A> ) );


<P> --U1L64 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|always2~0
<P><A NAME="U1L64">U1L64</A> = ( !<A HREF="#U1_av_waitrequest">U1_av_waitrequest</A> & ( (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L13">AD1L13</A> & !<A HREF="#NC3_mem_used[1]">NC3_mem_used[1]</A>))) ) );


<P> --MC9L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|m0_write~0
<P><A NAME="MC9L1">MC9L1</A> = (<A HREF="#AD1L8">AD1L8</A> & !<A HREF="#NC10_mem_used[1]">NC10_mem_used[1]</A>);


<P> --PC9L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_waitrequest_generated~0
<P><A NAME="PC9L4">PC9L4</A> = ( !<A HREF="#PC9_wait_latency_counter[1]">PC9_wait_latency_counter[1]</A> & ( !<A HREF="#PC9_wait_latency_counter[0]">PC9_wait_latency_counter[0]</A> $ (((!<A HREF="#AD1L8">AD1L8</A>) # ((!<A HREF="#MC10L2">MC10L2</A>) # (<A HREF="#NC10_mem_used[1]">NC10_mem_used[1]</A>)))) ) );


<P> --PC9L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~0
<P><A NAME="PC9L11">PC9L11</A> = (<A HREF="#YC1L2">YC1L2</A> & (!<A HREF="#PC9_wait_latency_counter[0]">PC9_wait_latency_counter[0]</A> & (<A HREF="#MC9L1">MC9L1</A> & !<A HREF="#PC9L4">PC9L4</A>)));


<P> --NC10_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="NC10_mem_used[0]">NC10_mem_used[0]</A> = DFFEAS(<A HREF="#NC10L3">NC10L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC10L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="NC10L5">NC10L5</A> = ( <A HREF="#PC9L4">PC9L4</A> & ( <A HREF="#NC10_mem_used[0]">NC10_mem_used[0]</A> & ( (!<A HREF="#PC9_read_latency_shift_reg[0]">PC9_read_latency_shift_reg[0]</A> & (((<A HREF="#AD1L8">AD1L8</A> & <A HREF="#PC1L3">PC1L3</A>)) # (<A HREF="#NC10_mem_used[1]">NC10_mem_used[1]</A>))) ) ) ) # ( !<A HREF="#PC9L4">PC9L4</A> & ( <A HREF="#NC10_mem_used[0]">NC10_mem_used[0]</A> & ( (<A HREF="#NC10_mem_used[1]">NC10_mem_used[1]</A> & !<A HREF="#PC9_read_latency_shift_reg[0]">PC9_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#PC9L4">PC9L4</A> & ( !<A HREF="#NC10_mem_used[0]">NC10_mem_used[0]</A> & ( <A HREF="#NC10_mem_used[1]">NC10_mem_used[1]</A> ) ) ) # ( !<A HREF="#PC9L4">PC9L4</A> & ( !<A HREF="#NC10_mem_used[0]">NC10_mem_used[0]</A> & ( <A HREF="#NC10_mem_used[1]">NC10_mem_used[1]</A> ) ) );


<P> --PC9L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~1
<P><A NAME="PC9L12">PC9L12</A> = ( <A HREF="#PC9_wait_latency_counter[1]">PC9_wait_latency_counter[1]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (!<A HREF="#PC9_wait_latency_counter[0]">PC9_wait_latency_counter[0]</A> & <A HREF="#MC9L1">MC9L1</A>)) ) ) # ( !<A HREF="#PC9_wait_latency_counter[1]">PC9_wait_latency_counter[1]</A> & ( (<A HREF="#ZC1L13">ZC1L13</A> & (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#PC9_wait_latency_counter[0]">PC9_wait_latency_counter[0]</A> & <A HREF="#MC9L1">MC9L1</A>))) ) );


<P> --TC1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
<P><A NAME="TC1L1">TC1L1</A> = (<A HREF="#BD1L1">BD1L1</A> & (<A HREF="#BD1L2">BD1L2</A> & (<A HREF="#BD1L3">BD1L3</A> & <A HREF="#VC1L15">VC1L15</A>)));


<P> --SC1_src4_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid
<P><A NAME="SC1_src4_valid">SC1_src4_valid</A> = ( <A HREF="#AD1L5">AD1L5</A> & ( (<A HREF="#AD1L1">AD1L1</A> & (<A HREF="#AD1L2">AD1L2</A> & (<A HREF="#AD1L4">AD1L4</A> & <A HREF="#YC1L2">YC1L2</A>))) ) );


<P> --MD1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg~0
<P><A NAME="MD1L6">MD1L6</A> = ( <A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> & ( <A HREF="#SC1_src4_valid">SC1_src4_valid</A> & ( (<A HREF="#MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A> & ((!<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A>) # (<A HREF="#TC1L1">TC1L1</A>))) ) ) ) # ( !<A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> & ( <A HREF="#SC1_src4_valid">SC1_src4_valid</A> & ( (!<A HREF="#RE1_waitrequest">RE1_waitrequest</A> & (((!<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A>) # (!<A HREF="#TC1L1">TC1L1</A>)))) # (<A HREF="#RE1_waitrequest">RE1_waitrequest</A> & (<A HREF="#MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A> & ((!<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A>) # (<A HREF="#TC1L1">TC1L1</A>)))) ) ) ) # ( <A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> & ( !<A HREF="#SC1_src4_valid">SC1_src4_valid</A> & ( (<A HREF="#TC1L1">TC1L1</A>) # (<A HREF="#MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A>) ) ) ) # ( !<A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> & ( !<A HREF="#SC1_src4_valid">SC1_src4_valid</A> & ( (!<A HREF="#TC1L1">TC1L1</A> & (<A HREF="#MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A>)) # (<A HREF="#TC1L1">TC1L1</A> & (((<A HREF="#MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A> & !<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A>)) # (<A HREF="#RE1_waitrequest">RE1_waitrequest</A>))) ) ) );


<P> --MD1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg~1
<P><A NAME="MD1L7">MD1L7</A> = ( <A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> & ( <A HREF="#SC1_src4_valid">SC1_src4_valid</A> & ( (<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A> & <A HREF="#TC1L1">TC1L1</A>) ) ) ) # ( !<A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> & ( <A HREF="#SC1_src4_valid">SC1_src4_valid</A> & ( (!<A HREF="#RE1_waitrequest">RE1_waitrequest</A> & ((!<A HREF="#MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A>) # ((<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A> & !<A HREF="#TC1L1">TC1L1</A>)))) # (<A HREF="#RE1_waitrequest">RE1_waitrequest</A> & (((<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A> & <A HREF="#TC1L1">TC1L1</A>)))) ) ) ) # ( <A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> & ( !<A HREF="#SC1_src4_valid">SC1_src4_valid</A> & ( ((!<A HREF="#MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A> & <A HREF="#TC1L1">TC1L1</A>)) # (<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A>) ) ) ) # ( !<A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> & ( !<A HREF="#SC1_src4_valid">SC1_src4_valid</A> & ( (!<A HREF="#TC1L1">TC1L1</A> & (((<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A>)))) # (<A HREF="#TC1L1">TC1L1</A> & (<A HREF="#RE1_waitrequest">RE1_waitrequest</A> & ((!<A HREF="#MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A>) # (<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A>)))) ) ) );


<P> --YD1_W_cmp_result is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
<P> --register power-up is low

<P><A NAME="YD1_W_cmp_result">YD1_W_cmp_result</A> = DFFEAS(<A HREF="#YD1L387">YD1L387</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_ctrl_uncond_cti_non_br is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_uncond_cti_non_br">YD1_R_ctrl_uncond_cti_non_br</A> = DFFEAS(<A HREF="#YD1L296">YD1L296</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_ctrl_br_uncond is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_br_uncond">YD1_R_ctrl_br_uncond</A> = DFFEAS(<A HREF="#YD1L594">YD1L594</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L725 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
<P><A NAME="YD1L725">YD1L725</A> = (!<A HREF="#YD1_R_ctrl_uncond_cti_non_br">YD1_R_ctrl_uncond_cti_non_br</A> & (!<A HREF="#YD1_R_ctrl_br_uncond">YD1_R_ctrl_br_uncond</A> & ((!<A HREF="#YD1_W_cmp_result">YD1_W_cmp_result</A>) # (!<A HREF="#YD1_R_ctrl_br">YD1_R_ctrl_br</A>))));


<P> --YD1_R_ctrl_exception is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_exception">YD1_R_ctrl_exception</A> = DFFEAS(<A HREF="#YD1L254">YD1L254</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_ctrl_break is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_break">YD1_R_ctrl_break</A> = DFFEAS(<A HREF="#YD1L253">YD1L253</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L724 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
<P><A NAME="YD1L724">YD1L724</A> = (!<A HREF="#YD1L725">YD1L725</A> & (!<A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A> & !<A HREF="#YD1_R_ctrl_break">YD1_R_ctrl_break</A>));


<P> --YD1L723 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0
<P><A NAME="YD1L723">YD1L723</A> = (!<A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A> & <A HREF="#YD1_R_ctrl_break">YD1_R_ctrl_break</A>);


<P> --YD1L707 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~0
<P><A NAME="YD1L707">YD1L707</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L90">YD1L90</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L190">YD1L190</A>))));


<P> --YD1_W_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
<P> --register power-up is low

<P><A NAME="YD1_W_valid">YD1_W_valid</A> = DFFEAS(<A HREF="#YD1L924">YD1L924</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L706 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~1
<P><A NAME="YD1L706">YD1L706</A> = ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L86">YD1L86</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L186">YD1L186</A>))) # (<A HREF="#YD1L723">YD1L723</A>);


<P> --YD1L709 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~2
<P><A NAME="YD1L709">YD1L709</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L54">YD1L54</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L154">YD1L154</A>))));


<P> --YD1L720 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[23]~3
<P><A NAME="YD1L720">YD1L720</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L18">YD1L18</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L118">YD1L118</A>))));


<P> --YD1L721 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[24]~4
<P><A NAME="YD1L721">YD1L721</A> = ( !<A HREF="#YD1_R_ctrl_break">YD1_R_ctrl_break</A> & ( (!<A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A> & ((!<A HREF="#YD1L725">YD1L725</A> & (!<A HREF="#YD1L142">YD1L142</A>)) # (<A HREF="#YD1L725">YD1L725</A> & ((!<A HREF="#YD1L42">YD1L42</A>))))) ) );


<P> --YD1L711 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~5
<P><A NAME="YD1L711">YD1L711</A> = ( <A HREF="#YD1L724">YD1L724</A> & ( (!<A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A> & ((!<A HREF="#YD1L166">YD1L166</A>) # (<A HREF="#YD1_R_ctrl_break">YD1_R_ctrl_break</A>))) ) ) # ( !<A HREF="#YD1L724">YD1L724</A> & ( (!<A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A> & ((!<A HREF="#YD1L66">YD1L66</A>) # (<A HREF="#YD1_R_ctrl_break">YD1_R_ctrl_break</A>))) ) );


<P> --YD1L719 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[22]~6
<P><A NAME="YD1L719">YD1L719</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L46">YD1L46</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L146">YD1L146</A>))));


<P> --YD1L718 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[21]~7
<P><A NAME="YD1L718">YD1L718</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L38">YD1L38</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L138">YD1L138</A>))));


<P> --YD1L717 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[20]~8
<P><A NAME="YD1L717">YD1L717</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L34">YD1L34</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L134">YD1L134</A>))));


<P> --YD1L716 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[19]~9
<P><A NAME="YD1L716">YD1L716</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L22">YD1L22</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L122">YD1L122</A>))));


<P> --YD1L715 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[18]~10
<P><A NAME="YD1L715">YD1L715</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L14">YD1L14</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L114">YD1L114</A>))));


<P> --YD1L714 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[17]~11
<P><A NAME="YD1L714">YD1L714</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L30">YD1L30</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L130">YD1L130</A>))));


<P> --YD1L713 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[16]~12
<P><A NAME="YD1L713">YD1L713</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L26">YD1L26</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L126">YD1L126</A>))));


<P> --YD1L712 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[15]~13
<P><A NAME="YD1L712">YD1L712</A> = ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L62">YD1L62</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L162">YD1L162</A>))) # (<A HREF="#YD1L723">YD1L723</A>);


<P> --YD1L710 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~14
<P><A NAME="YD1L710">YD1L710</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L58">YD1L58</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L158">YD1L158</A>))));


<P> --YD1L708 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~15
<P><A NAME="YD1L708">YD1L708</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L50">YD1L50</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L150">YD1L150</A>))));


<P> --TC2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0
<P><A NAME="TC2L2">TC2L2</A> = (<A HREF="#PC5_read_latency_shift_reg[0]">PC5_read_latency_shift_reg[0]</A> & (<A HREF="#NC5_mem[0][84]">NC5_mem[0][84]</A> & <A HREF="#NC5_mem[0][66]">NC5_mem[0][66]</A>));


<P> --TC3L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_005|src1_valid~0
<P><A NAME="TC3L2">TC3L2</A> = (<A HREF="#PC6_read_latency_shift_reg[0]">PC6_read_latency_shift_reg[0]</A> & (<A HREF="#NC6_mem[0][84]">NC6_mem[0][84]</A> & <A HREF="#NC6_mem[0][66]">NC6_mem[0][66]</A>));


<P> --YD1L1103 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
<P><A NAME="YD1L1103">YD1L1103</A> = (!<A HREF="#YD1_W_valid">YD1_W_valid</A> & (((<A HREF="#TC3L2">TC3L2</A>) # (<A HREF="#TC2L2">TC2L2</A>)) # (<A HREF="#YD1_i_read">YD1_i_read</A>)));


<P> --VC1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~1
<P><A NAME="VC1L16">VC1L16</A> = (<A HREF="#TC1L1">TC1L1</A> & (((!<A HREF="#MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A> & !<A HREF="#SC1_src4_valid">SC1_src4_valid</A>)) # (<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A>)));


<P> --ZC2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
<P><A NAME="ZC2L2">ZC2L2</A> = (<A HREF="#ZC2_read_accepted">ZC2_read_accepted</A> & (!<A HREF="#TC2L2">TC2L2</A> & !<A HREF="#TC3L2">TC3L2</A>));


<P> --VC2L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~0
<P><A NAME="VC2L20">VC2L20</A> = (<A HREF="#VC1L15">VC1L15</A> & ((!<A HREF="#BD1L1">BD1L1</A>) # ((!<A HREF="#BD1L2">BD1L2</A>) # (!<A HREF="#BD1L3">BD1L3</A>))));


<P> --SC1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src5_valid~0
<P><A NAME="SC1L21">SC1L21</A> = (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>)));


<P> --VC2L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~1
<P><A NAME="VC2L21">VC2L21</A> = (<A HREF="#VC2L20">VC2L20</A> & (((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A> & !<A HREF="#SC1L21">SC1L21</A>)) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)));


<P> --ZC2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
<P><A NAME="ZC2L3">ZC2L3</A> = (<A HREF="#BD1L1">BD1L1</A> & (<A HREF="#BD1L2">BD1L2</A> & (<A HREF="#BD1L3">BD1L3</A> & <A HREF="#SC1L14">SC1L14</A>)));


<P> --ZC2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~2
<P><A NAME="ZC2L4">ZC2L4</A> = (!<A HREF="#YD1_i_read">YD1_i_read</A> & (!<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#TC3L2">TC3L2</A> & <A HREF="#ZC2L3">ZC2L3</A>)));


<P> --ZC2L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~3
<P><A NAME="ZC2L5">ZC2L5</A> = (<A HREF="#AC1_rst1">AC1_rst1</A> & (!<A HREF="#YD1_i_read">YD1_i_read</A> & (!<A HREF="#TC2L2">TC2L2</A> & !<A HREF="#TC3L2">TC3L2</A>)));


<P> --ZC2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~4
<P><A NAME="ZC2L6">ZC2L6</A> = (<A HREF="#ZC2L5">ZC2L5</A> & ((!<A HREF="#BD1L1">BD1L1</A>) # ((!<A HREF="#BD1L2">BD1L2</A>) # (!<A HREF="#BD1L3">BD1L3</A>))));


<P> --ZC2L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~5
<P><A NAME="ZC2L7">ZC2L7</A> = ( <A HREF="#ZC2L4">ZC2L4</A> & ( <A HREF="#ZC2L6">ZC2L6</A> & ( (((!<A HREF="#NC6_mem_used[1]">NC6_mem_used[1]</A> & <A HREF="#VC2L21">VC2L21</A>)) # (<A HREF="#ZC2L2">ZC2L2</A>)) # (<A HREF="#VC1L16">VC1L16</A>) ) ) ) # ( !<A HREF="#ZC2L4">ZC2L4</A> & ( <A HREF="#ZC2L6">ZC2L6</A> & ( ((!<A HREF="#NC6_mem_used[1]">NC6_mem_used[1]</A> & <A HREF="#VC2L21">VC2L21</A>)) # (<A HREF="#ZC2L2">ZC2L2</A>) ) ) ) # ( <A HREF="#ZC2L4">ZC2L4</A> & ( !<A HREF="#ZC2L6">ZC2L6</A> & ( (<A HREF="#ZC2L2">ZC2L2</A>) # (<A HREF="#VC1L16">VC1L16</A>) ) ) ) # ( !<A HREF="#ZC2L4">ZC2L4</A> & ( !<A HREF="#ZC2L6">ZC2L6</A> & ( <A HREF="#ZC2L2">ZC2L2</A> ) ) );


<P> --BE1_write is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
<P> --register power-up is low

<P><A NAME="BE1_write">BE1_write</A> = DFFEAS(<A HREF="#BE1L90">BE1L90</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BE1_address[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
<P> --register power-up is low

<P><A NAME="BE1_address[8]">BE1_address[8]</A> = DFFEAS(<A HREF="#VC1_src_data[46]">VC1_src_data[46]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1_jtag_ram_access is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
<P> --register power-up is low

<P><A NAME="RE1_jtag_ram_access">RE1_jtag_ram_access</A> = DFFEAS(<A HREF="#RE1L111">RE1L111</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L166 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
<P><A NAME="RE1L166">RE1L166</A> = (!<A HREF="#BE1_address[8]">BE1_address[8]</A> & <A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A>);


<P> --BE1_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
<P> --register power-up is low

<P><A NAME="BE1_read">BE1_read</A> = DFFEAS(<A HREF="#BE1L55">BE1L55</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1_avalon_ociram_readdata_ready is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
<P> --register power-up is low

<P><A NAME="RE1_avalon_ociram_readdata_ready">RE1_avalon_ociram_readdata_ready</A> = DFFEAS(<A HREF="#RE1L109">RE1L109</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L167 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
<P><A NAME="RE1L167">RE1L167</A> = ( <A HREF="#RE1_avalon_ociram_readdata_ready">RE1_avalon_ociram_readdata_ready</A> & ( (!<A HREF="#RE1_waitrequest">RE1_waitrequest</A>) # ((!<A HREF="#BE1_write">BE1_write</A> & ((!<A HREF="#BE1_read">BE1_read</A>))) # (<A HREF="#BE1_write">BE1_write</A> & (<A HREF="#RE1L166">RE1L166</A>))) ) ) # ( !<A HREF="#RE1_avalon_ociram_readdata_ready">RE1_avalon_ociram_readdata_ready</A> & ( (!<A HREF="#RE1_waitrequest">RE1_waitrequest</A>) # ((!<A HREF="#BE1_write">BE1_write</A>) # (<A HREF="#RE1L166">RE1L166</A>)) ) );


<P> --MC5L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|local_read~0
<P><A NAME="MC5L1">MC5L1</A> = ( <A HREF="#SC1_src4_valid">SC1_src4_valid</A> & ( (!<A HREF="#ZC1L12">ZC1L12</A> & (((<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A> & <A HREF="#TC1L1">TC1L1</A>)))) # (<A HREF="#ZC1L12">ZC1L12</A> & ((!<A HREF="#MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A>) # ((<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A>)))) ) ) # ( !<A HREF="#SC1_src4_valid">SC1_src4_valid</A> & ( (<A HREF="#TC1L1">TC1L1</A> & ((!<A HREF="#MD1_top_priority_reg[0]">MD1_top_priority_reg[0]</A>) # (<A HREF="#MD1_top_priority_reg[1]">MD1_top_priority_reg[1]</A>))) ) );


<P> --NC5_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="NC5_mem_used[0]">NC5_mem_used[0]</A> = DFFEAS(<A HREF="#NC5L9">NC5L9</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC5L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="NC5L11">NC5L11</A> = ( <A HREF="#NC5_mem_used[0]">NC5_mem_used[0]</A> & ( (!<A HREF="#PC5_read_latency_shift_reg[0]">PC5_read_latency_shift_reg[0]</A> & (((!<A HREF="#RE1_waitrequest">RE1_waitrequest</A> & <A HREF="#MC5L1">MC5L1</A>)) # (<A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A>))) ) ) # ( !<A HREF="#NC5_mem_used[0]">NC5_mem_used[0]</A> & ( <A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> ) );


<P> --XC2L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0]~0
<P><A NAME="XC2L33">XC2L33</A> = ( <A HREF="#MC8L8">MC8L8</A> & ( (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (((<A HREF="#YC1L2">YC1L2</A> & <A HREF="#AD1L19">AD1L19</A>)) # (<A HREF="#XC2_count[0]">XC2_count[0]</A>))) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & (((!<A HREF="#XC2_count[0]">XC2_count[0]</A>)))) ) ) # ( !<A HREF="#MC8L8">MC8L8</A> & ( <A HREF="#XC2_count[0]">XC2_count[0]</A> ) );


<P> --MD2L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg~0
<P><A NAME="MD2L5">MD2L5</A> = ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#PC6L3">PC6L3</A> & (<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A> & ((!<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>) # (<A HREF="#VC2L20">VC2L20</A>)))) # (<A HREF="#PC6L3">PC6L3</A> & (((!<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>) # (!<A HREF="#VC2L20">VC2L20</A>)))) ) ) # ( !<A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#VC2L20">VC2L20</A> & (<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>)) # (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#PC6L3">PC6L3</A>) # ((<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A> & !<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) );


<P> --MD2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg~1
<P><A NAME="MD2L6">MD2L6</A> = ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#PC6L3">PC6L3</A> & (((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & <A HREF="#VC2L20">VC2L20</A>)))) # (<A HREF="#PC6L3">PC6L3</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & !<A HREF="#VC2L20">VC2L20</A>)))) ) ) # ( !<A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#VC2L20">VC2L20</A> & (((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) # (<A HREF="#VC2L20">VC2L20</A> & (!<A HREF="#PC6L3">PC6L3</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) );


<P> --MC6L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|local_read~0
<P><A NAME="MC6L1">MC6L1</A> = ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#ZC1L12">ZC1L12</A> & (((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & <A HREF="#VC2L20">VC2L20</A>)))) # (<A HREF="#ZC1L12">ZC1L12</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) # ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) );


<P> --NC6_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="NC6_mem_used[0]">NC6_mem_used[0]</A> = DFFEAS(<A HREF="#NC6L9">NC6L9</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC6L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="NC6L11">NC6L11</A> = ( <A HREF="#NC6_mem_used[0]">NC6_mem_used[0]</A> & ( (!<A HREF="#PC6_read_latency_shift_reg[0]">PC6_read_latency_shift_reg[0]</A> & (((<A HREF="#AC1_rst1">AC1_rst1</A> & <A HREF="#MC6L1">MC6L1</A>)) # (<A HREF="#NC6_mem_used[1]">NC6_mem_used[1]</A>))) ) ) # ( !<A HREF="#NC6_mem_used[0]">NC6_mem_used[0]</A> & ( <A HREF="#NC6_mem_used[1]">NC6_mem_used[1]</A> ) );


<P> --NC9_internal_out_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid
<P> --register power-up is low

<P><A NAME="NC9_internal_out_valid">NC9_internal_out_valid</A> = DFFEAS(<A HREF="#NC9L9">NC9L9</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC9_internal_out_ready is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready
<P><A NAME="NC9_internal_out_ready">NC9_internal_out_ready</A> = (!<A HREF="#NC9_out_valid">NC9_out_valid</A>) # ((!<A HREF="#NC8_mem[0][87]">NC8_mem[0][87]</A>) # (!<A HREF="#NC8_mem_used[0]">NC8_mem_used[0]</A>));


<P> --MC8L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|WideOr0~0
<P><A NAME="MC8L1">MC8L1</A> = ( <A HREF="#YD1_d_byteenable[1]">YD1_d_byteenable[1]</A> & ( (<A HREF="#XC2_use_reg">XC2_use_reg</A> & (!<A HREF="#XC2_byteen_reg[0]">XC2_byteen_reg[0]</A> & !<A HREF="#XC2_byteen_reg[1]">XC2_byteen_reg[1]</A>)) ) ) # ( !<A HREF="#YD1_d_byteenable[1]">YD1_d_byteenable[1]</A> & ( (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (!<A HREF="#YD1_d_byteenable[0]">YD1_d_byteenable[0]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & (((!<A HREF="#XC2_byteen_reg[0]">XC2_byteen_reg[0]</A> & !<A HREF="#XC2_byteen_reg[1]">XC2_byteen_reg[1]</A>)))) ) );


<P> --MC8L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|rf_source_data[87]~0
<P><A NAME="MC8L14">MC8L14</A> = ( !<A HREF="#AD1L16">AD1L16</A> & ( !<A HREF="#AD1L17">AD1L17</A> & ( (<A HREF="#ZC1L12">ZC1L12</A> & (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#MC8L1">MC8L1</A> & !<A HREF="#AD1L3">AD1L3</A>))) ) ) );


<P> --NC8_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="NC8_mem_used[1]">NC8_mem_used[1]</A> = DFFEAS(<A HREF="#NC8L68">NC8L68</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L59">NC8L59</A>,  ,  ,  ,  );


<P> --MC8L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|comb~1
<P><A NAME="MC8L3">MC8L3</A> = (<A HREF="#NC8_mem[0][87]">NC8_mem[0][87]</A>) # (<A HREF="#NC9_out_valid">NC9_out_valid</A>);


<P> --NC8L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always0~0
<P><A NAME="NC8L1">NC8L1</A> = (!<A HREF="#NC8_mem_used[0]">NC8_mem_used[0]</A>) # (<A HREF="#MC8L3">MC8L3</A>);


<P> --NC8L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1
<P><A NAME="NC8L56">NC8L56</A> = (<A HREF="#NC8_mem_used[0]">NC8_mem_used[0]</A> & ((!<A HREF="#MC8L3">MC8L3</A>) # (<A HREF="#NC8_mem_used[1]">NC8_mem_used[1]</A>)));


<P> --NC8L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~2
<P><A NAME="NC8L57">NC8L57</A> = ( <A HREF="#MC8L8">MC8L8</A> & ( <A HREF="#NC8L56">NC8L56</A> ) ) # ( !<A HREF="#MC8L8">MC8L8</A> & ( <A HREF="#NC8L56">NC8L56</A> ) ) # ( <A HREF="#MC8L8">MC8L8</A> & ( !<A HREF="#NC8L56">NC8L56</A> & ( (!<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & (!<A HREF="#AD1L17">AD1L17</A> & <A HREF="#PC1L3">PC1L3</A>))) ) ) );


<P> --NC8_mem[1][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]
<P> --register power-up is low

<P><A NAME="NC8_mem[1][52]">NC8_mem[1][52]</A> = DFFEAS(<A HREF="#NC8L17">NC8L17</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC8L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]~0
<P><A NAME="NC8L11">NC8L11</A> = (!<A HREF="#NC8L1">NC8L1</A> & (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>)) # (<A HREF="#NC8L1">NC8L1</A> & (((!<A HREF="#NC8_mem_used[1]">NC8_mem_used[1]</A>) # (<A HREF="#NC8_mem[1][52]">NC8_mem[1][52]</A>))));


<P> --XC2_endofpacket_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg
<P> --register power-up is low

<P><A NAME="XC2_endofpacket_reg">XC2_endofpacket_reg</A> = DFFEAS(<A HREF="#XC2L53">XC2L53</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XC2L95 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0
<P><A NAME="XC2L95">XC2L95</A> = (<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#XC2_count[0]">XC2_count[0]</A> & <A HREF="#XC2_endofpacket_reg">XC2_endofpacket_reg</A>));


<P> --PC6L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~1
<P><A NAME="PC6L4">PC6L4</A> = ( <A HREF="#PC6L3">PC6L3</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#ZC1L12">ZC1L12</A> & (((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & <A HREF="#VC2L20">VC2L20</A>)))) # (<A HREF="#ZC1L12">ZC1L12</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) ) # ( <A HREF="#PC6L3">PC6L3</A> & ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) );


<P> --NC6_mem[1][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][84]
<P> --register power-up is low

<P><A NAME="NC6_mem[1][84]">NC6_mem[1][84]</A> = DFFEAS(<A HREF="#NC6L13">NC6L13</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC6L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~0
<P><A NAME="NC6L13">NC6L13</A> = ( <A HREF="#SC1L21">SC1L21</A> & ( <A HREF="#NC6_mem[1][84]">NC6_mem[1][84]</A> & ( ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & <A HREF="#VC2L20">VC2L20</A>)) # (<A HREF="#NC6_mem_used[1]">NC6_mem_used[1]</A>) ) ) ) # ( !<A HREF="#SC1L21">SC1L21</A> & ( <A HREF="#NC6_mem[1][84]">NC6_mem[1][84]</A> & ( ((<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) # (<A HREF="#NC6_mem_used[1]">NC6_mem_used[1]</A>) ) ) ) # ( <A HREF="#SC1L21">SC1L21</A> & ( !<A HREF="#NC6_mem[1][84]">NC6_mem[1][84]</A> & ( (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & (<A HREF="#VC2L20">VC2L20</A> & !<A HREF="#NC6_mem_used[1]">NC6_mem_used[1]</A>)) ) ) ) # ( !<A HREF="#SC1L21">SC1L21</A> & ( !<A HREF="#NC6_mem[1][84]">NC6_mem[1][84]</A> & ( (<A HREF="#VC2L20">VC2L20</A> & (!<A HREF="#NC6_mem_used[1]">NC6_mem_used[1]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) );


<P> --NC6L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~1
<P><A NAME="NC6L12">NC6L12</A> = (!<A HREF="#NC6_mem_used[0]">NC6_mem_used[0]</A>) # (<A HREF="#PC6_read_latency_shift_reg[0]">PC6_read_latency_shift_reg[0]</A>);


<P> --NC6_mem[1][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][66]
<P> --register power-up is low

<P><A NAME="NC6_mem[1][66]">NC6_mem[1][66]</A> = DFFEAS(<A HREF="#NC6L14">NC6L14</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC6L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~1
<P><A NAME="NC6L14">NC6L14</A> = ( <A HREF="#VC2L21">VC2L21</A> & ( <A HREF="#NC6_mem[1][66]">NC6_mem[1][66]</A> ) ) # ( !<A HREF="#VC2L21">VC2L21</A> & ( <A HREF="#NC6_mem[1][66]">NC6_mem[1][66]</A> & ( ((<A HREF="#ZC1L12">ZC1L12</A> & (<A HREF="#MD2L1">MD2L1</A> & <A HREF="#SC1L21">SC1L21</A>))) # (<A HREF="#NC6_mem_used[1]">NC6_mem_used[1]</A>) ) ) ) # ( <A HREF="#VC2L21">VC2L21</A> & ( !<A HREF="#NC6_mem[1][66]">NC6_mem[1][66]</A> & ( !<A HREF="#NC6_mem_used[1]">NC6_mem_used[1]</A> ) ) ) # ( !<A HREF="#VC2L21">VC2L21</A> & ( !<A HREF="#NC6_mem[1][66]">NC6_mem[1][66]</A> & ( (<A HREF="#ZC1L12">ZC1L12</A> & (<A HREF="#MD2L1">MD2L1</A> & (!<A HREF="#NC6_mem_used[1]">NC6_mem_used[1]</A> & <A HREF="#SC1L21">SC1L21</A>))) ) ) );


<P> --PC2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg~0
<P><A NAME="PC2L3">PC2L3</A> = ( <A HREF="#PC1L3">PC1L3</A> & ( (!<A HREF="#NC2_mem_used[1]">NC2_mem_used[1]</A> & (<A HREF="#AD1L11">AD1L11</A> & (!<A HREF="#S1L117">S1L117</A> & !<A HREF="#S1L118">S1L118</A>))) ) );


<P> --PC1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~1
<P><A NAME="PC1L4">PC1L4</A> = (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & !<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A>));


<P> --PC1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~2
<P><A NAME="PC1L5">PC1L5</A> = (<A HREF="#PC1L4">PC1L4</A> & <A HREF="#PC1L3">PC1L3</A>);


<P> --PC3L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
<P><A NAME="PC3L27">PC3L27</A> = ( <A HREF="#U1_av_waitrequest">U1_av_waitrequest</A> & ( (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#AD1L13">AD1L13</A> & (<A HREF="#PC1L3">PC1L3</A> & !<A HREF="#NC3_mem_used[1]">NC3_mem_used[1]</A>))) ) );


<P> --PC7L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg~1
<P><A NAME="PC7L13">PC7L13</A> = (<A HREF="#PC1L3">PC1L3</A> & <A HREF="#PC7L12">PC7L12</A>);


<P> --PC9L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg~0
<P><A NAME="PC9L7">PC9L7</A> = ( !<A HREF="#PC9_wait_latency_counter[1]">PC9_wait_latency_counter[1]</A> & ( (<A HREF="#PC1L3">PC1L3</A> & (<A HREF="#MC9L1">MC9L1</A> & (!<A HREF="#MC10L2">MC10L2</A> $ (!<A HREF="#PC9_wait_latency_counter[0]">PC9_wait_latency_counter[0]</A>)))) ) );


<P> --PC10L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg~0
<P><A NAME="PC10L5">PC10L5</A> = ( !<A HREF="#NC11_mem_used[1]">NC11_mem_used[1]</A> & ( !<A HREF="#PC10_wait_latency_counter[1]">PC10_wait_latency_counter[1]</A> & ( (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L9">AD1L9</A> & (!<A HREF="#MC10L2">MC10L2</A> $ (!<A HREF="#PC10_wait_latency_counter[0]">PC10_wait_latency_counter[0]</A>)))) ) ) );


<P> --PC10L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg~1
<P><A NAME="PC10L6">PC10L6</A> = (<A HREF="#PC1L3">PC1L3</A> & <A HREF="#PC10L5">PC10L5</A>);


<P> --PC5L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
<P><A NAME="PC5L36">PC5L36</A> = (<A HREF="#SC1L14">SC1L14</A> & <A HREF="#MC5L1">MC5L1</A>);


<P> --NC5_mem[1][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]
<P> --register power-up is low

<P><A NAME="NC5_mem[1][84]">NC5_mem[1][84]</A> = DFFEAS(<A HREF="#NC5L13">NC5L13</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC5L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
<P><A NAME="NC5L13">NC5L13</A> = (!<A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> & (<A HREF="#VC1L16">VC1L16</A>)) # (<A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> & ((<A HREF="#NC5_mem[1][84]">NC5_mem[1][84]</A>)));


<P> --NC5L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
<P><A NAME="NC5L12">NC5L12</A> = (!<A HREF="#NC5_mem_used[0]">NC5_mem_used[0]</A>) # (<A HREF="#PC5_read_latency_shift_reg[0]">PC5_read_latency_shift_reg[0]</A>);


<P> --NC5_mem[1][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66]
<P> --register power-up is low

<P><A NAME="NC5_mem[1][66]">NC5_mem[1][66]</A> = DFFEAS(<A HREF="#NC5L14">NC5L14</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC5L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
<P><A NAME="NC5L14">NC5L14</A> = (!<A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> & (<A HREF="#MC5L1">MC5L1</A>)) # (<A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> & ((<A HREF="#NC5_mem[1][66]">NC5_mem[1][66]</A>)));


<P> --ZC1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
<P><A NAME="ZC1L6">ZC1L6</A> = (!<A HREF="#YC1L1">YC1L1</A> & !<A HREF="#ZC1_end_begintransfer">ZC1_end_begintransfer</A>);


<P> --ZC1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1
<P><A NAME="ZC1L7">ZC1L7</A> = ( <A HREF="#SC1L6">SC1L6</A> & ( !<A HREF="#ZC1L6">ZC1L6</A> & ( !<A HREF="#AC1_rst1">AC1_rst1</A> ) ) ) # ( !<A HREF="#SC1L6">SC1L6</A> & ( !<A HREF="#ZC1L6">ZC1L6</A> & ( (!<A HREF="#AC1_rst1">AC1_rst1</A>) # ((!<A HREF="#SC1L10">SC1L10</A> & (!<A HREF="#SC1L2">SC1L2</A> & <A HREF="#SC1L4">SC1L4</A>))) ) ) );


<P> --NC2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~3
<P><A NAME="NC2L3">NC2L3</A> = (<A HREF="#NC2_mem_used[0]">NC2_mem_used[0]</A> & ((!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A>) # (<A HREF="#NC2_mem_used[1]">NC2_mem_used[1]</A>)));


<P> --NC2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~4
<P><A NAME="NC2L4">NC2L4</A> = ( <A HREF="#PC1L3">PC1L3</A> & ( <A HREF="#NC2L3">NC2L3</A> ) ) # ( !<A HREF="#PC1L3">PC1L3</A> & ( <A HREF="#NC2L3">NC2L3</A> ) ) # ( <A HREF="#PC1L3">PC1L3</A> & ( !<A HREF="#NC2L3">NC2L3</A> & ( (!<A HREF="#NC2_mem_used[1]">NC2_mem_used[1]</A> & (<A HREF="#AD1L11">AD1L11</A> & (!<A HREF="#S1L117">S1L117</A> & !<A HREF="#S1L118">S1L118</A>))) ) ) );


<P> --YD1L272 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
<P><A NAME="YD1L272">YD1L272</A> = ( <A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & ( (<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ((!<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>) # (!<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>)))) ) );


<P> --YD1_R_wr_dst_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
<P> --register power-up is low

<P><A NAME="YD1_R_wr_dst_reg">YD1_R_wr_dst_reg</A> = DFFEAS(<A HREF="#YD1_D_wr_dst_reg">YD1_D_wr_dst_reg</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_W_rf_wren is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
<P><A NAME="YD1_W_rf_wren">YD1_W_rf_wren</A> = ((<A HREF="#YD1_R_wr_dst_reg">YD1_R_wr_dst_reg</A> & <A HREF="#YD1_W_valid">YD1_W_valid</A>)) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --YD1_W_control_rd_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
<P> --register power-up is low

<P><A NAME="YD1_W_control_rd_data[0]">YD1_W_control_rd_data[0]</A> = DFFEAS(<A HREF="#YD1L390">YD1L390</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_dst_regnum[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
<P> --register power-up is low

<P><A NAME="YD1_R_dst_regnum[0]">YD1_R_dst_regnum[0]</A> = DFFEAS(<A HREF="#YD1L299">YD1L299</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_dst_regnum[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
<P> --register power-up is low

<P><A NAME="YD1_R_dst_regnum[1]">YD1_R_dst_regnum[1]</A> = DFFEAS(<A HREF="#YD1L301">YD1L301</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_dst_regnum[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
<P> --register power-up is low

<P><A NAME="YD1_R_dst_regnum[2]">YD1_R_dst_regnum[2]</A> = DFFEAS(<A HREF="#YD1L303">YD1L303</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_dst_regnum[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
<P> --register power-up is low

<P><A NAME="YD1_R_dst_regnum[3]">YD1_R_dst_regnum[3]</A> = DFFEAS(<A HREF="#YD1L305">YD1L305</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_dst_regnum[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
<P> --register power-up is low

<P><A NAME="YD1_R_dst_regnum[4]">YD1_R_dst_regnum[4]</A> = DFFEAS(<A HREF="#YD1L307">YD1L307</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_E_src2[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[0]">YD1_E_src2[0]</A> = DFFEAS(<A HREF="#YD1L815">YD1L815</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_E_src1[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[0]">YD1_E_src1[0]</A> = DFFEAS(<A HREF="#YD1L764">YD1L764</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC5_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[4]">PC5_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#BE1_readdata[4]">BE1_readdata[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_W_status_reg_pie is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
<P> --register power-up is low

<P><A NAME="YD1_W_status_reg_pie">YD1_W_status_reg_pie</A> = DFFEAS(<A HREF="#YD1L922">YD1L922</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_E_valid_from_R">YD1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --YD1_W_ipending_reg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1]
<P> --register power-up is low

<P><A NAME="YD1_W_ipending_reg[1]">YD1_W_ipending_reg[1]</A> = DFFEAS(<A HREF="#YD1L882">YD1L882</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_W_ipending_reg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
<P> --register power-up is low

<P><A NAME="YD1_W_ipending_reg[0]">YD1_W_ipending_reg[0]</A> = DFFEAS(<A HREF="#YD1_W_ipending_reg_nxt[0]">YD1_W_ipending_reg_nxt[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L1104 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req~0
<P><A NAME="YD1L1104">YD1L1104</A> = (<A HREF="#YD1_W_status_reg_pie">YD1_W_status_reg_pie</A> & ((<A HREF="#YD1_W_ipending_reg[0]">YD1_W_ipending_reg[0]</A>) # (<A HREF="#YD1_W_ipending_reg[1]">YD1_W_ipending_reg[1]</A>)));


<P> --YD1_hbreak_enabled is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
<P> --register power-up is low

<P><A NAME="YD1_hbreak_enabled">YD1_hbreak_enabled</A> = DFFEAS(<A HREF="#YD1L1098">YD1L1098</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_E_valid_from_R">YD1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --YD1_hbreak_pending is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
<P> --register power-up is low

<P><A NAME="YD1_hbreak_pending">YD1_hbreak_pending</A> = DFFEAS(<A HREF="#YD1L1100">YD1L1100</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --JE1_jtag_break is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
<P> --register power-up is low

<P><A NAME="JE1_jtag_break">JE1_jtag_break</A> = DFFEAS(<A HREF="#JE1L4">JE1L4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --YD1_wait_for_one_post_bret_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
<P> --register power-up is low

<P><A NAME="YD1_wait_for_one_post_bret_inst">YD1_wait_for_one_post_bret_inst</A> = DFFEAS(<A HREF="#YD1L1106">YD1L1106</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L1101 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
<P><A NAME="YD1L1101">YD1L1101</A> = ( <A HREF="#YD1_wait_for_one_post_bret_inst">YD1_wait_for_one_post_bret_inst</A> & ( (<A HREF="#YD1_W_valid">YD1_W_valid</A> & (!<A HREF="#YD1_hbreak_enabled">YD1_hbreak_enabled</A> & ((<A HREF="#JE1_jtag_break">JE1_jtag_break</A>) # (<A HREF="#YD1_hbreak_pending">YD1_hbreak_pending</A>)))) ) ) # ( !<A HREF="#YD1_wait_for_one_post_bret_inst">YD1_wait_for_one_post_bret_inst</A> & ( (!<A HREF="#YD1_hbreak_enabled">YD1_hbreak_enabled</A> & ((<A HREF="#JE1_jtag_break">JE1_jtag_break</A>) # (<A HREF="#YD1_hbreak_pending">YD1_hbreak_pending</A>))) ) );


<P> --YD1L331 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]~0
<P><A NAME="YD1L331">YD1L331</A> = (!<A HREF="#YD1L1104">YD1L1104</A> & !<A HREF="#YD1L1101">YD1L1101</A>);


<P> --DF1_address_reg_a[0] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|address_reg_a[0]
<P> --register power-up is low

<P><A NAME="DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> = DFFEAS(<A HREF="#VC2_src_data[51]">VC2_src_data[51]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>,  ,  ,  ,  );


<P> --GD1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
<P><A NAME="GD1L12">GD1L12</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a4">DF1_ram_block1a4</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a36">DF1_ram_block1a36</A>));


<P> --YD1L637 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~0
<P><A NAME="YD1L637">YD1L637</A> = ( <A HREF="#GD1L12">GD1L12</A> & ( (!<A HREF="#YD1L331">YD1L331</A>) # (((<A HREF="#PC5_av_readdata_pre[4]">PC5_av_readdata_pre[4]</A> & <A HREF="#TC2L2">TC2L2</A>)) # (<A HREF="#TC3L2">TC3L2</A>)) ) ) # ( !<A HREF="#GD1L12">GD1L12</A> & ( (!<A HREF="#YD1L331">YD1L331</A>) # ((<A HREF="#PC5_av_readdata_pre[4]">PC5_av_readdata_pre[4]</A> & <A HREF="#TC2L2">TC2L2</A>)) ) );


<P> --YD1L726 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
<P><A NAME="YD1L726">YD1L726</A> = (!<A HREF="#YD1_i_read">YD1_i_read</A> & ((<A HREF="#TC3L2">TC3L2</A>) # (<A HREF="#TC2L2">TC2L2</A>)));


<P> --PC5_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[0]">PC5_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#BE1_readdata[0]">BE1_readdata[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0
<P><A NAME="GD1L5">GD1L5</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a0">DF1_ram_block1a0</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a32">DF1_ram_block1a32</A>));


<P> --YD1L633 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~1
<P><A NAME="YD1L633">YD1L633</A> = ( <A HREF="#GD1L5">GD1L5</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[0]">PC5_av_readdata_pre[0]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#GD1L5">GD1L5</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[0]">PC5_av_readdata_pre[0]</A>)) ) );


<P> --PC5_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[1]">PC5_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#BE1_readdata[1]">BE1_readdata[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1
<P><A NAME="GD1L13">GD1L13</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a1">DF1_ram_block1a1</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a33">DF1_ram_block1a33</A>));


<P> --YD1L634 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~2
<P><A NAME="YD1L634">YD1L634</A> = ( <A HREF="#GD1L13">GD1L13</A> & ( (!<A HREF="#YD1L331">YD1L331</A>) # (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[1]">PC5_av_readdata_pre[1]</A>)) # (<A HREF="#TC3L2">TC3L2</A>)) ) ) # ( !<A HREF="#GD1L13">GD1L13</A> & ( (!<A HREF="#YD1L331">YD1L331</A>) # ((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[1]">PC5_av_readdata_pre[1]</A>)) ) );


<P> --PC5_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[2]">PC5_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#BE1_readdata[2]">BE1_readdata[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2
<P><A NAME="GD1L14">GD1L14</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a2">DF1_ram_block1a2</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a34">DF1_ram_block1a34</A>));


<P> --YD1L635 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~3
<P><A NAME="YD1L635">YD1L635</A> = ( <A HREF="#GD1L14">GD1L14</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[2]">PC5_av_readdata_pre[2]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#GD1L14">GD1L14</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[2]">PC5_av_readdata_pre[2]</A>)) ) );


<P> --PC5_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[3]">PC5_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#BE1_readdata[3]">BE1_readdata[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3
<P><A NAME="GD1L15">GD1L15</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a3">DF1_ram_block1a3</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a35">DF1_ram_block1a35</A>));


<P> --YD1L636 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~4
<P><A NAME="YD1L636">YD1L636</A> = ( <A HREF="#GD1L15">GD1L15</A> & ( (!<A HREF="#YD1L331">YD1L331</A>) # (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[3]">PC5_av_readdata_pre[3]</A>)) # (<A HREF="#TC3L2">TC3L2</A>)) ) ) # ( !<A HREF="#GD1L15">GD1L15</A> & ( (!<A HREF="#YD1L331">YD1L331</A>) # ((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[3]">PC5_av_readdata_pre[3]</A>)) ) );


<P> --YD1_E_src2[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[1]">YD1_E_src2[1]</A> = DFFEAS(<A HREF="#YD1L816">YD1L816</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_E_src1[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[1]">YD1_E_src1[1]</A> = DFFEAS(<A HREF="#YD1L765">YD1L765</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L478 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~23
<P><A NAME="YD1L478">YD1L478</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[1]">YD1_E_shift_rot_result[1]</A>))) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[3]">YD1_E_shift_rot_result[3]</A>));


<P> --YD1L766 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~25
<P><A NAME="YD1L766">YD1L766</A> = ( <A HREF="#DE1_q_b[2]">DE1_q_b[2]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (((!<A HREF="#YD1L797">YD1L797</A>) # (<A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1L94">YD1L94</A>)) ) ) # ( !<A HREF="#DE1_q_b[2]">DE1_q_b[2]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L797">YD1L797</A> & <A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1L94">YD1L94</A>)) ) );


<P> --YD1L817 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2
<P><A NAME="YD1L817">YD1L817</A> = ( !<A HREF="#YD1_R_ctrl_force_src2_zero">YD1_R_ctrl_force_src2_zero</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YD1L820">YD1L820</A> & (<A HREF="#YD1_D_iw[8]">YD1_D_iw[8]</A>)) # (<A HREF="#YD1L820">YD1L820</A> & ((<A HREF="#DE2_q_b[2]">DE2_q_b[2]</A>))))) ) );


<P> --YD1L479 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~24
<P><A NAME="YD1L479">YD1L479</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[2]">YD1_E_shift_rot_result[2]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[4]">YD1_E_shift_rot_result[4]</A>)));


<P> --YD1L767 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~26
<P><A NAME="YD1L767">YD1L767</A> = ( <A HREF="#DE1_q_b[3]">DE1_q_b[3]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & ((!<A HREF="#YD1L797">YD1L797</A>) # ((<A HREF="#YD1_D_iw[7]">YD1_D_iw[7]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L98">YD1L98</A>)))) ) ) # ( !<A HREF="#DE1_q_b[3]">DE1_q_b[3]</A> & ( (!<A HREF="#YD1L796">YD1L796</A> & (<A HREF="#YD1L797">YD1L797</A> & ((<A HREF="#YD1_D_iw[7]">YD1_D_iw[7]</A>)))) # (<A HREF="#YD1L796">YD1L796</A> & (((<A HREF="#YD1L98">YD1L98</A>)))) ) );


<P> --YD1L818 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~3
<P><A NAME="YD1L818">YD1L818</A> = ( <A HREF="#YD1_D_iw[9]">YD1_D_iw[9]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (!<A HREF="#YD1_R_ctrl_force_src2_zero">YD1_R_ctrl_force_src2_zero</A> & ((!<A HREF="#YD1L820">YD1L820</A>) # (<A HREF="#DE2_q_b[3]">DE2_q_b[3]</A>)))) ) ) # ( !<A HREF="#YD1_D_iw[9]">YD1_D_iw[9]</A> & ( (<A HREF="#DE2_q_b[3]">DE2_q_b[3]</A> & (<A HREF="#YD1L820">YD1L820</A> & (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & !<A HREF="#YD1_R_ctrl_force_src2_zero">YD1_R_ctrl_force_src2_zero</A>))) ) );


<P> --WB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector1~0
<P><A NAME="WB1L2">WB1L2</A> = (<A HREF="#WB1_s_serial_protocol.STATE_4_TRANSFER">WB1_s_serial_protocol.STATE_4_TRANSFER</A> & !<A HREF="#WB1L8">WB1L8</A>);


<P> --WB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector3~0
<P><A NAME="WB1L5">WB1L5</A> = ( <A HREF="#WB1L2">WB1L2</A> & ( (!<A HREF="#ZB1_middle_of_low_level">ZB1_middle_of_low_level</A>) # ((!<A HREF="#WB1_shiftreg_data[26]">WB1_shiftreg_data[26]</A>) # ((!<A HREF="#WB1_shiftreg_mask[26]">WB1_shiftreg_mask[26]</A>) # (<A HREF="#WB1_s_serial_protocol.STATE_3_START_BIT">WB1_s_serial_protocol.STATE_3_START_BIT</A>))) ) ) # ( !<A HREF="#WB1L2">WB1L2</A> & ( (<A HREF="#ZB1_middle_of_low_level">ZB1_middle_of_low_level</A> & <A HREF="#WB1_s_serial_protocol.STATE_3_START_BIT">WB1_s_serial_protocol.STATE_3_START_BIT</A>) ) );


<P> --ZB1L63 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_low_level~0
<P><A NAME="ZB1L63">ZB1L63</A> = (!<A HREF="#ZB1_clk_counter[11]">ZB1_clk_counter[11]</A> & <A HREF="#ZB1L60">ZB1L60</A>);


<P> --WB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Add0~0
<P><A NAME="WB1L1">WB1L1</A> = (<A HREF="#WB1_counter[2]">WB1_counter[2]</A> & (<A HREF="#WB1_counter[0]">WB1_counter[0]</A> & <A HREF="#WB1_counter[1]">WB1_counter[1]</A>));


<P> --WB1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always4~0
<P><A NAME="WB1L9">WB1L9</A> = (<A HREF="#ZB1_middle_of_high_level">ZB1_middle_of_high_level</A> & <A HREF="#WB1_s_serial_protocol.STATE_2_RESTART_BIT">WB1_s_serial_protocol.STATE_2_RESTART_BIT</A>);


<P> --WB1_s_serial_protocol.STATE_1_INITIALIZE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE
<P> --register power-up is low

<P><A NAME="WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> = DFFEAS(<A HREF="#WB1L30">WB1L30</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --WB1L16 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~0
<P><A NAME="WB1L16">WB1L16</A> = ( !<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_counter[4]">WB1_counter[4]</A> $ (((!<A HREF="#WB1_counter[3]">WB1_counter[3]</A>) # (!<A HREF="#WB1L1">WB1L1</A>))))) ) );


<P> --WB1L117 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19]~0
<P><A NAME="WB1L117">WB1L117</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((!<A HREF="#ZB1_middle_of_low_level">ZB1_middle_of_low_level</A>) # (!<A HREF="#WB1_s_serial_protocol.STATE_4_TRANSFER">WB1_s_serial_protocol.STATE_4_TRANSFER</A>))));


<P> --WB1L118 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19]~1
<P><A NAME="WB1L118">WB1L118</A> = ( <A HREF="#S1L64">S1L64</A> & ( <A HREF="#WB1L117">WB1L117</A> & ( ((<A HREF="#AD1L11">AD1L11</A> & (<A HREF="#ZC1L13">ZC1L13</A> & <A HREF="#S1L28">S1L28</A>))) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>) ) ) ) # ( !<A HREF="#S1L64">S1L64</A> & ( <A HREF="#WB1L117">WB1L117</A> & ( <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> ) ) ) # ( <A HREF="#S1L64">S1L64</A> & ( !<A HREF="#WB1L117">WB1L117</A> ) ) # ( !<A HREF="#S1L64">S1L64</A> & ( !<A HREF="#WB1L117">WB1L117</A> ) );


<P> --WB1L17 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~1
<P><A NAME="WB1L17">WB1L17</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((!<A HREF="#WB1_counter[3]">WB1_counter[3]</A> $ (!<A HREF="#WB1L1">WB1L1</A>)) # (<A HREF="#WB1L9">WB1L9</A>)));


<P> --WB1L18 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~2
<P><A NAME="WB1L18">WB1L18</A> = ( !<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ( (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_counter[2]">WB1_counter[2]</A> $ (((!<A HREF="#WB1_counter[0]">WB1_counter[0]</A>) # (!<A HREF="#WB1_counter[1]">WB1_counter[1]</A>))))) ) );


<P> --WB1L19 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~3
<P><A NAME="WB1L19">WB1L19</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((!<A HREF="#WB1_counter[0]">WB1_counter[0]</A>) # (<A HREF="#WB1L9">WB1L9</A>)));


<P> --WB1L20 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~4
<P><A NAME="WB1L20">WB1L20</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#WB1_counter[0]">WB1_counter[0]</A> $ (!<A HREF="#WB1_counter[1]">WB1_counter[1]</A>))));


<P> --S1L108 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~14
<P><A NAME="S1L108">S1L108</A> = ( <A HREF="#S1_control_reg[17]">S1_control_reg[17]</A> & ( <A HREF="#S1L107">S1L107</A> & ( (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & (!<A HREF="#S1L119">S1L119</A> & !<A HREF="#MC2_m0_read">MC2_m0_read</A>)) ) ) ) # ( !<A HREF="#S1_control_reg[17]">S1_control_reg[17]</A> & ( <A HREF="#S1L107">S1L107</A> & ( (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & (!<A HREF="#S1L119">S1L119</A> & (!<A HREF="#MC2_m0_read">MC2_m0_read</A> & <A HREF="#S1_control_reg[16]">S1_control_reg[16]</A>))) ) ) );


<P> --UB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~0
<P><A NAME="UB1L1">UB1L1</A> = !<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> $ (((!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>) # ((!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>) # (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>))));


<P> --UB1L38 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3]~0
<P><A NAME="UB1L38">UB1L38</A> = ( <A HREF="#S1L64">S1L64</A> & ( <A HREF="#UB1L7">UB1L7</A> ) ) # ( !<A HREF="#S1L64">S1L64</A> & ( <A HREF="#UB1L7">UB1L7</A> ) ) # ( <A HREF="#S1L64">S1L64</A> & ( !<A HREF="#UB1L7">UB1L7</A> & ( ((<A HREF="#AD1L11">AD1L11</A> & (<A HREF="#ZC1L13">ZC1L13</A> & <A HREF="#S1L28">S1L28</A>))) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>) ) ) ) # ( !<A HREF="#S1L64">S1L64</A> & ( !<A HREF="#UB1L7">UB1L7</A> & ( <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> ) ) );


<P> --UB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~1
<P><A NAME="UB1L2">UB1L2</A> = !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> $ (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>);


<P> --UB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~2
<P><A NAME="UB1L3">UB1L3</A> = !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> $ (((!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>) # (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)));


<P> --UB1L41 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address~1
<P><A NAME="UB1L41">UB1L41</A> = (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>);


<P> --UB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~3
<P><A NAME="UB1L4">UB1L4</A> = ( <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> $ (((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>) # ((!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>) # (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)))) ) ) # ( !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> ) );


<P> --UB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~4
<P><A NAME="UB1L5">UB1L5</A> = ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( !<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> $ (((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>) # ((!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>) # (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> ) ) ) # ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> ) ) ) # ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> ) ) );


<P> --AC1L44 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
<P><A NAME="AC1L44">AC1L44</A> = AMPP_FUNCTION(!<A HREF="#A1L156">A1L156</A>, !<A HREF="#A1L161">A1L161</A>, !<A HREF="#A1L151">A1L151</A>);


<P> --AC1L81 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
<P><A NAME="AC1L81">AC1L81</A> = AMPP_FUNCTION(!<A HREF="#A1L152">A1L152</A>, !<A HREF="#AC1_td_shift[0]">AC1_td_shift[0]</A>, !<A HREF="#AC1_state">AC1_state</A>, !<A HREF="#AC1_user_saw_rvalid">AC1_user_saw_rvalid</A>, !<A HREF="#AC1L44">AC1L44</A>, !<A HREF="#AC1_count[0]">AC1_count[0]</A>);


<P> --AC1_rdata[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
<P> --register power-up is low

<P><A NAME="AC1_rdata[7]">AC1_rdata[7]</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#JC1_q_b[7]">JC1_q_b[7]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#AC1L22">AC1L22</A>);


<P> --AC1L70 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
<P><A NAME="AC1L70">AC1L70</A> = AMPP_FUNCTION(!<A HREF="#AC1_count[9]">AC1_count[9]</A>, !<A HREF="#AC1_td_shift[10]">AC1_td_shift[10]</A>, !<A HREF="#AC1_rdata[7]">AC1_rdata[7]</A>);


<P> --U1_t_dav is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|t_dav
<P> --register power-up is low

<P><A NAME="U1_t_dav">U1_t_dav</A> = DFFEAS(<A HREF="#HC2_b_full">HC2_b_full</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC1_write_stalled is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
<P> --register power-up is low

<P><A NAME="AC1_write_stalled">AC1_write_stalled</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L96">AC1L96</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L97">AC1L97</A>);


<P> --AC1L71 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
<P><A NAME="AC1L71">AC1L71</A> = AMPP_FUNCTION(!<A HREF="#A1L152">A1L152</A>, !<A HREF="#AC1_state">AC1_state</A>, !<A HREF="#AC1_count[1]">AC1_count[1]</A>, !<A HREF="#AC1_user_saw_rvalid">AC1_user_saw_rvalid</A>, !<A HREF="#AC1_td_shift[9]">AC1_td_shift[9]</A>);


<P> --AC1_td_shift[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
<P> --register power-up is low

<P><A NAME="AC1_td_shift[2]">AC1_td_shift[2]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L73">AC1L73</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --AC1L72 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
<P><A NAME="AC1L72">AC1L72</A> = AMPP_FUNCTION(!<A HREF="#A1L152">A1L152</A>, !<A HREF="#AC1_count[9]">AC1_count[9]</A>, !<A HREF="#A1L156">A1L156</A>, !<A HREF="#AC1_write_stalled">AC1_write_stalled</A>, !<A HREF="#AC1L71">AC1L71</A>, !<A HREF="#AC1_td_shift[2]">AC1_td_shift[2]</A>);


<P> --AC1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
<P><A NAME="AC1L15">AC1L15</A> = AMPP_FUNCTION(!<A HREF="#A1L152">A1L152</A>, !<A HREF="#AC1_state">AC1_state</A>, !<A HREF="#A1L159">A1L159</A>, !<A HREF="#A1L156">A1L156</A>, !<A HREF="#AC1_count[8]">AC1_count[8]</A>);


<P> --AC1_rvalid0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
<P> --register power-up is low

<P><A NAME="AC1_rvalid0">AC1_rvalid0</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#AC1L42">AC1L42</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --JE1_monitor_ready is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
<P> --register power-up is low

<P><A NAME="JE1_monitor_ready">JE1_monitor_ready</A> = DFFEAS(<A HREF="#JE1L10">JE1L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1_MonDReg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[1]">RE1_MonDReg[1]</A> = DFFEAS(<A HREF="#RE1L85">RE1L85</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>,  ,  ,  ,  );


<P> --UE1L58 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
<P><A NAME="UE1L58">UE1L58</A> = ( <A HREF="#RE1_MonDReg[1]">RE1_MonDReg[1]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#A1L165">A1L165</A>) # ((<A HREF="#GE1_break_readreg[1]">GE1_break_readreg[1]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[3]">UE1_sr[3]</A>)))) ) ) # ( !<A HREF="#RE1_MonDReg[1]">RE1_MonDReg[1]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[1]">GE1_break_readreg[1]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[3]">UE1_sr[3]</A>)))) ) );


<P> --TE1_jdo[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
<P> --register power-up is low

<P><A NAME="TE1_jdo[0]">TE1_jdo[0]</A> = DFFEAS(<A HREF="#UE1_sr[0]">UE1_sr[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TE1_jdo[36] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
<P> --register power-up is low

<P><A NAME="TE1_jdo[36]">TE1_jdo[36]</A> = DFFEAS(<A HREF="#UE1_sr[36]">UE1_sr[36]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TE1_jdo[37] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
<P> --register power-up is low

<P><A NAME="TE1_jdo[37]">TE1_jdo[37]</A> = DFFEAS(<A HREF="#UE1_sr[37]">UE1_sr[37]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TE1_ir[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
<P> --register power-up is low

<P><A NAME="TE1_ir[1]">TE1_ir[1]</A> = DFFEAS(<A HREF="#A1L165">A1L165</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_jxuir">TE1_jxuir</A>,  ,  ,  ,  );


<P> --TE1_ir[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
<P> --register power-up is low

<P><A NAME="TE1_ir[0]">TE1_ir[0]</A> = DFFEAS(<A HREF="#A1L164">A1L164</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_jxuir">TE1_jxuir</A>,  ,  ,  ,  );


<P> --TE1_enable_action_strobe is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
<P> --register power-up is low

<P><A NAME="TE1_enable_action_strobe">TE1_enable_action_strobe</A> = DFFEAS(<A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --GE1L18 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~0
<P><A NAME="GE1L18">GE1L18</A> = (<A HREF="#TE1_ir[1]">TE1_ir[1]</A> & (!<A HREF="#TE1_ir[0]">TE1_ir[0]</A> & <A HREF="#TE1_enable_action_strobe">TE1_enable_action_strobe</A>));


<P> --GE1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~1
<P><A NAME="GE1L19">GE1L19</A> = (!<A HREF="#TE1_jdo[36]">TE1_jdo[36]</A> & (!<A HREF="#TE1_jdo[37]">TE1_jdo[37]</A> & <A HREF="#GE1L18">GE1L18</A>));


<P> --TE1_jdo[35] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
<P> --register power-up is low

<P><A NAME="TE1_jdo[35]">TE1_jdo[35]</A> = DFFEAS(<A HREF="#UE1_sr[35]">UE1_sr[35]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TE1L49 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
<P><A NAME="TE1L49">TE1L49</A> = (!<A HREF="#TE1_ir[1]">TE1_ir[1]</A> & (!<A HREF="#TE1_ir[0]">TE1_ir[0]</A> & <A HREF="#TE1_enable_action_strobe">TE1_enable_action_strobe</A>));


<P> --TE1_take_action_ocimem_b is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
<P><A NAME="TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> = (<A HREF="#TE1_jdo[35]">TE1_jdo[35]</A> & <A HREF="#TE1L49">TE1L49</A>);


<P> --TE1_jdo[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
<P> --register power-up is low

<P><A NAME="TE1_jdo[3]">TE1_jdo[3]</A> = DFFEAS(<A HREF="#UE1_sr[3]">UE1_sr[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --RE1_jtag_ram_rd_d1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
<P> --register power-up is low

<P><A NAME="RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> = DFFEAS(<A HREF="#RE1_jtag_ram_rd">RE1_jtag_ram_rd</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0
<P><A NAME="RE1L83">RE1L83</A> = (!<A HREF="#RE1_MonAReg[3]">RE1_MonAReg[3]</A> & (<A HREF="#RE1_MonAReg[2]">RE1_MonAReg[2]</A> & (!<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & !<A HREF="#RE1_MonAReg[4]">RE1_MonAReg[4]</A>)));


<P> --RE1L84 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1
<P><A NAME="RE1L84">RE1L84</A> = ( <A HREF="#CF1_q_a[0]">CF1_q_a[0]</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (((<A HREF="#RE1L83">RE1L83</A>) # (<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A>)))) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (<A HREF="#TE1_jdo[3]">TE1_jdo[3]</A>)) ) ) # ( !<A HREF="#CF1_q_a[0]">CF1_q_a[0]</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & ((<A HREF="#RE1L83">RE1L83</A>))) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (<A HREF="#TE1_jdo[3]">TE1_jdo[3]</A>)) ) );


<P> --RE1_jtag_rd_d1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
<P> --register power-up is low

<P><A NAME="RE1_jtag_rd_d1">RE1_jtag_rd_d1</A> = DFFEAS(<A HREF="#RE1_jtag_rd">RE1_jtag_rd</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L50 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2
<P><A NAME="RE1L50">RE1L50</A> = (!<A HREF="#TE1L49">TE1L49</A> & ((<A HREF="#RE1_jtag_rd_d1">RE1_jtag_rd_d1</A>))) # (<A HREF="#TE1L49">TE1L49</A> & (<A HREF="#TE1_jdo[35]">TE1_jdo[35]</A>));


<P> --W1L307 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~0
<P><A NAME="W1L307">W1L307</A> = (<A HREF="#W1_f_pop">W1_f_pop</A> & (<A HREF="#W1L131">W1L131</A> & <A HREF="#W1_m_state.000010000">W1_m_state.000010000</A>));


<P> --XD1_entry_1[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[0]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[0]">XD1_entry_1[0]</A> = DFFEAS(<A HREF="#XC2L54">XC2L54</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[0]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[0]">XD1_entry_0[0]</A> = DFFEAS(<A HREF="#XC2L54">XC2L54</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L103 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[0]~28
<P><A NAME="XD1L103">XD1L103</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[0]">XD1_entry_0[0]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[0]">XD1_entry_1[0]</A>));


<P> --W1_active_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[0]
<P> --register power-up is low

<P><A NAME="W1_active_data[0]">W1_active_data[0]</A> = DFFEAS(<A HREF="#XD1L103">XD1L103</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L171 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr17~0
<P><A NAME="W1L171">W1L171</A> = (!<A HREF="#W1_m_state.000010000">W1_m_state.000010000</A> & !<A HREF="#W1_m_state.000000010">W1_m_state.000000010</A>);


<P> --W1L164 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector116~0
<P><A NAME="W1L164">W1L164</A> = ( <A HREF="#W1L171">W1L171</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[0]">W1_m_data[0]</A>)) # (<A HREF="#W1L307">W1L307</A> & ((<A HREF="#XD1L103">XD1L103</A>))) ) ) # ( !<A HREF="#W1L171">W1L171</A> & ( (!<A HREF="#W1L307">W1L307</A> & ((<A HREF="#W1_active_data[0]">W1_active_data[0]</A>))) # (<A HREF="#W1L307">W1L307</A> & (<A HREF="#XD1L103">XD1L103</A>)) ) );


<P> --XD1_entry_1[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[1]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[1]">XD1_entry_1[1]</A> = DFFEAS(<A HREF="#XC2L55">XC2L55</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[1]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[1]">XD1_entry_0[1]</A> = DFFEAS(<A HREF="#XC2L55">XC2L55</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L104 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[1]~29
<P><A NAME="XD1L104">XD1L104</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[1]">XD1_entry_0[1]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[1]">XD1_entry_1[1]</A>));


<P> --W1_active_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[1]
<P> --register power-up is low

<P><A NAME="W1_active_data[1]">W1_active_data[1]</A> = DFFEAS(<A HREF="#XD1L104">XD1L104</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L163 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector115~0
<P><A NAME="W1L163">W1L163</A> = ( <A HREF="#W1_active_data[1]">W1_active_data[1]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (((!<A HREF="#W1L171">W1L171</A>)) # (<A HREF="#W1_m_data[1]">W1_m_data[1]</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L104">XD1L104</A>)))) ) ) # ( !<A HREF="#W1_active_data[1]">W1_active_data[1]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[1]">W1_m_data[1]</A> & (<A HREF="#W1L171">W1L171</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L104">XD1L104</A>)))) ) );


<P> --XD1_entry_1[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[2]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[2]">XD1_entry_1[2]</A> = DFFEAS(<A HREF="#XC2L56">XC2L56</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[2]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[2]">XD1_entry_0[2]</A> = DFFEAS(<A HREF="#XC2L56">XC2L56</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L105 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[2]~30
<P><A NAME="XD1L105">XD1L105</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[2]">XD1_entry_0[2]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[2]">XD1_entry_1[2]</A>));


<P> --W1_active_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[2]
<P> --register power-up is low

<P><A NAME="W1_active_data[2]">W1_active_data[2]</A> = DFFEAS(<A HREF="#XD1L105">XD1L105</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L162 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector114~0
<P><A NAME="W1L162">W1L162</A> = ( <A HREF="#W1_active_data[2]">W1_active_data[2]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (((!<A HREF="#W1L171">W1L171</A>)) # (<A HREF="#W1_m_data[2]">W1_m_data[2]</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L105">XD1L105</A>)))) ) ) # ( !<A HREF="#W1_active_data[2]">W1_active_data[2]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[2]">W1_m_data[2]</A> & (<A HREF="#W1L171">W1L171</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L105">XD1L105</A>)))) ) );


<P> --XD1_entry_1[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[3]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[3]">XD1_entry_1[3]</A> = DFFEAS(<A HREF="#XC2L57">XC2L57</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[3]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[3]">XD1_entry_0[3]</A> = DFFEAS(<A HREF="#XC2L57">XC2L57</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L106 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[3]~31
<P><A NAME="XD1L106">XD1L106</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[3]">XD1_entry_0[3]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[3]">XD1_entry_1[3]</A>));


<P> --W1_active_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3]
<P> --register power-up is low

<P><A NAME="W1_active_data[3]">W1_active_data[3]</A> = DFFEAS(<A HREF="#XD1L106">XD1L106</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L161 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector113~0
<P><A NAME="W1L161">W1L161</A> = ( <A HREF="#W1_active_data[3]">W1_active_data[3]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (((!<A HREF="#W1L171">W1L171</A>)) # (<A HREF="#W1_m_data[3]">W1_m_data[3]</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L106">XD1L106</A>)))) ) ) # ( !<A HREF="#W1_active_data[3]">W1_active_data[3]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[3]">W1_m_data[3]</A> & (<A HREF="#W1L171">W1L171</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L106">XD1L106</A>)))) ) );


<P> --XD1_entry_1[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[4]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[4]">XD1_entry_1[4]</A> = DFFEAS(<A HREF="#XC2L58">XC2L58</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[4]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[4]">XD1_entry_0[4]</A> = DFFEAS(<A HREF="#XC2L58">XC2L58</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L107 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[4]~32
<P><A NAME="XD1L107">XD1L107</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[4]">XD1_entry_0[4]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[4]">XD1_entry_1[4]</A>));


<P> --W1_active_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[4]
<P> --register power-up is low

<P><A NAME="W1_active_data[4]">W1_active_data[4]</A> = DFFEAS(<A HREF="#XD1L107">XD1L107</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L160 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector112~0
<P><A NAME="W1L160">W1L160</A> = ( <A HREF="#W1_active_data[4]">W1_active_data[4]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (((!<A HREF="#W1L171">W1L171</A>)) # (<A HREF="#W1_m_data[4]">W1_m_data[4]</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L107">XD1L107</A>)))) ) ) # ( !<A HREF="#W1_active_data[4]">W1_active_data[4]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[4]">W1_m_data[4]</A> & (<A HREF="#W1L171">W1L171</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L107">XD1L107</A>)))) ) );


<P> --XD1_entry_1[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[5]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[5]">XD1_entry_1[5]</A> = DFFEAS(<A HREF="#XC2L59">XC2L59</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[5]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[5]">XD1_entry_0[5]</A> = DFFEAS(<A HREF="#XC2L59">XC2L59</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L108 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[5]~33
<P><A NAME="XD1L108">XD1L108</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[5]">XD1_entry_0[5]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[5]">XD1_entry_1[5]</A>));


<P> --W1_active_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[5]
<P> --register power-up is low

<P><A NAME="W1_active_data[5]">W1_active_data[5]</A> = DFFEAS(<A HREF="#XD1L108">XD1L108</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L159 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector111~0
<P><A NAME="W1L159">W1L159</A> = ( <A HREF="#W1_active_data[5]">W1_active_data[5]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (((!<A HREF="#W1L171">W1L171</A>)) # (<A HREF="#W1_m_data[5]">W1_m_data[5]</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L108">XD1L108</A>)))) ) ) # ( !<A HREF="#W1_active_data[5]">W1_active_data[5]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[5]">W1_m_data[5]</A> & (<A HREF="#W1L171">W1L171</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L108">XD1L108</A>)))) ) );


<P> --XD1_entry_1[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[6]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[6]">XD1_entry_1[6]</A> = DFFEAS(<A HREF="#XC2L60">XC2L60</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[6]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[6]">XD1_entry_0[6]</A> = DFFEAS(<A HREF="#XC2L60">XC2L60</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L109 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[6]~34
<P><A NAME="XD1L109">XD1L109</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[6]">XD1_entry_0[6]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[6]">XD1_entry_1[6]</A>));


<P> --W1_active_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[6]
<P> --register power-up is low

<P><A NAME="W1_active_data[6]">W1_active_data[6]</A> = DFFEAS(<A HREF="#XD1L109">XD1L109</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L158 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector110~0
<P><A NAME="W1L158">W1L158</A> = ( <A HREF="#W1_active_data[6]">W1_active_data[6]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (((!<A HREF="#W1L171">W1L171</A>)) # (<A HREF="#W1_m_data[6]">W1_m_data[6]</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L109">XD1L109</A>)))) ) ) # ( !<A HREF="#W1_active_data[6]">W1_active_data[6]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[6]">W1_m_data[6]</A> & (<A HREF="#W1L171">W1L171</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L109">XD1L109</A>)))) ) );


<P> --XD1_entry_1[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[7]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[7]">XD1_entry_1[7]</A> = DFFEAS(<A HREF="#XC2L61">XC2L61</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[7]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[7]">XD1_entry_0[7]</A> = DFFEAS(<A HREF="#XC2L61">XC2L61</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L110 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[7]~35
<P><A NAME="XD1L110">XD1L110</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[7]">XD1_entry_0[7]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[7]">XD1_entry_1[7]</A>));


<P> --W1_active_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7]
<P> --register power-up is low

<P><A NAME="W1_active_data[7]">W1_active_data[7]</A> = DFFEAS(<A HREF="#XD1L110">XD1L110</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L157 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector109~0
<P><A NAME="W1L157">W1L157</A> = ( <A HREF="#W1_active_data[7]">W1_active_data[7]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (((!<A HREF="#W1L171">W1L171</A>)) # (<A HREF="#W1_m_data[7]">W1_m_data[7]</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L110">XD1L110</A>)))) ) ) # ( !<A HREF="#W1_active_data[7]">W1_active_data[7]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[7]">W1_m_data[7]</A> & (<A HREF="#W1L171">W1L171</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L110">XD1L110</A>)))) ) );


<P> --XD1_entry_1[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[8]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[8]">XD1_entry_1[8]</A> = DFFEAS(<A HREF="#XC2L62">XC2L62</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[8]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[8]">XD1_entry_0[8]</A> = DFFEAS(<A HREF="#XC2L62">XC2L62</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[8]~36
<P><A NAME="XD1L111">XD1L111</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[8]">XD1_entry_0[8]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[8]">XD1_entry_1[8]</A>));


<P> --W1_active_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8]
<P> --register power-up is low

<P><A NAME="W1_active_data[8]">W1_active_data[8]</A> = DFFEAS(<A HREF="#XD1L111">XD1L111</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L156 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector108~0
<P><A NAME="W1L156">W1L156</A> = ( <A HREF="#W1_active_data[8]">W1_active_data[8]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (((!<A HREF="#W1L171">W1L171</A>)) # (<A HREF="#W1_m_data[8]">W1_m_data[8]</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L111">XD1L111</A>)))) ) ) # ( !<A HREF="#W1_active_data[8]">W1_active_data[8]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[8]">W1_m_data[8]</A> & (<A HREF="#W1L171">W1L171</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L111">XD1L111</A>)))) ) );


<P> --XD1_entry_1[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[9]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[9]">XD1_entry_1[9]</A> = DFFEAS(<A HREF="#XC2L63">XC2L63</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[9]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[9]">XD1_entry_0[9]</A> = DFFEAS(<A HREF="#XC2L63">XC2L63</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L112 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[9]~37
<P><A NAME="XD1L112">XD1L112</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[9]">XD1_entry_0[9]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[9]">XD1_entry_1[9]</A>));


<P> --W1_active_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9]
<P> --register power-up is low

<P><A NAME="W1_active_data[9]">W1_active_data[9]</A> = DFFEAS(<A HREF="#XD1L112">XD1L112</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L155 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector107~0
<P><A NAME="W1L155">W1L155</A> = ( <A HREF="#W1_active_data[9]">W1_active_data[9]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (((!<A HREF="#W1L171">W1L171</A>)) # (<A HREF="#W1_m_data[9]">W1_m_data[9]</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L112">XD1L112</A>)))) ) ) # ( !<A HREF="#W1_active_data[9]">W1_active_data[9]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[9]">W1_m_data[9]</A> & (<A HREF="#W1L171">W1L171</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L112">XD1L112</A>)))) ) );


<P> --XD1_entry_1[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[10]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[10]">XD1_entry_1[10]</A> = DFFEAS(<A HREF="#XC2L64">XC2L64</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[10]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[10]">XD1_entry_0[10]</A> = DFFEAS(<A HREF="#XC2L64">XC2L64</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L113 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[10]~38
<P><A NAME="XD1L113">XD1L113</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[10]">XD1_entry_0[10]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[10]">XD1_entry_1[10]</A>));


<P> --W1_active_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[10]
<P> --register power-up is low

<P><A NAME="W1_active_data[10]">W1_active_data[10]</A> = DFFEAS(<A HREF="#XD1L113">XD1L113</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L154 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector106~0
<P><A NAME="W1L154">W1L154</A> = ( <A HREF="#W1_active_data[10]">W1_active_data[10]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (((!<A HREF="#W1L171">W1L171</A>)) # (<A HREF="#W1_m_data[10]">W1_m_data[10]</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L113">XD1L113</A>)))) ) ) # ( !<A HREF="#W1_active_data[10]">W1_active_data[10]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[10]">W1_m_data[10]</A> & (<A HREF="#W1L171">W1L171</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L113">XD1L113</A>)))) ) );


<P> --XD1_entry_1[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[11]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[11]">XD1_entry_1[11]</A> = DFFEAS(<A HREF="#XC2L65">XC2L65</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[11]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[11]">XD1_entry_0[11]</A> = DFFEAS(<A HREF="#XC2L65">XC2L65</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L114 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[11]~39
<P><A NAME="XD1L114">XD1L114</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[11]">XD1_entry_0[11]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[11]">XD1_entry_1[11]</A>));


<P> --W1_active_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[11]
<P> --register power-up is low

<P><A NAME="W1_active_data[11]">W1_active_data[11]</A> = DFFEAS(<A HREF="#XD1L114">XD1L114</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L153 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector105~0
<P><A NAME="W1L153">W1L153</A> = ( <A HREF="#W1_active_data[11]">W1_active_data[11]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (((!<A HREF="#W1L171">W1L171</A>)) # (<A HREF="#W1_m_data[11]">W1_m_data[11]</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L114">XD1L114</A>)))) ) ) # ( !<A HREF="#W1_active_data[11]">W1_active_data[11]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[11]">W1_m_data[11]</A> & (<A HREF="#W1L171">W1L171</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L114">XD1L114</A>)))) ) );


<P> --XD1_entry_1[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[12]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[12]">XD1_entry_1[12]</A> = DFFEAS(<A HREF="#XC2L66">XC2L66</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[12]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[12]">XD1_entry_0[12]</A> = DFFEAS(<A HREF="#XC2L66">XC2L66</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L115 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[12]~40
<P><A NAME="XD1L115">XD1L115</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[12]">XD1_entry_0[12]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[12]">XD1_entry_1[12]</A>));


<P> --W1_active_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[12]
<P> --register power-up is low

<P><A NAME="W1_active_data[12]">W1_active_data[12]</A> = DFFEAS(<A HREF="#XD1L115">XD1L115</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L152 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector104~0
<P><A NAME="W1L152">W1L152</A> = ( <A HREF="#W1_active_data[12]">W1_active_data[12]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (((!<A HREF="#W1L171">W1L171</A>)) # (<A HREF="#W1_m_data[12]">W1_m_data[12]</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L115">XD1L115</A>)))) ) ) # ( !<A HREF="#W1_active_data[12]">W1_active_data[12]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[12]">W1_m_data[12]</A> & (<A HREF="#W1L171">W1L171</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L115">XD1L115</A>)))) ) );


<P> --XD1_entry_1[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[13]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[13]">XD1_entry_1[13]</A> = DFFEAS(<A HREF="#XC2L67">XC2L67</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[13]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[13]">XD1_entry_0[13]</A> = DFFEAS(<A HREF="#XC2L67">XC2L67</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L116 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[13]~41
<P><A NAME="XD1L116">XD1L116</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[13]">XD1_entry_0[13]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[13]">XD1_entry_1[13]</A>));


<P> --W1_active_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[13]
<P> --register power-up is low

<P><A NAME="W1_active_data[13]">W1_active_data[13]</A> = DFFEAS(<A HREF="#XD1L116">XD1L116</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L151 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector103~0
<P><A NAME="W1L151">W1L151</A> = ( <A HREF="#W1_active_data[13]">W1_active_data[13]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (((!<A HREF="#W1L171">W1L171</A>)) # (<A HREF="#W1_m_data[13]">W1_m_data[13]</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L116">XD1L116</A>)))) ) ) # ( !<A HREF="#W1_active_data[13]">W1_active_data[13]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[13]">W1_m_data[13]</A> & (<A HREF="#W1L171">W1L171</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L116">XD1L116</A>)))) ) );


<P> --XD1_entry_1[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[14]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[14]">XD1_entry_1[14]</A> = DFFEAS(<A HREF="#XC2L68">XC2L68</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[14]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[14]">XD1_entry_0[14]</A> = DFFEAS(<A HREF="#XC2L68">XC2L68</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L117 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[14]~42
<P><A NAME="XD1L117">XD1L117</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[14]">XD1_entry_0[14]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[14]">XD1_entry_1[14]</A>));


<P> --W1_active_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[14]
<P> --register power-up is low

<P><A NAME="W1_active_data[14]">W1_active_data[14]</A> = DFFEAS(<A HREF="#XD1L117">XD1L117</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L150 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector102~0
<P><A NAME="W1L150">W1L150</A> = ( <A HREF="#W1_active_data[14]">W1_active_data[14]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (((!<A HREF="#W1L171">W1L171</A>)) # (<A HREF="#W1_m_data[14]">W1_m_data[14]</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L117">XD1L117</A>)))) ) ) # ( !<A HREF="#W1_active_data[14]">W1_active_data[14]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[14]">W1_m_data[14]</A> & (<A HREF="#W1L171">W1L171</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L117">XD1L117</A>)))) ) );


<P> --XD1_entry_1[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[15]
<P> --register power-up is low

<P><A NAME="XD1_entry_1[15]">XD1_entry_1[15]</A> = DFFEAS(<A HREF="#XC2L69">XC2L69</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L100">XD1L100</A>,  ,  ,  ,  );


<P> --XD1_entry_0[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[15]
<P> --register power-up is low

<P><A NAME="XD1_entry_0[15]">XD1_entry_0[15]</A> = DFFEAS(<A HREF="#XC2L69">XC2L69</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#XD1L54">XD1L54</A>,  ,  ,  ,  );


<P> --XD1L118 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[15]~43
<P><A NAME="XD1L118">XD1L118</A> = (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[15]">XD1_entry_0[15]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[15]">XD1_entry_1[15]</A>));


<P> --W1_active_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[15]
<P> --register power-up is low

<P><A NAME="W1_active_data[15]">W1_active_data[15]</A> = DFFEAS(<A HREF="#XD1L118">XD1L118</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#W1L224">W1L224</A>,  ,  ,  ,  );


<P> --W1L149 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector101~0
<P><A NAME="W1L149">W1L149</A> = ( <A HREF="#W1_active_data[15]">W1_active_data[15]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (((!<A HREF="#W1L171">W1L171</A>)) # (<A HREF="#W1_m_data[15]">W1_m_data[15]</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L118">XD1L118</A>)))) ) ) # ( !<A HREF="#W1_active_data[15]">W1_active_data[15]</A> & ( (!<A HREF="#W1L307">W1L307</A> & (<A HREF="#W1_m_data[15]">W1_m_data[15]</A> & (<A HREF="#W1L171">W1L171</A>))) # (<A HREF="#W1L307">W1L307</A> & (((<A HREF="#XD1L118">XD1L118</A>)))) ) );


<P> --WB1L67 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~0
<P><A NAME="WB1L67">WB1L67</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_data[25]">WB1_shiftreg_data[25]</A>));


<P> --WB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector1~1
<P><A NAME="WB1L3">WB1L3</A> = ( <A HREF="#WB1_shiftreg_mask[26]">WB1_shiftreg_mask[26]</A> & ( <A HREF="#WB1L2">WB1L2</A> & ( (!<A HREF="#ZB1_middle_of_high_level">ZB1_middle_of_high_level</A> & (((<A HREF="#ZB1_middle_of_low_level">ZB1_middle_of_low_level</A> & <A HREF="#WB1_shiftreg_data[26]">WB1_shiftreg_data[26]</A>)) # (<A HREF="#WB1_s_serial_protocol.STATE_2_RESTART_BIT">WB1_s_serial_protocol.STATE_2_RESTART_BIT</A>))) # (<A HREF="#ZB1_middle_of_high_level">ZB1_middle_of_high_level</A> & (<A HREF="#ZB1_middle_of_low_level">ZB1_middle_of_low_level</A> & (<A HREF="#WB1_shiftreg_data[26]">WB1_shiftreg_data[26]</A>))) ) ) ) # ( !<A HREF="#WB1_shiftreg_mask[26]">WB1_shiftreg_mask[26]</A> & ( <A HREF="#WB1L2">WB1L2</A> & ( (!<A HREF="#ZB1_middle_of_high_level">ZB1_middle_of_high_level</A> & <A HREF="#WB1_s_serial_protocol.STATE_2_RESTART_BIT">WB1_s_serial_protocol.STATE_2_RESTART_BIT</A>) ) ) ) # ( <A HREF="#WB1_shiftreg_mask[26]">WB1_shiftreg_mask[26]</A> & ( !<A HREF="#WB1L2">WB1L2</A> & ( (!<A HREF="#ZB1_middle_of_high_level">ZB1_middle_of_high_level</A> & <A HREF="#WB1_s_serial_protocol.STATE_2_RESTART_BIT">WB1_s_serial_protocol.STATE_2_RESTART_BIT</A>) ) ) ) # ( !<A HREF="#WB1_shiftreg_mask[26]">WB1_shiftreg_mask[26]</A> & ( !<A HREF="#WB1L2">WB1L2</A> & ( (!<A HREF="#ZB1_middle_of_high_level">ZB1_middle_of_high_level</A> & <A HREF="#WB1_s_serial_protocol.STATE_2_RESTART_BIT">WB1_s_serial_protocol.STATE_2_RESTART_BIT</A>) ) ) );


<P> --WB1L126 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~2
<P><A NAME="WB1L126">WB1L126</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[25]">WB1_shiftreg_mask[25]</A>));


<P> --Z1L1 is nios_system:NiosII|nios_system_pin:pin|always0~0
<P><A NAME="Z1L1">Z1L1</A> = (<A HREF="#R1L1">R1L1</A> & (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#ZC1L13">ZC1L13</A> & !<A HREF="#PC10_wait_latency_counter[0]">PC10_wait_latency_counter[0]</A>)));


<P> --Z1L3 is nios_system:NiosII|nios_system_pin:pin|data_out~0
<P><A NAME="Z1L3">Z1L3</A> = ( <A HREF="#Z1L1">Z1L1</A> & ( (!<A HREF="#MC10L1">MC10L1</A> & (((<A HREF="#Z1_data_out">Z1_data_out</A>)))) # (<A HREF="#MC10L1">MC10L1</A> & ((!<A HREF="#PC10_wait_latency_counter[1]">PC10_wait_latency_counter[1]</A> & (<A HREF="#YD1_d_writedata[0]">YD1_d_writedata[0]</A>)) # (<A HREF="#PC10_wait_latency_counter[1]">PC10_wait_latency_counter[1]</A> & ((<A HREF="#Z1_data_out">Z1_data_out</A>))))) ) ) # ( !<A HREF="#Z1L1">Z1L1</A> & ( <A HREF="#Z1_data_out">Z1_data_out</A> ) );


<P> --W1L126 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~0
<P><A NAME="W1L126">W1L126</A> = (!<A HREF="#W1_m_state.000000100">W1_m_state.000000100</A> & ((!<A HREF="#W1_m_state.000100000">W1_m_state.000100000</A>) # ((<A HREF="#W1_m_count[1]">W1_m_count[1]</A> & !<A HREF="#W1_m_count[0]">W1_m_count[0]</A>)))) # (<A HREF="#W1_m_state.000000100">W1_m_state.000000100</A> & (((<A HREF="#W1_m_count[1]">W1_m_count[1]</A> & !<A HREF="#W1_m_count[0]">W1_m_count[0]</A>))));


<P> --W1L127 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~1
<P><A NAME="W1L127">W1L127</A> = (!<A HREF="#W1_m_state.000001000">W1_m_state.000001000</A> & (!<A HREF="#W1_m_state.001000000">W1_m_state.001000000</A> & (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A> & <A HREF="#W1L126">W1L126</A>)));


<P> --W1L128 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~2
<P><A NAME="W1L128">W1L128</A> = (!<A HREF="#W1_m_state.000100000">W1_m_state.000100000</A> & (<A HREF="#W1_m_count[0]">W1_m_count[0]</A> & ((!<A HREF="#W1_m_state.000000100">W1_m_state.000000100</A>) # (!<A HREF="#W1_m_count[1]">W1_m_count[1]</A>))));


<P> --W1L129 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~3
<P><A NAME="W1L129">W1L129</A> = ( <A HREF="#W1L128">W1L128</A> & ( (!<A HREF="#W1_refresh_request">W1_refresh_request</A>) # ((!<A HREF="#W1L100">W1L100</A> & ((!<A HREF="#W1L131">W1L131</A>) # (!<A HREF="#W1_m_state.000001000">W1_m_state.000001000</A>)))) ) );


<P> --W1L130 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~4
<P><A NAME="W1L130">W1L130</A> = ( <A HREF="#W1L129">W1L129</A> ) # ( !<A HREF="#W1L129">W1L129</A> & ( (<A HREF="#W1L127">W1L127</A> & (((!<A HREF="#W1_m_state.000010000">W1_m_state.000010000</A> & !<A HREF="#W1L116">W1L116</A>)) # (<A HREF="#W1L121">W1L121</A>))) ) );


<P> --NC8_mem_used[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]
<P> --register power-up is low

<P><A NAME="NC8_mem_used[5]">NC8_mem_used[5]</A> = DFFEAS(<A HREF="#NC8L69">NC8L69</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L59">NC8L59</A>,  ,  ,  ,  );


<P> --NC8L67 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~3
<P><A NAME="NC8L67">NC8L67</A> = ( <A HREF="#NC8_mem_used[5]">NC8_mem_used[5]</A> & ( ((<A HREF="#AD1L19">AD1L19</A> & (<A HREF="#PC1L3">PC1L3</A> & <A HREF="#MC8L8">MC8L8</A>))) # (<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A>) ) ) # ( !<A HREF="#NC8_mem_used[5]">NC8_mem_used[5]</A> & ( <A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> ) );


<P> --NC8L59 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4
<P><A NAME="NC8L59">NC8L59</A> = ( <A HREF="#MC8L8">MC8L8</A> & ( <A HREF="#MC8L2">MC8L2</A> & ( (((!<A HREF="#PC1L3">PC1L3</A>) # (<A HREF="#AD1L17">AD1L17</A>)) # (<A HREF="#AD1L16">AD1L16</A>)) # (<A HREF="#AD1L3">AD1L3</A>) ) ) ) # ( !<A HREF="#MC8L8">MC8L8</A> & ( <A HREF="#MC8L2">MC8L2</A> ) ) # ( <A HREF="#MC8L8">MC8L8</A> & ( !<A HREF="#MC8L2">MC8L2</A> & ( (!<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & (!<A HREF="#AD1L17">AD1L17</A> & <A HREF="#PC1L3">PC1L3</A>))) ) ) );


<P> --YD1L431 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~2
<P><A NAME="YD1L431">YD1L431</A> = (!<A HREF="#YD1L278">YD1L278</A> & (((!<A HREF="#YD1L194">YD1L194</A> & <A HREF="#YD1L198">YD1L198</A>)) # (<A HREF="#YD1L280">YD1L280</A>))) # (<A HREF="#YD1L278">YD1L278</A> & (((!<A HREF="#YD1L280">YD1L280</A>) # (<A HREF="#YD1L198">YD1L198</A>))));


<P> --YD1L432 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~3
<P><A NAME="YD1L432">YD1L432</A> = (!<A HREF="#YD1L278">YD1L278</A> & (((<A HREF="#YD1L194">YD1L194</A> & <A HREF="#YD1L198">YD1L198</A>)) # (<A HREF="#YD1L280">YD1L280</A>))) # (<A HREF="#YD1L278">YD1L278</A> & (((!<A HREF="#YD1L280">YD1L280</A>) # (<A HREF="#YD1L198">YD1L198</A>))));


<P> --W1_WideOr6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr6
<P><A NAME="W1_WideOr6">W1_WideOr6</A> = (!<A HREF="#W1_i_state.101">W1_i_state.101</A> & (<A HREF="#W1_i_state.000">W1_i_state.000</A> & !<A HREF="#W1_i_state.011">W1_i_state.011</A>));


<P> --W1_i_refs[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]
<P> --register power-up is low

<P><A NAME="W1_i_refs[2]">W1_i_refs[2]</A> = DFFEAS(<A HREF="#W1L64">W1L64</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  );


<P> --W1_i_refs[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]
<P> --register power-up is low

<P><A NAME="W1_i_refs[1]">W1_i_refs[1]</A> = DFFEAS(<A HREF="#W1L65">W1L65</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  );


<P> --W1_i_refs[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]
<P> --register power-up is low

<P><A NAME="W1_i_refs[0]">W1_i_refs[0]</A> = DFFEAS(<A HREF="#W1L66">W1L66</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  );


<P> --W1L76 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector18~0
<P><A NAME="W1L76">W1L76</A> = (!<A HREF="#W1_i_refs[2]">W1_i_refs[2]</A> & (!<A HREF="#W1_i_refs[1]">W1_i_refs[1]</A> & <A HREF="#W1_i_refs[0]">W1_i_refs[0]</A>));


<P> --W1L77 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector18~1
<P><A NAME="W1L77">W1L77</A> = (!<A HREF="#W1_i_state.010">W1_i_state.010</A> & (<A HREF="#W1_i_next.111">W1_i_next.111</A> & (!<A HREF="#W1_WideOr6">W1_WideOr6</A>))) # (<A HREF="#W1_i_state.010">W1_i_state.010</A> & (((<A HREF="#W1_i_next.111">W1_i_next.111</A> & !<A HREF="#W1_WideOr6">W1_WideOr6</A>)) # (<A HREF="#W1L76">W1L76</A>)));


<P> --W1_i_count[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]
<P> --register power-up is low

<P><A NAME="W1_i_count[0]">W1_i_count[0]</A> = DFFEAS(<A HREF="#W1L239">W1L239</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L72 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector13~0
<P><A NAME="W1L72">W1L72</A> = (<A HREF="#W1_i_state.011">W1_i_state.011</A> & ((<A HREF="#W1_i_count[0]">W1_i_count[0]</A>) # (<A HREF="#W1_i_count[1]">W1_i_count[1]</A>)));


<P> --W1L73 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector13~1
<P><A NAME="W1L73">W1L73</A> = ( <A HREF="#W1L72">W1L72</A> & ( (<A HREF="#W1_i_count[2]">W1_i_count[2]</A>) # (<A HREF="#W1_i_state.111">W1_i_state.111</A>) ) ) # ( !<A HREF="#W1L72">W1L72</A> & ( ((<A HREF="#W1_i_count[2]">W1_i_count[2]</A> & ((!<A HREF="#W1_i_state.000">W1_i_state.000</A>) # (<A HREF="#W1_i_state.101">W1_i_state.101</A>)))) # (<A HREF="#W1_i_state.111">W1_i_state.111</A>) ) );


<P> --W1L238 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]~0
<P><A NAME="W1L238">W1L238</A> = ( <A HREF="#W1_i_count[1]">W1_i_count[1]</A> & ( (!<A HREF="#W1_i_state.101">W1_i_state.101</A> & <A HREF="#W1_i_state.000">W1_i_state.000</A>) ) ) # ( !<A HREF="#W1_i_count[1]">W1_i_count[1]</A> & ( (!<A HREF="#W1_i_state.101">W1_i_state.101</A> & (<A HREF="#W1_i_state.000">W1_i_state.000</A> & ((!<A HREF="#W1_i_state.011">W1_i_state.011</A>) # (<A HREF="#W1_i_count[2]">W1_i_count[2]</A>)))) ) );


<P> --W1L241 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]~1
<P><A NAME="W1L241">W1L241</A> = ( <A HREF="#W1L238">W1L238</A> & ( (!<A HREF="#W1_i_state.011">W1_i_state.011</A> & (<A HREF="#W1_i_state.010">W1_i_state.010</A>)) # (<A HREF="#W1_i_state.011">W1_i_state.011</A> & ((!<A HREF="#W1_i_count[1]">W1_i_count[1]</A> $ (<A HREF="#W1_i_count[0]">W1_i_count[0]</A>)))) ) ) # ( !<A HREF="#W1L238">W1L238</A> & ( <A HREF="#W1_i_count[1]">W1_i_count[1]</A> ) );


<P> --BB1_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
<P> --register power-up is low

<P><A NAME="BB1_altera_reset_synchronizer_int_chain[1]">BB1_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#BB1_altera_reset_synchronizer_int_chain[0]">BB1_altera_reset_synchronizer_int_chain[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BB1_r_sync_rst_chain[3] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
<P> --register power-up is low

<P><A NAME="BB1_r_sync_rst_chain[3]">BB1_r_sync_rst_chain[3]</A> = DFFEAS(<A HREF="#BB1_altera_reset_synchronizer_int_chain[2]">BB1_altera_reset_synchronizer_int_chain[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BB1L18 is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain~1
<P><A NAME="BB1L18">BB1L18</A> = (<A HREF="#BB1_altera_reset_synchronizer_int_chain[2]">BB1_altera_reset_synchronizer_int_chain[2]</A> & <A HREF="#BB1_r_sync_rst_chain[3]">BB1_r_sync_rst_chain[3]</A>);


<P> --W1L75 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector17~0
<P><A NAME="W1L75">W1L75</A> = ((<A HREF="#W1_i_next.101">W1_i_next.101</A> & !<A HREF="#W1_WideOr6">W1_WideOr6</A>)) # (<A HREF="#W1_i_state.111">W1_i_state.111</A>);


<P> --W1L244 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000~0
<P><A NAME="W1L244">W1L244</A> = (<A HREF="#W1_WideOr6">W1_WideOr6</A>) # (<A HREF="#W1_i_next.000">W1_i_next.000</A>);


<P> --W1L74 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector16~0
<P><A NAME="W1L74">W1L74</A> = ( <A HREF="#W1L76">W1L76</A> & ( ((<A HREF="#W1_i_next.010">W1_i_next.010</A> & !<A HREF="#W1_WideOr6">W1_WideOr6</A>)) # (<A HREF="#W1_i_state.001">W1_i_state.001</A>) ) ) # ( !<A HREF="#W1L76">W1L76</A> & ( (((<A HREF="#W1_i_next.010">W1_i_next.010</A> & !<A HREF="#W1_WideOr6">W1_WideOr6</A>)) # (<A HREF="#W1_i_state.010">W1_i_state.010</A>)) # (<A HREF="#W1_i_state.001">W1_i_state.001</A>) ) );


<P> --NB3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~0
<P><A NAME="NB3L4">NB3L4</A> = (<A HREF="#SB3_counter_reg_bit[6]">SB3_counter_reg_bit[6]</A> & (<A HREF="#SB3_counter_reg_bit[5]">SB3_counter_reg_bit[5]</A> & (<A HREF="#SB3_counter_reg_bit[4]">SB3_counter_reg_bit[4]</A> & <A HREF="#SB3_counter_reg_bit[3]">SB3_counter_reg_bit[3]</A>)));


<P> --NB3L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~1
<P><A NAME="NB3L5">NB3L5</A> = (<A HREF="#SB3_counter_reg_bit[2]">SB3_counter_reg_bit[2]</A> & (<A HREF="#SB3_counter_reg_bit[1]">SB3_counter_reg_bit[1]</A> & (<A HREF="#SB3_counter_reg_bit[0]">SB3_counter_reg_bit[0]</A> & <A HREF="#NB3L4">NB3L4</A>)));


<P> --NB3L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~2
<P><A NAME="NB3L6">NB3L6</A> = ( <A HREF="#NB3L5">NB3L5</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((<A HREF="#HB1L68">HB1L68</A>) # (<A HREF="#NB3_full_dff">NB3_full_dff</A>))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#NB3_full_dff">NB3_full_dff</A> & <A HREF="#HB1L68">HB1L68</A>)))) ) ) # ( !<A HREF="#NB3L5">NB3L5</A> & ( (<A HREF="#R1L6">R1L6</A> & (<A HREF="#NB3_full_dff">NB3_full_dff</A> & (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> $ (<A HREF="#HB1L68">HB1L68</A>)))) ) );


<P> --TB3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0
<P><A NAME="TB3L1">TB3L1</A> = (!<A HREF="#R1L6">R1L6</A>) # ((<A HREF="#ZC1L13">ZC1L13</A> & (<A HREF="#HB1L66">HB1L66</A> & <A HREF="#HB1L67">HB1L67</A>)));


<P> --NB3L9 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0
<P><A NAME="NB3L9">NB3L9</A> = (<A HREF="#R1L6">R1L6</A> & <A HREF="#NB3L22">NB3L22</A>);


<P> --NB3L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0
<P><A NAME="NB3L30">NB3L30</A> = (<A HREF="#R1L6">R1L6</A> & !<A HREF="#NB3_rd_ptr_lsb">NB3_rd_ptr_lsb</A>);


<P> --NB3L31 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1
<P><A NAME="NB3L31">NB3L31</A> = (!<A HREF="#R1L6">R1L6</A>) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A>);


<P> --RB3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0
<P><A NAME="RB3L1">RB3L1</A> = (!<A HREF="#R1L6">R1L6</A>) # ((<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & !<A HREF="#NB3_rd_ptr_lsb">NB3_rd_ptr_lsb</A>));


<P> --NB3L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1
<P><A NAME="NB3L11">NB3L11</A> = (<A HREF="#R1L6">R1L6</A> & <A HREF="#NB3L23">NB3L23</A>);


<P> --NB3L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2
<P><A NAME="NB3L13">NB3L13</A> = (<A HREF="#R1L6">R1L6</A> & <A HREF="#NB3L24">NB3L24</A>);


<P> --NB3L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3
<P><A NAME="NB3L15">NB3L15</A> = (<A HREF="#R1L6">R1L6</A> & <A HREF="#NB3L25">NB3L25</A>);


<P> --NB3L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4
<P><A NAME="NB3L17">NB3L17</A> = (<A HREF="#R1L6">R1L6</A> & <A HREF="#NB3L26">NB3L26</A>);


<P> --NB3L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5
<P><A NAME="NB3L19">NB3L19</A> = (<A HREF="#R1L6">R1L6</A> & <A HREF="#NB3L27">NB3L27</A>);


<P> --NB3L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6
<P><A NAME="NB3L21">NB3L21</A> = (<A HREF="#R1L6">R1L6</A> & <A HREF="#NB3L28">NB3L28</A>);


<P> --NB3L36 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0
<P><A NAME="NB3L36">NB3L36</A> = ( <A HREF="#NB3_usedw_is_0_dff">NB3_usedw_is_0_dff</A> & ( <A HREF="#NB3_usedw_is_2_dff">NB3_usedw_is_2_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (!<A HREF="#HB1L68">HB1L68</A> & <A HREF="#NB3_usedw_is_1_dff">NB3_usedw_is_1_dff</A>)) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L68">HB1L68</A>) # (<A HREF="#NB3_usedw_is_1_dff">NB3_usedw_is_1_dff</A>))))) ) ) ) # ( !<A HREF="#NB3_usedw_is_0_dff">NB3_usedw_is_0_dff</A> & ( <A HREF="#NB3_usedw_is_2_dff">NB3_usedw_is_2_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> $ (!<A HREF="#HB1L68">HB1L68</A>)) # (<A HREF="#NB3_usedw_is_1_dff">NB3_usedw_is_1_dff</A>))) ) ) ) # ( <A HREF="#NB3_usedw_is_0_dff">NB3_usedw_is_0_dff</A> & ( !<A HREF="#NB3_usedw_is_2_dff">NB3_usedw_is_2_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & (<A HREF="#NB3_usedw_is_1_dff">NB3_usedw_is_1_dff</A> & (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> $ (<A HREF="#HB1L68">HB1L68</A>)))) ) ) ) # ( !<A HREF="#NB3_usedw_is_0_dff">NB3_usedw_is_0_dff</A> & ( !<A HREF="#NB3_usedw_is_2_dff">NB3_usedw_is_2_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((<A HREF="#NB3_usedw_is_1_dff">NB3_usedw_is_1_dff</A>) # (<A HREF="#HB1L68">HB1L68</A>))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L68">HB1L68</A> & <A HREF="#NB3_usedw_is_1_dff">NB3_usedw_is_1_dff</A>)))) ) ) );


<P> --NB3L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0
<P><A NAME="NB3L35">NB3L35</A> = ( <A HREF="#NB3_usedw_is_0_dff">NB3_usedw_is_0_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A>) # ((!<A HREF="#NB3_usedw_is_1_dff">NB3_usedw_is_1_dff</A>) # (<A HREF="#HB1L68">HB1L68</A>)))) ) ) # ( !<A HREF="#NB3_usedw_is_0_dff">NB3_usedw_is_0_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L68">HB1L68</A>)) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (!<A HREF="#HB1L68">HB1L68</A> & !<A HREF="#NB3_usedw_is_1_dff">NB3_usedw_is_1_dff</A>)))) ) );


<P> --NB3L37 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0
<P><A NAME="NB3L37">NB3L37</A> = (!<A HREF="#SB3_counter_reg_bit[6]">SB3_counter_reg_bit[6]</A> & (!<A HREF="#SB3_counter_reg_bit[5]">SB3_counter_reg_bit[5]</A> & (!<A HREF="#SB3_counter_reg_bit[4]">SB3_counter_reg_bit[4]</A> & !<A HREF="#SB3_counter_reg_bit[3]">SB3_counter_reg_bit[3]</A>)));


<P> --NB3L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~1
<P><A NAME="NB3L38">NB3L38</A> = (!<A HREF="#SB3_counter_reg_bit[2]">SB3_counter_reg_bit[2]</A> & (<A HREF="#SB3_counter_reg_bit[1]">SB3_counter_reg_bit[1]</A> & (<A HREF="#SB3_counter_reg_bit[0]">SB3_counter_reg_bit[0]</A> & <A HREF="#NB3L37">NB3L37</A>)));


<P> --NB3L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~2
<P><A NAME="NB3L39">NB3L39</A> = ( <A HREF="#NB3_usedw_is_2_dff">NB3_usedw_is_2_dff</A> & ( <A HREF="#NB3L38">NB3L38</A> & ( (<A HREF="#R1L6">R1L6</A> & (((!<A HREF="#HB1L68">HB1L68</A>) # (<A HREF="#NB3_usedw_is_1_dff">NB3_usedw_is_1_dff</A>)) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A>))) ) ) ) # ( !<A HREF="#NB3_usedw_is_2_dff">NB3_usedw_is_2_dff</A> & ( <A HREF="#NB3L38">NB3L38</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L68">HB1L68</A> & <A HREF="#NB3_usedw_is_1_dff">NB3_usedw_is_1_dff</A>)) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (!<A HREF="#HB1L68">HB1L68</A>)))) ) ) ) # ( <A HREF="#NB3_usedw_is_2_dff">NB3_usedw_is_2_dff</A> & ( !<A HREF="#NB3L38">NB3L38</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L68">HB1L68</A>) # (<A HREF="#NB3_usedw_is_1_dff">NB3_usedw_is_1_dff</A>))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L68">HB1L68</A>)))) ) ) ) # ( !<A HREF="#NB3_usedw_is_2_dff">NB3_usedw_is_2_dff</A> & ( !<A HREF="#NB3L38">NB3L38</A> & ( (<A HREF="#R1L6">R1L6</A> & (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L68">HB1L68</A> & <A HREF="#NB3_usedw_is_1_dff">NB3_usedw_is_1_dff</A>))) ) ) );


<P> --NB4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~0
<P><A NAME="NB4L4">NB4L4</A> = (<A HREF="#SB4_counter_reg_bit[6]">SB4_counter_reg_bit[6]</A> & (<A HREF="#SB4_counter_reg_bit[5]">SB4_counter_reg_bit[5]</A> & (<A HREF="#SB4_counter_reg_bit[4]">SB4_counter_reg_bit[4]</A> & <A HREF="#SB4_counter_reg_bit[3]">SB4_counter_reg_bit[3]</A>)));


<P> --NB4L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~1
<P><A NAME="NB4L5">NB4L5</A> = (<A HREF="#SB4_counter_reg_bit[2]">SB4_counter_reg_bit[2]</A> & (<A HREF="#SB4_counter_reg_bit[1]">SB4_counter_reg_bit[1]</A> & (<A HREF="#SB4_counter_reg_bit[0]">SB4_counter_reg_bit[0]</A> & <A HREF="#NB4L4">NB4L4</A>)));


<P> --NB4L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~2
<P><A NAME="NB4L6">NB4L6</A> = ( <A HREF="#NB4L5">NB4L5</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#HB1L70">HB1L70</A>) # (<A HREF="#NB4_full_dff">NB4_full_dff</A>))) # (<A HREF="#HB1L122">HB1L122</A> & (<A HREF="#NB4_full_dff">NB4_full_dff</A> & <A HREF="#HB1L70">HB1L70</A>)))) ) ) # ( !<A HREF="#NB4L5">NB4L5</A> & ( (<A HREF="#R1L6">R1L6</A> & (<A HREF="#NB4_full_dff">NB4_full_dff</A> & (!<A HREF="#HB1L122">HB1L122</A> $ (<A HREF="#HB1L70">HB1L70</A>)))) ) );


<P> --NB4L36 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0
<P><A NAME="NB4L36">NB4L36</A> = ( <A HREF="#NB4_usedw_is_0_dff">NB4_usedw_is_0_dff</A> & ( <A HREF="#NB4_usedw_is_2_dff">NB4_usedw_is_2_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1L122">HB1L122</A> & (!<A HREF="#HB1L70">HB1L70</A> & <A HREF="#NB4_usedw_is_1_dff">NB4_usedw_is_1_dff</A>)) # (<A HREF="#HB1L122">HB1L122</A> & ((!<A HREF="#HB1L70">HB1L70</A>) # (<A HREF="#NB4_usedw_is_1_dff">NB4_usedw_is_1_dff</A>))))) ) ) ) # ( !<A HREF="#NB4_usedw_is_0_dff">NB4_usedw_is_0_dff</A> & ( <A HREF="#NB4_usedw_is_2_dff">NB4_usedw_is_2_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1L122">HB1L122</A> $ (!<A HREF="#HB1L70">HB1L70</A>)) # (<A HREF="#NB4_usedw_is_1_dff">NB4_usedw_is_1_dff</A>))) ) ) ) # ( <A HREF="#NB4_usedw_is_0_dff">NB4_usedw_is_0_dff</A> & ( !<A HREF="#NB4_usedw_is_2_dff">NB4_usedw_is_2_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & (<A HREF="#NB4_usedw_is_1_dff">NB4_usedw_is_1_dff</A> & (!<A HREF="#HB1L122">HB1L122</A> $ (<A HREF="#HB1L70">HB1L70</A>)))) ) ) ) # ( !<A HREF="#NB4_usedw_is_0_dff">NB4_usedw_is_0_dff</A> & ( !<A HREF="#NB4_usedw_is_2_dff">NB4_usedw_is_2_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#NB4_usedw_is_1_dff">NB4_usedw_is_1_dff</A>) # (<A HREF="#HB1L70">HB1L70</A>))) # (<A HREF="#HB1L122">HB1L122</A> & (<A HREF="#HB1L70">HB1L70</A> & <A HREF="#NB4_usedw_is_1_dff">NB4_usedw_is_1_dff</A>)))) ) ) );


<P> --NB4L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0
<P><A NAME="NB4L35">NB4L35</A> = ( <A HREF="#NB4_usedw_is_0_dff">NB4_usedw_is_0_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # ((!<A HREF="#NB4_usedw_is_1_dff">NB4_usedw_is_1_dff</A>) # (<A HREF="#HB1L70">HB1L70</A>)))) ) ) # ( !<A HREF="#NB4_usedw_is_0_dff">NB4_usedw_is_0_dff</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1L122">HB1L122</A> & (<A HREF="#HB1L70">HB1L70</A>)) # (<A HREF="#HB1L122">HB1L122</A> & (!<A HREF="#HB1L70">HB1L70</A> & !<A HREF="#NB4_usedw_is_1_dff">NB4_usedw_is_1_dff</A>)))) ) );


<P> --NB4L37 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0
<P><A NAME="NB4L37">NB4L37</A> = (!<A HREF="#SB4_counter_reg_bit[6]">SB4_counter_reg_bit[6]</A> & (!<A HREF="#SB4_counter_reg_bit[5]">SB4_counter_reg_bit[5]</A> & (!<A HREF="#SB4_counter_reg_bit[4]">SB4_counter_reg_bit[4]</A> & !<A HREF="#SB4_counter_reg_bit[3]">SB4_counter_reg_bit[3]</A>)));


<P> --NB4L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~1
<P><A NAME="NB4L38">NB4L38</A> = (!<A HREF="#SB4_counter_reg_bit[2]">SB4_counter_reg_bit[2]</A> & (<A HREF="#SB4_counter_reg_bit[1]">SB4_counter_reg_bit[1]</A> & (<A HREF="#SB4_counter_reg_bit[0]">SB4_counter_reg_bit[0]</A> & <A HREF="#NB4L37">NB4L37</A>)));


<P> --NB4L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~2
<P><A NAME="NB4L39">NB4L39</A> = ( <A HREF="#NB4_usedw_is_2_dff">NB4_usedw_is_2_dff</A> & ( <A HREF="#NB4L38">NB4L38</A> & ( (<A HREF="#R1L6">R1L6</A> & (((!<A HREF="#HB1L70">HB1L70</A>) # (<A HREF="#NB4_usedw_is_1_dff">NB4_usedw_is_1_dff</A>)) # (<A HREF="#HB1L122">HB1L122</A>))) ) ) ) # ( !<A HREF="#NB4_usedw_is_2_dff">NB4_usedw_is_2_dff</A> & ( <A HREF="#NB4L38">NB4L38</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1L122">HB1L122</A> & (<A HREF="#HB1L70">HB1L70</A> & <A HREF="#NB4_usedw_is_1_dff">NB4_usedw_is_1_dff</A>)) # (<A HREF="#HB1L122">HB1L122</A> & (!<A HREF="#HB1L70">HB1L70</A>)))) ) ) ) # ( <A HREF="#NB4_usedw_is_2_dff">NB4_usedw_is_2_dff</A> & ( !<A HREF="#NB4L38">NB4L38</A> & ( (<A HREF="#R1L6">R1L6</A> & ((!<A HREF="#HB1L122">HB1L122</A> & ((!<A HREF="#HB1L70">HB1L70</A>) # (<A HREF="#NB4_usedw_is_1_dff">NB4_usedw_is_1_dff</A>))) # (<A HREF="#HB1L122">HB1L122</A> & (<A HREF="#HB1L70">HB1L70</A>)))) ) ) ) # ( !<A HREF="#NB4_usedw_is_2_dff">NB4_usedw_is_2_dff</A> & ( !<A HREF="#NB4L38">NB4L38</A> & ( (<A HREF="#R1L6">R1L6</A> & (!<A HREF="#HB1L122">HB1L122</A> & (<A HREF="#HB1L70">HB1L70</A> & <A HREF="#NB4_usedw_is_1_dff">NB4_usedw_is_1_dff</A>))) ) ) );


<P> --TB4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0
<P><A NAME="TB4L1">TB4L1</A> = (!<A HREF="#R1L6">R1L6</A>) # ((<A HREF="#ZC1L13">ZC1L13</A> & (<A HREF="#HB1L66">HB1L66</A> & <A HREF="#HB1L69">HB1L69</A>)));


<P> --NB4L9 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0
<P><A NAME="NB4L9">NB4L9</A> = (<A HREF="#R1L6">R1L6</A> & <A HREF="#NB4L22">NB4L22</A>);


<P> --NB4L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0
<P><A NAME="NB4L30">NB4L30</A> = (<A HREF="#R1L6">R1L6</A> & !<A HREF="#NB4_rd_ptr_lsb">NB4_rd_ptr_lsb</A>);


<P> --NB4L31 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1
<P><A NAME="NB4L31">NB4L31</A> = (!<A HREF="#R1L6">R1L6</A>) # (<A HREF="#HB1L122">HB1L122</A>);


<P> --RB4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0
<P><A NAME="RB4L1">RB4L1</A> = (!<A HREF="#R1L6">R1L6</A>) # ((<A HREF="#HB1L122">HB1L122</A> & !<A HREF="#NB4_rd_ptr_lsb">NB4_rd_ptr_lsb</A>));


<P> --NB4L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1
<P><A NAME="NB4L11">NB4L11</A> = (<A HREF="#R1L6">R1L6</A> & <A HREF="#NB4L23">NB4L23</A>);


<P> --NB4L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2
<P><A NAME="NB4L13">NB4L13</A> = (<A HREF="#R1L6">R1L6</A> & <A HREF="#NB4L24">NB4L24</A>);


<P> --NB4L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3
<P><A NAME="NB4L15">NB4L15</A> = (<A HREF="#R1L6">R1L6</A> & <A HREF="#NB4L25">NB4L25</A>);


<P> --NB4L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4
<P><A NAME="NB4L17">NB4L17</A> = (<A HREF="#R1L6">R1L6</A> & <A HREF="#NB4L26">NB4L26</A>);


<P> --NB4L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5
<P><A NAME="NB4L19">NB4L19</A> = (<A HREF="#R1L6">R1L6</A> & <A HREF="#NB4L27">NB4L27</A>);


<P> --NB4L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6
<P><A NAME="NB4L21">NB4L21</A> = (<A HREF="#R1L6">R1L6</A> & <A HREF="#NB4L28">NB4L28</A>);


<P> --HB1L93 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~5
<P><A NAME="HB1L93">HB1L93</A> = ( <A HREF="#HB1_data_out_shift_reg[12]">HB1_data_out_shift_reg[12]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # ((<A HREF="#QB4_q_b[13]">QB4_q_b[13]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[13]">QB3_q_b[13]</A>)))) ) ) # ( !<A HREF="#HB1_data_out_shift_reg[12]">HB1_data_out_shift_reg[12]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#QB4_q_b[13]">QB4_q_b[13]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[13]">QB3_q_b[13]</A>)))) ) );


<P> --YD1L889 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~0
<P><A NAME="YD1L889">YD1L889</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte0_data[3]">YD1_av_ld_byte0_data[3]</A>))));


<P> --NC1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[0]~1
<P><A NAME="NC1L3">NC1L3</A> = ( <A HREF="#NC1_mem_used[0]">NC1_mem_used[0]</A> & ( ((!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A>) # ((<A HREF="#ZC1L12">ZC1L12</A> & <A HREF="#HB1L66">HB1L66</A>))) # (<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A>) ) ) # ( !<A HREF="#NC1_mem_used[0]">NC1_mem_used[0]</A> & ( (<A HREF="#ZC1L12">ZC1L12</A> & <A HREF="#HB1L66">HB1L66</A>) ) );


<P> --PC5_av_readdata_pre[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[11]">PC5_av_readdata_pre[11]</A> = DFFEAS(<A HREF="#BE1_readdata[11]">BE1_readdata[11]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L969 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~0
<P><A NAME="YD1L969">YD1L969</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a11">DF1_ram_block1a11</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a43">DF1_ram_block1a43</A>));


<P> --YD1L644 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5
<P><A NAME="YD1L644">YD1L644</A> = ( <A HREF="#YD1L969">YD1L969</A> & ( (!<A HREF="#YD1L331">YD1L331</A>) # (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[11]">PC5_av_readdata_pre[11]</A>)) # (<A HREF="#TC3L2">TC3L2</A>)) ) ) # ( !<A HREF="#YD1L969">YD1L969</A> & ( (!<A HREF="#YD1L331">YD1L331</A>) # ((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[11]">PC5_av_readdata_pre[11]</A>)) ) );


<P> --PC5_av_readdata_pre[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[12]">PC5_av_readdata_pre[12]</A> = DFFEAS(<A HREF="#BE1_readdata[12]">BE1_readdata[12]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --FF1L3 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w12_n0_mux_dataout~0
<P><A NAME="FF1L3">FF1L3</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a12">DF1_ram_block1a12</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a44">DF1_ram_block1a44</A>));


<P> --YD1L645 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6
<P><A NAME="YD1L645">YD1L645</A> = ( <A HREF="#FF1L3">FF1L3</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[12]">PC5_av_readdata_pre[12]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#FF1L3">FF1L3</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[12]">PC5_av_readdata_pre[12]</A>)) ) );


<P> --PC5_av_readdata_pre[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[13]">PC5_av_readdata_pre[13]</A> = DFFEAS(<A HREF="#BE1_readdata[13]">BE1_readdata[13]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L646 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7
<P><A NAME="YD1L646">YD1L646</A> = (<A HREF="#TC3L2">TC3L2</A> & ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a13">DF1_ram_block1a13</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a45">DF1_ram_block1a45</A>))));


<P> --YD1L647 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~8
<P><A NAME="YD1L647">YD1L647</A> = (!<A HREF="#YD1L331">YD1L331</A>) # (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[13]">PC5_av_readdata_pre[13]</A>)) # (<A HREF="#YD1L646">YD1L646</A>));


<P> --PC5_av_readdata_pre[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[14]">PC5_av_readdata_pre[14]</A> = DFFEAS(<A HREF="#BE1_readdata[14]">BE1_readdata[14]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L989 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~1
<P><A NAME="YD1L989">YD1L989</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a14">DF1_ram_block1a14</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a46">DF1_ram_block1a46</A>));


<P> --YD1L648 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~9
<P><A NAME="YD1L648">YD1L648</A> = ( <A HREF="#YD1L989">YD1L989</A> & ( (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[14]">PC5_av_readdata_pre[14]</A>)) # (<A HREF="#TC3L2">TC3L2</A>)) # (<A HREF="#YD1L1104">YD1L1104</A>) ) ) # ( !<A HREF="#YD1L989">YD1L989</A> & ( ((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[14]">PC5_av_readdata_pre[14]</A>)) # (<A HREF="#YD1L1104">YD1L1104</A>) ) );


<P> --PC5_av_readdata_pre[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[15]">PC5_av_readdata_pre[15]</A> = DFFEAS(<A HREF="#BE1_readdata[15]">BE1_readdata[15]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L649 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~10
<P><A NAME="YD1L649">YD1L649</A> = (<A HREF="#TC3L2">TC3L2</A> & ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a15">DF1_ram_block1a15</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a47">DF1_ram_block1a47</A>))));


<P> --YD1L650 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~11
<P><A NAME="YD1L650">YD1L650</A> = (!<A HREF="#YD1L331">YD1L331</A>) # (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[15]">PC5_av_readdata_pre[15]</A>)) # (<A HREF="#YD1L649">YD1L649</A>));


<P> --PC5_av_readdata_pre[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[16]">PC5_av_readdata_pre[16]</A> = DFFEAS(<A HREF="#BE1_readdata[16]">BE1_readdata[16]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L651 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~12
<P><A NAME="YD1L651">YD1L651</A> = (<A HREF="#TC3L2">TC3L2</A> & ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a16">DF1_ram_block1a16</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a48">DF1_ram_block1a48</A>))));


<P> --YD1L652 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~13
<P><A NAME="YD1L652">YD1L652</A> = (!<A HREF="#YD1L331">YD1L331</A>) # (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[16]">PC5_av_readdata_pre[16]</A>)) # (<A HREF="#YD1L651">YD1L651</A>));


<P> --PC5_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[5]">PC5_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#BE1_readdata[5]">BE1_readdata[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4
<P><A NAME="GD1L16">GD1L16</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a5">DF1_ram_block1a5</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a37">DF1_ram_block1a37</A>));


<P> --YD1L638 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~14
<P><A NAME="YD1L638">YD1L638</A> = ( <A HREF="#GD1L16">GD1L16</A> & ( (!<A HREF="#YD1L331">YD1L331</A>) # (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[5]">PC5_av_readdata_pre[5]</A>)) # (<A HREF="#TC3L2">TC3L2</A>)) ) ) # ( !<A HREF="#GD1L16">GD1L16</A> & ( (!<A HREF="#YD1L331">YD1L331</A>) # ((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[5]">PC5_av_readdata_pre[5]</A>)) ) );


<P> --YD1L287 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
<P><A NAME="YD1L287">YD1L287</A> = (<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (((<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & !<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A>)) # (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A>)));


<P> --YD1L288 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
<P><A NAME="YD1L288">YD1L288</A> = (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & (<A HREF="#YD1L590">YD1L590</A> & <A HREF="#YD1L287">YD1L287</A>)));


<P> --YD1L281 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
<P><A NAME="YD1L281">YD1L281</A> = (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & (<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & !<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>)));


<P> --YD1_av_ld_aligning_data is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
<P> --register power-up is low

<P><A NAME="YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> = DFFEAS(<A HREF="#YD1L933">YD1L933</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_av_ld_align_cycle[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_align_cycle[1]">YD1_av_ld_align_cycle[1]</A> = DFFEAS(<A HREF="#YD1L930">YD1L930</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_av_ld_align_cycle[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_align_cycle[0]">YD1_av_ld_align_cycle[0]</A> = DFFEAS(<A HREF="#YD1L929">YD1L929</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L932 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
<P><A NAME="YD1L932">YD1L932</A> = (<A HREF="#YD1_av_ld_align_cycle[1]">YD1_av_ld_align_cycle[1]</A> & (!<A HREF="#YD1_av_ld_align_cycle[0]">YD1_av_ld_align_cycle[0]</A> $ (((!<A HREF="#YD1L279">YD1L279</A>) # (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>)))));


<P> --YD1L933 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
<P><A NAME="YD1L933">YD1L933</A> = ( <A HREF="#YD1L281">YD1L281</A> & ( (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & !<A HREF="#YD1L932">YD1L932</A>) ) ) # ( !<A HREF="#YD1L281">YD1L281</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (<A HREF="#YD1_d_read">YD1_d_read</A> & (!<A HREF="#GD1_WideOr1">GD1_WideOr1</A>))) # (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (((!<A HREF="#YD1L932">YD1L932</A>)))) ) );


<P> --YD1_av_ld_waiting_for_data is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
<P> --register power-up is low

<P><A NAME="YD1_av_ld_waiting_for_data">YD1_av_ld_waiting_for_data</A> = DFFEAS(<A HREF="#YD1L1054">YD1L1054</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L1053 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
<P><A NAME="YD1L1053">YD1L1053</A> = (!<A HREF="#YD1_av_ld_waiting_for_data">YD1_av_ld_waiting_for_data</A> & (((<A HREF="#YD1_E_new_inst">YD1_E_new_inst</A> & <A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A>)))) # (<A HREF="#YD1_av_ld_waiting_for_data">YD1_av_ld_waiting_for_data</A> & (!<A HREF="#YD1_d_read">YD1_d_read</A>));


<P> --YD1L1054 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~1
<P><A NAME="YD1L1054">YD1L1054</A> = ( <A HREF="#YD1_av_ld_waiting_for_data">YD1_av_ld_waiting_for_data</A> & ( <A HREF="#YD1L1053">YD1L1053</A> ) ) # ( !<A HREF="#YD1_av_ld_waiting_for_data">YD1_av_ld_waiting_for_data</A> & ( <A HREF="#YD1L1053">YD1L1053</A> ) ) # ( <A HREF="#YD1_av_ld_waiting_for_data">YD1_av_ld_waiting_for_data</A> & ( !<A HREF="#YD1L1053">YD1L1053</A> & ( (<A HREF="#GD1L4">GD1L4</A> & ((!<A HREF="#MC8_rp_valid">MC8_rp_valid</A>) # ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#XC1L1">XC1L1</A>)))) ) ) );


<P> --YD1L585 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
<P><A NAME="YD1L585">YD1L585</A> = ( <A HREF="#YD1L933">YD1L933</A> & ( <A HREF="#YD1L1054">YD1L1054</A> & ( (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & ((<A HREF="#YD1_E_valid_from_R">YD1_E_valid_from_R</A>) # (<A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>))) ) ) ) # ( !<A HREF="#YD1L933">YD1L933</A> & ( <A HREF="#YD1L1054">YD1L1054</A> & ( (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & ((<A HREF="#YD1_E_valid_from_R">YD1_E_valid_from_R</A>) # (<A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>))) ) ) ) # ( <A HREF="#YD1L933">YD1L933</A> & ( !<A HREF="#YD1L1054">YD1L1054</A> & ( (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_E_valid_from_R">YD1_E_valid_from_R</A> & !<A HREF="#YD1L281">YD1L281</A>)) # (<A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>))) ) ) ) # ( !<A HREF="#YD1L933">YD1L933</A> & ( !<A HREF="#YD1L1054">YD1L1054</A> & ( (<A HREF="#YD1_E_new_inst">YD1_E_new_inst</A> & <A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A>) ) ) );


<P> --YD1L586 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
<P><A NAME="YD1L586">YD1L586</A> = (!<A HREF="#YD1_E_shift_rot_cnt[3]">YD1_E_shift_rot_cnt[3]</A> & (!<A HREF="#YD1_E_shift_rot_cnt[2]">YD1_E_shift_rot_cnt[2]</A> & (!<A HREF="#YD1_E_shift_rot_cnt[1]">YD1_E_shift_rot_cnt[1]</A> & !<A HREF="#YD1_E_shift_rot_cnt[0]">YD1_E_shift_rot_cnt[0]</A>)));


<P> --YD1L587 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
<P><A NAME="YD1L587">YD1L587</A> = ( <A HREF="#YD1L586">YD1L586</A> & ( (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_E_valid_from_R">YD1_E_valid_from_R</A> & ((<A HREF="#YD1_E_shift_rot_cnt[4]">YD1_E_shift_rot_cnt[4]</A>) # (<A HREF="#YD1_E_new_inst">YD1_E_new_inst</A>)))) ) ) # ( !<A HREF="#YD1L586">YD1L586</A> & ( (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & <A HREF="#YD1_E_valid_from_R">YD1_E_valid_from_R</A>) ) );


<P> --YD1L589 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
<P><A NAME="YD1L589">YD1L589</A> = ( <A HREF="#YD1L585">YD1L585</A> & ( <A HREF="#YD1L587">YD1L587</A> ) ) # ( !<A HREF="#YD1L585">YD1L585</A> & ( <A HREF="#YD1L587">YD1L587</A> ) ) # ( <A HREF="#YD1L585">YD1L585</A> & ( !<A HREF="#YD1L587">YD1L587</A> ) ) # ( !<A HREF="#YD1L585">YD1L585</A> & ( !<A HREF="#YD1L587">YD1L587</A> & ( (((<A HREF="#YD1_d_write">YD1_d_write</A> & !<A HREF="#ZC1L4">ZC1L4</A>)) # (<A HREF="#YD1_R_valid">YD1_R_valid</A>)) # (<A HREF="#YD1L1063">YD1L1063</A>) ) ) );


<P> --YD1_D_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
<P> --register power-up is low

<P><A NAME="YD1_D_valid">YD1_D_valid</A> = DFFEAS(<A HREF="#YD1L726">YD1L726</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L611 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
<P><A NAME="YD1L611">YD1L611</A> = ( <A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( <A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (!<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & <A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L612 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
<P><A NAME="YD1L612">YD1L612</A> = ( <A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( <A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & <A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L599 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
<P><A NAME="YD1L599">YD1L599</A> = ( !<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( <A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & !<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) ) );


<P> --YD1L600 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
<P><A NAME="YD1L600">YD1L600</A> = ( !<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( <A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & <A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) ) );


<P> --YD1L260 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
<P><A NAME="YD1L260">YD1L260</A> = (!<A HREF="#YD1L600">YD1L600</A> & (!<A HREF="#YD1L266">YD1L266</A> & (!<A HREF="#YD1L265">YD1L265</A> & !<A HREF="#YD1L264">YD1L264</A>)));


<P> --YD1L613 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
<P><A NAME="YD1L613">YD1L613</A> = ( <A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( <A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (!<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (!<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & !<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L614 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
<P><A NAME="YD1L614">YD1L614</A> = ( <A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( <A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (!<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & !<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L615 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
<P><A NAME="YD1L615">YD1L615</A> = ( <A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( <A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (!<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & <A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L601 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
<P><A NAME="YD1L601">YD1L601</A> = ( !<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( !<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & !<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) ) );


<P> --YD1L602 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
<P><A NAME="YD1L602">YD1L602</A> = ( !<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( !<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & !<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) ) );


<P> --YD1L616 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
<P><A NAME="YD1L616">YD1L616</A> = ( <A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( !<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (!<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & <A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L282 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
<P><A NAME="YD1L282">YD1L282</A> = (!<A HREF="#YD1L601">YD1L601</A> & (!<A HREF="#YD1L602">YD1L602</A> & ((!<A HREF="#YD1L590">YD1L590</A>) # (!<A HREF="#YD1L284">YD1L284</A>))));


<P> --YD1L283 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
<P><A NAME="YD1L283">YD1L283</A> = ( <A HREF="#YD1L285">YD1L285</A> & ( <A HREF="#YD1L282">YD1L282</A> & ( ((!<A HREF="#YD1L260">YD1L260</A>) # (<A HREF="#YD1L599">YD1L599</A>)) # (<A HREF="#YD1L590">YD1L590</A>) ) ) ) # ( !<A HREF="#YD1L285">YD1L285</A> & ( <A HREF="#YD1L282">YD1L282</A> & ( ((!<A HREF="#YD1L260">YD1L260</A>) # ((<A HREF="#YD1L590">YD1L590</A> & <A HREF="#YD1L267">YD1L267</A>))) # (<A HREF="#YD1L599">YD1L599</A>) ) ) ) # ( <A HREF="#YD1L285">YD1L285</A> & ( !<A HREF="#YD1L282">YD1L282</A> ) ) # ( !<A HREF="#YD1L285">YD1L285</A> & ( !<A HREF="#YD1L282">YD1L282</A> ) );


<P> --YD1L271 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
<P><A NAME="YD1L271">YD1L271</A> = ( !<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & !<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) );


<P> --PC5_av_readdata_pre[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[8]">PC5_av_readdata_pre[8]</A> = DFFEAS(<A HREF="#BE1_readdata[8]">BE1_readdata[8]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5
<P><A NAME="GD1L17">GD1L17</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a8">DF1_ram_block1a8</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a40">DF1_ram_block1a40</A>));


<P> --YD1L641 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~15
<P><A NAME="YD1L641">YD1L641</A> = ( <A HREF="#GD1L17">GD1L17</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[8]">PC5_av_readdata_pre[8]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#GD1L17">GD1L17</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[8]">PC5_av_readdata_pre[8]</A>)) ) );


<P> --YD1L890 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~1
<P><A NAME="YD1L890">YD1L890</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte0_data[4]">YD1_av_ld_byte0_data[4]</A>))));


<P> --YD1L248 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
<P><A NAME="YD1L248">YD1L248</A> = ( <A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( <A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ((!<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>) # (<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>)))) # (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ((!<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>) # (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>)))) ) ) ) # ( !<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( <A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (((!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A>)))) # (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ((!<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>) # (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>)))) ) ) ) # ( <A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( !<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ((!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>) # (<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>)))) # (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (((<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A>)))) ) ) ) # ( !<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( !<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ((!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A>) # ((!<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A> & !<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>)))) # (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (((<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A>)))) ) ) );


<P> --YD1L822 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
<P><A NAME="YD1L822">YD1L822</A> = ( <A HREF="#YD1L351">YD1L351</A> ) # ( !<A HREF="#YD1L351">YD1L351</A> & ( (((<A HREF="#YD1_R_valid">YD1_R_valid</A> & <A HREF="#YD1L733">YD1L733</A>)) # (<A HREF="#YD1L823">YD1L823</A>)) # (<A HREF="#YD1L248">YD1L248</A>) ) );


<P> --YD1L292 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
<P><A NAME="YD1L292">YD1L292</A> = (!<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ((!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & ((!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A>))) # (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A>))));


<P> --YD1L293 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
<P><A NAME="YD1L293">YD1L293</A> = (<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & (<A HREF="#YD1L590">YD1L590</A> & <A HREF="#YD1L292">YD1L292</A>)));


<P> --YD1L259 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
<P><A NAME="YD1L259">YD1L259</A> = ( <A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & ( <A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ((<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>) # (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>)))) ) ) );


<P> --YD1L261 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
<P><A NAME="YD1L261">YD1L261</A> = ( !<A HREF="#YD1L268">YD1L268</A> & ( (!<A HREF="#YD1L611">YD1L611</A> & (!<A HREF="#YD1L612">YD1L612</A> & (!<A HREF="#YD1L270">YD1L270</A> & !<A HREF="#YD1L269">YD1L269</A>))) ) );


<P> --YD1L617 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
<P><A NAME="YD1L617">YD1L617</A> = ( !<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( !<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (!<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & !<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L618 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
<P><A NAME="YD1L618">YD1L618</A> = ( !<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( !<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (!<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & <A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L256 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
<P><A NAME="YD1L256">YD1L256</A> = ( !<A HREF="#YD1L618">YD1L618</A> & ( (!<A HREF="#YD1L613">YD1L613</A> & (!<A HREF="#YD1L614">YD1L614</A> & (!<A HREF="#YD1L615">YD1L615</A> & !<A HREF="#YD1L617">YD1L617</A>))) ) );


<P> --YD1L603 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13
<P><A NAME="YD1L603">YD1L603</A> = ( !<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( !<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & !<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) ) );


<P> --YD1L619 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
<P><A NAME="YD1L619">YD1L619</A> = ( !<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( !<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (!<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & <A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L620 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15
<P><A NAME="YD1L620">YD1L620</A> = ( !<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( !<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (!<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & !<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L257 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
<P><A NAME="YD1L257">YD1L257</A> = (!<A HREF="#YD1L603">YD1L603</A> & ((!<A HREF="#YD1L590">YD1L590</A>) # ((!<A HREF="#YD1L619">YD1L619</A> & !<A HREF="#YD1L620">YD1L620</A>))));


<P> --YD1L258 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
<P><A NAME="YD1L258">YD1L258</A> = ( <A HREF="#YD1L282">YD1L282</A> & ( <A HREF="#YD1L257">YD1L257</A> & ( (!<A HREF="#YD1L260">YD1L260</A>) # ((<A HREF="#YD1L590">YD1L590</A> & ((!<A HREF="#YD1L261">YD1L261</A>) # (!<A HREF="#YD1L256">YD1L256</A>)))) ) ) ) # ( !<A HREF="#YD1L282">YD1L282</A> & ( <A HREF="#YD1L257">YD1L257</A> ) ) # ( <A HREF="#YD1L282">YD1L282</A> & ( !<A HREF="#YD1L257">YD1L257</A> ) ) # ( !<A HREF="#YD1L282">YD1L282</A> & ( !<A HREF="#YD1L257">YD1L257</A> ) );


<P> --PC5_av_readdata_pre[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[10]">PC5_av_readdata_pre[10]</A> = DFFEAS(<A HREF="#BE1_readdata[10]">BE1_readdata[10]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --FF1L2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w10_n0_mux_dataout~0
<P><A NAME="FF1L2">FF1L2</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a10">DF1_ram_block1a10</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a42">DF1_ram_block1a42</A>));


<P> --YD1L643 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~16
<P><A NAME="YD1L643">YD1L643</A> = ( <A HREF="#FF1L2">FF1L2</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[10]">PC5_av_readdata_pre[10]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#FF1L2">FF1L2</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[10]">PC5_av_readdata_pre[10]</A>)) ) );


<P> --YD1L604 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14
<P><A NAME="YD1L604">YD1L604</A> = ( <A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ( !<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ( (!<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & (<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & !<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) ) ) );


<P> --YD1L386 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
<P><A NAME="YD1L386">YD1L386</A> = ( <A HREF="#YD1L245">YD1L245</A> & ( <A HREF="#YD1_R_valid">YD1_R_valid</A> ) ) # ( !<A HREF="#YD1L245">YD1L245</A> & ( (<A HREF="#YD1_R_valid">YD1_R_valid</A> & (((<A HREF="#YD1L590">YD1L590</A> & <A HREF="#YD1L246">YD1L246</A>)) # (<A HREF="#YD1L247">YD1L247</A>))) ) );


<P> --YD1L892 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~2
<P><A NAME="YD1L892">YD1L892</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[6]">YD1_W_alu_result[6]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte0_data[6]">YD1_av_ld_byte0_data[6]</A>))));


<P> --YD1L891 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~3
<P><A NAME="YD1L891">YD1L891</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[5]">YD1_W_alu_result[5]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte0_data[5]">YD1_av_ld_byte0_data[5]</A>))));


<P> --PC5_av_readdata_pre[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[9]">PC5_av_readdata_pre[9]</A> = DFFEAS(<A HREF="#BE1_readdata[9]">BE1_readdata[9]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --FF1L1 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w9_n0_mux_dataout~0
<P><A NAME="FF1L1">FF1L1</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a9">DF1_ram_block1a9</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a41">DF1_ram_block1a41</A>));


<P> --YD1L642 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~17
<P><A NAME="YD1L642">YD1L642</A> = ( <A HREF="#FF1L1">FF1L1</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[9]">PC5_av_readdata_pre[9]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#FF1L1">FF1L1</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[9]">PC5_av_readdata_pre[9]</A>)) ) );


<P> --PC5_av_readdata_pre[24] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[24]">PC5_av_readdata_pre[24]</A> = DFFEAS(<A HREF="#BE1_readdata[24]">BE1_readdata[24]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6
<P><A NAME="GD1L18">GD1L18</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a24">DF1_ram_block1a24</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a56">DF1_ram_block1a56</A>));


<P> --YD1L664 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~18
<P><A NAME="YD1L664">YD1L664</A> = ( <A HREF="#GD1L18">GD1L18</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[24]">PC5_av_readdata_pre[24]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#GD1L18">GD1L18</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[24]">PC5_av_readdata_pre[24]</A>)) ) );


<P> --YD1_av_ld_byte2_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte2_data[4]">YD1_av_ld_byte2_data[4]</A> = DFFEAS(<A HREF="#YD1L1029">YD1L1029</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L906 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~4
<P><A NAME="YD1L906">YD1L906</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[20]">YD1_W_alu_result[20]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte2_data[4]">YD1_av_ld_byte2_data[4]</A>))));


<P> --PC5_av_readdata_pre[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[21]">PC5_av_readdata_pre[21]</A> = DFFEAS(<A HREF="#BE1_readdata[21]">BE1_readdata[21]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L660 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~19
<P><A NAME="YD1L660">YD1L660</A> = (<A HREF="#TC3L2">TC3L2</A> & ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a21">DF1_ram_block1a21</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a53">DF1_ram_block1a53</A>))));


<P> --YD1L661 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~20
<P><A NAME="YD1L661">YD1L661</A> = (!<A HREF="#YD1L331">YD1L331</A>) # (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[21]">PC5_av_readdata_pre[21]</A>)) # (<A HREF="#YD1L660">YD1L660</A>));


<P> --YD1L297 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
<P><A NAME="YD1L297">YD1L297</A> = (((<A HREF="#YD1L276">YD1L276</A>) # (<A HREF="#YD1L823">YD1L823</A>)) # (<A HREF="#YD1L597">YD1L597</A>)) # (<A HREF="#YD1L591">YD1L591</A>);


<P> --PC5_av_readdata_pre[29] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[29]">PC5_av_readdata_pre[29]</A> = DFFEAS(<A HREF="#BE1_readdata[29]">BE1_readdata[29]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7
<P><A NAME="GD1L19">GD1L19</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a29">DF1_ram_block1a29</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a61">DF1_ram_block1a61</A>));


<P> --YD1L669 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~21
<P><A NAME="YD1L669">YD1L669</A> = ( <A HREF="#GD1L19">GD1L19</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[29]">PC5_av_readdata_pre[29]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#GD1L19">GD1L19</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[29]">PC5_av_readdata_pre[29]</A>)) ) );


<P> --YD1L911 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~5
<P><A NAME="YD1L911">YD1L911</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[25]">YD1_W_alu_result[25]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte3_data[1]">YD1_av_ld_byte3_data[1]</A>))));


<P> --YD1_av_ld_byte2_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte2_data[5]">YD1_av_ld_byte2_data[5]</A> = DFFEAS(<A HREF="#YD1L1033">YD1L1033</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L907 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~6
<P><A NAME="YD1L907">YD1L907</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[21]">YD1_W_alu_result[21]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte2_data[5]">YD1_av_ld_byte2_data[5]</A>))));


<P> --PC5_av_readdata_pre[25] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[25]">PC5_av_readdata_pre[25]</A> = DFFEAS(<A HREF="#BE1_readdata[25]">BE1_readdata[25]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8
<P><A NAME="GD1L20">GD1L20</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a25">DF1_ram_block1a25</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a57">DF1_ram_block1a57</A>));


<P> --YD1L665 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~22
<P><A NAME="YD1L665">YD1L665</A> = ( <A HREF="#GD1L20">GD1L20</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[25]">PC5_av_readdata_pre[25]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#GD1L20">GD1L20</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[25]">PC5_av_readdata_pre[25]</A>)) ) );


<P> --YD1_av_ld_byte2_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte2_data[2]">YD1_av_ld_byte2_data[2]</A> = DFFEAS(<A HREF="#YD1L1021">YD1L1021</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L904 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~7
<P><A NAME="YD1L904">YD1L904</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[18]">YD1_W_alu_result[18]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte2_data[2]">YD1_av_ld_byte2_data[2]</A>))));


<P> --PC5_av_readdata_pre[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[22]">PC5_av_readdata_pre[22]</A> = DFFEAS(<A HREF="#BE1_readdata[22]">BE1_readdata[22]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --FF1L4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w22_n0_mux_dataout~0
<P><A NAME="FF1L4">FF1L4</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a22">DF1_ram_block1a22</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a54">DF1_ram_block1a54</A>));


<P> --YD1L662 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~23
<P><A NAME="YD1L662">YD1L662</A> = ( <A HREF="#FF1L4">FF1L4</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[22]">PC5_av_readdata_pre[22]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#FF1L4">FF1L4</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[22]">PC5_av_readdata_pre[22]</A>)) ) );


<P> --YD1_av_ld_byte2_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte2_data[3]">YD1_av_ld_byte2_data[3]</A> = DFFEAS(<A HREF="#YD1L1025">YD1L1025</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L905 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~8
<P><A NAME="YD1L905">YD1L905</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[19]">YD1_W_alu_result[19]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte2_data[3]">YD1_av_ld_byte2_data[3]</A>))));


<P> --PC5_av_readdata_pre[23] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[23]">PC5_av_readdata_pre[23]</A> = DFFEAS(<A HREF="#BE1_readdata[23]">BE1_readdata[23]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --FF1L5 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w23_n0_mux_dataout~0
<P><A NAME="FF1L5">FF1L5</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a23">DF1_ram_block1a23</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a55">DF1_ram_block1a55</A>));


<P> --YD1L663 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~24
<P><A NAME="YD1L663">YD1L663</A> = ( <A HREF="#FF1L5">FF1L5</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[23]">PC5_av_readdata_pre[23]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#FF1L5">FF1L5</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[23]">PC5_av_readdata_pre[23]</A>)) ) );


<P> --YD1_av_ld_byte2_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte2_data[6]">YD1_av_ld_byte2_data[6]</A> = DFFEAS(<A HREF="#YD1L1036">YD1L1036</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L908 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~9
<P><A NAME="YD1L908">YD1L908</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[22]">YD1_W_alu_result[22]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte2_data[6]">YD1_av_ld_byte2_data[6]</A>))));


<P> --PC5_av_readdata_pre[26] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[26]">PC5_av_readdata_pre[26]</A> = DFFEAS(<A HREF="#BE1_readdata[26]">BE1_readdata[26]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9
<P><A NAME="GD1L21">GD1L21</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a26">DF1_ram_block1a26</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a58">DF1_ram_block1a58</A>));


<P> --YD1L666 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~25
<P><A NAME="YD1L666">YD1L666</A> = ( <A HREF="#GD1L21">GD1L21</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[26]">PC5_av_readdata_pre[26]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#GD1L21">GD1L21</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[26]">PC5_av_readdata_pre[26]</A>)) ) );


<P> --YD1_av_ld_byte2_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte2_data[7]">YD1_av_ld_byte2_data[7]</A> = DFFEAS(<A HREF="#YD1L1039">YD1L1039</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L909 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~10
<P><A NAME="YD1L909">YD1L909</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[23]">YD1_W_alu_result[23]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte2_data[7]">YD1_av_ld_byte2_data[7]</A>))));


<P> --PC5_av_readdata_pre[27] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[27]">PC5_av_readdata_pre[27]</A> = DFFEAS(<A HREF="#BE1_readdata[27]">BE1_readdata[27]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10
<P><A NAME="GD1L22">GD1L22</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a27">DF1_ram_block1a27</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a59">DF1_ram_block1a59</A>));


<P> --YD1L667 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~26
<P><A NAME="YD1L667">YD1L667</A> = ( <A HREF="#GD1L22">GD1L22</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[27]">PC5_av_readdata_pre[27]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#GD1L22">GD1L22</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[27]">PC5_av_readdata_pre[27]</A>)) ) );


<P> --YD1L503 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~25
<P><A NAME="YD1L503">YD1L503</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[26]">YD1_E_shift_rot_result[26]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[28]">YD1_E_shift_rot_result[28]</A>)));


<P> --YD1_E_src1[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[27]">YD1_E_src1[27]</A> = DFFEAS(<A HREF="#YD1L791">YD1L791</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC5_av_readdata_pre[30] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[30]">PC5_av_readdata_pre[30]</A> = DFFEAS(<A HREF="#BE1_readdata[30]">BE1_readdata[30]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11
<P><A NAME="GD1L23">GD1L23</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a30">DF1_ram_block1a30</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a62">DF1_ram_block1a62</A>));


<P> --YD1L670 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~27
<P><A NAME="YD1L670">YD1L670</A> = ( <A HREF="#GD1L23">GD1L23</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[30]">PC5_av_readdata_pre[30]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#GD1L23">GD1L23</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[30]">PC5_av_readdata_pre[30]</A>)) ) );


<P> --YD1L912 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~11
<P><A NAME="YD1L912">YD1L912</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[26]">YD1_W_alu_result[26]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte3_data[2]">YD1_av_ld_byte3_data[2]</A>))));


<P> --YD1L910 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~12
<P><A NAME="YD1L910">YD1L910</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[24]">YD1_W_alu_result[24]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte3_data[0]">YD1_av_ld_byte3_data[0]</A>))));


<P> --PC5_av_readdata_pre[28] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[28]">PC5_av_readdata_pre[28]</A> = DFFEAS(<A HREF="#BE1_readdata[28]">BE1_readdata[28]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12
<P><A NAME="GD1L24">GD1L24</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a28">DF1_ram_block1a28</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a60">DF1_ram_block1a60</A>));


<P> --YD1L668 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28
<P><A NAME="YD1L668">YD1L668</A> = ( <A HREF="#GD1L24">GD1L24</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[28]">PC5_av_readdata_pre[28]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#GD1L24">GD1L24</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[28]">PC5_av_readdata_pre[28]</A>)) ) );


<P> --PC5_av_readdata_pre[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[17]">PC5_av_readdata_pre[17]</A> = DFFEAS(<A HREF="#BE1_readdata[17]">BE1_readdata[17]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L1015 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~0
<P><A NAME="YD1L1015">YD1L1015</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a17">DF1_ram_block1a17</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a49">DF1_ram_block1a49</A>));


<P> --YD1L653 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~29
<P><A NAME="YD1L653">YD1L653</A> = ( <A HREF="#YD1L1015">YD1L1015</A> & ( (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[17]">PC5_av_readdata_pre[17]</A>)) # (<A HREF="#TC3L2">TC3L2</A>)) # (<A HREF="#YD1L1104">YD1L1104</A>) ) ) # ( !<A HREF="#YD1L1015">YD1L1015</A> & ( ((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[17]">PC5_av_readdata_pre[17]</A>)) # (<A HREF="#YD1L1104">YD1L1104</A>) ) );


<P> --YD1_av_ld_byte1_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte1_data[5]">YD1_av_ld_byte1_data[5]</A> = DFFEAS(<A HREF="#YD1L983">YD1L983</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L953">YD1L953</A>,  ,  ,  ,  );


<P> --YD1L899 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~13
<P><A NAME="YD1L899">YD1L899</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[13]">YD1_W_alu_result[13]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte1_data[5]">YD1_av_ld_byte1_data[5]</A>))));


<P> --PC5_av_readdata_pre[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[19]">PC5_av_readdata_pre[19]</A> = DFFEAS(<A HREF="#BE1_readdata[19]">BE1_readdata[19]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L656 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~30
<P><A NAME="YD1L656">YD1L656</A> = (<A HREF="#TC3L2">TC3L2</A> & ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a19">DF1_ram_block1a19</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a51">DF1_ram_block1a51</A>))));


<P> --YD1L657 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~31
<P><A NAME="YD1L657">YD1L657</A> = (!<A HREF="#YD1L331">YD1L331</A>) # (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[19]">PC5_av_readdata_pre[19]</A>)) # (<A HREF="#YD1L656">YD1L656</A>));


<P> --PC5_av_readdata_pre[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[18]">PC5_av_readdata_pre[18]</A> = DFFEAS(<A HREF="#BE1_readdata[18]">BE1_readdata[18]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L654 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~32
<P><A NAME="YD1L654">YD1L654</A> = (<A HREF="#TC3L2">TC3L2</A> & ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a18">DF1_ram_block1a18</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a50">DF1_ram_block1a50</A>))));


<P> --YD1L655 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~33
<P><A NAME="YD1L655">YD1L655</A> = ( <A HREF="#YD1L654">YD1L654</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A>) # (<A HREF="#YD1L1101">YD1L1101</A>) ) ) # ( !<A HREF="#YD1L654">YD1L654</A> & ( ((<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[18]">PC5_av_readdata_pre[18]</A>))) # (<A HREF="#YD1L1101">YD1L1101</A>) ) );


<P> --YD1_av_ld_byte1_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte1_data[6]">YD1_av_ld_byte1_data[6]</A> = DFFEAS(<A HREF="#YD1L991">YD1L991</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L953">YD1L953</A>,  ,  ,  ,  );


<P> --YD1L900 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~14
<P><A NAME="YD1L900">YD1L900</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[14]">YD1_W_alu_result[14]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte1_data[6]">YD1_av_ld_byte1_data[6]</A>))));


<P> --PC5_av_readdata_pre[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[20]">PC5_av_readdata_pre[20]</A> = DFFEAS(<A HREF="#BE1_readdata[20]">BE1_readdata[20]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L658 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~34
<P><A NAME="YD1L658">YD1L658</A> = (<A HREF="#TC3L2">TC3L2</A> & ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a20">DF1_ram_block1a20</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a52">DF1_ram_block1a52</A>))));


<P> --YD1L659 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~35
<P><A NAME="YD1L659">YD1L659</A> = (!<A HREF="#YD1L331">YD1L331</A>) # (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[20]">PC5_av_readdata_pre[20]</A>)) # (<A HREF="#YD1L658">YD1L658</A>));


<P> --YD1_av_ld_byte1_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte1_data[7]">YD1_av_ld_byte1_data[7]</A> = DFFEAS(<A HREF="#YD1L998">YD1L998</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L953">YD1L953</A>,  ,  ,  ,  );


<P> --YD1L901 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~15
<P><A NAME="YD1L901">YD1L901</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[15]">YD1_W_alu_result[15]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte1_data[7]">YD1_av_ld_byte1_data[7]</A>))));


<P> --YD1_av_ld_byte2_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte2_data[1]">YD1_av_ld_byte2_data[1]</A> = DFFEAS(<A HREF="#YD1L1017">YD1L1017</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L903 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~16
<P><A NAME="YD1L903">YD1L903</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[17]">YD1_W_alu_result[17]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte2_data[1]">YD1_av_ld_byte2_data[1]</A>))));


<P> --PC5_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[7]">PC5_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#BE1_readdata[7]">BE1_readdata[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13
<P><A NAME="GD1L25">GD1L25</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a7">DF1_ram_block1a7</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a39">DF1_ram_block1a39</A>));


<P> --YD1L640 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~36
<P><A NAME="YD1L640">YD1L640</A> = ( <A HREF="#GD1L25">GD1L25</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[7]">PC5_av_readdata_pre[7]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#GD1L25">GD1L25</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[7]">PC5_av_readdata_pre[7]</A>)) ) );


<P> --PC5_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[6]">PC5_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#BE1_readdata[6]">BE1_readdata[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14
<P><A NAME="GD1L26">GD1L26</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a6">DF1_ram_block1a6</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a38">DF1_ram_block1a38</A>));


<P> --YD1L639 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~37
<P><A NAME="YD1L639">YD1L639</A> = ( <A HREF="#GD1L26">GD1L26</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[6]">PC5_av_readdata_pre[6]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#GD1L26">GD1L26</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[6]">PC5_av_readdata_pre[6]</A>)) ) );


<P> --YD1_av_ld_byte2_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte2_data[0]">YD1_av_ld_byte2_data[0]</A> = DFFEAS(<A HREF="#YD1L1012">YD1L1012</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L902 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~17
<P><A NAME="YD1L902">YD1L902</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[16]">YD1_W_alu_result[16]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte2_data[0]">YD1_av_ld_byte2_data[0]</A>))));


<P> --YD1L893 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~18
<P><A NAME="YD1L893">YD1L893</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[7]">YD1_W_alu_result[7]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte0_data[7]">YD1_av_ld_byte0_data[7]</A>))));


<P> --YD1_av_ld_byte1_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte1_data[0]">YD1_av_ld_byte1_data[0]</A> = DFFEAS(<A HREF="#YD1L954">YD1L954</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L953">YD1L953</A>,  ,  ,  ,  );


<P> --YD1L894 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~19
<P><A NAME="YD1L894">YD1L894</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[8]">YD1_W_alu_result[8]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte1_data[0]">YD1_av_ld_byte1_data[0]</A>))));


<P> --YD1_av_ld_byte1_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte1_data[1]">YD1_av_ld_byte1_data[1]</A> = DFFEAS(<A HREF="#YD1L956">YD1L956</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L953">YD1L953</A>,  ,  ,  ,  );


<P> --YD1L895 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~20
<P><A NAME="YD1L895">YD1L895</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[9]">YD1_W_alu_result[9]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte1_data[1]">YD1_av_ld_byte1_data[1]</A>))));


<P> --YD1_av_ld_byte1_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte1_data[2]">YD1_av_ld_byte1_data[2]</A> = DFFEAS(<A HREF="#YD1L963">YD1L963</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L953">YD1L953</A>,  ,  ,  ,  );


<P> --YD1L896 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~21
<P><A NAME="YD1L896">YD1L896</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[10]">YD1_W_alu_result[10]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte1_data[2]">YD1_av_ld_byte1_data[2]</A>))));


<P> --YD1_av_ld_byte1_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte1_data[3]">YD1_av_ld_byte1_data[3]</A> = DFFEAS(<A HREF="#YD1L971">YD1L971</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L953">YD1L953</A>,  ,  ,  ,  );


<P> --YD1L897 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~22
<P><A NAME="YD1L897">YD1L897</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[11]">YD1_W_alu_result[11]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte1_data[3]">YD1_av_ld_byte1_data[3]</A>))));


<P> --YD1_av_ld_byte1_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
<P> --register power-up is low

<P><A NAME="YD1_av_ld_byte1_data[4]">YD1_av_ld_byte1_data[4]</A> = DFFEAS(<A HREF="#YD1L976">YD1L976</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L953">YD1L953</A>,  ,  ,  ,  );


<P> --YD1L898 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~23
<P><A NAME="YD1L898">YD1L898</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[12]">YD1_W_alu_result[12]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte1_data[4]">YD1_av_ld_byte1_data[4]</A>))));


<P> --NC11L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[0]~3
<P><A NAME="NC11L3">NC11L3</A> = ( <A HREF="#PC10_read_latency_shift_reg[0]">PC10_read_latency_shift_reg[0]</A> & ( <A HREF="#NC11_mem_used[0]">NC11_mem_used[0]</A> & ( ((<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#ZC1L12">ZC1L12</A> & <A HREF="#PC10L5">PC10L5</A>))) # (<A HREF="#NC11_mem_used[1]">NC11_mem_used[1]</A>) ) ) ) # ( !<A HREF="#PC10_read_latency_shift_reg[0]">PC10_read_latency_shift_reg[0]</A> & ( <A HREF="#NC11_mem_used[0]">NC11_mem_used[0]</A> ) ) # ( <A HREF="#PC10_read_latency_shift_reg[0]">PC10_read_latency_shift_reg[0]</A> & ( !<A HREF="#NC11_mem_used[0]">NC11_mem_used[0]</A> & ( (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#ZC1L12">ZC1L12</A> & <A HREF="#PC10L5">PC10L5</A>)) ) ) ) # ( !<A HREF="#PC10_read_latency_shift_reg[0]">PC10_read_latency_shift_reg[0]</A> & ( !<A HREF="#NC11_mem_used[0]">NC11_mem_used[0]</A> & ( (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#ZC1L12">ZC1L12</A> & <A HREF="#PC10L5">PC10L5</A>)) ) ) );


<P> --S1_s_serial_transfer.STATE_3_POST_WRITE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_3_POST_WRITE
<P> --register power-up is low

<P><A NAME="S1_s_serial_transfer.STATE_3_POST_WRITE">S1_s_serial_transfer.STATE_3_POST_WRITE</A> = DFFEAS(<A HREF="#S1L112">S1L112</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --S1L109 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~15
<P><A NAME="S1L109">S1L109</A> = (<A HREF="#YC1L1">YC1L1</A> & (!<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A> & <A HREF="#S1L1">S1L1</A>)));


<P> --S1L110 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~16
<P><A NAME="S1L110">S1L110</A> = (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (<A HREF="#S1L28">S1L28</A> & <A HREF="#S1L109">S1L109</A>)));


<P> --S1L111 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~17
<P><A NAME="S1L111">S1L111</A> = ( <A HREF="#S1L110">S1L110</A> & ( (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & (!<A HREF="#S1_s_serial_transfer.STATE_6_POST_READ">S1_s_serial_transfer.STATE_6_POST_READ</A> & !<A HREF="#S1_s_serial_transfer.STATE_3_POST_WRITE">S1_s_serial_transfer.STATE_3_POST_WRITE</A>)) ) ) # ( !<A HREF="#S1L110">S1L110</A> & ( (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & (!<A HREF="#S1_s_serial_transfer.STATE_6_POST_READ">S1_s_serial_transfer.STATE_6_POST_READ</A> & (<A HREF="#S1_s_serial_transfer.STATE_0_IDLE">S1_s_serial_transfer.STATE_0_IDLE</A> & !<A HREF="#S1_s_serial_transfer.STATE_3_POST_WRITE">S1_s_serial_transfer.STATE_3_POST_WRITE</A>))) ) );


<P> --S1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector2~0
<P><A NAME="S1L5">S1L5</A> = ((!<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & <A HREF="#S1_s_serial_transfer.STATE_5_READ_TRANSFER">S1_s_serial_transfer.STATE_5_READ_TRANSFER</A>)) # (<A HREF="#S1_s_serial_transfer.STATE_4_PRE_READ">S1_s_serial_transfer.STATE_4_PRE_READ</A>);


<P> --S1L37 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~0
<P><A NAME="S1L37">S1L37</A> = (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & <A HREF="#YD1_d_writedata[16]">YD1_d_writedata[16]</A>);


<P> --S1L29 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|always3~1
<P><A NAME="S1L29">S1L29</A> = (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (<A HREF="#ZC1L13">ZC1L13</A> & <A HREF="#S1L28">S1L28</A>)));


<P> --S1L36 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]~1
<P><A NAME="S1L36">S1L36</A> = ( <A HREF="#S1L118">S1L118</A> & ( <A HREF="#YD1_d_byteenable[2]">YD1_d_byteenable[2]</A> & ( <A HREF="#S1_internal_reset">S1_internal_reset</A> ) ) ) # ( !<A HREF="#S1L118">S1L118</A> & ( <A HREF="#YD1_d_byteenable[2]">YD1_d_byteenable[2]</A> & ( ((<A HREF="#R1L1">R1L1</A> & (<A HREF="#S1L29">S1L29</A> & !<A HREF="#S1L117">S1L117</A>))) # (<A HREF="#S1_internal_reset">S1_internal_reset</A>) ) ) ) # ( <A HREF="#S1L118">S1L118</A> & ( !<A HREF="#YD1_d_byteenable[2]">YD1_d_byteenable[2]</A> & ( <A HREF="#S1_internal_reset">S1_internal_reset</A> ) ) ) # ( !<A HREF="#S1L118">S1L118</A> & ( !<A HREF="#YD1_d_byteenable[2]">YD1_d_byteenable[2]</A> & ( <A HREF="#S1_internal_reset">S1_internal_reset</A> ) ) );


<P> --S1L38 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~2
<P><A NAME="S1L38">S1L38</A> = (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & <A HREF="#YD1_d_writedata[17]">YD1_d_writedata[17]</A>);


<P> --NC7L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]~3
<P><A NAME="NC7L3">NC7L3</A> = ( <A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & ( <A HREF="#NC7_mem_used[0]">NC7_mem_used[0]</A> & ( ((<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#ZC1L12">ZC1L12</A> & <A HREF="#PC7L12">PC7L12</A>))) # (<A HREF="#NC7_mem_used[1]">NC7_mem_used[1]</A>) ) ) ) # ( !<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & ( <A HREF="#NC7_mem_used[0]">NC7_mem_used[0]</A> ) ) # ( <A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & ( !<A HREF="#NC7_mem_used[0]">NC7_mem_used[0]</A> & ( (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#ZC1L12">ZC1L12</A> & <A HREF="#PC7L12">PC7L12</A>)) ) ) ) # ( !<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & ( !<A HREF="#NC7_mem_used[0]">NC7_mem_used[0]</A> & ( (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#ZC1L12">ZC1L12</A> & <A HREF="#PC7L12">PC7L12</A>)) ) ) );


<P> --NC4L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]~1
<P><A NAME="NC4L3">NC4L3</A> = ( <A HREF="#NC4_mem_used[0]">NC4_mem_used[0]</A> & ( ((!<A HREF="#PC4_read_latency_shift_reg[0]">PC4_read_latency_shift_reg[0]</A>) # ((<A HREF="#PC4L4">PC4L4</A> & <A HREF="#SC1L11">SC1L11</A>))) # (<A HREF="#NC4_mem_used[1]">NC4_mem_used[1]</A>) ) ) # ( !<A HREF="#NC4_mem_used[0]">NC4_mem_used[0]</A> & ( (!<A HREF="#NC4_mem_used[1]">NC4_mem_used[1]</A> & (<A HREF="#PC4L4">PC4L4</A> & <A HREF="#SC1L11">SC1L11</A>)) ) );


<P> --NC3L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1
<P><A NAME="NC3L3">NC3L3</A> = ( <A HREF="#NC3_mem_used[0]">NC3_mem_used[0]</A> & ( ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # ((<A HREF="#PC1L3">PC1L3</A> & <A HREF="#SC1L19">SC1L19</A>))) # (<A HREF="#NC3_mem_used[1]">NC3_mem_used[1]</A>) ) ) # ( !<A HREF="#NC3_mem_used[0]">NC3_mem_used[0]</A> & ( (<A HREF="#PC1L3">PC1L3</A> & (!<A HREF="#NC3_mem_used[1]">NC3_mem_used[1]</A> & <A HREF="#SC1L19">SC1L19</A>)) ) );


<P> --NC10L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]~1
<P><A NAME="NC10L3">NC10L3</A> = ( <A HREF="#NC10_mem_used[0]">NC10_mem_used[0]</A> & ( ((!<A HREF="#PC9_read_latency_shift_reg[0]">PC9_read_latency_shift_reg[0]</A>) # ((<A HREF="#ZC1L12">ZC1L12</A> & <A HREF="#SC1L13">SC1L13</A>))) # (<A HREF="#NC10_mem_used[1]">NC10_mem_used[1]</A>) ) ) # ( !<A HREF="#NC10_mem_used[0]">NC10_mem_used[0]</A> & ( (<A HREF="#ZC1L12">ZC1L12</A> & <A HREF="#SC1L13">SC1L13</A>) ) );


<P> --YD1_R_compare_op[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
<P> --register power-up is low

<P><A NAME="YD1_R_compare_op[0]">YD1_R_compare_op[0]</A> = DFFEAS(<A HREF="#YD1L344">YD1L344</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_E_src1[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[29]">YD1_E_src1[29]</A> = DFFEAS(<A HREF="#YD1L793">YD1L793</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L427 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~25
<P><A NAME="YD1L427">YD1L427</A> = (!<A HREF="#YD1_E_src2[29]">YD1_E_src2[29]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src1[29]">YD1_E_src1[29]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src1[29]">YD1_E_src1[29]</A>))))) # (<A HREF="#YD1_E_src2[29]">YD1_E_src2[29]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src1[29]">YD1_E_src1[29]</A>)))));


<P> --YD1_E_src1[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[28]">YD1_E_src1[28]</A> = DFFEAS(<A HREF="#YD1L792">YD1L792</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L426 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~26
<P><A NAME="YD1L426">YD1L426</A> = (!<A HREF="#YD1_E_src2[28]">YD1_E_src2[28]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src1[28]">YD1_E_src1[28]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src1[28]">YD1_E_src1[28]</A>))))) # (<A HREF="#YD1_E_src2[28]">YD1_E_src2[28]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src1[28]">YD1_E_src1[28]</A>)))));


<P> --YD1L425 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~27
<P><A NAME="YD1L425">YD1L425</A> = (!<A HREF="#YD1_E_src2[27]">YD1_E_src2[27]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src1[27]">YD1_E_src1[27]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src1[27]">YD1_E_src1[27]</A>))))) # (<A HREF="#YD1_E_src2[27]">YD1_E_src2[27]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src1[27]">YD1_E_src1[27]</A>)))));


<P> --YD1L399 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~28
<P><A NAME="YD1L399">YD1L399</A> = (!<A HREF="#YD1_E_src2[1]">YD1_E_src2[1]</A> & ((!<A HREF="#YD1_E_src1[1]">YD1_E_src1[1]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & !<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>)) # (<A HREF="#YD1_E_src1[1]">YD1_E_src1[1]</A> & (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A>)))) # (<A HREF="#YD1_E_src2[1]">YD1_E_src2[1]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_E_src1[1]">YD1_E_src1[1]</A>) # (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>)))));


<P> --YD1L398 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~29
<P><A NAME="YD1L398">YD1L398</A> = (!<A HREF="#YD1_E_src2[0]">YD1_E_src2[0]</A> & ((!<A HREF="#YD1_E_src1[0]">YD1_E_src1[0]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & !<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>)) # (<A HREF="#YD1_E_src1[0]">YD1_E_src1[0]</A> & (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A>)))) # (<A HREF="#YD1_E_src2[0]">YD1_E_src2[0]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_E_src1[0]">YD1_E_src1[0]</A>) # (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>)))));


<P> --YD1_E_src2[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
<P> --register power-up is low

<P><A NAME="YD1_E_src2[31]">YD1_E_src2[31]</A> = DFFEAS(<A HREF="#YD1L813">YD1L813</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_E_src1[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[31]">YD1_E_src1[31]</A> = DFFEAS(<A HREF="#YD1L795">YD1L795</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L429 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~30
<P><A NAME="YD1L429">YD1L429</A> = (!<A HREF="#YD1_E_src2[31]">YD1_E_src2[31]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src1[31]">YD1_E_src1[31]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src1[31]">YD1_E_src1[31]</A>))))) # (<A HREF="#YD1_E_src2[31]">YD1_E_src2[31]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src1[31]">YD1_E_src1[31]</A>)))));


<P> --YD1_E_src1[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
<P> --register power-up is low

<P><A NAME="YD1_E_src1[30]">YD1_E_src1[30]</A> = DFFEAS(<A HREF="#YD1L794">YD1L794</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L428 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~31
<P><A NAME="YD1L428">YD1L428</A> = (!<A HREF="#YD1_E_src2[30]">YD1_E_src2[30]</A> & ((!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & (!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A> & !<A HREF="#YD1_E_src1[30]">YD1_E_src1[30]</A>)) # (<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> & ((<A HREF="#YD1_E_src1[30]">YD1_E_src1[30]</A>))))) # (<A HREF="#YD1_E_src2[30]">YD1_E_src2[30]</A> & (!<A HREF="#YD1_R_logic_op[1]">YD1_R_logic_op[1]</A> $ (((!<A HREF="#YD1_R_logic_op[0]">YD1_R_logic_op[0]</A>) # (!<A HREF="#YD1_E_src1[30]">YD1_E_src1[30]</A>)))));


<P> --YD1L622 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
<P><A NAME="YD1L622">YD1L622</A> = (!<A HREF="#YD1L401">YD1L401</A> & (!<A HREF="#YD1L398">YD1L398</A> & (!<A HREF="#YD1L429">YD1L429</A> & !<A HREF="#YD1L428">YD1L428</A>)));


<P> --YD1L623 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
<P><A NAME="YD1L623">YD1L623</A> = ( <A HREF="#YD1L622">YD1L622</A> & ( (!<A HREF="#YD1L427">YD1L427</A> & (!<A HREF="#YD1L426">YD1L426</A> & (!<A HREF="#YD1L425">YD1L425</A> & !<A HREF="#YD1L399">YD1L399</A>))) ) );


<P> --YD1L624 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
<P><A NAME="YD1L624">YD1L624</A> = (!<A HREF="#YD1L409">YD1L409</A> & !<A HREF="#YD1L410">YD1L410</A>);


<P> --YD1L625 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
<P><A NAME="YD1L625">YD1L625</A> = ( !<A HREF="#YD1L423">YD1L423</A> & ( !<A HREF="#YD1L419">YD1L419</A> & ( (!<A HREF="#YD1L402">YD1L402</A> & (!<A HREF="#YD1L404">YD1L404</A> & (!<A HREF="#YD1L403">YD1L403</A> & !<A HREF="#YD1L418">YD1L418</A>))) ) ) );


<P> --YD1L626 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
<P><A NAME="YD1L626">YD1L626</A> = ( <A HREF="#YD1L624">YD1L624</A> & ( <A HREF="#YD1L625">YD1L625</A> & ( (!<A HREF="#YD1L405">YD1L405</A> & (!<A HREF="#YD1L406">YD1L406</A> & (!<A HREF="#YD1L407">YD1L407</A> & !<A HREF="#YD1L408">YD1L408</A>))) ) ) );


<P> --YD1L627 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
<P><A NAME="YD1L627">YD1L627</A> = (!<A HREF="#YD1L420">YD1L420</A> & !<A HREF="#YD1L421">YD1L421</A>);


<P> --YD1L628 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
<P><A NAME="YD1L628">YD1L628</A> = ( !<A HREF="#YD1L416">YD1L416</A> & ( !<A HREF="#YD1L417">YD1L417</A> & ( (!<A HREF="#YD1L411">YD1L411</A> & (!<A HREF="#YD1L412">YD1L412</A> & (!<A HREF="#YD1L413">YD1L413</A> & !<A HREF="#YD1L415">YD1L415</A>))) ) ) );


<P> --YD1L629 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
<P><A NAME="YD1L629">YD1L629</A> = ( <A HREF="#YD1L627">YD1L627</A> & ( <A HREF="#YD1L628">YD1L628</A> & ( (!<A HREF="#YD1L400">YD1L400</A> & (!<A HREF="#YD1L414">YD1L414</A> & (!<A HREF="#YD1L424">YD1L424</A> & !<A HREF="#YD1L422">YD1L422</A>))) ) ) );


<P> --YD1_R_compare_op[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
<P> --register power-up is low

<P><A NAME="YD1_R_compare_op[1]">YD1_R_compare_op[1]</A> = DFFEAS(<A HREF="#YD1L345">YD1L345</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L387 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
<P><A NAME="YD1L387">YD1L387</A> = ( <A HREF="#YD1L629">YD1L629</A> & ( <A HREF="#YD1_R_compare_op[1]">YD1_R_compare_op[1]</A> & ( (!<A HREF="#YD1_R_compare_op[0]">YD1_R_compare_op[0]</A> & (<A HREF="#YD1L214">YD1L214</A>)) # (<A HREF="#YD1_R_compare_op[0]">YD1_R_compare_op[0]</A> & (((!<A HREF="#YD1L623">YD1L623</A>) # (!<A HREF="#YD1L626">YD1L626</A>)))) ) ) ) # ( !<A HREF="#YD1L629">YD1L629</A> & ( <A HREF="#YD1_R_compare_op[1]">YD1_R_compare_op[1]</A> & ( (<A HREF="#YD1_R_compare_op[0]">YD1_R_compare_op[0]</A>) # (<A HREF="#YD1L214">YD1L214</A>) ) ) ) # ( <A HREF="#YD1L629">YD1L629</A> & ( !<A HREF="#YD1_R_compare_op[1]">YD1_R_compare_op[1]</A> & ( (!<A HREF="#YD1_R_compare_op[0]">YD1_R_compare_op[0]</A> & (((<A HREF="#YD1L623">YD1L623</A> & <A HREF="#YD1L626">YD1L626</A>)))) # (<A HREF="#YD1_R_compare_op[0]">YD1_R_compare_op[0]</A> & (!<A HREF="#YD1L214">YD1L214</A>)) ) ) ) # ( !<A HREF="#YD1L629">YD1L629</A> & ( !<A HREF="#YD1_R_compare_op[1]">YD1_R_compare_op[1]</A> & ( (!<A HREF="#YD1L214">YD1L214</A> & <A HREF="#YD1_R_compare_op[0]">YD1_R_compare_op[0]</A>) ) ) );


<P> --YD1L295 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
<P><A NAME="YD1L295">YD1L295</A> = (!<A HREF="#YD1L616">YD1L616</A> & (!<A HREF="#YD1L617">YD1L617</A> & !<A HREF="#YD1L618">YD1L618</A>));


<P> --YD1L296 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
<P><A NAME="YD1L296">YD1L296</A> = ( <A HREF="#YD1L271">YD1L271</A> ) # ( !<A HREF="#YD1L271">YD1L271</A> & ( (<A HREF="#YD1L590">YD1L590</A> & (((!<A HREF="#YD1L295">YD1L295</A>) # (<A HREF="#YD1L620">YD1L620</A>)) # (<A HREF="#YD1L619">YD1L619</A>))) ) );


<P> --YD1L262 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
<P><A NAME="YD1L262">YD1L262</A> = ( !<A HREF="#YD1L265">YD1L265</A> & ( !<A HREF="#YD1L264">YD1L264</A> & ( (!<A HREF="#YD1L602">YD1L602</A> & (!<A HREF="#YD1L599">YD1L599</A> & (!<A HREF="#YD1L600">YD1L600</A> & !<A HREF="#YD1L266">YD1L266</A>))) ) ) );


<P> --YD1L254 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
<P><A NAME="YD1L254">YD1L254</A> = (!<A HREF="#YD1L262">YD1L262</A>) # ((<A HREF="#YD1L590">YD1L590</A> & ((<A HREF="#YD1L255">YD1L255</A>) # (<A HREF="#YD1L267">YD1L267</A>))));


<P> --YD1L253 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1
<P><A NAME="YD1L253">YD1L253</A> = ( <A HREF="#YD1L590">YD1L590</A> & ( (!<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & <A HREF="#YD1L252">YD1L252</A>))) ) );


<P> --YD1L924 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
<P><A NAME="YD1L924">YD1L924</A> = ( !<A HREF="#YD1L585">YD1L585</A> & ( !<A HREF="#YD1L587">YD1L587</A> & ( (!<A HREF="#YD1L1063">YD1L1063</A> & (<A HREF="#YD1_E_valid_from_R">YD1_E_valid_from_R</A> & ((!<A HREF="#YD1_d_write">YD1_d_write</A>) # (<A HREF="#ZC1L4">ZC1L4</A>)))) ) ) );


<P> --MD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~1
<P><A NAME="MD1L2">MD1L2</A> = (!<A HREF="#MD1L1">MD1L1</A> & <A HREF="#SC1_src4_valid">SC1_src4_valid</A>);


<P> --BE1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
<P><A NAME="BE1L90">BE1L90</A> = ( <A HREF="#BE1_write">BE1_write</A> & ( <A HREF="#RE1_waitrequest">RE1_waitrequest</A> ) ) # ( !<A HREF="#BE1_write">BE1_write</A> & ( (<A HREF="#ZC1L13">ZC1L13</A> & (!<A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> & <A HREF="#MD1L2">MD1L2</A>)) ) );


<P> --VC1_src_data[46] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[46]
<P><A NAME="VC1_src_data[46]">VC1_src_data[46]</A> = (!<A HREF="#YD1_W_alu_result[10]">YD1_W_alu_result[10]</A> & (<A HREF="#YD1_F_pc[8]">YD1_F_pc[8]</A> & ((<A HREF="#VC1L16">VC1L16</A>)))) # (<A HREF="#YD1_W_alu_result[10]">YD1_W_alu_result[10]</A> & (((<A HREF="#YD1_F_pc[8]">YD1_F_pc[8]</A> & <A HREF="#VC1L16">VC1L16</A>)) # (<A HREF="#MD1L2">MD1L2</A>)));


<P> --TE1_jdo[34] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
<P> --register power-up is low

<P><A NAME="TE1_jdo[34]">TE1_jdo[34]</A> = DFFEAS(<A HREF="#UE1_sr[34]">UE1_sr[34]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TE1_jdo[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
<P> --register power-up is low

<P><A NAME="TE1_jdo[17]">TE1_jdo[17]</A> = DFFEAS(<A HREF="#UE1_sr[17]">UE1_sr[17]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --RE1L111 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
<P><A NAME="RE1L111">RE1L111</A> = ( <A HREF="#RE1L2">RE1L2</A> & ( (<A HREF="#TE1L49">TE1L49</A> & (((!<A HREF="#TE1_jdo[34]">TE1_jdo[34]</A>) # (!<A HREF="#TE1_jdo[17]">TE1_jdo[17]</A>)) # (<A HREF="#TE1_jdo[35]">TE1_jdo[35]</A>))) ) ) # ( !<A HREF="#RE1L2">RE1L2</A> & ( (!<A HREF="#TE1_jdo[35]">TE1_jdo[35]</A> & (<A HREF="#TE1L49">TE1L49</A> & (<A HREF="#TE1_jdo[34]">TE1_jdo[34]</A> & !<A HREF="#TE1_jdo[17]">TE1_jdo[17]</A>))) ) );


<P> --BE1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
<P><A NAME="BE1L55">BE1L55</A> = (!<A HREF="#BE1_read">BE1_read</A> & (((!<A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> & <A HREF="#MC5L1">MC5L1</A>)))) # (<A HREF="#BE1_read">BE1_read</A> & (<A HREF="#RE1_waitrequest">RE1_waitrequest</A>));


<P> --RE1L109 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
<P><A NAME="RE1L109">RE1L109</A> = ( <A HREF="#RE1_avalon_ociram_readdata_ready">RE1_avalon_ociram_readdata_ready</A> & ( (<A HREF="#RE1_waitrequest">RE1_waitrequest</A> & (((!<A HREF="#RE1L166">RE1L166</A> & <A HREF="#BE1_read">BE1_read</A>)) # (<A HREF="#BE1_write">BE1_write</A>))) ) ) # ( !<A HREF="#RE1_avalon_ociram_readdata_ready">RE1_avalon_ociram_readdata_ready</A> & ( (<A HREF="#RE1_waitrequest">RE1_waitrequest</A> & (!<A HREF="#BE1_write">BE1_write</A> & (!<A HREF="#RE1L166">RE1L166</A> & <A HREF="#BE1_read">BE1_read</A>))) ) );


<P> --NC5L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2
<P><A NAME="NC5L9">NC5L9</A> = ( <A HREF="#NC5_mem_used[0]">NC5_mem_used[0]</A> & ( ((!<A HREF="#PC5_read_latency_shift_reg[0]">PC5_read_latency_shift_reg[0]</A>) # ((!<A HREF="#RE1_waitrequest">RE1_waitrequest</A> & <A HREF="#MC5L1">MC5L1</A>))) # (<A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A>) ) ) # ( !<A HREF="#NC5_mem_used[0]">NC5_mem_used[0]</A> & ( (!<A HREF="#RE1_waitrequest">RE1_waitrequest</A> & (!<A HREF="#NC5_mem_used[1]">NC5_mem_used[1]</A> & <A HREF="#MC5L1">MC5L1</A>)) ) );


<P> --NC6L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~2
<P><A NAME="NC6L9">NC6L9</A> = ((<A HREF="#NC6_mem_used[0]">NC6_mem_used[0]</A> & ((!<A HREF="#PC6_read_latency_shift_reg[0]">PC6_read_latency_shift_reg[0]</A>) # (<A HREF="#NC6_mem_used[1]">NC6_mem_used[1]</A>)))) # (<A HREF="#PC6L4">PC6L4</A>);


<P> --NC9_empty is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty
<P> --register power-up is low

<P><A NAME="NC9_empty">NC9_empty</A> = DFFEAS(<A HREF="#NC9L13">NC9L13</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC9_rd_ptr[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0]
<P> --register power-up is low

<P><A NAME="NC9_rd_ptr[0]">NC9_rd_ptr[0]</A> = DFFEAS(<A HREF="#NC9L10">NC9L10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC9_wr_ptr[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]
<P> --register power-up is low

<P><A NAME="NC9_wr_ptr[0]">NC9_wr_ptr[0]</A> = DFFEAS(<A HREF="#NC9L40">NC9L40</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_write">NC9_write</A>,  ,  ,  ,  );


<P> --NC9_wr_ptr[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1]
<P> --register power-up is low

<P><A NAME="NC9_wr_ptr[1]">NC9_wr_ptr[1]</A> = DFFEAS(<A HREF="#NC9L1">NC9L1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_write">NC9_write</A>,  ,  ,  ,  );


<P> --NC9_rd_ptr[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1]
<P> --register power-up is low

<P><A NAME="NC9_rd_ptr[1]">NC9_rd_ptr[1]</A> = DFFEAS(<A HREF="#NC9L11">NC9L11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC9_wr_ptr[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2]
<P> --register power-up is low

<P><A NAME="NC9_wr_ptr[2]">NC9_wr_ptr[2]</A> = DFFEAS(<A HREF="#NC9L2">NC9L2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_write">NC9_write</A>,  ,  ,  ,  );


<P> --NC9_rd_ptr[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2]
<P> --register power-up is low

<P><A NAME="NC9_rd_ptr[2]">NC9_rd_ptr[2]</A> = DFFEAS(<A HREF="#NC9L12">NC9L12</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC9L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0
<P><A NAME="NC9L7">NC9L7</A> = ( <A HREF="#NC9_rd_ptr[2]">NC9_rd_ptr[2]</A> & ( (!<A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A> & ((!<A HREF="#NC9_rd_ptr[1]">NC9_rd_ptr[1]</A> & (!<A HREF="#NC9_rd_ptr[0]">NC9_rd_ptr[0]</A> & <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>)) # (<A HREF="#NC9_rd_ptr[1]">NC9_rd_ptr[1]</A> & (<A HREF="#NC9_rd_ptr[0]">NC9_rd_ptr[0]</A> & !<A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>)))) # (<A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A> & (<A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A> & (!<A HREF="#NC9_rd_ptr[1]">NC9_rd_ptr[1]</A> $ (!<A HREF="#NC9_rd_ptr[0]">NC9_rd_ptr[0]</A>)))) ) ) # ( !<A HREF="#NC9_rd_ptr[2]">NC9_rd_ptr[2]</A> & ( (!<A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A> & ((!<A HREF="#NC9_rd_ptr[1]">NC9_rd_ptr[1]</A> & (!<A HREF="#NC9_rd_ptr[0]">NC9_rd_ptr[0]</A> & !<A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>)) # (<A HREF="#NC9_rd_ptr[1]">NC9_rd_ptr[1]</A> & (<A HREF="#NC9_rd_ptr[0]">NC9_rd_ptr[0]</A> & <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>)))) # (<A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A> & (!<A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A> & (!<A HREF="#NC9_rd_ptr[1]">NC9_rd_ptr[1]</A> $ (!<A HREF="#NC9_rd_ptr[0]">NC9_rd_ptr[0]</A>)))) ) );


<P> --NC9L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1
<P><A NAME="NC9L8">NC9L8</A> = ( <A HREF="#NC9L7">NC9L7</A> & ( (<A HREF="#NC9_internal_out_valid">NC9_internal_out_valid</A> & (<A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A> & (!<A HREF="#NC9_rd_ptr[0]">NC9_rd_ptr[0]</A> $ (!<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>)))) ) );


<P> --NC9L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2
<P><A NAME="NC9L9">NC9L9</A> = (<A HREF="#NC9_empty">NC9_empty</A> & !<A HREF="#NC9L8">NC9L8</A>);


<P> --NC8_mem_used[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[2]
<P> --register power-up is low

<P><A NAME="NC8_mem_used[2]">NC8_mem_used[2]</A> = DFFEAS(<A HREF="#NC8L70">NC8L70</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L59">NC8L59</A>,  ,  ,  ,  );


<P> --NC8L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always1~0
<P><A NAME="NC8L2">NC8L2</A> = (!<A HREF="#NC8_mem_used[1]">NC8_mem_used[1]</A>) # (<A HREF="#MC8L2">MC8L2</A>);


<P> --NC8L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~5
<P><A NAME="NC8L68">NC8L68</A> = ( <A HREF="#NC8_mem_used[2]">NC8_mem_used[2]</A> & ( (!<A HREF="#AD1L19">AD1L19</A>) # ((!<A HREF="#PC1L3">PC1L3</A>) # ((!<A HREF="#MC8L8">MC8L8</A>) # (<A HREF="#NC8_mem_used[0]">NC8_mem_used[0]</A>))) ) ) # ( !<A HREF="#NC8_mem_used[2]">NC8_mem_used[2]</A> & ( (<A HREF="#AD1L19">AD1L19</A> & (<A HREF="#PC1L3">PC1L3</A> & (<A HREF="#MC8L8">MC8L8</A> & <A HREF="#NC8_mem_used[0]">NC8_mem_used[0]</A>))) ) );


<P> --NC8_mem[2][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]
<P> --register power-up is low

<P><A NAME="NC8_mem[2][52]">NC8_mem[2][52]</A> = DFFEAS(<A HREF="#NC8L23">NC8L23</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC8L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]~1
<P><A NAME="NC8L17">NC8L17</A> = (!<A HREF="#NC8L2">NC8L2</A> & (<A HREF="#NC8_mem[1][52]">NC8_mem[1][52]</A>)) # (<A HREF="#NC8L2">NC8L2</A> & (((!<A HREF="#NC8_mem_used[2]">NC8_mem_used[2]</A>) # (<A HREF="#NC8_mem[2][52]">NC8_mem[2][52]</A>))));


<P> --XC2L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg~0
<P><A NAME="XC2L53">XC2L53</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A>) # (<A HREF="#XC2_endofpacket_reg">XC2_endofpacket_reg</A>);


<P> --YD1L300 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
<P><A NAME="YD1L300">YD1L300</A> = (!<A HREF="#YD1L248">YD1L248</A> & ((<A HREF="#YD1_D_iw[18]">YD1_D_iw[18]</A>))) # (<A HREF="#YD1L248">YD1L248</A> & (<A HREF="#YD1_D_iw[23]">YD1_D_iw[23]</A>));


<P> --YD1L301 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
<P><A NAME="YD1L301">YD1L301</A> = ( <A HREF="#YD1L262">YD1L262</A> & ( <A HREF="#YD1L300">YD1L300</A> & ( (!<A HREF="#YD1L590">YD1L590</A>) # (((!<A HREF="#YD1L267">YD1L267</A> & !<A HREF="#YD1L263">YD1L263</A>)) # (<A HREF="#YD1L601">YD1L601</A>)) ) ) ) # ( !<A HREF="#YD1L262">YD1L262</A> & ( <A HREF="#YD1L300">YD1L300</A> & ( <A HREF="#YD1L601">YD1L601</A> ) ) ) # ( <A HREF="#YD1L262">YD1L262</A> & ( !<A HREF="#YD1L300">YD1L300</A> & ( <A HREF="#YD1L601">YD1L601</A> ) ) ) # ( !<A HREF="#YD1L262">YD1L262</A> & ( !<A HREF="#YD1L300">YD1L300</A> & ( <A HREF="#YD1L601">YD1L601</A> ) ) );


<P> --YD1L298 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~2
<P><A NAME="YD1L298">YD1L298</A> = (!<A HREF="#YD1L248">YD1L248</A> & ((<A HREF="#YD1_D_iw[17]">YD1_D_iw[17]</A>))) # (<A HREF="#YD1L248">YD1L248</A> & (<A HREF="#YD1_D_iw[22]">YD1_D_iw[22]</A>));


<P> --YD1L299 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~3
<P><A NAME="YD1L299">YD1L299</A> = ( <A HREF="#YD1L262">YD1L262</A> & ( <A HREF="#YD1L298">YD1L298</A> ) ) # ( !<A HREF="#YD1L262">YD1L262</A> & ( <A HREF="#YD1L298">YD1L298</A> ) ) # ( <A HREF="#YD1L262">YD1L262</A> & ( !<A HREF="#YD1L298">YD1L298</A> & ( ((<A HREF="#YD1L590">YD1L590</A> & ((<A HREF="#YD1L263">YD1L263</A>) # (<A HREF="#YD1L267">YD1L267</A>)))) # (<A HREF="#YD1L601">YD1L601</A>) ) ) ) # ( !<A HREF="#YD1L262">YD1L262</A> & ( !<A HREF="#YD1L298">YD1L298</A> ) );


<P> --YD1L302 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4
<P><A NAME="YD1L302">YD1L302</A> = (!<A HREF="#YD1L248">YD1L248</A> & ((<A HREF="#YD1_D_iw[19]">YD1_D_iw[19]</A>))) # (<A HREF="#YD1L248">YD1L248</A> & (<A HREF="#YD1_D_iw[24]">YD1_D_iw[24]</A>));


<P> --YD1L303 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5
<P><A NAME="YD1L303">YD1L303</A> = ( <A HREF="#YD1L262">YD1L262</A> & ( <A HREF="#YD1L302">YD1L302</A> ) ) # ( !<A HREF="#YD1L262">YD1L262</A> & ( <A HREF="#YD1L302">YD1L302</A> ) ) # ( <A HREF="#YD1L262">YD1L262</A> & ( !<A HREF="#YD1L302">YD1L302</A> & ( ((<A HREF="#YD1L590">YD1L590</A> & ((<A HREF="#YD1L263">YD1L263</A>) # (<A HREF="#YD1L267">YD1L267</A>)))) # (<A HREF="#YD1L601">YD1L601</A>) ) ) ) # ( !<A HREF="#YD1L262">YD1L262</A> & ( !<A HREF="#YD1L302">YD1L302</A> ) );


<P> --YD1L304 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~6
<P><A NAME="YD1L304">YD1L304</A> = (!<A HREF="#YD1L248">YD1L248</A> & ((<A HREF="#YD1_D_iw[20]">YD1_D_iw[20]</A>))) # (<A HREF="#YD1L248">YD1L248</A> & (<A HREF="#YD1_D_iw[25]">YD1_D_iw[25]</A>));


<P> --YD1L305 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~7
<P><A NAME="YD1L305">YD1L305</A> = ( <A HREF="#YD1L262">YD1L262</A> & ( <A HREF="#YD1L304">YD1L304</A> ) ) # ( !<A HREF="#YD1L262">YD1L262</A> & ( <A HREF="#YD1L304">YD1L304</A> ) ) # ( <A HREF="#YD1L262">YD1L262</A> & ( !<A HREF="#YD1L304">YD1L304</A> & ( ((<A HREF="#YD1L590">YD1L590</A> & ((<A HREF="#YD1L263">YD1L263</A>) # (<A HREF="#YD1L267">YD1L267</A>)))) # (<A HREF="#YD1L601">YD1L601</A>) ) ) ) # ( !<A HREF="#YD1L262">YD1L262</A> & ( !<A HREF="#YD1L304">YD1L304</A> ) );


<P> --YD1L306 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~8
<P><A NAME="YD1L306">YD1L306</A> = (!<A HREF="#YD1L248">YD1L248</A> & ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>))) # (<A HREF="#YD1L248">YD1L248</A> & (<A HREF="#YD1_D_iw[26]">YD1_D_iw[26]</A>));


<P> --YD1L307 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~9
<P><A NAME="YD1L307">YD1L307</A> = ( <A HREF="#YD1L262">YD1L262</A> & ( <A HREF="#YD1L306">YD1L306</A> ) ) # ( !<A HREF="#YD1L262">YD1L262</A> & ( <A HREF="#YD1L306">YD1L306</A> ) ) # ( <A HREF="#YD1L262">YD1L262</A> & ( !<A HREF="#YD1L306">YD1L306</A> & ( ((<A HREF="#YD1L590">YD1L590</A> & ((<A HREF="#YD1L263">YD1L263</A>) # (<A HREF="#YD1L267">YD1L267</A>)))) # (<A HREF="#YD1L601">YD1L601</A>) ) ) ) # ( !<A HREF="#YD1L262">YD1L262</A> & ( !<A HREF="#YD1L306">YD1L306</A> ) );


<P> --YD1L350 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
<P><A NAME="YD1L350">YD1L350</A> = (!<A HREF="#YD1L603">YD1L603</A> & (!<A HREF="#YD1L733">YD1L733</A> & !<A HREF="#YD1L351">YD1L351</A>));


<P> --YD1_D_wr_dst_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
<P><A NAME="YD1_D_wr_dst_reg">YD1_D_wr_dst_reg</A> = ( <A HREF="#YD1L307">YD1L307</A> & ( <A HREF="#YD1L350">YD1L350</A> ) ) # ( !<A HREF="#YD1L307">YD1L307</A> & ( <A HREF="#YD1L350">YD1L350</A> & ( (((<A HREF="#YD1L305">YD1L305</A>) # (<A HREF="#YD1L303">YD1L303</A>)) # (<A HREF="#YD1L299">YD1L299</A>)) # (<A HREF="#YD1L301">YD1L301</A>) ) ) );


<P> --XC1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|out_valid~0
<P><A NAME="XC1L36">XC1L36</A> = (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & ((!<A HREF="#JD8L14">JD8L14</A>) # (!<A HREF="#XC1L1">XC1L1</A>)));


<P> --NC9_out_payload[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[0]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[0]">NC9_out_payload[0]</A> = DFFEAS(<A HREF="#QD1_ram_block1a0">QD1_ram_block1a0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --GD1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1
<P><A NAME="GD1L6">GD1L6</A> = (!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & (<A HREF="#JD8L14">JD8L14</A> & (<A HREF="#NC9_out_payload[0]">NC9_out_payload[0]</A>))) # (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & (((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[0]">NC9_out_payload[0]</A>)) # (<A HREF="#XC1_data_reg[0]">XC1_data_reg[0]</A>)));


<P> --PC4_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]
<P> --register power-up is low

<P><A NAME="PC4_av_readdata_pre[0]">PC4_av_readdata_pre[0]</A> = DFFEAS(VCC, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC7_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[0]
<P> --register power-up is low

<P><A NAME="PC7_av_readdata_pre[0]">PC7_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#AB1_readdata[0]">AB1_readdata[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --PC9_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[0]
<P> --register power-up is low

<P><A NAME="PC9_av_readdata_pre[0]">PC9_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#EB1_readdata[0]">EB1_readdata[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~2
<P><A NAME="GD1L7">GD1L7</A> = ( <A HREF="#PC7_av_readdata_pre[0]">PC7_av_readdata_pre[0]</A> & ( <A HREF="#PC9_av_readdata_pre[0]">PC9_av_readdata_pre[0]</A> & ( (!<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & (!<A HREF="#PC9_read_latency_shift_reg[0]">PC9_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC4_read_latency_shift_reg[0]">PC4_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC4_av_readdata_pre[0]">PC4_av_readdata_pre[0]</A>)))) ) ) ) # ( !<A HREF="#PC7_av_readdata_pre[0]">PC7_av_readdata_pre[0]</A> & ( <A HREF="#PC9_av_readdata_pre[0]">PC9_av_readdata_pre[0]</A> & ( (!<A HREF="#PC9_read_latency_shift_reg[0]">PC9_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC4_read_latency_shift_reg[0]">PC4_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC4_av_readdata_pre[0]">PC4_av_readdata_pre[0]</A>))) ) ) ) # ( <A HREF="#PC7_av_readdata_pre[0]">PC7_av_readdata_pre[0]</A> & ( !<A HREF="#PC9_av_readdata_pre[0]">PC9_av_readdata_pre[0]</A> & ( (!<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC4_read_latency_shift_reg[0]">PC4_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC4_av_readdata_pre[0]">PC4_av_readdata_pre[0]</A>))) ) ) ) # ( !<A HREF="#PC7_av_readdata_pre[0]">PC7_av_readdata_pre[0]</A> & ( !<A HREF="#PC9_av_readdata_pre[0]">PC9_av_readdata_pre[0]</A> & ( (!<A HREF="#PC4_read_latency_shift_reg[0]">PC4_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC4_av_readdata_pre[0]">PC4_av_readdata_pre[0]</A>) ) ) );


<P> --PC10_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|av_readdata_pre[0]
<P> --register power-up is low

<P><A NAME="PC10_av_readdata_pre[0]">PC10_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#Z1_readdata[0]">Z1_readdata[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~3
<P><A NAME="GD1L8">GD1L8</A> = (!<A HREF="#PC10_read_latency_shift_reg[0]">PC10_read_latency_shift_reg[0]</A> & (<A HREF="#TC2L1">TC2L1</A> & (<A HREF="#PC5_av_readdata_pre[0]">PC5_av_readdata_pre[0]</A>))) # (<A HREF="#PC10_read_latency_shift_reg[0]">PC10_read_latency_shift_reg[0]</A> & (((<A HREF="#TC2L1">TC2L1</A> & <A HREF="#PC5_av_readdata_pre[0]">PC5_av_readdata_pre[0]</A>)) # (<A HREF="#PC10_av_readdata_pre[0]">PC10_av_readdata_pre[0]</A>)));


<P> --GD1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~4
<P><A NAME="GD1L9">GD1L9</A> = ( <A HREF="#GD1L11">GD1L11</A> & ( (!<A HREF="#TC3L1">TC3L1</A>) # ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((!<A HREF="#DF1_ram_block1a0">DF1_ram_block1a0</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (!<A HREF="#DF1_ram_block1a32">DF1_ram_block1a32</A>))) ) );


<P> --GD1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~5
<P><A NAME="GD1L10">GD1L10</A> = ( <A HREF="#GD1L9">GD1L9</A> & ( (!<A HREF="#GD1L7">GD1L7</A>) # (((<A HREF="#XC1L36">XC1L36</A> & <A HREF="#GD1L6">GD1L6</A>)) # (<A HREF="#GD1L8">GD1L8</A>)) ) ) # ( !<A HREF="#GD1L9">GD1L9</A> );


<P> --YD1L1051 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
<P><A NAME="YD1L1051">YD1L1051</A> = ( <A HREF="#YD1_W_alu_result[1]">YD1_W_alu_result[1]</A> & ( (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((!<A HREF="#YD1_av_ld_align_cycle[1]">YD1_av_ld_align_cycle[1]</A>) # ((<A HREF="#YD1_W_alu_result[0]">YD1_W_alu_result[0]</A> & !<A HREF="#YD1_av_ld_align_cycle[0]">YD1_av_ld_align_cycle[0]</A>)))) ) ) # ( !<A HREF="#YD1_W_alu_result[1]">YD1_W_alu_result[1]</A> & ( (<A HREF="#YD1_W_alu_result[0]">YD1_W_alu_result[0]</A> & (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (!<A HREF="#YD1_av_ld_align_cycle[1]">YD1_av_ld_align_cycle[1]</A> & !<A HREF="#YD1_av_ld_align_cycle[0]">YD1_av_ld_align_cycle[0]</A>))) ) );


<P> --YD1L938 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0
<P><A NAME="YD1L938">YD1L938</A> = ( <A HREF="#YD1_W_alu_result[1]">YD1_W_alu_result[1]</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1_av_ld_align_cycle[1]">YD1_av_ld_align_cycle[1]</A>) # ((<A HREF="#YD1_W_alu_result[0]">YD1_W_alu_result[0]</A> & !<A HREF="#YD1_av_ld_align_cycle[0]">YD1_av_ld_align_cycle[0]</A>))) ) ) # ( !<A HREF="#YD1_W_alu_result[1]">YD1_W_alu_result[1]</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((<A HREF="#YD1_W_alu_result[0]">YD1_W_alu_result[0]</A> & (!<A HREF="#YD1_av_ld_align_cycle[1]">YD1_av_ld_align_cycle[1]</A> & !<A HREF="#YD1_av_ld_align_cycle[0]">YD1_av_ld_align_cycle[0]</A>))) ) );


<P> --YD1L630 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
<P><A NAME="YD1L630">YD1L630</A> = ( !<A HREF="#YD1_D_iw[10]">YD1_D_iw[10]</A> & ( (!<A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A> & (!<A HREF="#YD1_D_iw[8]">YD1_D_iw[8]</A> & (!<A HREF="#YD1_D_iw[7]">YD1_D_iw[7]</A> & !<A HREF="#YD1_D_iw[9]">YD1_D_iw[9]</A>))) ) );


<P> --YD1L631 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
<P><A NAME="YD1L631">YD1L631</A> = ( !<A HREF="#YD1_D_iw[10]">YD1_D_iw[10]</A> & ( (<A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A> & (!<A HREF="#YD1_D_iw[8]">YD1_D_iw[8]</A> & (!<A HREF="#YD1_D_iw[7]">YD1_D_iw[7]</A> & !<A HREF="#YD1_D_iw[9]">YD1_D_iw[9]</A>))) ) );


<P> --YD1_W_bstatus_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
<P> --register power-up is low

<P><A NAME="YD1_W_bstatus_reg">YD1_W_bstatus_reg</A> = DFFEAS(<A HREF="#YD1L863">YD1L863</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1_E_valid_from_R">YD1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --YD1L632 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
<P><A NAME="YD1L632">YD1L632</A> = (!<A HREF="#YD1_D_iw[8]">YD1_D_iw[8]</A> & (<A HREF="#YD1_D_iw[7]">YD1_D_iw[7]</A> & (!<A HREF="#YD1_D_iw[9]">YD1_D_iw[9]</A> & !<A HREF="#YD1_D_iw[10]">YD1_D_iw[10]</A>)));


<P> --YD1_W_ienable_reg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
<P> --register power-up is low

<P><A NAME="YD1_W_ienable_reg[0]">YD1_W_ienable_reg[0]</A> = DFFEAS(<A HREF="#YD1_E_src1[0]">YD1_E_src1[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L876">YD1L876</A>,  ,  ,  ,  );


<P> --YD1L388 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
<P><A NAME="YD1L388">YD1L388</A> = ( !<A HREF="#YD1_D_iw[9]">YD1_D_iw[9]</A> & ( !<A HREF="#YD1_D_iw[10]">YD1_D_iw[10]</A> & ( (<A HREF="#YD1_W_ipending_reg[0]">YD1_W_ipending_reg[0]</A> & (!<A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A> & (<A HREF="#YD1_D_iw[8]">YD1_D_iw[8]</A> & !<A HREF="#YD1_D_iw[7]">YD1_D_iw[7]</A>))) ) ) );


<P> --YD1L389 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
<P><A NAME="YD1L389">YD1L389</A> = ( <A HREF="#YD1L388">YD1L388</A> & ( (!<A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A> & (!<A HREF="#YD1_W_bstatus_reg">YD1_W_bstatus_reg</A> & <A HREF="#YD1L632">YD1L632</A>)) ) ) # ( !<A HREF="#YD1L388">YD1L388</A> & ( (!<A HREF="#YD1L632">YD1L632</A>) # ((!<A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A> & (!<A HREF="#YD1_W_bstatus_reg">YD1_W_bstatus_reg</A>)) # (<A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A> & ((!<A HREF="#YD1_W_ienable_reg[0]">YD1_W_ienable_reg[0]</A>)))) ) );


<P> --YD1L390 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
<P><A NAME="YD1L390">YD1L390</A> = ( <A HREF="#YD1L389">YD1L389</A> & ( (!<A HREF="#YD1L630">YD1L630</A> & (((<A HREF="#YD1_W_estatus_reg">YD1_W_estatus_reg</A> & <A HREF="#YD1L631">YD1L631</A>)))) # (<A HREF="#YD1L630">YD1L630</A> & (<A HREF="#YD1_W_status_reg_pie">YD1_W_status_reg_pie</A>)) ) ) # ( !<A HREF="#YD1L389">YD1L389</A> & ( (!<A HREF="#YD1L630">YD1L630</A> & (((!<A HREF="#YD1L631">YD1L631</A>) # (<A HREF="#YD1_W_estatus_reg">YD1_W_estatus_reg</A>)))) # (<A HREF="#YD1L630">YD1L630</A> & (<A HREF="#YD1_W_status_reg_pie">YD1_W_status_reg_pie</A>)) ) );


<P> --YD1L352 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~26
<P><A NAME="YD1L352">YD1L352</A> = ( <A HREF="#YD1_E_shift_rot_result[0]">YD1_E_shift_rot_result[0]</A> & ( ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & (<A HREF="#YD1L194">YD1L194</A>)) # (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L398">YD1L398</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#YD1_E_shift_rot_result[0]">YD1_E_shift_rot_result[0]</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & (<A HREF="#YD1L194">YD1L194</A>)) # (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L398">YD1L398</A>))))) ) );


<P> --YD1L815 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~4
<P><A NAME="YD1L815">YD1L815</A> = ( !<A HREF="#YD1_R_ctrl_force_src2_zero">YD1_R_ctrl_force_src2_zero</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YD1L820">YD1L820</A> & ((<A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A>))) # (<A HREF="#YD1L820">YD1L820</A> & (<A HREF="#DE2_q_b[0]">DE2_q_b[0]</A>)))) ) );


<P> --YD1L764 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[0]~27
<P><A NAME="YD1L764">YD1L764</A> = (!<A HREF="#YD1L796">YD1L796</A> & (!<A HREF="#YD1L797">YD1L797</A> & <A HREF="#DE1_q_b[0]">DE1_q_b[0]</A>));


<P> --YD1_R_ctrl_wrctl_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_wrctl_inst">YD1_R_ctrl_wrctl_inst</A> = DFFEAS(<A HREF="#YD1_D_op_wrctl">YD1_D_op_wrctl</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L920 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
<P><A NAME="YD1L920">YD1L920</A> = (!<A HREF="#YD1L630">YD1L630</A> & (((<A HREF="#YD1_W_status_reg_pie">YD1_W_status_reg_pie</A>)))) # (<A HREF="#YD1L630">YD1L630</A> & ((!<A HREF="#YD1_R_ctrl_wrctl_inst">YD1_R_ctrl_wrctl_inst</A> & ((<A HREF="#YD1_W_status_reg_pie">YD1_W_status_reg_pie</A>))) # (<A HREF="#YD1_R_ctrl_wrctl_inst">YD1_R_ctrl_wrctl_inst</A> & (<A HREF="#YD1_E_src1[0]">YD1_E_src1[0]</A>))));


<P> --YD1L921 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
<P><A NAME="YD1L921">YD1L921</A> = ( <A HREF="#YD1L620">YD1L620</A> & ( <A HREF="#YD1L920">YD1L920</A> & ( (!<A HREF="#YD1L590">YD1L590</A>) # (<A HREF="#YD1_W_estatus_reg">YD1_W_estatus_reg</A>) ) ) ) # ( !<A HREF="#YD1L620">YD1L620</A> & ( <A HREF="#YD1L920">YD1L920</A> & ( (!<A HREF="#YD1L590">YD1L590</A>) # ((!<A HREF="#YD1L619">YD1L619</A>) # (<A HREF="#YD1_W_bstatus_reg">YD1_W_bstatus_reg</A>)) ) ) ) # ( <A HREF="#YD1L620">YD1L620</A> & ( !<A HREF="#YD1L920">YD1L920</A> & ( (<A HREF="#YD1L590">YD1L590</A> & <A HREF="#YD1_W_estatus_reg">YD1_W_estatus_reg</A>) ) ) ) # ( !<A HREF="#YD1L620">YD1L620</A> & ( !<A HREF="#YD1L920">YD1L920</A> & ( (<A HREF="#YD1L590">YD1L590</A> & (<A HREF="#YD1_W_bstatus_reg">YD1_W_bstatus_reg</A> & <A HREF="#YD1L619">YD1L619</A>)) ) ) );


<P> --YD1L922 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2
<P><A NAME="YD1L922">YD1L922</A> = (!<A HREF="#YD1_R_ctrl_exception">YD1_R_ctrl_exception</A> & (!<A HREF="#YD1_R_ctrl_break">YD1_R_ctrl_break</A> & <A HREF="#YD1L921">YD1L921</A>));


<P> --YD1_W_ienable_reg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]
<P> --register power-up is low

<P><A NAME="YD1_W_ienable_reg[1]">YD1_W_ienable_reg[1]</A> = DFFEAS(<A HREF="#YD1_E_src1[1]">YD1_E_src1[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#YD1L876">YD1L876</A>,  ,  ,  ,  );


<P> --FE1_oci_ienable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]
<P> --register power-up is low

<P><A NAME="FE1_oci_ienable[1]">FE1_oci_ienable[1]</A> = DFFEAS(<A HREF="#FE1L8">FE1L8</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#FE1L13">FE1L13</A>,  ,  ,  ,  );


<P> --U1_fifo_AE is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
<P> --register power-up is low

<P><A NAME="U1_fifo_AE">U1_fifo_AE</A> = DFFEAS(<A HREF="#U1L58">U1L58</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1_ien_AE is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
<P> --register power-up is low

<P><A NAME="U1_ien_AE">U1_ien_AE</A> = DFFEAS(<A HREF="#YD1_d_writedata[1]">YD1_d_writedata[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1L77">U1L77</A>,  ,  ,  ,  );


<P> --U1_av_readdata[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
<P><A NAME="U1_av_readdata[9]">U1_av_readdata[9]</A> = (<A HREF="#U1_fifo_AE">U1_fifo_AE</A> & <A HREF="#U1_ien_AE">U1_ien_AE</A>);


<P> --U1_ien_AF is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
<P> --register power-up is low

<P><A NAME="U1_ien_AF">U1_ien_AF</A> = DFFEAS(<A HREF="#YD1_d_writedata[0]">YD1_d_writedata[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1L77">U1L77</A>,  ,  ,  ,  );


<P> --U1_pause_irq is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
<P> --register power-up is low

<P><A NAME="U1_pause_irq">U1_pause_irq</A> = DFFEAS(<A HREF="#U1L80">U1L80</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1_fifo_AF is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
<P> --register power-up is low

<P><A NAME="U1_fifo_AF">U1_fifo_AF</A> = DFFEAS(<A HREF="#U1L60">U1L60</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1L66 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
<P><A NAME="U1L66">U1L66</A> = (<A HREF="#U1_ien_AF">U1_ien_AF</A> & ((<A HREF="#U1_fifo_AF">U1_fifo_AF</A>) # (<A HREF="#U1_pause_irq">U1_pause_irq</A>)));


<P> --YD1L882 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]~0
<P><A NAME="YD1L882">YD1L882</A> = (<A HREF="#YD1_W_ienable_reg[1]">YD1_W_ienable_reg[1]</A> & (!<A HREF="#FE1_oci_ienable[1]">FE1_oci_ienable[1]</A> & ((<A HREF="#U1L66">U1L66</A>) # (<A HREF="#U1_av_readdata[9]">U1_av_readdata[9]</A>))));


<P> --FE1_oci_ienable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
<P> --register power-up is low

<P><A NAME="FE1_oci_ienable[0]">FE1_oci_ienable[0]</A> = DFFEAS(<A HREF="#FE1L6">FE1L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#FE1L13">FE1L13</A>,  ,  ,  ,  );


<P> --EB1_timeout_occurred is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred
<P> --register power-up is low

<P><A NAME="EB1_timeout_occurred">EB1_timeout_occurred</A> = DFFEAS(<A HREF="#EB1L79">EB1L79</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --EB1_control_register is nios_system:NiosII|nios_system_timer_0:timer_0|control_register
<P> --register power-up is low

<P><A NAME="EB1_control_register">EB1_control_register</A> = DFFEAS(<A HREF="#EB1L46">EB1L46</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_W_ipending_reg_nxt[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]
<P><A NAME="YD1_W_ipending_reg_nxt[0]">YD1_W_ipending_reg_nxt[0]</A> = (<A HREF="#YD1_W_ienable_reg[0]">YD1_W_ienable_reg[0]</A> & (!<A HREF="#FE1_oci_ienable[0]">FE1_oci_ienable[0]</A> & (<A HREF="#EB1_timeout_occurred">EB1_timeout_occurred</A> & <A HREF="#EB1_control_register">EB1_control_register</A>)));


<P> --YD1L1098 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
<P><A NAME="YD1L1098">YD1L1098</A> = ((<A HREF="#YD1_hbreak_enabled">YD1_hbreak_enabled</A> & ((!<A HREF="#YD1L590">YD1L590</A>) # (!<A HREF="#YD1L619">YD1L619</A>)))) # (<A HREF="#YD1_R_ctrl_break">YD1_R_ctrl_break</A>);


<P> --YD1L1100 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
<P><A NAME="YD1L1100">YD1L1100</A> = (!<A HREF="#YD1_hbreak_pending">YD1_hbreak_pending</A> & ((<A HREF="#YD1L1101">YD1L1101</A>))) # (<A HREF="#YD1_hbreak_pending">YD1_hbreak_pending</A> & (!<A HREF="#YD1_hbreak_enabled">YD1_hbreak_enabled</A>));


<P> --TE1_take_action_ocimem_a is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
<P><A NAME="TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A> = (!<A HREF="#TE1_jdo[35]">TE1_jdo[35]</A> & (<A HREF="#TE1L49">TE1L49</A> & <A HREF="#TE1_jdo[34]">TE1_jdo[34]</A>));


<P> --TE1_jdo[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
<P> --register power-up is low

<P><A NAME="TE1_jdo[21]">TE1_jdo[21]</A> = DFFEAS(<A HREF="#UE1_sr[21]">UE1_sr[21]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TE1_jdo[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
<P> --register power-up is low

<P><A NAME="TE1_jdo[20]">TE1_jdo[20]</A> = DFFEAS(<A HREF="#UE1_sr[20]">UE1_sr[20]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --JE1_break_on_reset is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
<P> --register power-up is low

<P><A NAME="JE1_break_on_reset">JE1_break_on_reset</A> = DFFEAS(<A HREF="#JE1L2">JE1L2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>,  ,  ,  ,  );


<P> --WE1_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
<P> --register power-up is low

<P><A NAME="WE1_dreg[0]">WE1_dreg[0]</A> = DFFEAS(<A HREF="#WE1_din_s1">WE1_din_s1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --JE1L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
<P><A NAME="JE1L4">JE1L4</A> = ( <A HREF="#JE1_break_on_reset">JE1_break_on_reset</A> & ( <A HREF="#WE1_dreg[0]">WE1_dreg[0]</A> & ( (!<A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>) # (((<A HREF="#JE1_jtag_break">JE1_jtag_break</A> & !<A HREF="#TE1_jdo[20]">TE1_jdo[20]</A>)) # (<A HREF="#TE1_jdo[21]">TE1_jdo[21]</A>)) ) ) ) # ( !<A HREF="#JE1_break_on_reset">JE1_break_on_reset</A> & ( <A HREF="#WE1_dreg[0]">WE1_dreg[0]</A> & ( (<A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A> & (((<A HREF="#JE1_jtag_break">JE1_jtag_break</A> & !<A HREF="#TE1_jdo[20]">TE1_jdo[20]</A>)) # (<A HREF="#TE1_jdo[21]">TE1_jdo[21]</A>))) ) ) ) # ( <A HREF="#JE1_break_on_reset">JE1_break_on_reset</A> & ( !<A HREF="#WE1_dreg[0]">WE1_dreg[0]</A> & ( (!<A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A> & (<A HREF="#JE1_jtag_break">JE1_jtag_break</A>)) # (<A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A> & (((<A HREF="#JE1_jtag_break">JE1_jtag_break</A> & !<A HREF="#TE1_jdo[20]">TE1_jdo[20]</A>)) # (<A HREF="#TE1_jdo[21]">TE1_jdo[21]</A>))) ) ) ) # ( !<A HREF="#JE1_break_on_reset">JE1_break_on_reset</A> & ( !<A HREF="#WE1_dreg[0]">WE1_dreg[0]</A> & ( (!<A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A> & (<A HREF="#JE1_jtag_break">JE1_jtag_break</A>)) # (<A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A> & (((<A HREF="#JE1_jtag_break">JE1_jtag_break</A> & !<A HREF="#TE1_jdo[20]">TE1_jdo[20]</A>)) # (<A HREF="#TE1_jdo[21]">TE1_jdo[21]</A>))) ) ) );


<P> --FE1_oci_single_step_mode is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
<P> --register power-up is low

<P><A NAME="FE1_oci_single_step_mode">FE1_oci_single_step_mode</A> = DFFEAS(<A HREF="#FE1L12">FE1L12</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L1106 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
<P><A NAME="YD1L1106">YD1L1106</A> = (<A HREF="#FE1_oci_single_step_mode">FE1_oci_single_step_mode</A> & (((<A HREF="#YD1_wait_for_one_post_bret_inst">YD1_wait_for_one_post_bret_inst</A> & !<A HREF="#YD1L726">YD1L726</A>)) # (<A HREF="#YD1_hbreak_enabled">YD1_hbreak_enabled</A>)));


<P> --VC2_src_data[51] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[51]
<P><A NAME="VC2_src_data[51]">VC2_src_data[51]</A> = ( <A HREF="#VC2L20">VC2L20</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_W_alu_result[15]">YD1_W_alu_result[15]</A> & (<A HREF="#YD1_F_pc[13]">YD1_F_pc[13]</A> & ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) # (<A HREF="#YD1_W_alu_result[15]">YD1_W_alu_result[15]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#YD1_F_pc[13]">YD1_F_pc[13]</A> & <A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#VC2L20">VC2L20</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_W_alu_result[15]">YD1_W_alu_result[15]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) ) # ( <A HREF="#VC2L20">VC2L20</A> & ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_F_pc[13]">YD1_F_pc[13]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) );


<P> --Y1L1 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|wren~0
<P><A NAME="Y1L1">Y1L1</A> = (<A HREF="#YD1_d_write">YD1_d_write</A> & (!<A HREF="#ZC1_write_accepted">ZC1_write_accepted</A> & !<A HREF="#NC6_mem_used[1]">NC6_mem_used[1]</A>));


<P> --Y1L2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|wren~1
<P><A NAME="Y1L2">Y1L2</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#Y1L1">Y1L1</A> & ( (!<A HREF="#YC1L2">YC1L2</A>) # ((!<A HREF="#AD1L3">AD1L3</A>) # ((<A HREF="#AD1L17">AD1L17</A>) # (<A HREF="#AD1L16">AD1L16</A>))) ) ) ) # ( !<A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#Y1L1">Y1L1</A> ) ) # ( <A HREF="#MD2L1">MD2L1</A> & ( !<A HREF="#Y1L1">Y1L1</A> ) ) # ( !<A HREF="#MD2L1">MD2L1</A> & ( !<A HREF="#Y1L1">Y1L1</A> ) );


<P> --EF1_eq_node[1] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[1]
<P><A NAME="EF1_eq_node[1]">EF1_eq_node[1]</A> = ( <A HREF="#SC1L21">SC1L21</A> & ( <A HREF="#EF1L4">EF1L4</A> & ( !<A HREF="#Y1L2">Y1L2</A> ) ) ) # ( !<A HREF="#SC1L21">SC1L21</A> & ( <A HREF="#EF1L4">EF1L4</A> & ( (!<A HREF="#Y1L2">Y1L2</A> & (<A HREF="#YD1_F_pc[13]">YD1_F_pc[13]</A> & <A HREF="#VC2L20">VC2L20</A>)) ) ) ) # ( !<A HREF="#SC1L21">SC1L21</A> & ( !<A HREF="#EF1L4">EF1L4</A> & ( (!<A HREF="#Y1L2">Y1L2</A> & (<A HREF="#YD1_F_pc[13]">YD1_F_pc[13]</A> & (!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A> & <A HREF="#VC2L20">VC2L20</A>))) ) ) );


<P> --BB1_r_early_rst is nios_system:NiosII|altera_reset_controller:rst_controller|r_early_rst
<P> --register power-up is low

<P><A NAME="BB1_r_early_rst">BB1_r_early_rst</A> = DFFEAS(<A HREF="#BB1L9">BB1L9</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --YD1_d_writedata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[4]">YD1_d_writedata[4]</A> = DFFEAS(<A HREF="#DE2_q_b[4]">DE2_q_b[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VC2L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~2
<P><A NAME="VC2L22">VC2L22</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[4]">YD1_d_writedata[4]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --VC2_src_data[38] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[38]
<P><A NAME="VC2_src_data[38]">VC2_src_data[38]</A> = ( <A HREF="#YD1_F_pc[0]">YD1_F_pc[0]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & <A HREF="#VC2L20">VC2L20</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#YD1_F_pc[0]">YD1_F_pc[0]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & !<A HREF="#VC2L20">VC2L20</A>)))) ) ) ) # ( <A HREF="#YD1_F_pc[0]">YD1_F_pc[0]</A> & ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) );


<P> --VC2_src_data[39] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[39]
<P><A NAME="VC2_src_data[39]">VC2_src_data[39]</A> = ( <A HREF="#YD1_F_pc[1]">YD1_F_pc[1]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & <A HREF="#VC2L20">VC2L20</A>)))) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#YD1_F_pc[1]">YD1_F_pc[1]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & !<A HREF="#VC2L20">VC2L20</A>)))) ) ) ) # ( <A HREF="#YD1_F_pc[1]">YD1_F_pc[1]</A> & ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) );


<P> --VC2_src_data[40] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[40]
<P><A NAME="VC2_src_data[40]">VC2_src_data[40]</A> = ( <A HREF="#YD1_F_pc[2]">YD1_F_pc[2]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & <A HREF="#VC2L20">VC2L20</A>)))) # (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#YD1_F_pc[2]">YD1_F_pc[2]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & !<A HREF="#VC2L20">VC2L20</A>)))) ) ) ) # ( <A HREF="#YD1_F_pc[2]">YD1_F_pc[2]</A> & ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) );


<P> --VC2_src_data[41] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[41]
<P><A NAME="VC2_src_data[41]">VC2_src_data[41]</A> = ( <A HREF="#YD1_F_pc[3]">YD1_F_pc[3]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_W_alu_result[5]">YD1_W_alu_result[5]</A> & (((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & <A HREF="#VC2L20">VC2L20</A>)))) # (<A HREF="#YD1_W_alu_result[5]">YD1_W_alu_result[5]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#YD1_F_pc[3]">YD1_F_pc[3]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_W_alu_result[5]">YD1_W_alu_result[5]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & !<A HREF="#VC2L20">VC2L20</A>)))) ) ) ) # ( <A HREF="#YD1_F_pc[3]">YD1_F_pc[3]</A> & ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) );


<P> --VC2_src_data[42] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[42]
<P><A NAME="VC2_src_data[42]">VC2_src_data[42]</A> = ( <A HREF="#YD1_F_pc[4]">YD1_F_pc[4]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_W_alu_result[6]">YD1_W_alu_result[6]</A> & (((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & <A HREF="#VC2L20">VC2L20</A>)))) # (<A HREF="#YD1_W_alu_result[6]">YD1_W_alu_result[6]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#YD1_F_pc[4]">YD1_F_pc[4]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_W_alu_result[6]">YD1_W_alu_result[6]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & !<A HREF="#VC2L20">VC2L20</A>)))) ) ) ) # ( <A HREF="#YD1_F_pc[4]">YD1_F_pc[4]</A> & ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) );


<P> --VC2_src_data[43] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[43]
<P><A NAME="VC2_src_data[43]">VC2_src_data[43]</A> = ( <A HREF="#YD1_F_pc[5]">YD1_F_pc[5]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_W_alu_result[7]">YD1_W_alu_result[7]</A> & (((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & <A HREF="#VC2L20">VC2L20</A>)))) # (<A HREF="#YD1_W_alu_result[7]">YD1_W_alu_result[7]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#YD1_F_pc[5]">YD1_F_pc[5]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_W_alu_result[7]">YD1_W_alu_result[7]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & !<A HREF="#VC2L20">VC2L20</A>)))) ) ) ) # ( <A HREF="#YD1_F_pc[5]">YD1_F_pc[5]</A> & ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) );


<P> --VC2_src_data[44] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[44]
<P><A NAME="VC2_src_data[44]">VC2_src_data[44]</A> = ( <A HREF="#YD1_F_pc[6]">YD1_F_pc[6]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_W_alu_result[8]">YD1_W_alu_result[8]</A> & (((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & <A HREF="#VC2L20">VC2L20</A>)))) # (<A HREF="#YD1_W_alu_result[8]">YD1_W_alu_result[8]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#YD1_F_pc[6]">YD1_F_pc[6]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_W_alu_result[8]">YD1_W_alu_result[8]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & !<A HREF="#VC2L20">VC2L20</A>)))) ) ) ) # ( <A HREF="#YD1_F_pc[6]">YD1_F_pc[6]</A> & ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) );


<P> --VC2_src_data[45] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[45]
<P><A NAME="VC2_src_data[45]">VC2_src_data[45]</A> = ( <A HREF="#YD1_F_pc[7]">YD1_F_pc[7]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_W_alu_result[9]">YD1_W_alu_result[9]</A> & (((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & <A HREF="#VC2L20">VC2L20</A>)))) # (<A HREF="#YD1_W_alu_result[9]">YD1_W_alu_result[9]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#YD1_F_pc[7]">YD1_F_pc[7]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_W_alu_result[9]">YD1_W_alu_result[9]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & !<A HREF="#VC2L20">VC2L20</A>)))) ) ) ) # ( <A HREF="#YD1_F_pc[7]">YD1_F_pc[7]</A> & ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) );


<P> --VC2_src_data[46] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[46]
<P><A NAME="VC2_src_data[46]">VC2_src_data[46]</A> = ( <A HREF="#YD1_F_pc[8]">YD1_F_pc[8]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_W_alu_result[10]">YD1_W_alu_result[10]</A> & (((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & <A HREF="#VC2L20">VC2L20</A>)))) # (<A HREF="#YD1_W_alu_result[10]">YD1_W_alu_result[10]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#YD1_F_pc[8]">YD1_F_pc[8]</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_W_alu_result[10]">YD1_W_alu_result[10]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & !<A HREF="#VC2L20">VC2L20</A>)))) ) ) ) # ( <A HREF="#YD1_F_pc[8]">YD1_F_pc[8]</A> & ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) );


<P> --VC2_src_data[47] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[47]
<P><A NAME="VC2_src_data[47]">VC2_src_data[47]</A> = ( <A HREF="#VC2L20">VC2L20</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_W_alu_result[11]">YD1_W_alu_result[11]</A> & (<A HREF="#YD1_F_pc[9]">YD1_F_pc[9]</A> & ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) # (<A HREF="#YD1_W_alu_result[11]">YD1_W_alu_result[11]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#YD1_F_pc[9]">YD1_F_pc[9]</A> & <A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#VC2L20">VC2L20</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_W_alu_result[11]">YD1_W_alu_result[11]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) ) # ( <A HREF="#VC2L20">VC2L20</A> & ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_F_pc[9]">YD1_F_pc[9]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) );


<P> --VC2_src_data[48] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[48]
<P><A NAME="VC2_src_data[48]">VC2_src_data[48]</A> = ( <A HREF="#VC2L20">VC2L20</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_W_alu_result[12]">YD1_W_alu_result[12]</A> & (<A HREF="#YD1_F_pc[10]">YD1_F_pc[10]</A> & ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) # (<A HREF="#YD1_W_alu_result[12]">YD1_W_alu_result[12]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#YD1_F_pc[10]">YD1_F_pc[10]</A> & <A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#VC2L20">VC2L20</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_W_alu_result[12]">YD1_W_alu_result[12]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) ) # ( <A HREF="#VC2L20">VC2L20</A> & ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_F_pc[10]">YD1_F_pc[10]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) );


<P> --VC2_src_data[49] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[49]
<P><A NAME="VC2_src_data[49]">VC2_src_data[49]</A> = ( <A HREF="#VC2L20">VC2L20</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_W_alu_result[13]">YD1_W_alu_result[13]</A> & (<A HREF="#YD1_F_pc[11]">YD1_F_pc[11]</A> & ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) # (<A HREF="#YD1_W_alu_result[13]">YD1_W_alu_result[13]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#YD1_F_pc[11]">YD1_F_pc[11]</A> & <A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#VC2L20">VC2L20</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_W_alu_result[13]">YD1_W_alu_result[13]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) ) # ( <A HREF="#VC2L20">VC2L20</A> & ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_F_pc[11]">YD1_F_pc[11]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) );


<P> --VC2_src_data[50] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[50]
<P><A NAME="VC2_src_data[50]">VC2_src_data[50]</A> = ( <A HREF="#VC2L20">VC2L20</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_W_alu_result[14]">YD1_W_alu_result[14]</A> & (<A HREF="#YD1_F_pc[12]">YD1_F_pc[12]</A> & ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) # (<A HREF="#YD1_W_alu_result[14]">YD1_W_alu_result[14]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#YD1_F_pc[12]">YD1_F_pc[12]</A> & <A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) ) # ( !<A HREF="#VC2L20">VC2L20</A> & ( <A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_W_alu_result[14]">YD1_W_alu_result[14]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) ) # ( <A HREF="#VC2L20">VC2L20</A> & ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#YD1_F_pc[12]">YD1_F_pc[12]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) ) );


<P> --VC2_src_data[32] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[32]
<P><A NAME="VC2_src_data[32]">VC2_src_data[32]</A> = ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_d_byteenable[0]">YD1_d_byteenable[0]</A> & (((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & <A HREF="#VC2L20">VC2L20</A>)))) # (<A HREF="#YD1_d_byteenable[0]">YD1_d_byteenable[0]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) # ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) );


<P> --EF1_eq_node[0] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[0]
<P><A NAME="EF1_eq_node[0]">EF1_eq_node[0]</A> = ( !<A HREF="#SC1L21">SC1L21</A> & ( <A HREF="#EF1L4">EF1L4</A> & ( (!<A HREF="#Y1L2">Y1L2</A> & ((!<A HREF="#YD1_F_pc[13]">YD1_F_pc[13]</A>) # (!<A HREF="#VC2L20">VC2L20</A>))) ) ) ) # ( <A HREF="#SC1L21">SC1L21</A> & ( !<A HREF="#EF1L4">EF1L4</A> & ( !<A HREF="#Y1L2">Y1L2</A> ) ) ) # ( !<A HREF="#SC1L21">SC1L21</A> & ( !<A HREF="#EF1L4">EF1L4</A> & ( (!<A HREF="#Y1L2">Y1L2</A> & ((!<A HREF="#YD1_F_pc[13]">YD1_F_pc[13]</A>) # ((!<A HREF="#VC2L20">VC2L20</A>) # (<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>)))) ) ) );


<P> --BE1_readdata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
<P> --register power-up is low

<P><A NAME="BE1_readdata[0]">BE1_readdata[0]</A> = DFFEAS(<A HREF="#BE1L51">BE1L51</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VC2L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~3
<P><A NAME="VC2L23">VC2L23</A> = ( !<A HREF="#AD1L17">AD1L17</A> & ( <A HREF="#MD2L1">MD2L1</A> & ( (<A HREF="#YD1_d_writedata[0]">YD1_d_writedata[0]</A> & (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & !<A HREF="#AD1L16">AD1L16</A>))) ) ) );


<P> --BE1_readdata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
<P> --register power-up is low

<P><A NAME="BE1_readdata[1]">BE1_readdata[1]</A> = DFFEAS(<A HREF="#BE1L52">BE1L52</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --YD1_d_writedata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[1]">YD1_d_writedata[1]</A> = DFFEAS(<A HREF="#DE2_q_b[1]">DE2_q_b[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VC2L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~4
<P><A NAME="VC2L24">VC2L24</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[1]">YD1_d_writedata[1]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --YD1_d_writedata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[2]">YD1_d_writedata[2]</A> = DFFEAS(<A HREF="#DE2_q_b[2]">DE2_q_b[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VC2L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~5
<P><A NAME="VC2L25">VC2L25</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[2]">YD1_d_writedata[2]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --VC2L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~6
<P><A NAME="VC2L26">VC2L26</A> = ( <A HREF="#YD1_d_writedata[3]">YD1_d_writedata[3]</A> & ( <A HREF="#MD2L1">MD2L1</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --YD1L816 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~5
<P><A NAME="YD1L816">YD1L816</A> = ( <A HREF="#DE2_q_b[1]">DE2_q_b[1]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (!<A HREF="#YD1_R_ctrl_force_src2_zero">YD1_R_ctrl_force_src2_zero</A> & ((<A HREF="#YD1_D_iw[7]">YD1_D_iw[7]</A>) # (<A HREF="#YD1L820">YD1L820</A>)))) ) ) # ( !<A HREF="#DE2_q_b[1]">DE2_q_b[1]</A> & ( (!<A HREF="#YD1L820">YD1L820</A> & (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (!<A HREF="#YD1_R_ctrl_force_src2_zero">YD1_R_ctrl_force_src2_zero</A> & <A HREF="#YD1_D_iw[7]">YD1_D_iw[7]</A>))) ) );


<P> --YD1L765 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[1]~28
<P><A NAME="YD1L765">YD1L765</A> = (!<A HREF="#YD1L796">YD1L796</A> & (!<A HREF="#YD1L797">YD1L797</A> & <A HREF="#DE1_q_b[1]">DE1_q_b[1]</A>));


<P> --YD1L477 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~26
<P><A NAME="YD1L477">YD1L477</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[0]">YD1_E_shift_rot_result[0]</A>))) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[2]">YD1_E_shift_rot_result[2]</A>));


<P> --YD1L888 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~24
<P><A NAME="YD1L888">YD1L888</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1L384">YD1L384</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte0_data[2]">YD1_av_ld_byte0_data[2]</A>))));


<P> --WB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector2~0
<P><A NAME="WB1L4">WB1L4</A> = (((!<A HREF="#ZB1_middle_of_low_level">ZB1_middle_of_low_level</A> & <A HREF="#WB1_s_serial_protocol.STATE_3_START_BIT">WB1_s_serial_protocol.STATE_3_START_BIT</A>)) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>)) # (<A HREF="#WB1L9">WB1L9</A>);


<P> --WB1L30 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~12
<P><A NAME="WB1L30">WB1L30</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_0_IDLE">WB1_s_serial_protocol.STATE_0_IDLE</A> & (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & <A HREF="#WB1L7">WB1L7</A>));


<P> --U1_r_val is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|r_val
<P> --register power-up is low

<P><A NAME="U1_r_val">U1_r_val</A> = DFFEAS(<A HREF="#U1L82">U1L82</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC1_r_ena1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
<P> --register power-up is low

<P><A NAME="AC1_r_ena1">AC1_r_ena1</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#AC1L41">AC1L41</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --AC1L22 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
<P><A NAME="AC1L22">AC1L22</A> = AMPP_FUNCTION(!<A HREF="#U1_r_val">U1_r_val</A>, !<A HREF="#AC1_r_ena1">AC1_r_ena1</A>);


<P> --HC2_b_full is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
<P> --register power-up is low

<P><A NAME="HC2_b_full">HC2_b_full</A> = DFFEAS(<A HREF="#HC2L6">HC2L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC1L96 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
<P><A NAME="AC1L96">AC1L96</A> = AMPP_FUNCTION(!<A HREF="#A1L159">A1L159</A>, !<A HREF="#AC1_tck_t_dav">AC1_tck_t_dav</A>, !<A HREF="#AC1_td_shift[10]">AC1_td_shift[10]</A>, !<A HREF="#AC1_write_stalled">AC1_write_stalled</A>);


<P> --AC1L97 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
<P><A NAME="AC1L97">AC1L97</A> = AMPP_FUNCTION(!<A HREF="#A1L152">A1L152</A>, !<A HREF="#AC1_state">AC1_state</A>, !<A HREF="#AC1_count[1]">AC1_count[1]</A>, !<A HREF="#A1L156">A1L156</A>, !<A HREF="#A1L161">A1L161</A>, !<A HREF="#A1L151">A1L151</A>);


<P> --AC1_rdata[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
<P> --register power-up is low

<P><A NAME="AC1_rdata[0]">AC1_rdata[0]</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#JC1_q_b[0]">JC1_q_b[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#AC1L22">AC1L22</A>);


<P> --AC1_td_shift[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
<P> --register power-up is low

<P><A NAME="AC1_td_shift[3]">AC1_td_shift[3]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L74">AC1L74</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --AC1L73 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
<P><A NAME="AC1L73">AC1L73</A> = AMPP_FUNCTION(!<A HREF="#A1L152">A1L152</A>, !<A HREF="#AC1_count[9]">AC1_count[9]</A>, !<A HREF="#A1L156">A1L156</A>, !<A HREF="#AC1L71">AC1L71</A>, !<A HREF="#AC1_rdata[0]">AC1_rdata[0]</A>, !<A HREF="#AC1_td_shift[3]">AC1_td_shift[3]</A>);


<P> --AC1L41 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
<P><A NAME="AC1L41">AC1L41</A> = AMPP_FUNCTION(!<A HREF="#AC1_rvalid0">AC1_rvalid0</A>, !<A HREF="#U1_r_val">U1_r_val</A>, !<A HREF="#AC1_r_ena1">AC1_r_ena1</A>);


<P> --AC1_read_req is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
<P> --register power-up is low

<P><A NAME="AC1_read_req">AC1_read_req</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_td_shift[9]">AC1_td_shift[9]</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L97">AC1L97</A>);


<P> --AC1_read1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
<P> --register power-up is low

<P><A NAME="AC1_read1">AC1_read1</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#AC1_read">AC1_read</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --AC1_read2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
<P> --register power-up is low

<P><A NAME="AC1_read2">AC1_read2</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#AC1_read1">AC1_read1</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --AC1_rst2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
<P> --register power-up is low

<P><A NAME="AC1_rst2">AC1_rst2</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#AC1_rst1">AC1_rst1</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --AC1L42 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
<P><A NAME="AC1L42">AC1L42</A> = AMPP_FUNCTION(!<A HREF="#AC1_user_saw_rvalid">AC1_user_saw_rvalid</A>, !<A HREF="#AC1L41">AC1L41</A>, !<A HREF="#AC1_read_req">AC1_read_req</A>, !<A HREF="#AC1_read1">AC1_read1</A>, !<A HREF="#AC1_read2">AC1_read2</A>, !<A HREF="#AC1_rst2">AC1_rst2</A>);


<P> --TE1_jdo[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
<P> --register power-up is low

<P><A NAME="TE1_jdo[25]">TE1_jdo[25]</A> = DFFEAS(<A HREF="#UE1_sr[25]">UE1_sr[25]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --BE1_writedata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
<P> --register power-up is low

<P><A NAME="BE1_writedata[0]">BE1_writedata[0]</A> = DFFEAS(<A HREF="#VC1L17">VC1L17</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BE1_address[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
<P> --register power-up is low

<P><A NAME="BE1_address[0]">BE1_address[0]</A> = DFFEAS(<A HREF="#VC1_src_data[38]">VC1_src_data[38]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BE1_address[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
<P> --register power-up is low

<P><A NAME="BE1_address[3]">BE1_address[3]</A> = DFFEAS(<A HREF="#VC1_src_data[41]">VC1_src_data[41]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BE1_address[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
<P> --register power-up is low

<P><A NAME="BE1_address[7]">BE1_address[7]</A> = DFFEAS(<A HREF="#VC1_src_data[45]">VC1_src_data[45]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BE1_address[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
<P> --register power-up is low

<P><A NAME="BE1_address[6]">BE1_address[6]</A> = DFFEAS(<A HREF="#VC1_src_data[44]">VC1_src_data[44]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BE1_address[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
<P> --register power-up is low

<P><A NAME="BE1_address[5]">BE1_address[5]</A> = DFFEAS(<A HREF="#VC1_src_data[43]">VC1_src_data[43]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BE1_address[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
<P> --register power-up is low

<P><A NAME="BE1_address[4]">BE1_address[4]</A> = DFFEAS(<A HREF="#VC1_src_data[42]">VC1_src_data[42]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --FE1L1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
<P><A NAME="FE1L1">FE1L1</A> = ( !<A HREF="#BE1_address[4]">BE1_address[4]</A> & ( (<A HREF="#BE1_address[8]">BE1_address[8]</A> & (!<A HREF="#BE1_address[7]">BE1_address[7]</A> & (!<A HREF="#BE1_address[6]">BE1_address[6]</A> & !<A HREF="#BE1_address[5]">BE1_address[5]</A>))) ) );


<P> --BE1_address[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
<P> --register power-up is low

<P><A NAME="BE1_address[2]">BE1_address[2]</A> = DFFEAS(<A HREF="#VC1_src_data[40]">VC1_src_data[40]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BE1_address[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
<P> --register power-up is low

<P><A NAME="BE1_address[1]">BE1_address[1]</A> = DFFEAS(<A HREF="#VC1_src_data[39]">VC1_src_data[39]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --FE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
<P><A NAME="FE1L2">FE1L2</A> = (!<A HREF="#BE1_address[2]">BE1_address[2]</A> & !<A HREF="#BE1_address[1]">BE1_address[1]</A>);


<P> --FE1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2
<P><A NAME="FE1L3">FE1L3</A> = (!<A HREF="#BE1_address[3]">BE1_address[3]</A> & (<A HREF="#FE1L1">FE1L1</A> & <A HREF="#FE1L2">FE1L2</A>));


<P> --BE1_debugaccess is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
<P> --register power-up is low

<P><A NAME="BE1_debugaccess">BE1_debugaccess</A> = DFFEAS(<A HREF="#VC1L18">VC1L18</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --FE1L14 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
<P><A NAME="FE1L14">FE1L14</A> = (<A HREF="#BE1_write">BE1_write</A> & (!<A HREF="#BE1_address[0]">BE1_address[0]</A> & (<A HREF="#FE1L3">FE1L3</A> & <A HREF="#BE1_debugaccess">BE1_debugaccess</A>)));


<P> --JE1L10 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
<P><A NAME="JE1L10">JE1L10</A> = ( <A HREF="#FE1L14">FE1L14</A> & ( (!<A HREF="#JE1_monitor_ready">JE1_monitor_ready</A> & (<A HREF="#BE1_writedata[0]">BE1_writedata[0]</A> & ((!<A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>) # (!<A HREF="#TE1_jdo[25]">TE1_jdo[25]</A>)))) # (<A HREF="#JE1_monitor_ready">JE1_monitor_ready</A> & ((!<A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>) # ((!<A HREF="#TE1_jdo[25]">TE1_jdo[25]</A>)))) ) ) # ( !<A HREF="#FE1L14">FE1L14</A> & ( (<A HREF="#JE1_monitor_ready">JE1_monitor_ready</A> & ((!<A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>) # (!<A HREF="#TE1_jdo[25]">TE1_jdo[25]</A>))) ) );


<P> --UE1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
<P><A NAME="UE1L59">UE1L59</A> = ( <A HREF="#RE1_MonDReg[2]">RE1_MonDReg[2]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#A1L165">A1L165</A>) # ((<A HREF="#GE1_break_readreg[2]">GE1_break_readreg[2]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[4]">UE1_sr[4]</A>)))) ) ) # ( !<A HREF="#RE1_MonDReg[2]">RE1_MonDReg[2]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[2]">GE1_break_readreg[2]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[4]">UE1_sr[4]</A>)))) ) );


<P> --TE1_jdo[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
<P> --register power-up is low

<P><A NAME="TE1_jdo[1]">TE1_jdo[1]</A> = DFFEAS(<A HREF="#UE1_sr[1]">UE1_sr[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TE1_jdo[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
<P> --register power-up is low

<P><A NAME="TE1_jdo[4]">TE1_jdo[4]</A> = DFFEAS(<A HREF="#UE1_sr[4]">UE1_sr[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --RE1L85 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3
<P><A NAME="RE1L85">RE1L85</A> = ( <A HREF="#CF1_q_a[1]">CF1_q_a[1]</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (((<A HREF="#RE1L83">RE1L83</A>)) # (<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A>))) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (((<A HREF="#TE1_jdo[4]">TE1_jdo[4]</A>)))) ) ) # ( !<A HREF="#CF1_q_a[1]">CF1_q_a[1]</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (<A HREF="#RE1L83">RE1L83</A>)) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & ((<A HREF="#TE1_jdo[4]">TE1_jdo[4]</A>))) ) );


<P> --TE1_update_jdo_strobe is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
<P> --register power-up is low

<P><A NAME="TE1_update_jdo_strobe">TE1_update_jdo_strobe</A> = DFFEAS(<A HREF="#TE1L53">TE1L53</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --UE1_sr[36] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
<P> --register power-up is low

<P><A NAME="UE1_sr[36]">UE1_sr[36]</A> = DFFEAS(<A HREF="#UE1L61">UE1L61</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L53">UE1L53</A>,  ,  ,  ,  );


<P> --UE1_sr[37] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
<P> --register power-up is low

<P><A NAME="UE1_sr[37]">UE1_sr[37]</A> = DFFEAS(<A HREF="#UE1L62">UE1L62</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L53">UE1L53</A>,  ,  ,  ,  );


<P> --TE1_jxuir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
<P> --register power-up is low

<P><A NAME="TE1_jxuir">TE1_jxuir</A> = DFFEAS(<A HREF="#TE1L45">TE1L45</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --UE1_sr[35] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
<P> --register power-up is low

<P><A NAME="UE1_sr[35]">UE1_sr[35]</A> = DFFEAS(<A HREF="#UE1L63">UE1L63</A>, <A HREF="#A1L184">A1L184</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1_jtag_ram_rd is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
<P> --register power-up is low

<P><A NAME="RE1_jtag_ram_rd">RE1_jtag_ram_rd</A> = DFFEAS(<A HREF="#RE1L114">RE1L114</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>,  ,  ,  ,  );


<P> --TE1_jdo[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
<P> --register power-up is low

<P><A NAME="TE1_jdo[27]">TE1_jdo[27]</A> = DFFEAS(<A HREF="#UE1_sr[27]">UE1_sr[27]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TE1_jdo[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
<P> --register power-up is low

<P><A NAME="TE1_jdo[26]">TE1_jdo[26]</A> = DFFEAS(<A HREF="#UE1_sr[26]">UE1_sr[26]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TE1_jdo[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
<P> --register power-up is low

<P><A NAME="TE1_jdo[28]">TE1_jdo[28]</A> = DFFEAS(<A HREF="#UE1_sr[28]">UE1_sr[28]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --RE1_jtag_ram_wr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
<P> --register power-up is low

<P><A NAME="RE1_jtag_ram_wr">RE1_jtag_ram_wr</A> = DFFEAS(<A HREF="#RE1L116">RE1L116</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , !<A HREF="#TE1L50">TE1L50</A>,  ,  ,  ,  );


<P> --RE1L164 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
<P><A NAME="RE1L164">RE1L164</A> = ( <A HREF="#RE1_jtag_ram_wr">RE1_jtag_ram_wr</A> & ( ((<A HREF="#BE1_write">BE1_write</A> & (!<A HREF="#BE1_address[8]">BE1_address[8]</A> & <A HREF="#BE1_debugaccess">BE1_debugaccess</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A>) ) ) # ( !<A HREF="#RE1_jtag_ram_wr">RE1_jtag_ram_wr</A> & ( (<A HREF="#BE1_write">BE1_write</A> & (!<A HREF="#BE1_address[8]">BE1_address[8]</A> & (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & <A HREF="#BE1_debugaccess">BE1_debugaccess</A>))) ) );


<P> --RE1_ociram_reset_req is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
<P><A NAME="RE1_ociram_reset_req">RE1_ociram_reset_req</A> = (!<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A>);


<P> --RE1L132 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
<P><A NAME="RE1L132">RE1L132</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[0]">BE1_writedata[0]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[0]">RE1_MonDReg[0]</A>));


<P> --RE1L119 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
<P><A NAME="RE1L119">RE1L119</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_address[0]">BE1_address[0]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonAReg[2]">RE1_MonAReg[2]</A>));


<P> --RE1L120 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
<P><A NAME="RE1L120">RE1L120</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_address[1]">BE1_address[1]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonAReg[3]">RE1_MonAReg[3]</A>));


<P> --RE1L121 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
<P><A NAME="RE1L121">RE1L121</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_address[2]">BE1_address[2]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonAReg[4]">RE1_MonAReg[4]</A>));


<P> --RE1L122 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
<P><A NAME="RE1L122">RE1L122</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_address[3]">BE1_address[3]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonAReg[5]">RE1_MonAReg[5]</A>));


<P> --RE1L123 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
<P><A NAME="RE1L123">RE1L123</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_address[4]">BE1_address[4]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonAReg[6]">RE1_MonAReg[6]</A>));


<P> --RE1L124 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
<P><A NAME="RE1L124">RE1L124</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_address[5]">BE1_address[5]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonAReg[7]">RE1_MonAReg[7]</A>));


<P> --RE1L125 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
<P><A NAME="RE1L125">RE1L125</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_address[6]">BE1_address[6]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonAReg[8]">RE1_MonAReg[8]</A>));


<P> --RE1L126 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
<P><A NAME="RE1L126">RE1L126</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_address[7]">BE1_address[7]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonAReg[9]">RE1_MonAReg[9]</A>));


<P> --BE1_byteenable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
<P> --register power-up is low

<P><A NAME="BE1_byteenable[0]">BE1_byteenable[0]</A> = DFFEAS(<A HREF="#VC1_src_data[32]">VC1_src_data[32]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L127 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
<P><A NAME="RE1L127">RE1L127</A> = (<A HREF="#BE1_byteenable[0]">BE1_byteenable[0]</A>) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A>);


<P> --RE1_jtag_rd is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
<P> --register power-up is low

<P><A NAME="RE1_jtag_rd">RE1_jtag_rd</A> = DFFEAS(<A HREF="#TE1L50">TE1L50</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , !<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>,  ,  ,  ,  );


<P> --XC2L54 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[0]~25
<P><A NAME="XC2L54">XC2L54</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_d_writedata[0]">YD1_d_writedata[0]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_data_reg[0]">XC2_data_reg[0]</A>)));


<P> --XC2L55 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[1]~26
<P><A NAME="XC2L55">XC2L55</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_d_writedata[1]">YD1_d_writedata[1]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_data_reg[1]">XC2_data_reg[1]</A>)));


<P> --XC2L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[2]~27
<P><A NAME="XC2L56">XC2L56</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_d_writedata[2]">YD1_d_writedata[2]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_data_reg[2]">XC2_data_reg[2]</A>)));


<P> --XC2L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[3]~28
<P><A NAME="XC2L57">XC2L57</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_d_writedata[3]">YD1_d_writedata[3]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_data_reg[3]">XC2_data_reg[3]</A>)));


<P> --XC2L58 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[4]~29
<P><A NAME="XC2L58">XC2L58</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_d_writedata[4]">YD1_d_writedata[4]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_data_reg[4]">XC2_data_reg[4]</A>)));


<P> --YD1_d_writedata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[5]">YD1_d_writedata[5]</A> = DFFEAS(<A HREF="#DE2_q_b[5]">DE2_q_b[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XC2L59 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[5]~30
<P><A NAME="XC2L59">XC2L59</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#YD1_d_writedata[5]">YD1_d_writedata[5]</A>))) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#XC2_data_reg[5]">XC2_data_reg[5]</A>));


<P> --YD1_d_writedata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[6]">YD1_d_writedata[6]</A> = DFFEAS(<A HREF="#DE2_q_b[6]">DE2_q_b[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XC2L60 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[6]~31
<P><A NAME="XC2L60">XC2L60</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#YD1_d_writedata[6]">YD1_d_writedata[6]</A>))) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#XC2_data_reg[6]">XC2_data_reg[6]</A>));


<P> --YD1_d_writedata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[7]">YD1_d_writedata[7]</A> = DFFEAS(<A HREF="#DE2_q_b[7]">DE2_q_b[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XC2L61 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[7]~32
<P><A NAME="XC2L61">XC2L61</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#YD1_d_writedata[7]">YD1_d_writedata[7]</A>))) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#XC2_data_reg[7]">XC2_data_reg[7]</A>));


<P> --XC2L62 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[8]~33
<P><A NAME="XC2L62">XC2L62</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#YD1_d_writedata[8]">YD1_d_writedata[8]</A>))) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#XC2_data_reg[8]">XC2_data_reg[8]</A>));


<P> --XC2L63 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[9]~34
<P><A NAME="XC2L63">XC2L63</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#YD1_d_writedata[9]">YD1_d_writedata[9]</A>))) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#XC2_data_reg[9]">XC2_data_reg[9]</A>));


<P> --XC2L64 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[10]~35
<P><A NAME="XC2L64">XC2L64</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#YD1_d_writedata[10]">YD1_d_writedata[10]</A>))) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#XC2_data_reg[10]">XC2_data_reg[10]</A>));


<P> --XC2L65 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[11]~36
<P><A NAME="XC2L65">XC2L65</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#YD1_d_writedata[11]">YD1_d_writedata[11]</A>))) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#XC2_data_reg[11]">XC2_data_reg[11]</A>));


<P> --XC2L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[12]~37
<P><A NAME="XC2L66">XC2L66</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#YD1_d_writedata[12]">YD1_d_writedata[12]</A>))) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#XC2_data_reg[12]">XC2_data_reg[12]</A>));


<P> --XC2L67 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[13]~38
<P><A NAME="XC2L67">XC2L67</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#YD1_d_writedata[13]">YD1_d_writedata[13]</A>))) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#XC2_data_reg[13]">XC2_data_reg[13]</A>));


<P> --XC2L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[14]~39
<P><A NAME="XC2L68">XC2L68</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_d_writedata[14]">YD1_d_writedata[14]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_data_reg[14]">XC2_data_reg[14]</A>)));


<P> --XC2L69 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[15]~40
<P><A NAME="XC2L69">XC2L69</A> = (!<A HREF="#XC2_use_reg">XC2_use_reg</A> & (<A HREF="#YD1_d_writedata[15]">YD1_d_writedata[15]</A>)) # (<A HREF="#XC2_use_reg">XC2_use_reg</A> & ((<A HREF="#XC2_data_reg[15]">XC2_data_reg[15]</A>)));


<P> --S1_device_for_transfer[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]
<P> --register power-up is low

<P><A NAME="S1_device_for_transfer[1]">S1_device_for_transfer[1]</A> = DFFEAS(<A HREF="#S1L59">S1L59</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L57">S1L57</A>,  ,  ,  ,  );


<P> --S1_device_for_transfer[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]
<P> --register power-up is low

<P><A NAME="S1_device_for_transfer[0]">S1_device_for_transfer[0]</A> = DFFEAS(<A HREF="#S1L60">S1L60</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L57">S1L57</A>,  ,  ,  ,  );


<P> --S1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Equal5~0
<P><A NAME="S1L3">S1L3</A> = (!<A HREF="#S1_device_for_transfer[1]">S1_device_for_transfer[1]</A> & !<A HREF="#S1_device_for_transfer[0]">S1_device_for_transfer[0]</A>);


<P> --WB1L40 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]~1
<P><A NAME="WB1L40">WB1L40</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#WB1L9">WB1L9</A>))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>));


<P> --WB1L41 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]~2
<P><A NAME="WB1L41">WB1L41</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#WB1L9">WB1L9</A>))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>));


<P> --WB1L68 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~3
<P><A NAME="WB1L68">WB1L68</A> = ( <A HREF="#UB1_data_out[25]">UB1_data_out[25]</A> & ( ((!<A HREF="#WB1L40">WB1L40</A> & ((<A HREF="#WB1_shiftreg_data[24]">WB1_shiftreg_data[24]</A>))) # (<A HREF="#WB1L40">WB1L40</A> & (!<A HREF="#S1L3">S1L3</A>))) # (<A HREF="#WB1L41">WB1L41</A>) ) ) # ( !<A HREF="#UB1_data_out[25]">UB1_data_out[25]</A> & ( (!<A HREF="#WB1L40">WB1L40</A> & (((<A HREF="#WB1_shiftreg_data[24]">WB1_shiftreg_data[24]</A> & !<A HREF="#WB1L41">WB1L41</A>)))) # (<A HREF="#WB1L40">WB1L40</A> & ((!<A HREF="#S1L3">S1L3</A>) # ((<A HREF="#WB1L41">WB1L41</A>)))) ) );


<P> --WB1L127 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~3
<P><A NAME="WB1L127">WB1L127</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[24]">WB1_shiftreg_mask[24]</A>));


<P> --NC8_mem_used[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]
<P> --register power-up is low

<P><A NAME="NC8_mem_used[4]">NC8_mem_used[4]</A> = DFFEAS(<A HREF="#NC8L71">NC8L71</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L59">NC8L59</A>,  ,  ,  ,  );


<P> --NC8L69 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~6
<P><A NAME="NC8L69">NC8L69</A> = ( <A HREF="#NC8_mem_used[4]">NC8_mem_used[4]</A> & ( ((<A HREF="#AD1L19">AD1L19</A> & (<A HREF="#PC1L3">PC1L3</A> & <A HREF="#MC8L8">MC8L8</A>))) # (<A HREF="#NC8_mem_used[6]">NC8_mem_used[6]</A>) ) ) # ( !<A HREF="#NC8_mem_used[4]">NC8_mem_used[4]</A> & ( (<A HREF="#NC8_mem_used[6]">NC8_mem_used[6]</A> & ((!<A HREF="#AD1L19">AD1L19</A>) # ((!<A HREF="#PC1L3">PC1L3</A>) # (!<A HREF="#MC8L8">MC8L8</A>)))) ) );


<P> --W1L64 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector4~0
<P><A NAME="W1L64">W1L64</A> = ( <A HREF="#W1_i_refs[0]">W1_i_refs[0]</A> & ( (!<A HREF="#W1_i_state.010">W1_i_state.010</A> & (<A HREF="#W1_i_state.000">W1_i_state.000</A> & (<A HREF="#W1_i_refs[2]">W1_i_refs[2]</A>))) # (<A HREF="#W1_i_state.010">W1_i_state.010</A> & ((!<A HREF="#W1_i_refs[2]">W1_i_refs[2]</A> $ (!<A HREF="#W1_i_refs[1]">W1_i_refs[1]</A>)))) ) ) # ( !<A HREF="#W1_i_refs[0]">W1_i_refs[0]</A> & ( (<A HREF="#W1_i_refs[2]">W1_i_refs[2]</A> & ((<A HREF="#W1_i_state.010">W1_i_state.010</A>) # (<A HREF="#W1_i_state.000">W1_i_state.000</A>))) ) );


<P> --W1L65 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector5~0
<P><A NAME="W1L65">W1L65</A> = (!<A HREF="#W1_i_state.010">W1_i_state.010</A> & (<A HREF="#W1_i_state.000">W1_i_state.000</A> & (<A HREF="#W1_i_refs[1]">W1_i_refs[1]</A>))) # (<A HREF="#W1_i_state.010">W1_i_state.010</A> & ((!<A HREF="#W1_i_refs[1]">W1_i_refs[1]</A> $ (!<A HREF="#W1_i_refs[0]">W1_i_refs[0]</A>))));


<P> --W1L66 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector6~0
<P><A NAME="W1L66">W1L66</A> = (!<A HREF="#W1_i_state.010">W1_i_state.010</A> & (<A HREF="#W1_i_state.000">W1_i_state.000</A> & <A HREF="#W1_i_refs[0]">W1_i_refs[0]</A>)) # (<A HREF="#W1_i_state.010">W1_i_state.010</A> & ((!<A HREF="#W1_i_refs[0]">W1_i_refs[0]</A>)));


<P> --W1L239 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]~2
<P><A NAME="W1L239">W1L239</A> = (!<A HREF="#W1L238">W1L238</A> & (((<A HREF="#W1_i_count[0]">W1_i_count[0]</A>)))) # (<A HREF="#W1L238">W1L238</A> & ((!<A HREF="#W1_i_state.011">W1_i_state.011</A> & (<A HREF="#W1_i_state.010">W1_i_state.010</A>)) # (<A HREF="#W1_i_state.011">W1_i_state.011</A> & ((!<A HREF="#W1_i_count[0]">W1_i_count[0]</A>)))));


<P> --BB1_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
<P> --register power-up is low

<P><A NAME="BB1_altera_reset_synchronizer_int_chain[0]">BB1_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS(<A HREF="#GF1_altera_reset_synchronizer_int_chain_out">GF1_altera_reset_synchronizer_int_chain_out</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SB3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0
<P><A NAME="SB3L1">SB3L1</A> = ( <A HREF="#HB1L67">HB1L67</A> & ( (!<A HREF="#R1L6">R1L6</A>) # (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> $ (((!<A HREF="#ZC1L13">ZC1L13</A>) # (!<A HREF="#HB1L66">HB1L66</A>)))) ) ) # ( !<A HREF="#HB1L67">HB1L67</A> & ( (!<A HREF="#R1L6">R1L6</A>) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A>) ) );


<P> --SB4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0
<P><A NAME="SB4L1">SB4L1</A> = ( <A HREF="#HB1L69">HB1L69</A> & ( (!<A HREF="#R1L6">R1L6</A>) # (!<A HREF="#HB1L122">HB1L122</A> $ (((!<A HREF="#ZC1L13">ZC1L13</A>) # (!<A HREF="#HB1L66">HB1L66</A>)))) ) ) # ( !<A HREF="#HB1L69">HB1L69</A> & ( (!<A HREF="#R1L6">R1L6</A>) # (<A HREF="#HB1L122">HB1L122</A>) ) );


<P> --HB1L94 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~6
<P><A NAME="HB1L94">HB1L94</A> = ( <A HREF="#HB1_data_out_shift_reg[11]">HB1_data_out_shift_reg[11]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # ((<A HREF="#QB4_q_b[12]">QB4_q_b[12]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[12]">QB3_q_b[12]</A>)))) ) ) # ( !<A HREF="#HB1_data_out_shift_reg[11]">HB1_data_out_shift_reg[11]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#QB4_q_b[12]">QB4_q_b[12]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[12]">QB3_q_b[12]</A>)))) ) );


<P> --PC7_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[3]
<P> --register power-up is low

<P><A NAME="PC7_av_readdata_pre[3]">PC7_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#AB1_readdata[3]">AB1_readdata[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC9_out_payload[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[3]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[3]">NC9_out_payload[3]</A> = DFFEAS(<A HREF="#QD1_ram_block1a3">QD1_ram_block1a3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --GD1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15
<P><A NAME="GD1L27">GD1L27</A> = ( <A HREF="#NC9_out_payload[3]">NC9_out_payload[3]</A> & ( <A HREF="#XC1_data_reg[3]">XC1_data_reg[3]</A> & ( (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & ((!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & ((<A HREF="#JD8L14">JD8L14</A>))) # (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & ((!<A HREF="#JD8L14">JD8L14</A>) # (<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>))))) ) ) ) # ( !<A HREF="#NC9_out_payload[3]">NC9_out_payload[3]</A> & ( <A HREF="#XC1_data_reg[3]">XC1_data_reg[3]</A> & ( (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & ((!<A HREF="#JD8L14">JD8L14</A>) # (<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>)))) ) ) ) # ( <A HREF="#NC9_out_payload[3]">NC9_out_payload[3]</A> & ( !<A HREF="#XC1_data_reg[3]">XC1_data_reg[3]</A> & ( (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & (<A HREF="#JD8L14">JD8L14</A> & ((!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>) # (<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>)))) ) ) );


<P> --S1_readdata[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[3]
<P> --register power-up is low

<P><A NAME="S1_readdata[3]">S1_readdata[3]</A> = DFFEAS(<A HREF="#S1L80">S1L80</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L72">S1L72</A>,  ,  ,  ,  );


<P> --GD1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16
<P><A NAME="GD1L28">GD1L28</A> = ( <A HREF="#GD1L66">GD1L66</A> & ( (!<A HREF="#TC3L1">TC3L1</A>) # ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((!<A HREF="#DF1_ram_block1a3">DF1_ram_block1a3</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (!<A HREF="#DF1_ram_block1a35">DF1_ram_block1a35</A>))) ) );


<P> --GD1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~17
<P><A NAME="GD1L29">GD1L29</A> = ( <A HREF="#GD1L27">GD1L27</A> & ( <A HREF="#GD1L28">GD1L28</A> ) ) # ( !<A HREF="#GD1L27">GD1L27</A> & ( <A HREF="#GD1L28">GD1L28</A> & ( (!<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & (<A HREF="#TC2L1">TC2L1</A> & (<A HREF="#PC5_av_readdata_pre[3]">PC5_av_readdata_pre[3]</A>))) # (<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & (((<A HREF="#TC2L1">TC2L1</A> & <A HREF="#PC5_av_readdata_pre[3]">PC5_av_readdata_pre[3]</A>)) # (<A HREF="#PC7_av_readdata_pre[3]">PC7_av_readdata_pre[3]</A>))) ) ) ) # ( <A HREF="#GD1L27">GD1L27</A> & ( !<A HREF="#GD1L28">GD1L28</A> ) ) # ( !<A HREF="#GD1L27">GD1L27</A> & ( !<A HREF="#GD1L28">GD1L28</A> ) );


<P> --VC2L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~7
<P><A NAME="VC2L27">VC2L27</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[11]">YD1_d_writedata[11]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --VC2_src_data[33] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[33]
<P><A NAME="VC2_src_data[33]">VC2_src_data[33]</A> = ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#YD1_d_byteenable[1]">YD1_d_byteenable[1]</A> & (((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & <A HREF="#VC2L20">VC2L20</A>)))) # (<A HREF="#YD1_d_byteenable[1]">YD1_d_byteenable[1]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) # ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) );


<P> --VC2L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~8
<P><A NAME="VC2L28">VC2L28</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[12]">YD1_d_writedata[12]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --VC2L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~9
<P><A NAME="VC2L29">VC2L29</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[13]">YD1_d_writedata[13]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --VC2L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~10
<P><A NAME="VC2L30">VC2L30</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[14]">YD1_d_writedata[14]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --VC2L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~11
<P><A NAME="VC2L31">VC2L31</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[15]">YD1_d_writedata[15]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --VC2L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~12
<P><A NAME="VC2L32">VC2L32</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[16]">YD1_d_writedata[16]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --VC2_src_data[34] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[34]
<P><A NAME="VC2_src_data[34]">VC2_src_data[34]</A> = ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & (!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A> & ((<A HREF="#YD1_d_byteenable[2]">YD1_d_byteenable[2]</A>)))) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & (((<A HREF="#YD1_d_byteenable[2]">YD1_d_byteenable[2]</A>) # (<A HREF="#VC2L20">VC2L20</A>)))) ) ) # ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) );


<P> --VC2L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~13
<P><A NAME="VC2L33">VC2L33</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[5]">YD1_d_writedata[5]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --YD1L930 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
<P><A NAME="YD1L930">YD1L930</A> = (!<A HREF="#YD1_d_read">YD1_d_read</A> & ((!<A HREF="#YD1_av_ld_align_cycle[1]">YD1_av_ld_align_cycle[1]</A> $ (!<A HREF="#YD1_av_ld_align_cycle[0]">YD1_av_ld_align_cycle[0]</A>)))) # (<A HREF="#YD1_d_read">YD1_d_read</A> & (<A HREF="#GD1_WideOr1">GD1_WideOr1</A> & (!<A HREF="#YD1_av_ld_align_cycle[1]">YD1_av_ld_align_cycle[1]</A> $ (!<A HREF="#YD1_av_ld_align_cycle[0]">YD1_av_ld_align_cycle[0]</A>))));


<P> --YD1L929 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
<P><A NAME="YD1L929">YD1L929</A> = (!<A HREF="#YD1_av_ld_align_cycle[0]">YD1_av_ld_align_cycle[0]</A> & ((!<A HREF="#YD1_d_read">YD1_d_read</A>) # (<A HREF="#GD1_WideOr1">GD1_WideOr1</A>)));


<P> --YD1L237 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
<P><A NAME="YD1L237">YD1L237</A> = !<A HREF="#YD1_E_shift_rot_cnt[4]">YD1_E_shift_rot_cnt[4]</A> $ (!<A HREF="#YD1L586">YD1L586</A>);


<P> --YD1L238 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
<P><A NAME="YD1L238">YD1L238</A> = !<A HREF="#YD1_E_shift_rot_cnt[3]">YD1_E_shift_rot_cnt[3]</A> $ ((((<A HREF="#YD1_E_shift_rot_cnt[0]">YD1_E_shift_rot_cnt[0]</A>) # (<A HREF="#YD1_E_shift_rot_cnt[1]">YD1_E_shift_rot_cnt[1]</A>)) # (<A HREF="#YD1_E_shift_rot_cnt[2]">YD1_E_shift_rot_cnt[2]</A>)));


<P> --YD1L239 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
<P><A NAME="YD1L239">YD1L239</A> = !<A HREF="#YD1_E_shift_rot_cnt[2]">YD1_E_shift_rot_cnt[2]</A> $ (((<A HREF="#YD1_E_shift_rot_cnt[0]">YD1_E_shift_rot_cnt[0]</A>) # (<A HREF="#YD1_E_shift_rot_cnt[1]">YD1_E_shift_rot_cnt[1]</A>)));


<P> --YD1L240 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
<P><A NAME="YD1L240">YD1L240</A> = !<A HREF="#YD1_E_shift_rot_cnt[1]">YD1_E_shift_rot_cnt[1]</A> $ (<A HREF="#YD1_E_shift_rot_cnt[0]">YD1_E_shift_rot_cnt[0]</A>);


<P> --VC2L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~14
<P><A NAME="VC2L34">VC2L34</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[8]">YD1_d_writedata[8]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --YD1L700 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~16
<P><A NAME="YD1L700">YD1L700</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L2">YD1L2</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L102">YD1L102</A>))));


<P> --PC7_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4]
<P> --register power-up is low

<P><A NAME="PC7_av_readdata_pre[4]">PC7_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#AB1_readdata[4]">AB1_readdata[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC9_out_payload[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[4]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[4]">NC9_out_payload[4]</A> = DFFEAS(<A HREF="#QD1_ram_block1a4">QD1_ram_block1a4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --GD1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~18
<P><A NAME="GD1L30">GD1L30</A> = ( <A HREF="#NC9_out_payload[4]">NC9_out_payload[4]</A> & ( <A HREF="#XC1_data_reg[4]">XC1_data_reg[4]</A> & ( (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & ((!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & ((<A HREF="#JD8L14">JD8L14</A>))) # (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & ((!<A HREF="#JD8L14">JD8L14</A>) # (<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>))))) ) ) ) # ( !<A HREF="#NC9_out_payload[4]">NC9_out_payload[4]</A> & ( <A HREF="#XC1_data_reg[4]">XC1_data_reg[4]</A> & ( (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & ((!<A HREF="#JD8L14">JD8L14</A>) # (<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>)))) ) ) ) # ( <A HREF="#NC9_out_payload[4]">NC9_out_payload[4]</A> & ( !<A HREF="#XC1_data_reg[4]">XC1_data_reg[4]</A> & ( (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & (<A HREF="#JD8L14">JD8L14</A> & ((!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>) # (<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>)))) ) ) );


<P> --S1_readdata[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[4]
<P> --register power-up is low

<P><A NAME="S1_readdata[4]">S1_readdata[4]</A> = DFFEAS(<A HREF="#S1L81">S1L81</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L72">S1L72</A>,  ,  ,  ,  );


<P> --GD1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~19
<P><A NAME="GD1L31">GD1L31</A> = ( <A HREF="#GD1L70">GD1L70</A> & ( (!<A HREF="#TC3L1">TC3L1</A>) # ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((!<A HREF="#DF1_ram_block1a4">DF1_ram_block1a4</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (!<A HREF="#DF1_ram_block1a36">DF1_ram_block1a36</A>))) ) );


<P> --GD1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~20
<P><A NAME="GD1L32">GD1L32</A> = ( <A HREF="#GD1L30">GD1L30</A> & ( <A HREF="#GD1L31">GD1L31</A> ) ) # ( !<A HREF="#GD1L30">GD1L30</A> & ( <A HREF="#GD1L31">GD1L31</A> & ( (!<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & (<A HREF="#TC2L1">TC2L1</A> & (<A HREF="#PC5_av_readdata_pre[4]">PC5_av_readdata_pre[4]</A>))) # (<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & (((<A HREF="#TC2L1">TC2L1</A> & <A HREF="#PC5_av_readdata_pre[4]">PC5_av_readdata_pre[4]</A>)) # (<A HREF="#PC7_av_readdata_pre[4]">PC7_av_readdata_pre[4]</A>))) ) ) ) # ( <A HREF="#GD1L30">GD1L30</A> & ( !<A HREF="#GD1L31">GD1L31</A> ) ) # ( !<A HREF="#GD1L30">GD1L30</A> & ( !<A HREF="#GD1L31">GD1L31</A> ) );


<P> --PC5_av_readdata_pre[31] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
<P> --register power-up is low

<P><A NAME="PC5_av_readdata_pre[31]">PC5_av_readdata_pre[31]</A> = DFFEAS(<A HREF="#BE1_readdata[31]">BE1_readdata[31]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~21
<P><A NAME="GD1L33">GD1L33</A> = (!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((<A HREF="#DF1_ram_block1a31">DF1_ram_block1a31</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (<A HREF="#DF1_ram_block1a63">DF1_ram_block1a63</A>));


<P> --YD1L671 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~38
<P><A NAME="YD1L671">YD1L671</A> = ( <A HREF="#GD1L33">GD1L33</A> & ( (!<A HREF="#YD1L1104">YD1L1104</A> & (((<A HREF="#TC2L2">TC2L2</A> & <A HREF="#PC5_av_readdata_pre[31]">PC5_av_readdata_pre[31]</A>)) # (<A HREF="#TC3L2">TC3L2</A>))) ) ) # ( !<A HREF="#GD1L33">GD1L33</A> & ( (<A HREF="#TC2L2">TC2L2</A> & (!<A HREF="#YD1L1104">YD1L1104</A> & <A HREF="#PC5_av_readdata_pre[31]">PC5_av_readdata_pre[31]</A>)) ) );


<P> --VC2L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~15
<P><A NAME="VC2L35">VC2L35</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[10]">YD1_d_writedata[10]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --YD1L701 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~17
<P><A NAME="YD1L701">YD1L701</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L6">YD1L6</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L106">YD1L106</A>))));


<P> --NC9_out_payload[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[6]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[6]">NC9_out_payload[6]</A> = DFFEAS(<A HREF="#QD1_ram_block1a6">QD1_ram_block1a6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --GD1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~22
<P><A NAME="GD1L34">GD1L34</A> = (!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & (<A HREF="#JD8L14">JD8L14</A> & (<A HREF="#NC9_out_payload[6]">NC9_out_payload[6]</A>))) # (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & (((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[6]">NC9_out_payload[6]</A>)) # (<A HREF="#XC1_data_reg[6]">XC1_data_reg[6]</A>)));


<P> --PC4_av_readdata_pre[30] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]
<P> --register power-up is low

<P><A NAME="PC4_av_readdata_pre[30]">PC4_av_readdata_pre[30]</A> = DFFEAS(<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~23
<P><A NAME="GD1L35">GD1L35</A> = (<A HREF="#PC4_read_latency_shift_reg[0]">PC4_read_latency_shift_reg[0]</A> & <A HREF="#PC4_av_readdata_pre[30]">PC4_av_readdata_pre[30]</A>);


<P> --PC7_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[6]
<P> --register power-up is low

<P><A NAME="PC7_av_readdata_pre[6]">PC7_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#AB1_readdata[6]">AB1_readdata[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~24
<P><A NAME="GD1L36">GD1L36</A> = (!<A HREF="#GD1L35">GD1L35</A> & ((!<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC7_av_readdata_pre[6]">PC7_av_readdata_pre[6]</A>)));


<P> --S1_readdata[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[6]
<P> --register power-up is low

<P><A NAME="S1_readdata[6]">S1_readdata[6]</A> = DFFEAS(<A HREF="#S1L82">S1L82</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L72">S1L72</A>,  ,  ,  ,  );


<P> --GD1L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~25
<P><A NAME="GD1L37">GD1L37</A> = ( <A HREF="#GD1L71">GD1L71</A> & ( (!<A HREF="#TC3L1">TC3L1</A>) # ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((!<A HREF="#DF1_ram_block1a6">DF1_ram_block1a6</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (!<A HREF="#DF1_ram_block1a38">DF1_ram_block1a38</A>))) ) );


<P> --GD1L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~26
<P><A NAME="GD1L38">GD1L38</A> = ( <A HREF="#GD1L36">GD1L36</A> & ( <A HREF="#GD1L37">GD1L37</A> & ( (!<A HREF="#XC1L36">XC1L36</A> & (<A HREF="#TC2L1">TC2L1</A> & (<A HREF="#PC5_av_readdata_pre[6]">PC5_av_readdata_pre[6]</A>))) # (<A HREF="#XC1L36">XC1L36</A> & (((<A HREF="#TC2L1">TC2L1</A> & <A HREF="#PC5_av_readdata_pre[6]">PC5_av_readdata_pre[6]</A>)) # (<A HREF="#GD1L34">GD1L34</A>))) ) ) ) # ( !<A HREF="#GD1L36">GD1L36</A> & ( <A HREF="#GD1L37">GD1L37</A> ) ) # ( <A HREF="#GD1L36">GD1L36</A> & ( !<A HREF="#GD1L37">GD1L37</A> ) ) # ( !<A HREF="#GD1L36">GD1L36</A> & ( !<A HREF="#GD1L37">GD1L37</A> ) );


<P> --PC7_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[5]
<P> --register power-up is low

<P><A NAME="PC7_av_readdata_pre[5]">PC7_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#AB1_readdata[5]">AB1_readdata[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC9_out_payload[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[5]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[5]">NC9_out_payload[5]</A> = DFFEAS(<A HREF="#QD1_ram_block1a5">QD1_ram_block1a5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --GD1L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~27
<P><A NAME="GD1L39">GD1L39</A> = ( <A HREF="#NC9_out_payload[5]">NC9_out_payload[5]</A> & ( <A HREF="#XC1_data_reg[5]">XC1_data_reg[5]</A> & ( (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & ((!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & ((<A HREF="#JD8L14">JD8L14</A>))) # (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & ((!<A HREF="#JD8L14">JD8L14</A>) # (<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>))))) ) ) ) # ( !<A HREF="#NC9_out_payload[5]">NC9_out_payload[5]</A> & ( <A HREF="#XC1_data_reg[5]">XC1_data_reg[5]</A> & ( (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & ((!<A HREF="#JD8L14">JD8L14</A>) # (<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>)))) ) ) ) # ( <A HREF="#NC9_out_payload[5]">NC9_out_payload[5]</A> & ( !<A HREF="#XC1_data_reg[5]">XC1_data_reg[5]</A> & ( (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & (<A HREF="#JD8L14">JD8L14</A> & ((!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>) # (<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>)))) ) ) );


<P> --S1_readdata[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[5]
<P> --register power-up is low

<P><A NAME="S1_readdata[5]">S1_readdata[5]</A> = DFFEAS(<A HREF="#S1L83">S1L83</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L72">S1L72</A>,  ,  ,  ,  );


<P> --GD1L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~28
<P><A NAME="GD1L40">GD1L40</A> = ( <A HREF="#GD1L72">GD1L72</A> & ( (!<A HREF="#TC3L1">TC3L1</A>) # ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((!<A HREF="#DF1_ram_block1a5">DF1_ram_block1a5</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (!<A HREF="#DF1_ram_block1a37">DF1_ram_block1a37</A>))) ) );


<P> --GD1L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~29
<P><A NAME="GD1L41">GD1L41</A> = ( <A HREF="#GD1L39">GD1L39</A> & ( <A HREF="#GD1L40">GD1L40</A> ) ) # ( !<A HREF="#GD1L39">GD1L39</A> & ( <A HREF="#GD1L40">GD1L40</A> & ( (!<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & (<A HREF="#TC2L1">TC2L1</A> & (<A HREF="#PC5_av_readdata_pre[5]">PC5_av_readdata_pre[5]</A>))) # (<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & (((<A HREF="#TC2L1">TC2L1</A> & <A HREF="#PC5_av_readdata_pre[5]">PC5_av_readdata_pre[5]</A>)) # (<A HREF="#PC7_av_readdata_pre[5]">PC7_av_readdata_pre[5]</A>))) ) ) ) # ( <A HREF="#GD1L39">GD1L39</A> & ( !<A HREF="#GD1L40">GD1L40</A> ) ) # ( !<A HREF="#GD1L39">GD1L39</A> & ( !<A HREF="#GD1L40">GD1L40</A> ) );


<P> --VC2L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~16
<P><A NAME="VC2L36">VC2L36</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[9]">YD1_d_writedata[9]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --YD1L722 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~18
<P><A NAME="YD1L722">YD1L722</A> = ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L10">YD1L10</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L110">YD1L110</A>))) # (<A HREF="#YD1L723">YD1L723</A>);


<P> --YD1_d_writedata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[24]">YD1_d_writedata[24]</A> = DFFEAS(<A HREF="#YD1L576">YD1L576</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VC2L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~17
<P><A NAME="VC2L37">VC2L37</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[24]">YD1_d_writedata[24]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --VC2_src_data[35] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[35]
<P><A NAME="VC2_src_data[35]">VC2_src_data[35]</A> = ( <A HREF="#SC1L21">SC1L21</A> & ( (!<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & (!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A> & ((<A HREF="#YD1_d_byteenable[3]">YD1_d_byteenable[3]</A>)))) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A> & (((<A HREF="#YD1_d_byteenable[3]">YD1_d_byteenable[3]</A>) # (<A HREF="#VC2L20">VC2L20</A>)))) ) ) # ( !<A HREF="#SC1L21">SC1L21</A> & ( (<A HREF="#VC2L20">VC2L20</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) );


<P> --YD1L727 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
<P><A NAME="YD1L727">YD1L727</A> = (!<A HREF="#YD1_av_ld_align_cycle[1]">YD1_av_ld_align_cycle[1]</A> & (((<A HREF="#YD1_W_alu_result[0]">YD1_W_alu_result[0]</A> & !<A HREF="#YD1_av_ld_align_cycle[0]">YD1_av_ld_align_cycle[0]</A>)) # (<A HREF="#YD1_W_alu_result[1]">YD1_W_alu_result[1]</A>))) # (<A HREF="#YD1_av_ld_align_cycle[1]">YD1_av_ld_align_cycle[1]</A> & (<A HREF="#YD1_W_alu_result[0]">YD1_W_alu_result[0]</A> & (!<A HREF="#YD1_av_ld_align_cycle[0]">YD1_av_ld_align_cycle[0]</A> & <A HREF="#YD1_W_alu_result[1]">YD1_W_alu_result[1]</A>)));


<P> --YD1_R_ctrl_ld_signed is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_ld_signed">YD1_R_ctrl_ld_signed</A> = DFFEAS(<A HREF="#YD1L272">YD1L272</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L925 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
<P><A NAME="YD1L925">YD1L925</A> = (<A HREF="#YD1_R_ctrl_ld_signed">YD1_R_ctrl_ld_signed</A> & ((!<A HREF="#YD1L280">YD1L280</A> & (<A HREF="#YD1_av_ld_byte0_data[7]">YD1_av_ld_byte0_data[7]</A>)) # (<A HREF="#YD1L280">YD1L280</A> & ((<A HREF="#YD1_av_ld_byte1_data[7]">YD1_av_ld_byte1_data[7]</A>)))));


<P> --GD1L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~30
<P><A NAME="GD1L42">GD1L42</A> = (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & !<A HREF="#JD8L14">JD8L14</A>);


<P> --YD1L1028 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~1
<P><A NAME="YD1L1028">YD1L1028</A> = ( <A HREF="#DF1_ram_block1a20">DF1_ram_block1a20</A> & ( <A HREF="#YD1L1031">YD1L1031</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (<A HREF="#TC3L1">TC3L1</A> & ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A>) # (<A HREF="#DF1_ram_block1a52">DF1_ram_block1a52</A>)))) ) ) ) # ( !<A HREF="#DF1_ram_block1a20">DF1_ram_block1a20</A> & ( <A HREF="#YD1L1031">YD1L1031</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (<A HREF="#TC3L1">TC3L1</A> & (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & <A HREF="#DF1_ram_block1a52">DF1_ram_block1a52</A>))) ) ) ) # ( <A HREF="#DF1_ram_block1a20">DF1_ram_block1a20</A> & ( !<A HREF="#YD1L1031">YD1L1031</A> & ( !<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> ) ) ) # ( !<A HREF="#DF1_ram_block1a20">DF1_ram_block1a20</A> & ( !<A HREF="#YD1L1031">YD1L1031</A> & ( !<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> ) ) );


<P> --YD1L1029 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~2
<P><A NAME="YD1L1029">YD1L1029</A> = ( <A HREF="#YD1_av_ld_byte3_data[4]">YD1_av_ld_byte3_data[4]</A> & ( ((<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((<A HREF="#YD1L925">YD1L925</A>) # (<A HREF="#YD1L727">YD1L727</A>)))) # (<A HREF="#YD1L1028">YD1L1028</A>) ) ) # ( !<A HREF="#YD1_av_ld_byte3_data[4]">YD1_av_ld_byte3_data[4]</A> & ( ((<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (!<A HREF="#YD1L727">YD1L727</A> & <A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L1028">YD1L1028</A>) ) );


<P> --VC2L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~18
<P><A NAME="VC2L38">VC2L38</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[21]">YD1_d_writedata[21]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --YD1_d_writedata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[29]">YD1_d_writedata[29]</A> = DFFEAS(<A HREF="#YD1L581">YD1L581</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VC2L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~19
<P><A NAME="VC2L39">VC2L39</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[29]">YD1_d_writedata[29]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --NC9_out_payload[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[9]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[9]">NC9_out_payload[9]</A> = DFFEAS(<A HREF="#QD1_ram_block1a9">QD1_ram_block1a9</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --GD1L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~31
<P><A NAME="GD1L43">GD1L43</A> = ( <A HREF="#GD1L35">GD1L35</A> & ( <A HREF="#GD1L74">GD1L74</A> ) ) # ( !<A HREF="#GD1L35">GD1L35</A> & ( <A HREF="#GD1L74">GD1L74</A> ) ) # ( <A HREF="#GD1L35">GD1L35</A> & ( !<A HREF="#GD1L74">GD1L74</A> ) ) # ( !<A HREF="#GD1L35">GD1L35</A> & ( !<A HREF="#GD1L74">GD1L74</A> & ( (!<A HREF="#NC9_out_payload[9]">NC9_out_payload[9]</A> & (((<A HREF="#TC3L1">TC3L1</A> & <A HREF="#GD1L20">GD1L20</A>)))) # (<A HREF="#NC9_out_payload[9]">NC9_out_payload[9]</A> & (((<A HREF="#TC3L1">TC3L1</A> & <A HREF="#GD1L20">GD1L20</A>)) # (<A HREF="#GD1L42">GD1L42</A>))) ) ) );


<P> --YD1L1032 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~3
<P><A NAME="YD1L1032">YD1L1032</A> = ( <A HREF="#DF1_ram_block1a21">DF1_ram_block1a21</A> & ( <A HREF="#YD1L1035">YD1L1035</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (<A HREF="#TC3L1">TC3L1</A> & ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A>) # (<A HREF="#DF1_ram_block1a53">DF1_ram_block1a53</A>)))) ) ) ) # ( !<A HREF="#DF1_ram_block1a21">DF1_ram_block1a21</A> & ( <A HREF="#YD1L1035">YD1L1035</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (<A HREF="#TC3L1">TC3L1</A> & (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & <A HREF="#DF1_ram_block1a53">DF1_ram_block1a53</A>))) ) ) ) # ( <A HREF="#DF1_ram_block1a21">DF1_ram_block1a21</A> & ( !<A HREF="#YD1L1035">YD1L1035</A> & ( !<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> ) ) ) # ( !<A HREF="#DF1_ram_block1a21">DF1_ram_block1a21</A> & ( !<A HREF="#YD1L1035">YD1L1035</A> & ( !<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> ) ) );


<P> --YD1L1033 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~4
<P><A NAME="YD1L1033">YD1L1033</A> = ( <A HREF="#YD1_av_ld_byte3_data[5]">YD1_av_ld_byte3_data[5]</A> & ( ((<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((<A HREF="#YD1L925">YD1L925</A>) # (<A HREF="#YD1L727">YD1L727</A>)))) # (<A HREF="#YD1L1032">YD1L1032</A>) ) ) # ( !<A HREF="#YD1_av_ld_byte3_data[5]">YD1_av_ld_byte3_data[5]</A> & ( ((<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (!<A HREF="#YD1L727">YD1L727</A> & <A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L1032">YD1L1032</A>) ) );


<P> --YD1_d_writedata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[25]">YD1_d_writedata[25]</A> = DFFEAS(<A HREF="#YD1L577">YD1L577</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VC2L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~20
<P><A NAME="VC2L40">VC2L40</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[25]">YD1_d_writedata[25]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --NC9_out_payload[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[2]">NC9_out_payload[2]</A> = DFFEAS(<A HREF="#QD1_ram_block1a2">QD1_ram_block1a2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --YD1L1020 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~5
<P><A NAME="YD1L1020">YD1L1020</A> = ( <A HREF="#DF1_ram_block1a18">DF1_ram_block1a18</A> & ( <A HREF="#YD1L1023">YD1L1023</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (<A HREF="#TC3L1">TC3L1</A> & ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A>) # (<A HREF="#DF1_ram_block1a50">DF1_ram_block1a50</A>)))) ) ) ) # ( !<A HREF="#DF1_ram_block1a18">DF1_ram_block1a18</A> & ( <A HREF="#YD1L1023">YD1L1023</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (<A HREF="#TC3L1">TC3L1</A> & (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & <A HREF="#DF1_ram_block1a50">DF1_ram_block1a50</A>))) ) ) ) # ( <A HREF="#DF1_ram_block1a18">DF1_ram_block1a18</A> & ( !<A HREF="#YD1L1023">YD1L1023</A> & ( !<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> ) ) ) # ( !<A HREF="#DF1_ram_block1a18">DF1_ram_block1a18</A> & ( !<A HREF="#YD1L1023">YD1L1023</A> & ( !<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> ) ) );


<P> --YD1L1021 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~6
<P><A NAME="YD1L1021">YD1L1021</A> = ( <A HREF="#YD1L1020">YD1L1020</A> ) # ( !<A HREF="#YD1L1020">YD1L1020</A> & ( (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte3_data[2]">YD1_av_ld_byte3_data[2]</A>)))) ) );


<P> --VC2L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~21
<P><A NAME="VC2L41">VC2L41</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[22]">YD1_d_writedata[22]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --YD1L1024 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~7
<P><A NAME="YD1L1024">YD1L1024</A> = ( <A HREF="#DF1_ram_block1a19">DF1_ram_block1a19</A> & ( <A HREF="#YD1L1027">YD1L1027</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (<A HREF="#TC3L1">TC3L1</A> & ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A>) # (<A HREF="#DF1_ram_block1a51">DF1_ram_block1a51</A>)))) ) ) ) # ( !<A HREF="#DF1_ram_block1a19">DF1_ram_block1a19</A> & ( <A HREF="#YD1L1027">YD1L1027</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (<A HREF="#TC3L1">TC3L1</A> & (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & <A HREF="#DF1_ram_block1a51">DF1_ram_block1a51</A>))) ) ) ) # ( <A HREF="#DF1_ram_block1a19">DF1_ram_block1a19</A> & ( !<A HREF="#YD1L1027">YD1L1027</A> & ( !<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> ) ) ) # ( !<A HREF="#DF1_ram_block1a19">DF1_ram_block1a19</A> & ( !<A HREF="#YD1L1027">YD1L1027</A> & ( !<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> ) ) );


<P> --YD1L1025 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~8
<P><A NAME="YD1L1025">YD1L1025</A> = ( <A HREF="#YD1_av_ld_byte3_data[3]">YD1_av_ld_byte3_data[3]</A> & ( ((<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((<A HREF="#YD1L925">YD1L925</A>) # (<A HREF="#YD1L727">YD1L727</A>)))) # (<A HREF="#YD1L1024">YD1L1024</A>) ) ) # ( !<A HREF="#YD1_av_ld_byte3_data[3]">YD1_av_ld_byte3_data[3]</A> & ( ((<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (!<A HREF="#YD1L727">YD1L727</A> & <A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L1024">YD1L1024</A>) ) );


<P> --VC2L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~22
<P><A NAME="VC2L42">VC2L42</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[23]">YD1_d_writedata[23]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --YD1L1036 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~9
<P><A NAME="YD1L1036">YD1L1036</A> = ( <A HREF="#FF1L4">FF1L4</A> & ( <A HREF="#YD1L1038">YD1L1038</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (((<A HREF="#TC3L1">TC3L1</A>)))) # (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (!<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1L925">YD1L925</A>))) ) ) ) # ( !<A HREF="#FF1L4">FF1L4</A> & ( <A HREF="#YD1L1038">YD1L1038</A> & ( (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (!<A HREF="#YD1L727">YD1L727</A> & <A HREF="#YD1L925">YD1L925</A>)) ) ) ) # ( <A HREF="#FF1L4">FF1L4</A> & ( !<A HREF="#YD1L1038">YD1L1038</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((<A HREF="#YD1L925">YD1L925</A>) # (<A HREF="#YD1L727">YD1L727</A>)) ) ) ) # ( !<A HREF="#FF1L4">FF1L4</A> & ( !<A HREF="#YD1L1038">YD1L1038</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((<A HREF="#YD1L925">YD1L925</A>) # (<A HREF="#YD1L727">YD1L727</A>)) ) ) );


<P> --YD1_d_writedata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[26]">YD1_d_writedata[26]</A> = DFFEAS(<A HREF="#YD1L578">YD1L578</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VC2L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~23
<P><A NAME="VC2L43">VC2L43</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[26]">YD1_d_writedata[26]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --NC9_out_payload[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[7]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[7]">NC9_out_payload[7]</A> = DFFEAS(<A HREF="#QD1_ram_block1a7">QD1_ram_block1a7</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --YD1L1039 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~10
<P><A NAME="YD1L1039">YD1L1039</A> = ( <A HREF="#FF1L5">FF1L5</A> & ( <A HREF="#YD1L1041">YD1L1041</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (((<A HREF="#TC3L1">TC3L1</A>)))) # (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (!<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1L925">YD1L925</A>))) ) ) ) # ( !<A HREF="#FF1L5">FF1L5</A> & ( <A HREF="#YD1L1041">YD1L1041</A> & ( (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (!<A HREF="#YD1L727">YD1L727</A> & <A HREF="#YD1L925">YD1L925</A>)) ) ) ) # ( <A HREF="#FF1L5">FF1L5</A> & ( !<A HREF="#YD1L1041">YD1L1041</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((<A HREF="#YD1L925">YD1L925</A>) # (<A HREF="#YD1L727">YD1L727</A>)) ) ) ) # ( !<A HREF="#FF1L5">FF1L5</A> & ( !<A HREF="#YD1L1041">YD1L1041</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((<A HREF="#YD1L925">YD1L925</A>) # (<A HREF="#YD1L727">YD1L727</A>)) ) ) );


<P> --YD1_d_writedata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[27]">YD1_d_writedata[27]</A> = DFFEAS(<A HREF="#YD1L579">YD1L579</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VC2L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~24
<P><A NAME="VC2L44">VC2L44</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[27]">YD1_d_writedata[27]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --YD1L504 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~27
<P><A NAME="YD1L504">YD1L504</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[27]">YD1_E_shift_rot_result[27]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[29]">YD1_E_shift_rot_result[29]</A>)));


<P> --YD1L791 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[27]~29
<P><A NAME="YD1L791">YD1L791</A> = (!<A HREF="#YD1L796">YD1L796</A> & (!<A HREF="#YD1L797">YD1L797</A> & <A HREF="#DE1_q_b[27]">DE1_q_b[27]</A>));


<P> --YD1_d_writedata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[30]">YD1_d_writedata[30]</A> = DFFEAS(<A HREF="#YD1L582">YD1L582</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VC2L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~25
<P><A NAME="VC2L45">VC2L45</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[30]">YD1_d_writedata[30]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --NC9_out_payload[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[10]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[10]">NC9_out_payload[10]</A> = DFFEAS(<A HREF="#QD1_ram_block1a10">QD1_ram_block1a10</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --GD1L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~32
<P><A NAME="GD1L44">GD1L44</A> = ( <A HREF="#GD1L35">GD1L35</A> & ( <A HREF="#GD1L75">GD1L75</A> ) ) # ( !<A HREF="#GD1L35">GD1L35</A> & ( <A HREF="#GD1L75">GD1L75</A> ) ) # ( <A HREF="#GD1L35">GD1L35</A> & ( !<A HREF="#GD1L75">GD1L75</A> ) ) # ( !<A HREF="#GD1L35">GD1L35</A> & ( !<A HREF="#GD1L75">GD1L75</A> & ( (!<A HREF="#NC9_out_payload[10]">NC9_out_payload[10]</A> & (((<A HREF="#TC3L1">TC3L1</A> & <A HREF="#GD1L21">GD1L21</A>)))) # (<A HREF="#NC9_out_payload[10]">NC9_out_payload[10]</A> & (((<A HREF="#TC3L1">TC3L1</A> & <A HREF="#GD1L21">GD1L21</A>)) # (<A HREF="#GD1L42">GD1L42</A>))) ) ) );


<P> --NC9_out_payload[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[8]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[8]">NC9_out_payload[8]</A> = DFFEAS(<A HREF="#QD1_ram_block1a8">QD1_ram_block1a8</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --GD1L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~33
<P><A NAME="GD1L45">GD1L45</A> = ( <A HREF="#GD1L35">GD1L35</A> & ( <A HREF="#GD1L76">GD1L76</A> ) ) # ( !<A HREF="#GD1L35">GD1L35</A> & ( <A HREF="#GD1L76">GD1L76</A> ) ) # ( <A HREF="#GD1L35">GD1L35</A> & ( !<A HREF="#GD1L76">GD1L76</A> ) ) # ( !<A HREF="#GD1L35">GD1L35</A> & ( !<A HREF="#GD1L76">GD1L76</A> & ( (!<A HREF="#NC9_out_payload[8]">NC9_out_payload[8]</A> & (((<A HREF="#TC3L1">TC3L1</A> & <A HREF="#GD1L18">GD1L18</A>)))) # (<A HREF="#NC9_out_payload[8]">NC9_out_payload[8]</A> & (((<A HREF="#TC3L1">TC3L1</A> & <A HREF="#GD1L18">GD1L18</A>)) # (<A HREF="#GD1L42">GD1L42</A>))) ) ) );


<P> --YD1_d_writedata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[28]">YD1_d_writedata[28]</A> = DFFEAS(<A HREF="#YD1L580">YD1L580</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VC2L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~26
<P><A NAME="VC2L46">VC2L46</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[28]">YD1_d_writedata[28]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --VC2L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~27
<P><A NAME="VC2L47">VC2L47</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[17]">YD1_d_writedata[17]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --NC9_out_payload[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[13]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[13]">NC9_out_payload[13]</A> = DFFEAS(<A HREF="#QD1_ram_block1a13">QD1_ram_block1a13</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --YD1L982 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~2
<P><A NAME="YD1L982">YD1L982</A> = ( <A HREF="#XC1_data_reg[13]">XC1_data_reg[13]</A> & ( (<A HREF="#XC1L36">XC1L36</A> & (((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[13]">NC9_out_payload[13]</A>)) # (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>))) ) ) # ( !<A HREF="#XC1_data_reg[13]">XC1_data_reg[13]</A> & ( (<A HREF="#JD8L14">JD8L14</A> & (<A HREF="#XC1L36">XC1L36</A> & <A HREF="#NC9_out_payload[13]">NC9_out_payload[13]</A>)) ) );


<P> --PC3_av_readdata_pre[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[13]">PC3_av_readdata_pre[13]</A> = DFFEAS(<A HREF="#PC3L15">PC3L15</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L983 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~3
<P><A NAME="YD1L983">YD1L983</A> = ( <A HREF="#YD1L982">YD1L982</A> & ( <A HREF="#YD1L985">YD1L985</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[5]">YD1_av_ld_byte2_data[5]</A>))) ) ) ) # ( !<A HREF="#YD1L982">YD1L982</A> & ( <A HREF="#YD1L985">YD1L985</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[5]">YD1_av_ld_byte2_data[5]</A>))) ) ) ) # ( <A HREF="#YD1L982">YD1L982</A> & ( !<A HREF="#YD1L985">YD1L985</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[5]">YD1_av_ld_byte2_data[5]</A>))) ) ) ) # ( !<A HREF="#YD1L982">YD1L982</A> & ( !<A HREF="#YD1L985">YD1L985</A> & ( (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[5]">YD1_av_ld_byte2_data[5]</A>)))) ) ) );


<P> --YD1L953 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
<P><A NAME="YD1L953">YD1L953</A> = ((!<A HREF="#YD1L279">YD1L279</A>) # (<A HREF="#YD1L938">YD1L938</A>)) # (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>);


<P> --VC2L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~28
<P><A NAME="VC2L48">VC2L48</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[19]">YD1_d_writedata[19]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --VC2L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~29
<P><A NAME="VC2L49">VC2L49</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[18]">YD1_d_writedata[18]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --NC9_out_payload[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[14]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[14]">NC9_out_payload[14]</A> = DFFEAS(<A HREF="#QD1_ram_block1a14">QD1_ram_block1a14</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --YD1L990 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~4
<P><A NAME="YD1L990">YD1L990</A> = ( <A HREF="#XC1_data_reg[14]">XC1_data_reg[14]</A> & ( (<A HREF="#XC1L36">XC1L36</A> & (((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[14]">NC9_out_payload[14]</A>)) # (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>))) ) ) # ( !<A HREF="#XC1_data_reg[14]">XC1_data_reg[14]</A> & ( (<A HREF="#JD8L14">JD8L14</A> & (<A HREF="#XC1L36">XC1L36</A> & <A HREF="#NC9_out_payload[14]">NC9_out_payload[14]</A>)) ) );


<P> --PC3_av_readdata_pre[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[14]">PC3_av_readdata_pre[14]</A> = DFFEAS(<A HREF="#U1_woverflow">U1_woverflow</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L991 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~5
<P><A NAME="YD1L991">YD1L991</A> = ( <A HREF="#YD1L990">YD1L990</A> & ( <A HREF="#YD1L993">YD1L993</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[6]">YD1_av_ld_byte2_data[6]</A>))) ) ) ) # ( !<A HREF="#YD1L990">YD1L990</A> & ( <A HREF="#YD1L993">YD1L993</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[6]">YD1_av_ld_byte2_data[6]</A>))) ) ) ) # ( <A HREF="#YD1L990">YD1L990</A> & ( !<A HREF="#YD1L993">YD1L993</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[6]">YD1_av_ld_byte2_data[6]</A>))) ) ) ) # ( !<A HREF="#YD1L990">YD1L990</A> & ( !<A HREF="#YD1L993">YD1L993</A> & ( (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[6]">YD1_av_ld_byte2_data[6]</A>)))) ) ) );


<P> --VC2L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~30
<P><A NAME="VC2L50">VC2L50</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[20]">YD1_d_writedata[20]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --NC9_out_payload[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[15]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[15]">NC9_out_payload[15]</A> = DFFEAS(<A HREF="#QD1_ram_block1a15">QD1_ram_block1a15</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --PC3_av_readdata_pre[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[15]">PC3_av_readdata_pre[15]</A> = DFFEAS(<A HREF="#U1_rvalid">U1_rvalid</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L997 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~6
<P><A NAME="YD1L997">YD1L997</A> = ( <A HREF="#YD1L999">YD1L999</A> & ( !<A HREF="#YD1L1000">YD1L1000</A> & ( (!<A HREF="#TC3L1">TC3L1</A>) # ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((!<A HREF="#DF1_ram_block1a15">DF1_ram_block1a15</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (!<A HREF="#DF1_ram_block1a47">DF1_ram_block1a47</A>))) ) ) );


<P> --YD1L998 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~7
<P><A NAME="YD1L998">YD1L998</A> = ( <A HREF="#YD1L997">YD1L997</A> & ( (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[7]">YD1_av_ld_byte2_data[7]</A>)))) ) ) # ( !<A HREF="#YD1L997">YD1L997</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[7]">YD1_av_ld_byte2_data[7]</A>))) ) );


<P> --NC9_out_payload[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[1]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[1]">NC9_out_payload[1]</A> = DFFEAS(<A HREF="#QD1_ram_block1a1">QD1_ram_block1a1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --YD1L1016 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~11
<P><A NAME="YD1L1016">YD1L1016</A> = ( <A HREF="#YD1L1018">YD1L1018</A> & ( <A HREF="#YD1L1019">YD1L1019</A> & ( (!<A HREF="#TC3L1">TC3L1</A>) # ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((!<A HREF="#DF1_ram_block1a17">DF1_ram_block1a17</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (!<A HREF="#DF1_ram_block1a49">DF1_ram_block1a49</A>))) ) ) );


<P> --YD1L1017 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~12
<P><A NAME="YD1L1017">YD1L1017</A> = ( <A HREF="#YD1L1016">YD1L1016</A> & ( (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte3_data[1]">YD1_av_ld_byte3_data[1]</A>)))) ) ) # ( !<A HREF="#YD1L1016">YD1L1016</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte3_data[1]">YD1_av_ld_byte3_data[1]</A>))) ) );


<P> --VC2L51 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~31
<P><A NAME="VC2L51">VC2L51</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[7]">YD1_d_writedata[7]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --VC2L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~32
<P><A NAME="VC2L52">VC2L52</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[6]">YD1_d_writedata[6]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --YD1L1010 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~13
<P><A NAME="YD1L1010">YD1L1010</A> = ( <A HREF="#S1_readdata[16]">S1_readdata[16]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & (!<A HREF="#GD1L35">GD1L35</A> & ((!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#R1_readdata[16]">R1_readdata[16]</A>)))) ) ) # ( !<A HREF="#S1_readdata[16]">S1_readdata[16]</A> & ( (!<A HREF="#GD1L35">GD1L35</A> & ((!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#R1_readdata[16]">R1_readdata[16]</A>))) ) );


<P> --YD1L1011 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~14
<P><A NAME="YD1L1011">YD1L1011</A> = ( <A HREF="#DF1_ram_block1a16">DF1_ram_block1a16</A> & ( <A HREF="#YD1L1014">YD1L1014</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (<A HREF="#TC3L1">TC3L1</A> & ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A>) # (<A HREF="#DF1_ram_block1a48">DF1_ram_block1a48</A>)))) ) ) ) # ( !<A HREF="#DF1_ram_block1a16">DF1_ram_block1a16</A> & ( <A HREF="#YD1L1014">YD1L1014</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (<A HREF="#TC3L1">TC3L1</A> & (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & <A HREF="#DF1_ram_block1a48">DF1_ram_block1a48</A>))) ) ) ) # ( <A HREF="#DF1_ram_block1a16">DF1_ram_block1a16</A> & ( !<A HREF="#YD1L1014">YD1L1014</A> & ( !<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> ) ) ) # ( !<A HREF="#DF1_ram_block1a16">DF1_ram_block1a16</A> & ( !<A HREF="#YD1L1014">YD1L1014</A> & ( !<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> ) ) );


<P> --YD1L1012 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~15
<P><A NAME="YD1L1012">YD1L1012</A> = ( <A HREF="#YD1L1011">YD1L1011</A> ) # ( !<A HREF="#YD1L1011">YD1L1011</A> & ( (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte3_data[0]">YD1_av_ld_byte3_data[0]</A>)))) ) );


<P> --YD1L702 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~19
<P><A NAME="YD1L702">YD1L702</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L70">YD1L70</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L170">YD1L170</A>))));


<P> --PC7_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[7]
<P> --register power-up is low

<P><A NAME="PC7_av_readdata_pre[7]">PC7_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#AB1_readdata[7]">AB1_readdata[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~34
<P><A NAME="GD1L46">GD1L46</A> = ( <A HREF="#NC9_out_payload[7]">NC9_out_payload[7]</A> & ( <A HREF="#XC1_data_reg[7]">XC1_data_reg[7]</A> & ( (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & ((!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & ((<A HREF="#JD8L14">JD8L14</A>))) # (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & ((!<A HREF="#JD8L14">JD8L14</A>) # (<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>))))) ) ) ) # ( !<A HREF="#NC9_out_payload[7]">NC9_out_payload[7]</A> & ( <A HREF="#XC1_data_reg[7]">XC1_data_reg[7]</A> & ( (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & ((!<A HREF="#JD8L14">JD8L14</A>) # (<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>)))) ) ) ) # ( <A HREF="#NC9_out_payload[7]">NC9_out_payload[7]</A> & ( !<A HREF="#XC1_data_reg[7]">XC1_data_reg[7]</A> & ( (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & (<A HREF="#JD8L14">JD8L14</A> & ((!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>) # (<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>)))) ) ) );


<P> --S1_readdata[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[7]
<P> --register power-up is low

<P><A NAME="S1_readdata[7]">S1_readdata[7]</A> = DFFEAS(<A HREF="#S1L86">S1L86</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L72">S1L72</A>,  ,  ,  ,  );


<P> --GD1L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~35
<P><A NAME="GD1L47">GD1L47</A> = ( <A HREF="#GD1L73">GD1L73</A> & ( (!<A HREF="#TC3L1">TC3L1</A>) # ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((!<A HREF="#DF1_ram_block1a7">DF1_ram_block1a7</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (!<A HREF="#DF1_ram_block1a39">DF1_ram_block1a39</A>))) ) );


<P> --GD1L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~36
<P><A NAME="GD1L48">GD1L48</A> = ( <A HREF="#GD1L46">GD1L46</A> & ( <A HREF="#GD1L47">GD1L47</A> ) ) # ( !<A HREF="#GD1L46">GD1L46</A> & ( <A HREF="#GD1L47">GD1L47</A> & ( (!<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & (<A HREF="#TC2L1">TC2L1</A> & (<A HREF="#PC5_av_readdata_pre[7]">PC5_av_readdata_pre[7]</A>))) # (<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & (((<A HREF="#TC2L1">TC2L1</A> & <A HREF="#PC5_av_readdata_pre[7]">PC5_av_readdata_pre[7]</A>)) # (<A HREF="#PC7_av_readdata_pre[7]">PC7_av_readdata_pre[7]</A>))) ) ) ) # ( <A HREF="#GD1L46">GD1L46</A> & ( !<A HREF="#GD1L47">GD1L47</A> ) ) # ( !<A HREF="#GD1L46">GD1L46</A> & ( !<A HREF="#GD1L47">GD1L47</A> ) );


<P> --YD1L703 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~20
<P><A NAME="YD1L703">YD1L703</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L74">YD1L74</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L174">YD1L174</A>))));


<P> --GD1L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~37
<P><A NAME="GD1L49">GD1L49</A> = ( <A HREF="#XC1_data_reg[8]">XC1_data_reg[8]</A> & ( (<A HREF="#XC1L36">XC1L36</A> & (((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[8]">NC9_out_payload[8]</A>)) # (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>))) ) ) # ( !<A HREF="#XC1_data_reg[8]">XC1_data_reg[8]</A> & ( (<A HREF="#JD8L14">JD8L14</A> & (<A HREF="#XC1L36">XC1L36</A> & <A HREF="#NC9_out_payload[8]">NC9_out_payload[8]</A>)) ) );


<P> --PC3_av_readdata_pre[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[8]">PC3_av_readdata_pre[8]</A> = DFFEAS(<A HREF="#U1L66">U1L66</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~38
<P><A NAME="GD1L50">GD1L50</A> = ( <A HREF="#DF1_ram_block1a8">DF1_ram_block1a8</A> & ( <A HREF="#GD1L68">GD1L68</A> & ( (!<A HREF="#GD1L35">GD1L35</A> & ((!<A HREF="#TC3L1">TC3L1</A>) # ((<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & !<A HREF="#DF1_ram_block1a40">DF1_ram_block1a40</A>)))) ) ) ) # ( !<A HREF="#DF1_ram_block1a8">DF1_ram_block1a8</A> & ( <A HREF="#GD1L68">GD1L68</A> & ( (!<A HREF="#GD1L35">GD1L35</A> & ((!<A HREF="#TC3L1">TC3L1</A>) # ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A>) # (!<A HREF="#DF1_ram_block1a40">DF1_ram_block1a40</A>)))) ) ) );


<P> --YD1L954 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~8
<P><A NAME="YD1L954">YD1L954</A> = ( <A HREF="#GD1L50">GD1L50</A> & ( <A HREF="#YD1L925">YD1L925</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (((<A HREF="#GD1L49">GD1L49</A>)))) # (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((!<A HREF="#YD1L727">YD1L727</A>) # ((<A HREF="#YD1_av_ld_byte2_data[0]">YD1_av_ld_byte2_data[0]</A>)))) ) ) ) # ( !<A HREF="#GD1L50">GD1L50</A> & ( <A HREF="#YD1L925">YD1L925</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A>) # (<A HREF="#YD1_av_ld_byte2_data[0]">YD1_av_ld_byte2_data[0]</A>)) ) ) ) # ( <A HREF="#GD1L50">GD1L50</A> & ( !<A HREF="#YD1L925">YD1L925</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (((<A HREF="#GD1L49">GD1L49</A>)))) # (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[0]">YD1_av_ld_byte2_data[0]</A>))) ) ) ) # ( !<A HREF="#GD1L50">GD1L50</A> & ( !<A HREF="#YD1L925">YD1L925</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((<A HREF="#YD1L727">YD1L727</A> & <A HREF="#YD1_av_ld_byte2_data[0]">YD1_av_ld_byte2_data[0]</A>)) ) ) );


<P> --YD1L704 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~21
<P><A NAME="YD1L704">YD1L704</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L78">YD1L78</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L178">YD1L178</A>))));


<P> --YD1L955 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~9
<P><A NAME="YD1L955">YD1L955</A> = ( <A HREF="#XC1_data_reg[9]">XC1_data_reg[9]</A> & ( (<A HREF="#XC1L36">XC1L36</A> & (((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[9]">NC9_out_payload[9]</A>)) # (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>))) ) ) # ( !<A HREF="#XC1_data_reg[9]">XC1_data_reg[9]</A> & ( (<A HREF="#JD8L14">JD8L14</A> & (<A HREF="#XC1L36">XC1L36</A> & <A HREF="#NC9_out_payload[9]">NC9_out_payload[9]</A>)) ) );


<P> --PC3_av_readdata_pre[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[9]">PC3_av_readdata_pre[9]</A> = DFFEAS(<A HREF="#U1_av_readdata[9]">U1_av_readdata[9]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L956 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~10
<P><A NAME="YD1L956">YD1L956</A> = ( <A HREF="#YD1L955">YD1L955</A> & ( <A HREF="#YD1L958">YD1L958</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[1]">YD1_av_ld_byte2_data[1]</A>))) ) ) ) # ( !<A HREF="#YD1L955">YD1L955</A> & ( <A HREF="#YD1L958">YD1L958</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[1]">YD1_av_ld_byte2_data[1]</A>))) ) ) ) # ( <A HREF="#YD1L955">YD1L955</A> & ( !<A HREF="#YD1L958">YD1L958</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[1]">YD1_av_ld_byte2_data[1]</A>))) ) ) ) # ( !<A HREF="#YD1L955">YD1L955</A> & ( !<A HREF="#YD1L958">YD1L958</A> & ( (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[1]">YD1_av_ld_byte2_data[1]</A>)))) ) ) );


<P> --YD1L705 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~22
<P><A NAME="YD1L705">YD1L705</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L82">YD1L82</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L182">YD1L182</A>))));


<P> --YD1L962 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~11
<P><A NAME="YD1L962">YD1L962</A> = ( <A HREF="#XC1_data_reg[10]">XC1_data_reg[10]</A> & ( (<A HREF="#XC1L36">XC1L36</A> & (((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[10]">NC9_out_payload[10]</A>)) # (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>))) ) ) # ( !<A HREF="#XC1_data_reg[10]">XC1_data_reg[10]</A> & ( (<A HREF="#JD8L14">JD8L14</A> & (<A HREF="#XC1L36">XC1L36</A> & <A HREF="#NC9_out_payload[10]">NC9_out_payload[10]</A>)) ) );


<P> --PC3_av_readdata_pre[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[10]">PC3_av_readdata_pre[10]</A> = DFFEAS(<A HREF="#U1_ac">U1_ac</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L963 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~12
<P><A NAME="YD1L963">YD1L963</A> = ( <A HREF="#YD1L962">YD1L962</A> & ( <A HREF="#YD1L965">YD1L965</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[2]">YD1_av_ld_byte2_data[2]</A>))) ) ) ) # ( !<A HREF="#YD1L962">YD1L962</A> & ( <A HREF="#YD1L965">YD1L965</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[2]">YD1_av_ld_byte2_data[2]</A>))) ) ) ) # ( <A HREF="#YD1L962">YD1L962</A> & ( !<A HREF="#YD1L965">YD1L965</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[2]">YD1_av_ld_byte2_data[2]</A>))) ) ) ) # ( !<A HREF="#YD1L962">YD1L962</A> & ( !<A HREF="#YD1L965">YD1L965</A> & ( (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[2]">YD1_av_ld_byte2_data[2]</A>)))) ) ) );


<P> --NC9_out_payload[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[11]">NC9_out_payload[11]</A> = DFFEAS(<A HREF="#QD1_ram_block1a11">QD1_ram_block1a11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --YD1L970 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~13
<P><A NAME="YD1L970">YD1L970</A> = ( !<A HREF="#YD1L973">YD1L973</A> & ( !<A HREF="#YD1L974">YD1L974</A> & ( (!<A HREF="#TC3L1">TC3L1</A>) # ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((!<A HREF="#DF1_ram_block1a11">DF1_ram_block1a11</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (!<A HREF="#DF1_ram_block1a43">DF1_ram_block1a43</A>))) ) ) );


<P> --YD1L971 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~14
<P><A NAME="YD1L971">YD1L971</A> = ( <A HREF="#YD1L970">YD1L970</A> & ( (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[3]">YD1_av_ld_byte2_data[3]</A>)))) ) ) # ( !<A HREF="#YD1L970">YD1L970</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[3]">YD1_av_ld_byte2_data[3]</A>))) ) );


<P> --NC9_out_payload[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[12]
<P> --register power-up is low

<P><A NAME="NC9_out_payload[12]">NC9_out_payload[12]</A> = DFFEAS(<A HREF="#QD1_ram_block1a12">QD1_ram_block1a12</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>,  ,  ,  ,  );


<P> --YD1L975 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~15
<P><A NAME="YD1L975">YD1L975</A> = ( <A HREF="#XC1_data_reg[12]">XC1_data_reg[12]</A> & ( (<A HREF="#XC1L36">XC1L36</A> & (((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[12]">NC9_out_payload[12]</A>)) # (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>))) ) ) # ( !<A HREF="#XC1_data_reg[12]">XC1_data_reg[12]</A> & ( (<A HREF="#JD8L14">JD8L14</A> & (<A HREF="#XC1L36">XC1L36</A> & <A HREF="#NC9_out_payload[12]">NC9_out_payload[12]</A>)) ) );


<P> --PC3_av_readdata_pre[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
<P> --register power-up is low

<P><A NAME="PC3_av_readdata_pre[12]">PC3_av_readdata_pre[12]</A> = DFFEAS(<A HREF="#HC2_b_non_empty">HC2_b_non_empty</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L976 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~16
<P><A NAME="YD1L976">YD1L976</A> = ( <A HREF="#YD1L975">YD1L975</A> & ( <A HREF="#YD1L978">YD1L978</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[4]">YD1_av_ld_byte2_data[4]</A>))) ) ) ) # ( !<A HREF="#YD1L975">YD1L975</A> & ( <A HREF="#YD1L978">YD1L978</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[4]">YD1_av_ld_byte2_data[4]</A>))) ) ) ) # ( <A HREF="#YD1L975">YD1L975</A> & ( !<A HREF="#YD1L978">YD1L978</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) # ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[4]">YD1_av_ld_byte2_data[4]</A>))) ) ) ) # ( !<A HREF="#YD1L975">YD1L975</A> & ( !<A HREF="#YD1L978">YD1L978</A> & ( (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((!<A HREF="#YD1L727">YD1L727</A> & ((<A HREF="#YD1L925">YD1L925</A>))) # (<A HREF="#YD1L727">YD1L727</A> & (<A HREF="#YD1_av_ld_byte2_data[4]">YD1_av_ld_byte2_data[4]</A>)))) ) ) );


<P> --S1L112 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~18
<P><A NAME="S1L112">S1L112</A> = (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & (<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & <A HREF="#S1_s_serial_transfer.STATE_2_WRITE_TRANSFER">S1_s_serial_transfer.STATE_2_WRITE_TRANSFER</A>));


<P> --YD1L575 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
<P><A NAME="YD1L575">YD1L575</A> = ((!<A HREF="#YD1L277">YD1L277</A> & !<A HREF="#YD1L279">YD1L279</A>)) # (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>);


<P> --YD1L811 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~12
<P><A NAME="YD1L811">YD1L811</A> = ( <A HREF="#DE2_q_b[29]">DE2_q_b[29]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>) # ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[19]">YD1_D_iw[19]</A>)))) ) ) # ( !<A HREF="#DE2_q_b[29]">DE2_q_b[29]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[19]">YD1_D_iw[19]</A>)))) ) );


<P> --YD1L793 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[29]~30
<P><A NAME="YD1L793">YD1L793</A> = (!<A HREF="#YD1L796">YD1L796</A> & (!<A HREF="#YD1L797">YD1L797</A> & <A HREF="#DE1_q_b[29]">DE1_q_b[29]</A>));


<P> --YD1L810 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~13
<P><A NAME="YD1L810">YD1L810</A> = ( <A HREF="#DE2_q_b[28]">DE2_q_b[28]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>) # ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[18]">YD1_D_iw[18]</A>)))) ) ) # ( !<A HREF="#DE2_q_b[28]">DE2_q_b[28]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[18]">YD1_D_iw[18]</A>)))) ) );


<P> --YD1L792 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[28]~31
<P><A NAME="YD1L792">YD1L792</A> = (!<A HREF="#YD1L796">YD1L796</A> & (!<A HREF="#YD1L797">YD1L797</A> & <A HREF="#DE1_q_b[28]">DE1_q_b[28]</A>));


<P> --YD1L809 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~14
<P><A NAME="YD1L809">YD1L809</A> = ( <A HREF="#DE2_q_b[27]">DE2_q_b[27]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>) # ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[17]">YD1_D_iw[17]</A>)))) ) ) # ( !<A HREF="#DE2_q_b[27]">DE2_q_b[27]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[17]">YD1_D_iw[17]</A>)))) ) );


<P> --YD1L813 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~15
<P><A NAME="YD1L813">YD1L813</A> = ( <A HREF="#DE2_q_b[31]">DE2_q_b[31]</A> & ( (!<A HREF="#YD1L814">YD1L814</A> & (((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & !<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A>)) # (<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>))) ) ) # ( !<A HREF="#DE2_q_b[31]">DE2_q_b[31]</A> & ( (<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A> & (!<A HREF="#YD1L814">YD1L814</A> & ((<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A>) # (<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>)))) ) );


<P> --YD1L795 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[31]~32
<P><A NAME="YD1L795">YD1L795</A> = (!<A HREF="#YD1L796">YD1L796</A> & (!<A HREF="#YD1L797">YD1L797</A> & <A HREF="#DE1_q_b[31]">DE1_q_b[31]</A>));


<P> --YD1L812 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~16
<P><A NAME="YD1L812">YD1L812</A> = ( <A HREF="#DE2_q_b[30]">DE2_q_b[30]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & ((!<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A>) # ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[20]">YD1_D_iw[20]</A>)))) ) ) # ( !<A HREF="#DE2_q_b[30]">DE2_q_b[30]</A> & ( (!<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (<A HREF="#YD1_R_src2_use_imm">YD1_R_src2_use_imm</A> & ((<A HREF="#YD1_D_iw[21]">YD1_D_iw[21]</A>)))) # (<A HREF="#YD1_R_ctrl_hi_imm16">YD1_R_ctrl_hi_imm16</A> & (((<A HREF="#YD1_D_iw[20]">YD1_D_iw[20]</A>)))) ) );


<P> --YD1L794 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[30]~33
<P><A NAME="YD1L794">YD1L794</A> = (!<A HREF="#YD1L796">YD1L796</A> & (!<A HREF="#YD1L797">YD1L797</A> & <A HREF="#DE1_q_b[30]">DE1_q_b[30]</A>));


<P> --UE1_sr[34] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
<P> --register power-up is low

<P><A NAME="UE1_sr[34]">UE1_sr[34]</A> = DFFEAS(<A HREF="#UE1L64">UE1L64</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  ,  ,  );


<P> --W1_za_valid is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_valid
<P> --register power-up is low

<P><A NAME="W1_za_valid">W1_za_valid</A> = DFFEAS(<A HREF="#W1_rd_valid[2]">W1_rd_valid[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC9_full is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|full
<P> --register power-up is low

<P><A NAME="NC9_full">NC9_full</A> = DFFEAS(<A HREF="#NC9L15">NC9L15</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC9_write is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|write
<P><A NAME="NC9_write">NC9_write</A> = (<A HREF="#W1_za_valid">W1_za_valid</A> & !<A HREF="#NC9_full">NC9_full</A>);


<P> --NC9L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_empty~0
<P><A NAME="NC9L13">NC9L13</A> = ( <A HREF="#NC9_write">NC9_write</A> & ( (!<A HREF="#NC9_internal_out_valid">NC9_internal_out_valid</A>) # ((!<A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>) # (<A HREF="#NC9_empty">NC9_empty</A>)) ) ) # ( !<A HREF="#NC9_write">NC9_write</A> & ( (<A HREF="#NC9_empty">NC9_empty</A> & !<A HREF="#NC9L8">NC9L8</A>) ) );


<P> --NC9L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0
<P><A NAME="NC9L10">NC9L10</A> = !<A HREF="#NC9_rd_ptr[0]">NC9_rd_ptr[0]</A> $ (((!<A HREF="#NC9_internal_out_valid">NC9_internal_out_valid</A>) # (!<A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>)));


<P> --NC9L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|Add0~0
<P><A NAME="NC9L1">NC9L1</A> = !<A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A> $ (!<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>);


<P> --NC9L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1
<P><A NAME="NC9L11">NC9L11</A> = !<A HREF="#NC9_rd_ptr[1]">NC9_rd_ptr[1]</A> $ (((!<A HREF="#NC9_internal_out_valid">NC9_internal_out_valid</A>) # ((!<A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>) # (!<A HREF="#NC9_rd_ptr[0]">NC9_rd_ptr[0]</A>))));


<P> --NC9L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|Add0~1
<P><A NAME="NC9L2">NC9L2</A> = !<A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A> $ (((!<A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A>) # (!<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>)));


<P> --NC9L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2
<P><A NAME="NC9L12">NC9L12</A> = ( <A HREF="#NC9_rd_ptr[2]">NC9_rd_ptr[2]</A> & ( (!<A HREF="#NC9_internal_out_valid">NC9_internal_out_valid</A>) # ((!<A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>) # ((!<A HREF="#NC9_rd_ptr[1]">NC9_rd_ptr[1]</A>) # (!<A HREF="#NC9_rd_ptr[0]">NC9_rd_ptr[0]</A>))) ) ) # ( !<A HREF="#NC9_rd_ptr[2]">NC9_rd_ptr[2]</A> & ( (<A HREF="#NC9_internal_out_valid">NC9_internal_out_valid</A> & (<A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A> & (<A HREF="#NC9_rd_ptr[1]">NC9_rd_ptr[1]</A> & <A HREF="#NC9_rd_ptr[0]">NC9_rd_ptr[0]</A>))) ) );


<P> --NC8_mem_used[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]
<P> --register power-up is low

<P><A NAME="NC8_mem_used[3]">NC8_mem_used[3]</A> = DFFEAS(<A HREF="#NC8L72">NC8L72</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L59">NC8L59</A>,  ,  ,  ,  );


<P> --NC8L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always2~0
<P><A NAME="NC8L3">NC8L3</A> = (!<A HREF="#NC8_mem_used[2]">NC8_mem_used[2]</A>) # (<A HREF="#MC8L2">MC8L2</A>);


<P> --NC8L70 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~7
<P><A NAME="NC8L70">NC8L70</A> = ( <A HREF="#NC8_mem_used[3]">NC8_mem_used[3]</A> & ( (!<A HREF="#AD1L19">AD1L19</A>) # ((!<A HREF="#PC1L3">PC1L3</A>) # ((!<A HREF="#MC8L8">MC8L8</A>) # (<A HREF="#NC8_mem_used[1]">NC8_mem_used[1]</A>))) ) ) # ( !<A HREF="#NC8_mem_used[3]">NC8_mem_used[3]</A> & ( (<A HREF="#AD1L19">AD1L19</A> & (<A HREF="#PC1L3">PC1L3</A> & (<A HREF="#MC8L8">MC8L8</A> & <A HREF="#NC8_mem_used[1]">NC8_mem_used[1]</A>))) ) );


<P> --NC8_mem[3][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]
<P> --register power-up is low

<P><A NAME="NC8_mem[3][52]">NC8_mem[3][52]</A> = DFFEAS(<A HREF="#NC8L29">NC8L29</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC8L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]~2
<P><A NAME="NC8L23">NC8L23</A> = (!<A HREF="#NC8L3">NC8L3</A> & (<A HREF="#NC8_mem[2][52]">NC8_mem[2][52]</A>)) # (<A HREF="#NC8L3">NC8L3</A> & (((!<A HREF="#NC8_mem_used[3]">NC8_mem_used[3]</A>) # (<A HREF="#NC8_mem[3][52]">NC8_mem[3][52]</A>))));


<P> --XC1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~0
<P><A NAME="XC1L20">XC1L20</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[0]">NC9_out_payload[0]</A>)) # (<A HREF="#XC1_data_reg[0]">XC1_data_reg[0]</A>);


<P> --XC1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|always10~1
<P><A NAME="XC1L2">XC1L2</A> = (!<A HREF="#JD8L14">JD8L14</A>) # (!<A HREF="#XC1L1">XC1L1</A>);


<P> --AB1_readdata[0] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[0]
<P> --register power-up is low

<P><A NAME="AB1_readdata[0]">AB1_readdata[0]</A> = DFFEAS(<A HREF="#AB1_read_mux_out[0]">AB1_read_mux_out[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --EB1_readdata[0] is nios_system:NiosII|nios_system_timer_0:timer_0|readdata[0]
<P> --register power-up is low

<P><A NAME="EB1_readdata[0]">EB1_readdata[0]</A> = DFFEAS(<A HREF="#EB1L72">EB1L72</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --Z1_readdata[0] is nios_system:NiosII|nios_system_pin:pin|readdata[0]
<P><A NAME="Z1_readdata[0]">Z1_readdata[0]</A> = (<A HREF="#R1L1">R1L1</A> & <A HREF="#Z1_data_out">Z1_data_out</A>);


<P> --U1_read_0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|read_0
<P> --register power-up is low

<P><A NAME="U1_read_0">U1_read_0</A> = DFFEAS(<A HREF="#U1L73">U1L73</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --R1_read_interrupt_en is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en
<P> --register power-up is low

<P><A NAME="R1_read_interrupt_en">R1_read_interrupt_en</A> = DFFEAS(<A HREF="#R1L15">R1L15</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L14">R1L14</A>,  ,  ,  ,  );


<P> --R1L54 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~0
<P><A NAME="R1L54">R1L54</A> = ( <A HREF="#GB1_right_audio_fifo_read_space[0]">GB1_right_audio_fifo_read_space[0]</A> & ( <A HREF="#R1_read_interrupt_en">R1_read_interrupt_en</A> & ( (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((<A HREF="#QB1_q_b[0]">QB1_q_b[0]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#QB2_q_b[0]">QB2_q_b[0]</A>))) ) ) ) # ( !<A HREF="#GB1_right_audio_fifo_read_space[0]">GB1_right_audio_fifo_read_space[0]</A> & ( <A HREF="#R1_read_interrupt_en">R1_read_interrupt_en</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB1_q_b[0]">QB1_q_b[0]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#QB2_q_b[0]">QB2_q_b[0]</A>))) ) ) ) # ( <A HREF="#GB1_right_audio_fifo_read_space[0]">GB1_right_audio_fifo_read_space[0]</A> & ( !<A HREF="#R1_read_interrupt_en">R1_read_interrupt_en</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB1_q_b[0]">QB1_q_b[0]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB2_q_b[0]">QB2_q_b[0]</A>)))) ) ) ) # ( !<A HREF="#GB1_right_audio_fifo_read_space[0]">GB1_right_audio_fifo_read_space[0]</A> & ( !<A HREF="#R1_read_interrupt_en">R1_read_interrupt_en</A> & ( (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((<A HREF="#QB1_q_b[0]">QB1_q_b[0]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#QB2_q_b[0]">QB2_q_b[0]</A>)))) ) ) );


<P> --R1L21 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[1]~1
<P><A NAME="R1L21">R1L21</A> = ( <A HREF="#YC1L1">YC1L1</A> & ( <A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A> & ( <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> ) ) ) # ( !<A HREF="#YC1L1">YC1L1</A> & ( <A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A> & ( <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> ) ) ) # ( <A HREF="#YC1L1">YC1L1</A> & ( !<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A> & ( ((<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & <A HREF="#AC1_rst1">AC1_rst1</A>))) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>) ) ) ) # ( !<A HREF="#YC1L1">YC1L1</A> & ( !<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A> & ( <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> ) ) );


<P> --S1_ack is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|ack
<P><A NAME="S1_ack">S1_ack</A> = (!<A HREF="#WB1_shiftreg_data[18]">WB1_shiftreg_data[18]</A> & (!<A HREF="#WB1_shiftreg_data[0]">WB1_shiftreg_data[0]</A> & !<A HREF="#WB1_shiftreg_data[9]">WB1_shiftreg_data[9]</A>));


<P> --S1L78 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~0
<P><A NAME="S1L78">S1L78</A> = ( <A HREF="#WB1_shiftreg_data[1]">WB1_shiftreg_data[1]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#S1_address_reg[0]">S1_address_reg[0]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((!<A HREF="#S1_ack">S1_ack</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) ) ) # ( !<A HREF="#WB1_shiftreg_data[1]">WB1_shiftreg_data[1]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#S1_address_reg[0]">S1_address_reg[0]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#S1_ack">S1_ack</A>))) ) );


<P> --S1L79 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~1
<P><A NAME="S1L79">S1L79</A> = ( <A HREF="#S1_readdata[0]">S1_readdata[0]</A> & ( <A HREF="#S1L78">S1L78</A> & ( (!<A HREF="#R1L1">R1L1</A>) # ((!<A HREF="#AD1L11">AD1L11</A>) # ((!<A HREF="#ZC1L12">ZC1L12</A>) # (!<A HREF="#S1L28">S1L28</A>))) ) ) ) # ( !<A HREF="#S1_readdata[0]">S1_readdata[0]</A> & ( <A HREF="#S1L78">S1L78</A> & ( (!<A HREF="#R1L1">R1L1</A> & (<A HREF="#AD1L11">AD1L11</A> & (<A HREF="#ZC1L12">ZC1L12</A> & <A HREF="#S1L28">S1L28</A>))) ) ) ) # ( <A HREF="#S1_readdata[0]">S1_readdata[0]</A> & ( !<A HREF="#S1L78">S1L78</A> & ( (!<A HREF="#AD1L11">AD1L11</A>) # ((!<A HREF="#ZC1L12">ZC1L12</A>) # (!<A HREF="#S1L28">S1L28</A>)) ) ) );


<P> --YD1L353 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~27
<P><A NAME="YD1L353">YD1L353</A> = ( <A HREF="#YD1L399">YD1L399</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>)) # (<A HREF="#YD1L198">YD1L198</A>))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[1]">YD1_E_shift_rot_result[1]</A>)))) ) ) # ( !<A HREF="#YD1L399">YD1L399</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1L198">YD1L198</A> & (!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[1]">YD1_E_shift_rot_result[1]</A>)))) ) );


<P> --YD1L872 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
<P><A NAME="YD1L872">YD1L872</A> = (!<A HREF="#YD1L631">YD1L631</A> & (((<A HREF="#YD1_W_estatus_reg">YD1_W_estatus_reg</A>)))) # (<A HREF="#YD1L631">YD1L631</A> & ((!<A HREF="#YD1_R_ctrl_wrctl_inst">YD1_R_ctrl_wrctl_inst</A> & ((<A HREF="#YD1_W_estatus_reg">YD1_W_estatus_reg</A>))) # (<A HREF="#YD1_R_ctrl_wrctl_inst">YD1_R_ctrl_wrctl_inst</A> & (<A HREF="#YD1_E_src1[0]">YD1_E_src1[0]</A>))));


<P> --YD1L876 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0
<P><A NAME="YD1L876">YD1L876</A> = (<A HREF="#YD1_E_valid_from_R">YD1_E_valid_from_R</A> & (<A HREF="#YD1_D_iw[6]">YD1_D_iw[6]</A> & (<A HREF="#YD1L632">YD1L632</A> & <A HREF="#YD1_R_ctrl_wrctl_inst">YD1_R_ctrl_wrctl_inst</A>)));


<P> --YD1_R_ctrl_shift_logical is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_shift_logical">YD1_R_ctrl_shift_logical</A> = DFFEAS(<A HREF="#YD1L286">YD1L286</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1_R_ctrl_rot_right is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
<P> --register power-up is low

<P><A NAME="YD1_R_ctrl_rot_right">YD1_R_ctrl_rot_right</A> = DFFEAS(<A HREF="#YD1_R_ctrl_rot_right_nxt">YD1_R_ctrl_rot_right_nxt</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L442 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
<P><A NAME="YD1L442">YD1L442</A> = (!<A HREF="#YD1_R_ctrl_shift_logical">YD1_R_ctrl_shift_logical</A> & ((!<A HREF="#YD1_R_ctrl_rot_right">YD1_R_ctrl_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[31]">YD1_E_shift_rot_result[31]</A>))) # (<A HREF="#YD1_R_ctrl_rot_right">YD1_R_ctrl_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[0]">YD1_E_shift_rot_result[0]</A>))));


<P> --YD1L476 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~28
<P><A NAME="YD1L476">YD1L476</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1L442">YD1L442</A>))) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[1]">YD1_E_shift_rot_result[1]</A>));


<P> --FE1_oci_ienable[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
<P> --register power-up is low

<P><A NAME="FE1_oci_ienable[31]">FE1_oci_ienable[31]</A> = DFFEAS(VCC, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#FE1L13">FE1L13</A>,  ,  ,  ,  );


<P> --FE1L10 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0
<P><A NAME="FE1L10">FE1L10</A> = (<A HREF="#BE1_address[0]">BE1_address[0]</A> & (<A HREF="#FE1L3">FE1L3</A> & <A HREF="#FE1_oci_ienable[31]">FE1_oci_ienable[31]</A>));


<P> --YD1L621 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16
<P><A NAME="YD1L621">YD1L621</A> = ( !<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( <A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( (!<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & <A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1_D_op_wrctl is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
<P><A NAME="YD1_D_op_wrctl">YD1_D_op_wrctl</A> = (<A HREF="#YD1L590">YD1L590</A> & <A HREF="#YD1L621">YD1L621</A>);


<P> --BE1_writedata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
<P> --register power-up is low

<P><A NAME="BE1_writedata[1]">BE1_writedata[1]</A> = DFFEAS(<A HREF="#VC1L19">VC1L19</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --FE1L13 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
<P><A NAME="FE1L13">FE1L13</A> = ( <A HREF="#FE1L2">FE1L2</A> & ( <A HREF="#BE1_debugaccess">BE1_debugaccess</A> & ( (<A HREF="#BE1_write">BE1_write</A> & (<A HREF="#BE1_address[0]">BE1_address[0]</A> & (!<A HREF="#BE1_address[3]">BE1_address[3]</A> & <A HREF="#FE1L1">FE1L1</A>))) ) ) );


<P> --HC1_b_full is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
<P> --register power-up is low

<P><A NAME="HC1_b_full">HC1_b_full</A> = DFFEAS(<A HREF="#HC1L4">HC1L4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --LC1_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#LC1_counter_comb_bita3">LC1_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#HC1L1">HC1L1</A>,  ,  ,  ,  );


<P> --LC1_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#LC1_counter_comb_bita0">LC1_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#HC1L1">HC1L1</A>,  ,  ,  ,  );


<P> --LC1_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#LC1_counter_comb_bita2">LC1_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#HC1L1">HC1L1</A>,  ,  ,  ,  );


<P> --LC1_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#LC1_counter_comb_bita1">LC1_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#HC1L1">HC1L1</A>,  ,  ,  ,  );


<P> --U1L57 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
<P><A NAME="U1L57">U1L57</A> = (<A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A> & (((<A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A>) # (<A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A>)) # (<A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A>)));


<P> --LC1_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#LC1_counter_comb_bita5">LC1_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#HC1L1">HC1L1</A>,  ,  ,  ,  );


<P> --LC1_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#LC1_counter_comb_bita4">LC1_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#HC1L1">HC1L1</A>,  ,  ,  ,  );


<P> --U1L58 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
<P><A NAME="U1L58">U1L58</A> = (!<A HREF="#HC1_b_full">HC1_b_full</A> & (!<A HREF="#U1L57">U1L57</A> & (!<A HREF="#LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A> & !<A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A>)));


<P> --U1L71 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
<P><A NAME="U1L71">U1L71</A> = (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#AD1L13">AD1L13</A> & (!<A HREF="#NC3_mem_used[1]">NC3_mem_used[1]</A> & !<A HREF="#U1_av_waitrequest">U1_av_waitrequest</A>)));


<P> --U1L77 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
<P><A NAME="U1L77">U1L77</A> = (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#ZC1L13">ZC1L13</A> & (<A HREF="#YC1L2">YC1L2</A> & <A HREF="#U1L71">U1L71</A>)));


<P> --HC2_b_non_empty is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
<P> --register power-up is low

<P><A NAME="HC2_b_non_empty">HC2_b_non_empty</A> = DFFEAS(<A HREF="#HC2L8">HC2L8</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC1L52Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
<P> --register power-up is low

<P><A NAME="AC1L52Q">AC1L52Q</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#AC1L51">AC1L51</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --U1L80 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
<P><A NAME="U1L80">U1L80</A> = (!<A HREF="#U1_pause_irq">U1_pause_irq</A> & (((<A HREF="#HC2_b_non_empty">HC2_b_non_empty</A> & <A HREF="#AC1L52Q">AC1L52Q</A>)))) # (<A HREF="#U1_pause_irq">U1_pause_irq</A> & ((!<A HREF="#U1_read_0">U1_read_0</A>) # ((<A HREF="#HC2_b_non_empty">HC2_b_non_empty</A> & <A HREF="#AC1L52Q">AC1L52Q</A>))));


<P> --LC2_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#LC2_counter_comb_bita0">LC2_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#HC2L3">HC2L3</A>,  ,  ,  ,  );


<P> --U1L59 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
<P><A NAME="U1L59">U1L59</A> = (<A HREF="#U1L18">U1L18</A> & (((<A HREF="#U1L26">U1L26</A>) # (<A HREF="#U1L22">U1L22</A>)) # (<A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A>)));


<P> --U1L60 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
<P><A NAME="U1L60">U1L60</A> = ( !<A HREF="#U1L59">U1L59</A> & ( (!<A HREF="#U1L2">U1L2</A> & (!<A HREF="#U1L6">U1L6</A> & (!<A HREF="#U1L10">U1L10</A> & !<A HREF="#U1L14">U1L14</A>))) ) );


<P> --EB1L71 is nios_system:NiosII|nios_system_timer_0:timer_0|period_l_wr_strobe~0
<P><A NAME="EB1L71">EB1L71</A> = ( !<A HREF="#NC10_mem_used[1]">NC10_mem_used[1]</A> & ( !<A HREF="#PC9_wait_latency_counter[1]">PC9_wait_latency_counter[1]</A> & ( (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#ZC1L13">ZC1L13</A> & (<A HREF="#AD1L8">AD1L8</A> & !<A HREF="#PC9_wait_latency_counter[0]">PC9_wait_latency_counter[0]</A>))) ) ) );


<P> --EB1_delayed_unxcounter_is_zeroxx0 is nios_system:NiosII|nios_system_timer_0:timer_0|delayed_unxcounter_is_zeroxx0
<P> --register power-up is low

<P><A NAME="EB1_delayed_unxcounter_is_zeroxx0">EB1_delayed_unxcounter_is_zeroxx0</A> = DFFEAS(<A HREF="#EB1L43">EB1L43</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --EB1_internal_counter[5] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[5]
<P> --register power-up is low

<P><A NAME="EB1_internal_counter[5]">EB1_internal_counter[5]</A> = DFFEAS(<A HREF="#EB1L61">EB1L61</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#EB1L44">EB1L44</A>,  ,  ,  ,  );


<P> --EB1_internal_counter[4] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[4]
<P> --register power-up is low

<P><A NAME="EB1_internal_counter[4]">EB1_internal_counter[4]</A> = DFFEAS(<A HREF="#EB1L62">EB1L62</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#EB1L44">EB1L44</A>,  ,  ,  ,  );


<P> --EB1_internal_counter[9] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[9]
<P> --register power-up is low

<P><A NAME="EB1_internal_counter[9]">EB1_internal_counter[9]</A> = DFFEAS(<A HREF="#EB1L63">EB1L63</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#EB1L44">EB1L44</A>,  ,  ,  ,  );


<P> --EB1_internal_counter[8] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[8]
<P> --register power-up is low

<P><A NAME="EB1_internal_counter[8]">EB1_internal_counter[8]</A> = DFFEAS(<A HREF="#EB1L64">EB1L64</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#EB1L44">EB1L44</A>,  ,  ,  ,  );


<P> --EB1_internal_counter[7] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[7]
<P> --register power-up is low

<P><A NAME="EB1_internal_counter[7]">EB1_internal_counter[7]</A> = DFFEAS(<A HREF="#EB1L65">EB1L65</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#EB1L44">EB1L44</A>,  ,  ,  ,  );


<P> --EB1_internal_counter[6] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[6]
<P> --register power-up is low

<P><A NAME="EB1_internal_counter[6]">EB1_internal_counter[6]</A> = DFFEAS(<A HREF="#EB1L66">EB1L66</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#EB1L44">EB1L44</A>,  ,  ,  ,  );


<P> --EB1L41 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~0
<P><A NAME="EB1L41">EB1L41</A> = (<A HREF="#EB1_internal_counter[9]">EB1_internal_counter[9]</A> & (<A HREF="#EB1_internal_counter[8]">EB1_internal_counter[8]</A> & (<A HREF="#EB1_internal_counter[7]">EB1_internal_counter[7]</A> & <A HREF="#EB1_internal_counter[6]">EB1_internal_counter[6]</A>)));


<P> --EB1_internal_counter[3] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[3]
<P> --register power-up is low

<P><A NAME="EB1_internal_counter[3]">EB1_internal_counter[3]</A> = DFFEAS(<A HREF="#EB1L67">EB1L67</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#EB1L44">EB1L44</A>,  ,  ,  ,  );


<P> --EB1_internal_counter[2] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[2]
<P> --register power-up is low

<P><A NAME="EB1_internal_counter[2]">EB1_internal_counter[2]</A> = DFFEAS(<A HREF="#EB1L68">EB1L68</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#EB1L44">EB1L44</A>,  ,  ,  ,  );


<P> --EB1_internal_counter[1] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[1]
<P> --register power-up is low

<P><A NAME="EB1_internal_counter[1]">EB1_internal_counter[1]</A> = DFFEAS(<A HREF="#EB1L69">EB1L69</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#EB1L44">EB1L44</A>,  ,  ,  ,  );


<P> --EB1_internal_counter[0] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[0]
<P> --register power-up is low

<P><A NAME="EB1_internal_counter[0]">EB1_internal_counter[0]</A> = DFFEAS(<A HREF="#EB1L70">EB1L70</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#EB1L44">EB1L44</A>,  ,  ,  ,  );


<P> --EB1L42 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~1
<P><A NAME="EB1L42">EB1L42</A> = (<A HREF="#EB1_internal_counter[3]">EB1_internal_counter[3]</A> & (<A HREF="#EB1_internal_counter[2]">EB1_internal_counter[2]</A> & (<A HREF="#EB1_internal_counter[1]">EB1_internal_counter[1]</A> & <A HREF="#EB1_internal_counter[0]">EB1_internal_counter[0]</A>)));


<P> --EB1L43 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~2
<P><A NAME="EB1L43">EB1L43</A> = (<A HREF="#EB1_internal_counter[5]">EB1_internal_counter[5]</A> & (<A HREF="#EB1_internal_counter[4]">EB1_internal_counter[4]</A> & (<A HREF="#EB1L41">EB1L41</A> & <A HREF="#EB1L42">EB1L42</A>)));


<P> --EB1L78 is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred~0
<P><A NAME="EB1L78">EB1L78</A> = (!<A HREF="#EB1_timeout_occurred">EB1_timeout_occurred</A> & ((!<A HREF="#EB1L43">EB1L43</A>) # (<A HREF="#EB1_delayed_unxcounter_is_zeroxx0">EB1_delayed_unxcounter_is_zeroxx0</A>)));


<P> --EB1L79 is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred~1
<P><A NAME="EB1L79">EB1L79</A> = ( !<A HREF="#EB1L78">EB1L78</A> & ( (((!<A HREF="#EB1L71">EB1L71</A>) # (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>)) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>) ) );


<P> --EB1L46 is nios_system:NiosII|nios_system_timer_0:timer_0|control_register~0
<P><A NAME="EB1L46">EB1L46</A> = ( <A HREF="#EB1_control_register">EB1_control_register</A> & ( <A HREF="#EB1L71">EB1L71</A> & ( ((!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>) # ((<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A>) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) # (<A HREF="#YD1_d_writedata[0]">YD1_d_writedata[0]</A>) ) ) ) # ( !<A HREF="#EB1_control_register">EB1_control_register</A> & ( <A HREF="#EB1L71">EB1L71</A> & ( (<A HREF="#YD1_d_writedata[0]">YD1_d_writedata[0]</A> & (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & !<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A>))) ) ) ) # ( <A HREF="#EB1_control_register">EB1_control_register</A> & ( !<A HREF="#EB1L71">EB1L71</A> ) );


<P> --TE1_jdo[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
<P> --register power-up is low

<P><A NAME="TE1_jdo[19]">TE1_jdo[19]</A> = DFFEAS(<A HREF="#UE1_sr[19]">UE1_sr[19]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TE1_jdo[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
<P> --register power-up is low

<P><A NAME="TE1_jdo[18]">TE1_jdo[18]</A> = DFFEAS(<A HREF="#UE1_sr[18]">UE1_sr[18]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --JE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
<P><A NAME="JE1L2">JE1L2</A> = ((<A HREF="#JE1_break_on_reset">JE1_break_on_reset</A> & !<A HREF="#TE1_jdo[18]">TE1_jdo[18]</A>)) # (<A HREF="#TE1_jdo[19]">TE1_jdo[19]</A>);


<P> --WE1_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
<P> --register power-up is low

<P><A NAME="WE1_din_s1">WE1_din_s1</A> = DFFEAS(<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BE1_writedata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
<P> --register power-up is low

<P><A NAME="BE1_writedata[3]">BE1_writedata[3]</A> = DFFEAS(<A HREF="#VC1L20">VC1L20</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --FE1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
<P><A NAME="FE1L12">FE1L12</A> = (!<A HREF="#FE1L14">FE1L14</A> & (<A HREF="#FE1_oci_single_step_mode">FE1_oci_single_step_mode</A>)) # (<A HREF="#FE1L14">FE1L14</A> & ((<A HREF="#BE1_writedata[3]">BE1_writedata[3]</A>)));


<P> --GF2_altera_reset_synchronizer_int_chain_out is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
<P> --register power-up is low

<P><A NAME="GF2_altera_reset_synchronizer_int_chain_out">GF2_altera_reset_synchronizer_int_chain_out</A> = DFFEAS(<A HREF="#GF2_altera_reset_synchronizer_int_chain[0]">GF2_altera_reset_synchronizer_int_chain[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BB1L9 is nios_system:NiosII|altera_reset_controller:rst_controller|always2~0
<P><A NAME="BB1L9">BB1L9</A> = (!<A HREF="#BB1_r_sync_rst_chain[2]">BB1_r_sync_rst_chain[2]</A>) # (<A HREF="#GF2_altera_reset_synchronizer_int_chain_out">GF2_altera_reset_synchronizer_int_chain_out</A>);


<P> --YD1L698 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~23
<P><A NAME="YD1L698">YD1L698</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L94">YD1L94</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L202">YD1L202</A>))));


<P> --YD1L699 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~24
<P><A NAME="YD1L699">YD1L699</A> = (!<A HREF="#YD1L723">YD1L723</A> & ((!<A HREF="#YD1L724">YD1L724</A> & ((<A HREF="#YD1L98">YD1L98</A>))) # (<A HREF="#YD1L724">YD1L724</A> & (<A HREF="#YD1L206">YD1L206</A>))));


<P> --JE1_monitor_error is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
<P> --register power-up is low

<P><A NAME="JE1_monitor_error">JE1_monitor_error</A> = DFFEAS(<A HREF="#JE1L6">JE1L6</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BE1L51 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0
<P><A NAME="BE1L51">BE1L51</A> = ( <A HREF="#FE1L3">FE1L3</A> & ( <A HREF="#JE1_monitor_error">JE1_monitor_error</A> & ( (!<A HREF="#BE1_address[8]">BE1_address[8]</A> & (<A HREF="#CF1_q_a[0]">CF1_q_a[0]</A>)) # (<A HREF="#BE1_address[8]">BE1_address[8]</A> & (((!<A HREF="#FE1_oci_ienable[0]">FE1_oci_ienable[0]</A>) # (!<A HREF="#BE1_address[0]">BE1_address[0]</A>)))) ) ) ) # ( !<A HREF="#FE1L3">FE1L3</A> & ( <A HREF="#JE1_monitor_error">JE1_monitor_error</A> & ( (!<A HREF="#BE1_address[8]">BE1_address[8]</A> & <A HREF="#CF1_q_a[0]">CF1_q_a[0]</A>) ) ) ) # ( <A HREF="#FE1L3">FE1L3</A> & ( !<A HREF="#JE1_monitor_error">JE1_monitor_error</A> & ( (!<A HREF="#BE1_address[8]">BE1_address[8]</A> & (<A HREF="#CF1_q_a[0]">CF1_q_a[0]</A>)) # (<A HREF="#BE1_address[8]">BE1_address[8]</A> & (((!<A HREF="#FE1_oci_ienable[0]">FE1_oci_ienable[0]</A> & <A HREF="#BE1_address[0]">BE1_address[0]</A>)))) ) ) ) # ( !<A HREF="#FE1L3">FE1L3</A> & ( !<A HREF="#JE1_monitor_error">JE1_monitor_error</A> & ( (!<A HREF="#BE1_address[8]">BE1_address[8]</A> & <A HREF="#CF1_q_a[0]">CF1_q_a[0]</A>) ) ) );


<P> --BE1L52 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1
<P><A NAME="BE1L52">BE1L52</A> = ( <A HREF="#FE1L3">FE1L3</A> & ( <A HREF="#CF1_q_a[1]">CF1_q_a[1]</A> & ( (!<A HREF="#BE1_address[8]">BE1_address[8]</A>) # ((!<A HREF="#BE1_address[0]">BE1_address[0]</A> & (<A HREF="#JE1_monitor_ready">JE1_monitor_ready</A>)) # (<A HREF="#BE1_address[0]">BE1_address[0]</A> & ((!<A HREF="#FE1_oci_ienable[1]">FE1_oci_ienable[1]</A>)))) ) ) ) # ( !<A HREF="#FE1L3">FE1L3</A> & ( <A HREF="#CF1_q_a[1]">CF1_q_a[1]</A> & ( !<A HREF="#BE1_address[8]">BE1_address[8]</A> ) ) ) # ( <A HREF="#FE1L3">FE1L3</A> & ( !<A HREF="#CF1_q_a[1]">CF1_q_a[1]</A> & ( (<A HREF="#BE1_address[8]">BE1_address[8]</A> & ((!<A HREF="#BE1_address[0]">BE1_address[0]</A> & (<A HREF="#JE1_monitor_ready">JE1_monitor_ready</A>)) # (<A HREF="#BE1_address[0]">BE1_address[0]</A> & ((!<A HREF="#FE1_oci_ienable[1]">FE1_oci_ienable[1]</A>))))) ) ) );


<P> --JE1_monitor_go is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
<P> --register power-up is low

<P><A NAME="JE1_monitor_go">JE1_monitor_go</A> = DFFEAS(<A HREF="#JE1L8">JE1L8</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BE1L53 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
<P><A NAME="BE1L53">BE1L53</A> = (<A HREF="#FE1L3">FE1L3</A> & ((!<A HREF="#BE1_address[0]">BE1_address[0]</A> & ((<A HREF="#JE1_monitor_go">JE1_monitor_go</A>))) # (<A HREF="#BE1_address[0]">BE1_address[0]</A> & (<A HREF="#FE1_oci_ienable[31]">FE1_oci_ienable[31]</A>))));


<P> --BE1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3
<P><A NAME="BE1L54">BE1L54</A> = (<A HREF="#FE1L3">FE1L3</A> & ((!<A HREF="#BE1_address[0]">BE1_address[0]</A> & (<A HREF="#FE1_oci_single_step_mode">FE1_oci_single_step_mode</A>)) # (<A HREF="#BE1_address[0]">BE1_address[0]</A> & ((<A HREF="#FE1_oci_ienable[31]">FE1_oci_ienable[31]</A>)))));


<P> --YD1_W_control_rd_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]
<P> --register power-up is low

<P><A NAME="YD1_W_control_rd_data[1]">YD1_W_control_rd_data[1]</A> = DFFEAS(<A HREF="#YD1L391">YD1L391</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L887 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~25
<P><A NAME="YD1L887">YD1L887</A> = ( <A HREF="#YD1_av_ld_byte0_data[1]">YD1_av_ld_byte0_data[1]</A> & ( <A HREF="#YD1_W_control_rd_data[1]">YD1_W_control_rd_data[1]</A> & ( ((!<A HREF="#YD1_R_ctrl_br_cmp">YD1_R_ctrl_br_cmp</A> & ((<A HREF="#YD1_W_alu_result[1]">YD1_W_alu_result[1]</A>) # (<A HREF="#YD1_R_ctrl_rd_ctl_reg">YD1_R_ctrl_rd_ctl_reg</A>)))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#YD1_av_ld_byte0_data[1]">YD1_av_ld_byte0_data[1]</A> & ( <A HREF="#YD1_W_control_rd_data[1]">YD1_W_control_rd_data[1]</A> & ( (!<A HREF="#YD1_R_ctrl_br_cmp">YD1_R_ctrl_br_cmp</A> & (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & ((<A HREF="#YD1_W_alu_result[1]">YD1_W_alu_result[1]</A>) # (<A HREF="#YD1_R_ctrl_rd_ctl_reg">YD1_R_ctrl_rd_ctl_reg</A>)))) ) ) ) # ( <A HREF="#YD1_av_ld_byte0_data[1]">YD1_av_ld_byte0_data[1]</A> & ( !<A HREF="#YD1_W_control_rd_data[1]">YD1_W_control_rd_data[1]</A> & ( ((!<A HREF="#YD1_R_ctrl_rd_ctl_reg">YD1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YD1_R_ctrl_br_cmp">YD1_R_ctrl_br_cmp</A> & <A HREF="#YD1_W_alu_result[1]">YD1_W_alu_result[1]</A>))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#YD1_av_ld_byte0_data[1]">YD1_av_ld_byte0_data[1]</A> & ( !<A HREF="#YD1_W_control_rd_data[1]">YD1_W_control_rd_data[1]</A> & ( (!<A HREF="#YD1_R_ctrl_rd_ctl_reg">YD1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#YD1_R_ctrl_br_cmp">YD1_R_ctrl_br_cmp</A> & (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & <A HREF="#YD1_W_alu_result[1]">YD1_W_alu_result[1]</A>))) ) ) );


<P> --PC7_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[2]
<P> --register power-up is low

<P><A NAME="PC7_av_readdata_pre[2]">PC7_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#AB1_readdata[2]">AB1_readdata[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L51 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~39
<P><A NAME="GD1L51">GD1L51</A> = ( <A HREF="#NC9_out_payload[2]">NC9_out_payload[2]</A> & ( <A HREF="#XC1_data_reg[2]">XC1_data_reg[2]</A> & ( (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & ((!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & ((<A HREF="#JD8L14">JD8L14</A>))) # (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & ((!<A HREF="#JD8L14">JD8L14</A>) # (<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>))))) ) ) ) # ( !<A HREF="#NC9_out_payload[2]">NC9_out_payload[2]</A> & ( <A HREF="#XC1_data_reg[2]">XC1_data_reg[2]</A> & ( (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & ((!<A HREF="#JD8L14">JD8L14</A>) # (<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>)))) ) ) ) # ( <A HREF="#NC9_out_payload[2]">NC9_out_payload[2]</A> & ( !<A HREF="#XC1_data_reg[2]">XC1_data_reg[2]</A> & ( (<A HREF="#MC8_rp_valid">MC8_rp_valid</A> & (<A HREF="#JD8L14">JD8L14</A> & ((!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>) # (<A HREF="#NC8_mem[0][88]">NC8_mem[0][88]</A>)))) ) ) );


<P> --GD1L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~40
<P><A NAME="GD1L52">GD1L52</A> = ( <A HREF="#GD1L69">GD1L69</A> & ( (!<A HREF="#TC3L1">TC3L1</A>) # ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((!<A HREF="#DF1_ram_block1a2">DF1_ram_block1a2</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (!<A HREF="#DF1_ram_block1a34">DF1_ram_block1a34</A>))) ) );


<P> --GD1L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~41
<P><A NAME="GD1L53">GD1L53</A> = ( <A HREF="#GD1L51">GD1L51</A> & ( <A HREF="#GD1L52">GD1L52</A> ) ) # ( !<A HREF="#GD1L51">GD1L51</A> & ( <A HREF="#GD1L52">GD1L52</A> & ( (!<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & (<A HREF="#TC2L1">TC2L1</A> & (<A HREF="#PC5_av_readdata_pre[2]">PC5_av_readdata_pre[2]</A>))) # (<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & (((<A HREF="#TC2L1">TC2L1</A> & <A HREF="#PC5_av_readdata_pre[2]">PC5_av_readdata_pre[2]</A>)) # (<A HREF="#PC7_av_readdata_pre[2]">PC7_av_readdata_pre[2]</A>))) ) ) ) # ( <A HREF="#GD1L51">GD1L51</A> & ( !<A HREF="#GD1L52">GD1L52</A> ) ) # ( !<A HREF="#GD1L51">GD1L51</A> & ( !<A HREF="#GD1L52">GD1L52</A> ) );


<P> --U1_fifo_wr is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
<P> --register power-up is low

<P><A NAME="U1_fifo_wr">U1_fifo_wr</A> = DFFEAS(<A HREF="#U1L75">U1L75</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --HC1_b_non_empty is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
<P> --register power-up is low

<P><A NAME="HC1_b_non_empty">HC1_b_non_empty</A> = DFFEAS(<A HREF="#HC1L8">HC1L8</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1L82 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|r_val~0
<P><A NAME="U1L82">U1L82</A> = (<A HREF="#AC1L41">AC1L41</A> & <A HREF="#HC1_b_non_empty">HC1_b_non_empty</A>);


<P> --KC2_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="KC2_counter_reg_bit[0]">KC2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#KC2_counter_comb_bita0">KC2_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1_fifo_wr">U1_fifo_wr</A>,  ,  ,  ,  );


<P> --KC2_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="KC2_counter_reg_bit[1]">KC2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#KC2_counter_comb_bita1">KC2_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1_fifo_wr">U1_fifo_wr</A>,  ,  ,  ,  );


<P> --KC2_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="KC2_counter_reg_bit[2]">KC2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#KC2_counter_comb_bita2">KC2_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1_fifo_wr">U1_fifo_wr</A>,  ,  ,  ,  );


<P> --KC2_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="KC2_counter_reg_bit[3]">KC2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#KC2_counter_comb_bita3">KC2_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1_fifo_wr">U1_fifo_wr</A>,  ,  ,  ,  );


<P> --KC2_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="KC2_counter_reg_bit[4]">KC2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#KC2_counter_comb_bita4">KC2_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1_fifo_wr">U1_fifo_wr</A>,  ,  ,  ,  );


<P> --KC2_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="KC2_counter_reg_bit[5]">KC2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#KC2_counter_comb_bita5">KC2_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1_fifo_wr">U1_fifo_wr</A>,  ,  ,  ,  );


<P> --KC1_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="KC1_counter_reg_bit[0]">KC1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#KC1_counter_comb_bita0">KC1_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1L82">U1L82</A>,  ,  ,  ,  );


<P> --KC1_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="KC1_counter_reg_bit[1]">KC1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#KC1_counter_comb_bita1">KC1_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1L82">U1L82</A>,  ,  ,  ,  );


<P> --KC1_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="KC1_counter_reg_bit[2]">KC1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#KC1_counter_comb_bita2">KC1_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1L82">U1L82</A>,  ,  ,  ,  );


<P> --KC1_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="KC1_counter_reg_bit[3]">KC1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#KC1_counter_comb_bita3">KC1_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1L82">U1L82</A>,  ,  ,  ,  );


<P> --KC1_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="KC1_counter_reg_bit[4]">KC1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#KC1_counter_comb_bita4">KC1_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1L82">U1L82</A>,  ,  ,  ,  );


<P> --KC1_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="KC1_counter_reg_bit[5]">KC1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#KC1_counter_comb_bita5">KC1_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1L82">U1L82</A>,  ,  ,  ,  );


<P> --LC2_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#LC2_counter_comb_bita1">LC2_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#HC2L3">HC2L3</A>,  ,  ,  ,  );


<P> --U1L72 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
<P><A NAME="U1L72">U1L72</A> = ( <A HREF="#YD1_d_read">YD1_d_read</A> & ( !<A HREF="#ZC1_read_accepted">ZC1_read_accepted</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & <A HREF="#AC1_rst1">AC1_rst1</A>) ) ) );


<P> --U1L85 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
<P><A NAME="U1L85">U1L85</A> = ( <A HREF="#HC2_b_non_empty">HC2_b_non_empty</A> & ( <A HREF="#U1L72">U1L72</A> & ( (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#AD1L13">AD1L13</A> & (!<A HREF="#NC3_mem_used[1]">NC3_mem_used[1]</A> & !<A HREF="#U1_av_waitrequest">U1_av_waitrequest</A>))) ) ) );


<P> --AC1L50Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
<P> --register power-up is low

<P><A NAME="AC1L50Q">AC1L50Q</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#AC1L49">AC1L49</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --LC2_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#LC2_counter_comb_bita4">LC2_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#HC2L3">HC2L3</A>,  ,  ,  ,  );


<P> --LC2_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#LC2_counter_comb_bita3">LC2_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#HC2L3">HC2L3</A>,  ,  ,  ,  );


<P> --LC2_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#LC2_counter_comb_bita2">LC2_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#HC2L3">HC2L3</A>,  ,  ,  ,  );


<P> --LC2_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#LC2_counter_comb_bita5">LC2_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#HC2L3">HC2L3</A>,  ,  ,  ,  );


<P> --HC2L5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
<P><A NAME="HC2L5">HC2L5</A> = ( <A HREF="#LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A> & ( (<A HREF="#HC2_b_non_empty">HC2_b_non_empty</A> & (<A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A> & (<A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A> & <A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A>))) ) );


<P> --HC2L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
<P><A NAME="HC2L6">HC2L6</A> = ( <A HREF="#AC1L50Q">AC1L50Q</A> & ( <A HREF="#HC2L5">HC2L5</A> & ( (!<A HREF="#U1L85">U1L85</A> & (((<A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A> & <A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A>)) # (<A HREF="#HC2_b_full">HC2_b_full</A>))) ) ) ) # ( !<A HREF="#AC1L50Q">AC1L50Q</A> & ( <A HREF="#HC2L5">HC2L5</A> & ( (<A HREF="#HC2_b_full">HC2_b_full</A> & !<A HREF="#U1L85">U1L85</A>) ) ) ) # ( <A HREF="#AC1L50Q">AC1L50Q</A> & ( !<A HREF="#HC2L5">HC2L5</A> & ( (<A HREF="#HC2_b_full">HC2_b_full</A> & !<A HREF="#U1L85">U1L85</A>) ) ) ) # ( !<A HREF="#AC1L50Q">AC1L50Q</A> & ( !<A HREF="#HC2L5">HC2L5</A> & ( (<A HREF="#HC2_b_full">HC2_b_full</A> & !<A HREF="#U1L85">U1L85</A>) ) ) );


<P> --AC1_td_shift[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
<P> --register power-up is low

<P><A NAME="AC1_td_shift[4]">AC1_td_shift[4]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L75">AC1L75</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --AC1_rdata[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
<P> --register power-up is low

<P><A NAME="AC1_rdata[1]">AC1_rdata[1]</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#JC1_q_b[1]">JC1_q_b[1]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#AC1L22">AC1L22</A>);


<P> --AC1L74 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
<P><A NAME="AC1L74">AC1L74</A> = AMPP_FUNCTION(!<A HREF="#AC1_count[9]">AC1_count[9]</A>, !<A HREF="#A1L156">A1L156</A>, !<A HREF="#AC1L71">AC1L71</A>, !<A HREF="#AC1_td_shift[4]">AC1_td_shift[4]</A>, !<A HREF="#AC1_rdata[1]">AC1_rdata[1]</A>);


<P> --AC1_read is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
<P> --register power-up is low

<P><A NAME="AC1_read">AC1_read</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L36">AC1L36</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L97">AC1L97</A>);


<P> --VC1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~2
<P><A NAME="VC1L17">VC1L17</A> = (<A HREF="#YD1_d_writedata[0]">YD1_d_writedata[0]</A> & <A HREF="#MD1L2">MD1L2</A>);


<P> --VC1_src_data[38] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[38]
<P><A NAME="VC1_src_data[38]">VC1_src_data[38]</A> = (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_F_pc[0]">YD1_F_pc[0]</A> & ((<A HREF="#VC1L16">VC1L16</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#YD1_F_pc[0]">YD1_F_pc[0]</A> & <A HREF="#VC1L16">VC1L16</A>)) # (<A HREF="#MD1L2">MD1L2</A>)));


<P> --VC1_src_data[41] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[41]
<P><A NAME="VC1_src_data[41]">VC1_src_data[41]</A> = (!<A HREF="#YD1_W_alu_result[5]">YD1_W_alu_result[5]</A> & (<A HREF="#YD1_F_pc[3]">YD1_F_pc[3]</A> & ((<A HREF="#VC1L16">VC1L16</A>)))) # (<A HREF="#YD1_W_alu_result[5]">YD1_W_alu_result[5]</A> & (((<A HREF="#YD1_F_pc[3]">YD1_F_pc[3]</A> & <A HREF="#VC1L16">VC1L16</A>)) # (<A HREF="#MD1L2">MD1L2</A>)));


<P> --VC1_src_data[45] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[45]
<P><A NAME="VC1_src_data[45]">VC1_src_data[45]</A> = (!<A HREF="#YD1_W_alu_result[9]">YD1_W_alu_result[9]</A> & (<A HREF="#YD1_F_pc[7]">YD1_F_pc[7]</A> & ((<A HREF="#VC1L16">VC1L16</A>)))) # (<A HREF="#YD1_W_alu_result[9]">YD1_W_alu_result[9]</A> & (((<A HREF="#YD1_F_pc[7]">YD1_F_pc[7]</A> & <A HREF="#VC1L16">VC1L16</A>)) # (<A HREF="#MD1L2">MD1L2</A>)));


<P> --VC1_src_data[44] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[44]
<P><A NAME="VC1_src_data[44]">VC1_src_data[44]</A> = (!<A HREF="#YD1_W_alu_result[8]">YD1_W_alu_result[8]</A> & (<A HREF="#YD1_F_pc[6]">YD1_F_pc[6]</A> & ((<A HREF="#VC1L16">VC1L16</A>)))) # (<A HREF="#YD1_W_alu_result[8]">YD1_W_alu_result[8]</A> & (((<A HREF="#YD1_F_pc[6]">YD1_F_pc[6]</A> & <A HREF="#VC1L16">VC1L16</A>)) # (<A HREF="#MD1L2">MD1L2</A>)));


<P> --VC1_src_data[43] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[43]
<P><A NAME="VC1_src_data[43]">VC1_src_data[43]</A> = (!<A HREF="#YD1_W_alu_result[7]">YD1_W_alu_result[7]</A> & (<A HREF="#YD1_F_pc[5]">YD1_F_pc[5]</A> & ((<A HREF="#VC1L16">VC1L16</A>)))) # (<A HREF="#YD1_W_alu_result[7]">YD1_W_alu_result[7]</A> & (((<A HREF="#YD1_F_pc[5]">YD1_F_pc[5]</A> & <A HREF="#VC1L16">VC1L16</A>)) # (<A HREF="#MD1L2">MD1L2</A>)));


<P> --VC1_src_data[42] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[42]
<P><A NAME="VC1_src_data[42]">VC1_src_data[42]</A> = (!<A HREF="#YD1_W_alu_result[6]">YD1_W_alu_result[6]</A> & (<A HREF="#YD1_F_pc[4]">YD1_F_pc[4]</A> & ((<A HREF="#VC1L16">VC1L16</A>)))) # (<A HREF="#YD1_W_alu_result[6]">YD1_W_alu_result[6]</A> & (((<A HREF="#YD1_F_pc[4]">YD1_F_pc[4]</A> & <A HREF="#VC1L16">VC1L16</A>)) # (<A HREF="#MD1L2">MD1L2</A>)));


<P> --VC1_src_data[40] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[40]
<P><A NAME="VC1_src_data[40]">VC1_src_data[40]</A> = (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#YD1_F_pc[2]">YD1_F_pc[2]</A> & ((<A HREF="#VC1L16">VC1L16</A>)))) # (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (((<A HREF="#YD1_F_pc[2]">YD1_F_pc[2]</A> & <A HREF="#VC1L16">VC1L16</A>)) # (<A HREF="#MD1L2">MD1L2</A>)));


<P> --VC1_src_data[39] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[39]
<P><A NAME="VC1_src_data[39]">VC1_src_data[39]</A> = (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#YD1_F_pc[1]">YD1_F_pc[1]</A> & ((<A HREF="#VC1L16">VC1L16</A>)))) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (((<A HREF="#YD1_F_pc[1]">YD1_F_pc[1]</A> & <A HREF="#VC1L16">VC1L16</A>)) # (<A HREF="#MD1L2">MD1L2</A>)));


<P> --VC1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~3
<P><A NAME="VC1L18">VC1L18</A> = (<A HREF="#YD1_hbreak_enabled">YD1_hbreak_enabled</A> & <A HREF="#MD1L2">MD1L2</A>);


<P> --RE1_MonDReg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[3]">RE1_MonDReg[3]</A> = DFFEAS(<A HREF="#RE1L86">RE1L86</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>,  ,  ,  ,  );


<P> --UE1L60 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
<P><A NAME="UE1L60">UE1L60</A> = ( <A HREF="#RE1_MonDReg[3]">RE1_MonDReg[3]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#A1L165">A1L165</A>) # ((<A HREF="#GE1_break_readreg[3]">GE1_break_readreg[3]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[5]">UE1_sr[5]</A>)))) ) ) # ( !<A HREF="#RE1_MonDReg[3]">RE1_MonDReg[3]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[3]">GE1_break_readreg[3]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[5]">UE1_sr[5]</A>)))) ) );


<P> --TE1_jdo[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
<P> --register power-up is low

<P><A NAME="TE1_jdo[2]">TE1_jdo[2]</A> = DFFEAS(<A HREF="#UE1_sr[2]">UE1_sr[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TE1_jdo[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
<P> --register power-up is low

<P><A NAME="TE1_jdo[5]">TE1_jdo[5]</A> = DFFEAS(<A HREF="#UE1_sr[5]">UE1_sr[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --RE1L78 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~4
<P><A NAME="RE1L78">RE1L78</A> = (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & !<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A>);


<P> --RE1L133 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1
<P><A NAME="RE1L133">RE1L133</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[1]">BE1_writedata[1]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[1]">RE1_MonDReg[1]</A>));


<P> --TE1_sync2_udr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
<P> --register power-up is low

<P><A NAME="TE1_sync2_udr">TE1_sync2_udr</A> = DFFEAS(<A HREF="#WE4_dreg[0]">WE4_dreg[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --WE4_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
<P> --register power-up is low

<P><A NAME="WE4_dreg[0]">WE4_dreg[0]</A> = DFFEAS(<A HREF="#WE4_din_s1">WE4_din_s1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --TE1L53 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
<P><A NAME="TE1L53">TE1L53</A> = (!<A HREF="#TE1_sync2_udr">TE1_sync2_udr</A> & <A HREF="#WE4_dreg[0]">WE4_dreg[0]</A>);


<P> --UE1L61 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
<P><A NAME="UE1L61">UE1L61</A> = (<A HREF="#A1L177">A1L177</A> & (!<A HREF="#A1L188">A1L188</A> & (<A HREF="#A1L163">A1L163</A> & <A HREF="#UE1_sr[37]">UE1_sr[37]</A>)));


<P> --UE1L53 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15
<P><A NAME="UE1L53">UE1L53</A> = ( <A HREF="#A1L164">A1L164</A> & ( <A HREF="#A1L165">A1L165</A> & ( (<A HREF="#A1L177">A1L177</A> & (!<A HREF="#A1L188">A1L188</A> & <A HREF="#A1L163">A1L163</A>)) ) ) ) # ( !<A HREF="#A1L164">A1L164</A> & ( <A HREF="#A1L165">A1L165</A> & ( (!<A HREF="#A1L188">A1L188</A> & (<A HREF="#A1L163">A1L163</A> & ((<A HREF="#A1L168">A1L168</A>) # (<A HREF="#A1L177">A1L177</A>)))) ) ) ) # ( <A HREF="#A1L164">A1L164</A> & ( !<A HREF="#A1L165">A1L165</A> & ( (!<A HREF="#A1L188">A1L188</A> & (<A HREF="#A1L163">A1L163</A> & ((<A HREF="#A1L168">A1L168</A>) # (<A HREF="#A1L177">A1L177</A>)))) ) ) ) # ( !<A HREF="#A1L164">A1L164</A> & ( !<A HREF="#A1L165">A1L165</A> & ( (<A HREF="#A1L177">A1L177</A> & (!<A HREF="#A1L188">A1L188</A> & <A HREF="#A1L163">A1L163</A>)) ) ) );


<P> --UE1L62 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
<P><A NAME="UE1L62">UE1L62</A> = (<A HREF="#A1L177">A1L177</A> & (!<A HREF="#A1L188">A1L188</A> & (<A HREF="#A1L163">A1L163</A> & <A HREF="#A1L186">A1L186</A>)));


<P> --TE1_sync2_uir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
<P> --register power-up is low

<P><A NAME="TE1_sync2_uir">TE1_sync2_uir</A> = DFFEAS(<A HREF="#WE5_dreg[0]">WE5_dreg[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --WE5_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
<P> --register power-up is low

<P><A NAME="WE5_dreg[0]">WE5_dreg[0]</A> = DFFEAS(<A HREF="#WE5_din_s1">WE5_din_s1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --TE1L45 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
<P><A NAME="TE1L45">TE1L45</A> = (!<A HREF="#TE1_sync2_uir">TE1_sync2_uir</A> & <A HREF="#WE5_dreg[0]">WE5_dreg[0]</A>);


<P> --SE1_virtual_state_cdr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
<P><A NAME="SE1_virtual_state_cdr">SE1_virtual_state_cdr</A> = (!<A HREF="#A1L188">A1L188</A> & (<A HREF="#A1L163">A1L163</A> & <A HREF="#A1L168">A1L168</A>));


<P> --UE1_DRsize.100 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
<P> --register power-up is low

<P><A NAME="UE1_DRsize.100">UE1_DRsize.100</A> = DFFEAS(<A HREF="#UE1L4">UE1L4</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#SE1_virtual_state_uir">SE1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --UE1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
<P><A NAME="UE1L63">UE1L63</A> = ( <A HREF="#UE1L98">UE1L98</A> & ( (!<A HREF="#SE1L2">SE1L2</A>) # ((!<A HREF="#UE1_DRsize.100">UE1_DRsize.100</A> & ((<A HREF="#UE1_sr[36]">UE1_sr[36]</A>))) # (<A HREF="#UE1_DRsize.100">UE1_DRsize.100</A> & (<A HREF="#A1L186">A1L186</A>))) ) ) # ( !<A HREF="#UE1L98">UE1L98</A> & ( (<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#UE1_DRsize.100">UE1_DRsize.100</A> & ((<A HREF="#UE1_sr[36]">UE1_sr[36]</A>))) # (<A HREF="#UE1_DRsize.100">UE1_DRsize.100</A> & (<A HREF="#A1L186">A1L186</A>)))) ) );


<P> --TE1L50 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
<P><A NAME="TE1L50">TE1L50</A> = (!<A HREF="#TE1_jdo[35]">TE1_jdo[35]</A> & <A HREF="#TE1L49">TE1L49</A>);


<P> --RE1L114 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
<P><A NAME="RE1L114">RE1L114</A> = (<A HREF="#TE1L50">TE1L50</A> & ((!<A HREF="#TE1_jdo[34]">TE1_jdo[34]</A> & ((<A HREF="#RE1L2">RE1L2</A>))) # (<A HREF="#TE1_jdo[34]">TE1_jdo[34]</A> & (!<A HREF="#TE1_jdo[17]">TE1_jdo[17]</A>))));


<P> --RE1L116 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
<P><A NAME="RE1L116">RE1L116</A> = (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & <A HREF="#RE1L2">RE1L2</A>);


<P> --TE1_jdo[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
<P> --register power-up is low

<P><A NAME="TE1_jdo[29]">TE1_jdo[29]</A> = DFFEAS(<A HREF="#UE1_sr[29]">UE1_sr[29]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TE1_jdo[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
<P> --register power-up is low

<P><A NAME="TE1_jdo[30]">TE1_jdo[30]</A> = DFFEAS(<A HREF="#UE1_sr[30]">UE1_sr[30]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TE1_jdo[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
<P> --register power-up is low

<P><A NAME="TE1_jdo[31]">TE1_jdo[31]</A> = DFFEAS(<A HREF="#UE1_sr[31]">UE1_sr[31]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TE1_jdo[32] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
<P> --register power-up is low

<P><A NAME="TE1_jdo[32]">TE1_jdo[32]</A> = DFFEAS(<A HREF="#UE1_sr[32]">UE1_sr[32]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TE1_jdo[33] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
<P> --register power-up is low

<P><A NAME="TE1_jdo[33]">TE1_jdo[33]</A> = DFFEAS(<A HREF="#UE1_sr[33]">UE1_sr[33]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VC1_src_data[32] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[32]
<P><A NAME="VC1_src_data[32]">VC1_src_data[32]</A> = ((<A HREF="#YD1_d_byteenable[0]">YD1_d_byteenable[0]</A> & <A HREF="#MD1L2">MD1L2</A>)) # (<A HREF="#VC1L16">VC1L16</A>);


<P> --YD1_d_writedata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
<P> --register power-up is low

<P><A NAME="YD1_d_writedata[31]">YD1_d_writedata[31]</A> = DFFEAS(<A HREF="#YD1L583">YD1L583</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --S1L59 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer~0
<P><A NAME="S1L59">S1L59</A> = (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & <A HREF="#S1_control_reg[17]">S1_control_reg[17]</A>);


<P> --S1L56 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]~1
<P><A NAME="S1L56">S1L56</A> = (!<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & ((<A HREF="#S1_s_serial_transfer.STATE_4_PRE_READ">S1_s_serial_transfer.STATE_4_PRE_READ</A>) # (<A HREF="#S1_s_serial_transfer.STATE_1_PRE_WRITE">S1_s_serial_transfer.STATE_1_PRE_WRITE</A>)));


<P> --S1L57 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]~2
<P><A NAME="S1L57">S1L57</A> = ( <A HREF="#S1L64">S1L64</A> & ( <A HREF="#S1L56">S1L56</A> ) ) # ( !<A HREF="#S1L64">S1L64</A> & ( <A HREF="#S1L56">S1L56</A> ) ) # ( <A HREF="#S1L64">S1L64</A> & ( !<A HREF="#S1L56">S1L56</A> & ( ((<A HREF="#AD1L11">AD1L11</A> & (<A HREF="#ZC1L13">ZC1L13</A> & <A HREF="#S1L28">S1L28</A>))) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>) ) ) ) # ( !<A HREF="#S1L64">S1L64</A> & ( !<A HREF="#S1L56">S1L56</A> & ( <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> ) ) );


<P> --S1L60 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer~3
<P><A NAME="S1L60">S1L60</A> = (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & <A HREF="#S1_control_reg[16]">S1_control_reg[16]</A>);


<P> --UB1_data_out[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24]
<P> --register power-up is low

<P><A NAME="UB1_data_out[24]">UB1_data_out[24]</A> = DFFEAS(<A HREF="#UB1L32">UB1L32</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --WB1L69 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~4
<P><A NAME="WB1L69">WB1L69</A> = (!<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A> & (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#UB1_data_out[24]">UB1_data_out[24]</A>));


<P> --WB1L70 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~5
<P><A NAME="WB1L70">WB1L70</A> = ( <A HREF="#WB1L69">WB1L69</A> ) # ( !<A HREF="#WB1L69">WB1L69</A> & ( (!<A HREF="#WB1L41">WB1L41</A> & ((!<A HREF="#WB1L40">WB1L40</A> & ((<A HREF="#WB1_shiftreg_data[23]">WB1_shiftreg_data[23]</A>))) # (<A HREF="#WB1L40">WB1L40</A> & (<A HREF="#S1L3">S1L3</A>)))) ) );


<P> --WB1L128 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~4
<P><A NAME="WB1L128">WB1L128</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[23]">WB1_shiftreg_mask[23]</A>));


<P> --NC8L71 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~8
<P><A NAME="NC8L71">NC8L71</A> = ( <A HREF="#NC8_mem_used[3]">NC8_mem_used[3]</A> & ( ((<A HREF="#AD1L19">AD1L19</A> & (<A HREF="#PC1L3">PC1L3</A> & <A HREF="#MC8L8">MC8L8</A>))) # (<A HREF="#NC8_mem_used[5]">NC8_mem_used[5]</A>) ) ) # ( !<A HREF="#NC8_mem_used[3]">NC8_mem_used[3]</A> & ( (<A HREF="#NC8_mem_used[5]">NC8_mem_used[5]</A> & ((!<A HREF="#AD1L19">AD1L19</A>) # ((!<A HREF="#PC1L3">PC1L3</A>) # (!<A HREF="#MC8L8">MC8L8</A>)))) ) );


<P> --GF1_altera_reset_synchronizer_int_chain_out is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
<P> --register power-up is low

<P><A NAME="GF1_altera_reset_synchronizer_int_chain_out">GF1_altera_reset_synchronizer_int_chain_out</A> = DFFEAS(<A HREF="#GF1_altera_reset_synchronizer_int_chain[0]">GF1_altera_reset_synchronizer_int_chain[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1L10">BB1L10</A>,  ,  ,  ,  ,  ,  );


<P> --HB1L95 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~7
<P><A NAME="HB1L95">HB1L95</A> = ( <A HREF="#HB1_data_out_shift_reg[10]">HB1_data_out_shift_reg[10]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # ((<A HREF="#QB4_q_b[11]">QB4_q_b[11]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[11]">QB3_q_b[11]</A>)))) ) ) # ( !<A HREF="#HB1_data_out_shift_reg[10]">HB1_data_out_shift_reg[10]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#QB4_q_b[11]">QB4_q_b[11]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[11]">QB3_q_b[11]</A>)))) ) );


<P> --AB1_readdata[3] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[3]
<P> --register power-up is low

<P><A NAME="AB1_readdata[3]">AB1_readdata[3]</A> = DFFEAS(<A HREF="#AB1_read_mux_out[3]">AB1_read_mux_out[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XC1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~1
<P><A NAME="XC1L21">XC1L21</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[3]">NC9_out_payload[3]</A>)) # (<A HREF="#XC1_data_reg[3]">XC1_data_reg[3]</A>);


<P> --R1L55 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~2
<P><A NAME="R1L55">R1L55</A> = ( <A HREF="#QB1_q_b[3]">QB1_q_b[3]</A> & ( <A HREF="#GB1_right_audio_fifo_read_space[3]">GB1_right_audio_fifo_read_space[3]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>)) # (<A HREF="#R1_clear_write_fifos">R1_clear_write_fifos</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # (<A HREF="#QB2_q_b[3]">QB2_q_b[3]</A>)))) ) ) ) # ( !<A HREF="#QB1_q_b[3]">QB1_q_b[3]</A> & ( <A HREF="#GB1_right_audio_fifo_read_space[3]">GB1_right_audio_fifo_read_space[3]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#R1_clear_write_fifos">R1_clear_write_fifos</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # (<A HREF="#QB2_q_b[3]">QB2_q_b[3]</A>)))) ) ) ) # ( <A HREF="#QB1_q_b[3]">QB1_q_b[3]</A> & ( !<A HREF="#GB1_right_audio_fifo_read_space[3]">GB1_right_audio_fifo_read_space[3]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>)) # (<A HREF="#R1_clear_write_fifos">R1_clear_write_fifos</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & <A HREF="#QB2_q_b[3]">QB2_q_b[3]</A>)))) ) ) ) # ( !<A HREF="#QB1_q_b[3]">QB1_q_b[3]</A> & ( !<A HREF="#GB1_right_audio_fifo_read_space[3]">GB1_right_audio_fifo_read_space[3]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#R1_clear_write_fifos">R1_clear_write_fifos</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & <A HREF="#QB2_q_b[3]">QB2_q_b[3]</A>)))) ) ) );


<P> --S1L80 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~2
<P><A NAME="S1L80">S1L80</A> = ( <A HREF="#WB1_shiftreg_data[4]">WB1_shiftreg_data[4]</A> & ( (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & ((<A HREF="#S1_address_reg[3]">S1_address_reg[3]</A>) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>)))) ) ) # ( !<A HREF="#WB1_shiftreg_data[4]">WB1_shiftreg_data[4]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & <A HREF="#S1_address_reg[3]">S1_address_reg[3]</A>))) ) );


<P> --S1L72 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[5]~3
<P><A NAME="S1L72">S1L72</A> = ( <A HREF="#S1L28">S1L28</A> & ( <A HREF="#S1L64">S1L64</A> & ( ((<A HREF="#AD1L11">AD1L11</A> & ((<A HREF="#ZC1L12">ZC1L12</A>) # (<A HREF="#ZC1L13">ZC1L13</A>)))) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>) ) ) ) # ( !<A HREF="#S1L28">S1L28</A> & ( <A HREF="#S1L64">S1L64</A> & ( <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> ) ) ) # ( <A HREF="#S1L28">S1L28</A> & ( !<A HREF="#S1L64">S1L64</A> & ( ((<A HREF="#AD1L11">AD1L11</A> & <A HREF="#ZC1L12">ZC1L12</A>)) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>) ) ) ) # ( !<A HREF="#S1L28">S1L28</A> & ( !<A HREF="#S1L64">S1L64</A> & ( <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> ) ) );


<P> --AB1_readdata[4] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[4]
<P> --register power-up is low

<P><A NAME="AB1_readdata[4]">AB1_readdata[4]</A> = DFFEAS(<A HREF="#AB1_read_mux_out[4]">AB1_read_mux_out[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XC1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~2
<P><A NAME="XC1L22">XC1L22</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[4]">NC9_out_payload[4]</A>)) # (<A HREF="#XC1_data_reg[4]">XC1_data_reg[4]</A>);


<P> --R1L56 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~3
<P><A NAME="R1L56">R1L56</A> = ( <A HREF="#QB2_q_b[4]">QB2_q_b[4]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB1_q_b[4]">QB1_q_b[4]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#GB1_right_audio_fifo_read_space[4]">GB1_right_audio_fifo_read_space[4]</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) ) ) # ( !<A HREF="#QB2_q_b[4]">QB2_q_b[4]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB1_q_b[4]">QB1_q_b[4]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#GB1_right_audio_fifo_read_space[4]">GB1_right_audio_fifo_read_space[4]</A>))) ) );


<P> --R1L36 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[15]~4
<P><A NAME="R1L36">R1L36</A> = (<A HREF="#R1L1">R1L1</A>) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --S1L81 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~4
<P><A NAME="S1L81">S1L81</A> = ( <A HREF="#WB1_shiftreg_data[5]">WB1_shiftreg_data[5]</A> & ( (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & ((<A HREF="#S1_address_reg[4]">S1_address_reg[4]</A>) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>)))) ) ) # ( !<A HREF="#WB1_shiftreg_data[5]">WB1_shiftreg_data[5]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & <A HREF="#S1_address_reg[4]">S1_address_reg[4]</A>))) ) );


<P> --VC2L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~33
<P><A NAME="VC2L53">VC2L53</A> = ( <A HREF="#MD2L1">MD2L1</A> & ( <A HREF="#YD1_d_writedata[31]">YD1_d_writedata[31]</A> & ( (<A HREF="#YC1L2">YC1L2</A> & (<A HREF="#AD1L3">AD1L3</A> & (!<A HREF="#AD1L16">AD1L16</A> & !<A HREF="#AD1L17">AD1L17</A>))) ) ) );


<P> --XC1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~3
<P><A NAME="XC1L23">XC1L23</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[6]">NC9_out_payload[6]</A>)) # (<A HREF="#XC1_data_reg[6]">XC1_data_reg[6]</A>);


<P> --AB1_readdata[6] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[6]
<P> --register power-up is low

<P><A NAME="AB1_readdata[6]">AB1_readdata[6]</A> = DFFEAS(<A HREF="#AB1_read_mux_out[6]">AB1_read_mux_out[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --R1L57 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~5
<P><A NAME="R1L57">R1L57</A> = ( <A HREF="#QB2_q_b[6]">QB2_q_b[6]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB1_q_b[6]">QB1_q_b[6]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#GB1_right_audio_fifo_read_space[6]">GB1_right_audio_fifo_read_space[6]</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) ) ) # ( !<A HREF="#QB2_q_b[6]">QB2_q_b[6]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB1_q_b[6]">QB1_q_b[6]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#GB1_right_audio_fifo_read_space[6]">GB1_right_audio_fifo_read_space[6]</A>))) ) );


<P> --S1L82 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~5
<P><A NAME="S1L82">S1L82</A> = ( <A HREF="#WB1_shiftreg_data[7]">WB1_shiftreg_data[7]</A> & ( (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & ((<A HREF="#S1_address_reg[6]">S1_address_reg[6]</A>) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>)))) ) ) # ( !<A HREF="#WB1_shiftreg_data[7]">WB1_shiftreg_data[7]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & <A HREF="#S1_address_reg[6]">S1_address_reg[6]</A>))) ) );


<P> --AB1_readdata[5] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[5]
<P> --register power-up is low

<P><A NAME="AB1_readdata[5]">AB1_readdata[5]</A> = DFFEAS(<A HREF="#AB1_read_mux_out[5]">AB1_read_mux_out[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XC1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~4
<P><A NAME="XC1L24">XC1L24</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[5]">NC9_out_payload[5]</A>)) # (<A HREF="#XC1_data_reg[5]">XC1_data_reg[5]</A>);


<P> --R1L58 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~6
<P><A NAME="R1L58">R1L58</A> = ( <A HREF="#QB2_q_b[5]">QB2_q_b[5]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB1_q_b[5]">QB1_q_b[5]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#GB1_right_audio_fifo_read_space[5]">GB1_right_audio_fifo_read_space[5]</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) ) ) # ( !<A HREF="#QB2_q_b[5]">QB2_q_b[5]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB1_q_b[5]">QB1_q_b[5]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#GB1_right_audio_fifo_read_space[5]">GB1_right_audio_fifo_read_space[5]</A>))) ) );


<P> --S1L83 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~6
<P><A NAME="S1L83">S1L83</A> = ( <A HREF="#WB1_shiftreg_data[6]">WB1_shiftreg_data[6]</A> & ( (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & ((<A HREF="#S1_address_reg[5]">S1_address_reg[5]</A>) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>)))) ) ) # ( !<A HREF="#WB1_shiftreg_data[6]">WB1_shiftreg_data[6]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & <A HREF="#S1_address_reg[5]">S1_address_reg[5]</A>))) ) );


<P> --YD1L576 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1
<P><A NAME="YD1L576">YD1L576</A> = ( <A HREF="#DE2_q_b[24]">DE2_q_b[24]</A> & ( (!<A HREF="#YD1L278">YD1L278</A> & (<A HREF="#DE2_q_b[0]">DE2_q_b[0]</A>)) # (<A HREF="#YD1L278">YD1L278</A> & (((!<A HREF="#YD1L280">YD1L280</A>) # (<A HREF="#DE2_q_b[8]">DE2_q_b[8]</A>)))) ) ) # ( !<A HREF="#DE2_q_b[24]">DE2_q_b[24]</A> & ( (!<A HREF="#YD1L278">YD1L278</A> & (<A HREF="#DE2_q_b[0]">DE2_q_b[0]</A>)) # (<A HREF="#YD1L278">YD1L278</A> & (((<A HREF="#YD1L280">YD1L280</A> & <A HREF="#DE2_q_b[8]">DE2_q_b[8]</A>)))) ) );


<P> --R1L51 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[29]~7
<P><A NAME="R1L51">R1L51</A> = ((!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>)) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --GD1L54 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~42
<P><A NAME="GD1L54">GD1L54</A> = (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (<A HREF="#TC2L1">TC2L1</A> & (<A HREF="#PC5_av_readdata_pre[28]">PC5_av_readdata_pre[28]</A>))) # (<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (((<A HREF="#TC2L1">TC2L1</A> & <A HREF="#PC5_av_readdata_pre[28]">PC5_av_readdata_pre[28]</A>)) # (<A HREF="#R1_readdata[28]">R1_readdata[28]</A>)));


<P> --GD1L55 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~43
<P><A NAME="GD1L55">GD1L55</A> = ( <A HREF="#GD1L54">GD1L54</A> ) # ( !<A HREF="#GD1L54">GD1L54</A> & ( (!<A HREF="#TC3L1">TC3L1</A> & (((<A HREF="#NC9_out_payload[12]">NC9_out_payload[12]</A> & <A HREF="#GD1L42">GD1L42</A>)))) # (<A HREF="#TC3L1">TC3L1</A> & (((<A HREF="#NC9_out_payload[12]">NC9_out_payload[12]</A> & <A HREF="#GD1L42">GD1L42</A>)) # (<A HREF="#GD1L24">GD1L24</A>))) ) );


<P> --YD1L581 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~2
<P><A NAME="YD1L581">YD1L581</A> = ( <A HREF="#DE2_q_b[29]">DE2_q_b[29]</A> & ( (!<A HREF="#YD1L278">YD1L278</A> & (((<A HREF="#DE2_q_b[5]">DE2_q_b[5]</A>)))) # (<A HREF="#YD1L278">YD1L278</A> & ((!<A HREF="#YD1L280">YD1L280</A>) # ((<A HREF="#DE2_q_b[13]">DE2_q_b[13]</A>)))) ) ) # ( !<A HREF="#DE2_q_b[29]">DE2_q_b[29]</A> & ( (!<A HREF="#YD1L278">YD1L278</A> & (((<A HREF="#DE2_q_b[5]">DE2_q_b[5]</A>)))) # (<A HREF="#YD1L278">YD1L278</A> & (<A HREF="#YD1L280">YD1L280</A> & ((<A HREF="#DE2_q_b[13]">DE2_q_b[13]</A>)))) ) );


<P> --GD1L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~44
<P><A NAME="GD1L56">GD1L56</A> = ( <A HREF="#GD1L35">GD1L35</A> & ( <A HREF="#GD1L78">GD1L78</A> ) ) # ( !<A HREF="#GD1L35">GD1L35</A> & ( <A HREF="#GD1L78">GD1L78</A> ) ) # ( <A HREF="#GD1L35">GD1L35</A> & ( !<A HREF="#GD1L78">GD1L78</A> ) ) # ( !<A HREF="#GD1L35">GD1L35</A> & ( !<A HREF="#GD1L78">GD1L78</A> & ( (!<A HREF="#NC9_out_payload[13]">NC9_out_payload[13]</A> & (((<A HREF="#TC3L1">TC3L1</A> & <A HREF="#GD1L19">GD1L19</A>)))) # (<A HREF="#NC9_out_payload[13]">NC9_out_payload[13]</A> & (((<A HREF="#TC3L1">TC3L1</A> & <A HREF="#GD1L19">GD1L19</A>)) # (<A HREF="#GD1L42">GD1L42</A>))) ) ) );


<P> --YD1L577 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~3
<P><A NAME="YD1L577">YD1L577</A> = ( <A HREF="#DE2_q_b[1]">DE2_q_b[1]</A> & ( (!<A HREF="#YD1L278">YD1L278</A>) # ((!<A HREF="#YD1L280">YD1L280</A> & ((<A HREF="#DE2_q_b[25]">DE2_q_b[25]</A>))) # (<A HREF="#YD1L280">YD1L280</A> & (<A HREF="#DE2_q_b[9]">DE2_q_b[9]</A>))) ) ) # ( !<A HREF="#DE2_q_b[1]">DE2_q_b[1]</A> & ( (<A HREF="#YD1L278">YD1L278</A> & ((!<A HREF="#YD1L280">YD1L280</A> & ((<A HREF="#DE2_q_b[25]">DE2_q_b[25]</A>))) # (<A HREF="#YD1L280">YD1L280</A> & (<A HREF="#DE2_q_b[9]">DE2_q_b[9]</A>)))) ) );


<P> --GD1L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~45
<P><A NAME="GD1L57">GD1L57</A> = (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (<A HREF="#TC2L1">TC2L1</A> & (<A HREF="#PC5_av_readdata_pre[27]">PC5_av_readdata_pre[27]</A>))) # (<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (((<A HREF="#TC2L1">TC2L1</A> & <A HREF="#PC5_av_readdata_pre[27]">PC5_av_readdata_pre[27]</A>)) # (<A HREF="#R1_readdata[27]">R1_readdata[27]</A>)));


<P> --GD1L58 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~46
<P><A NAME="GD1L58">GD1L58</A> = ( <A HREF="#GD1L57">GD1L57</A> ) # ( !<A HREF="#GD1L57">GD1L57</A> & ( (!<A HREF="#TC3L1">TC3L1</A> & (((<A HREF="#NC9_out_payload[11]">NC9_out_payload[11]</A> & <A HREF="#GD1L42">GD1L42</A>)))) # (<A HREF="#TC3L1">TC3L1</A> & (((<A HREF="#NC9_out_payload[11]">NC9_out_payload[11]</A> & <A HREF="#GD1L42">GD1L42</A>)) # (<A HREF="#GD1L22">GD1L22</A>))) ) );


<P> --GD1L59 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~47
<P><A NAME="GD1L59">GD1L59</A> = ( <A HREF="#GD1L35">GD1L35</A> & ( <A HREF="#GD1L79">GD1L79</A> ) ) # ( !<A HREF="#GD1L35">GD1L35</A> & ( <A HREF="#GD1L79">GD1L79</A> ) ) # ( <A HREF="#GD1L35">GD1L35</A> & ( !<A HREF="#GD1L79">GD1L79</A> ) ) # ( !<A HREF="#GD1L35">GD1L35</A> & ( !<A HREF="#GD1L79">GD1L79</A> & ( (!<A HREF="#NC9_out_payload[14]">NC9_out_payload[14]</A> & (((<A HREF="#TC3L1">TC3L1</A> & <A HREF="#GD1L23">GD1L23</A>)))) # (<A HREF="#NC9_out_payload[14]">NC9_out_payload[14]</A> & (((<A HREF="#TC3L1">TC3L1</A> & <A HREF="#GD1L23">GD1L23</A>)) # (<A HREF="#GD1L42">GD1L42</A>))) ) ) );


<P> --YD1L578 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~4
<P><A NAME="YD1L578">YD1L578</A> = ( <A HREF="#DE2_q_b[26]">DE2_q_b[26]</A> & ( (!<A HREF="#YD1L278">YD1L278</A> & (((<A HREF="#DE2_q_b[2]">DE2_q_b[2]</A>)))) # (<A HREF="#YD1L278">YD1L278</A> & ((!<A HREF="#YD1L280">YD1L280</A>) # ((<A HREF="#DE2_q_b[10]">DE2_q_b[10]</A>)))) ) ) # ( !<A HREF="#DE2_q_b[26]">DE2_q_b[26]</A> & ( (!<A HREF="#YD1L278">YD1L278</A> & (((<A HREF="#DE2_q_b[2]">DE2_q_b[2]</A>)))) # (<A HREF="#YD1L278">YD1L278</A> & (<A HREF="#YD1L280">YD1L280</A> & ((<A HREF="#DE2_q_b[10]">DE2_q_b[10]</A>)))) ) );


<P> --GD1L60 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~48
<P><A NAME="GD1L60">GD1L60</A> = (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (<A HREF="#TC2L1">TC2L1</A> & (<A HREF="#PC5_av_readdata_pre[31]">PC5_av_readdata_pre[31]</A>))) # (<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (((<A HREF="#TC2L1">TC2L1</A> & <A HREF="#PC5_av_readdata_pre[31]">PC5_av_readdata_pre[31]</A>)) # (<A HREF="#R1_readdata[31]">R1_readdata[31]</A>)));


<P> --GD1L61 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~49
<P><A NAME="GD1L61">GD1L61</A> = ( <A HREF="#GD1L60">GD1L60</A> ) # ( !<A HREF="#GD1L60">GD1L60</A> & ( (!<A HREF="#TC3L1">TC3L1</A> & (((<A HREF="#NC9_out_payload[15]">NC9_out_payload[15]</A> & <A HREF="#GD1L42">GD1L42</A>)))) # (<A HREF="#TC3L1">TC3L1</A> & (((<A HREF="#NC9_out_payload[15]">NC9_out_payload[15]</A> & <A HREF="#GD1L42">GD1L42</A>)) # (<A HREF="#GD1L33">GD1L33</A>))) ) );


<P> --YD1L579 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~5
<P><A NAME="YD1L579">YD1L579</A> = ( <A HREF="#DE2_q_b[27]">DE2_q_b[27]</A> & ( (!<A HREF="#YD1L278">YD1L278</A> & (((<A HREF="#DE2_q_b[3]">DE2_q_b[3]</A>)))) # (<A HREF="#YD1L278">YD1L278</A> & ((!<A HREF="#YD1L280">YD1L280</A>) # ((<A HREF="#DE2_q_b[11]">DE2_q_b[11]</A>)))) ) ) # ( !<A HREF="#DE2_q_b[27]">DE2_q_b[27]</A> & ( (!<A HREF="#YD1L278">YD1L278</A> & (((<A HREF="#DE2_q_b[3]">DE2_q_b[3]</A>)))) # (<A HREF="#YD1L278">YD1L278</A> & (<A HREF="#YD1L280">YD1L280</A> & ((<A HREF="#DE2_q_b[11]">DE2_q_b[11]</A>)))) ) );


<P> --YD1L505 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~29
<P><A NAME="YD1L505">YD1L505</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[28]">YD1_E_shift_rot_result[28]</A>)) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[30]">YD1_E_shift_rot_result[30]</A>)));


<P> --YD1L913 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~26
<P><A NAME="YD1L913">YD1L913</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (!<A HREF="#YD1L384">YD1L384</A> & ((<A HREF="#YD1_W_alu_result[27]">YD1_W_alu_result[27]</A>)))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte3_data[3]">YD1_av_ld_byte3_data[3]</A>))));


<P> --YD1L582 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~6
<P><A NAME="YD1L582">YD1L582</A> = ( <A HREF="#DE2_q_b[30]">DE2_q_b[30]</A> & ( (!<A HREF="#YD1L278">YD1L278</A> & (((<A HREF="#DE2_q_b[6]">DE2_q_b[6]</A>)))) # (<A HREF="#YD1L278">YD1L278</A> & ((!<A HREF="#YD1L280">YD1L280</A>) # ((<A HREF="#DE2_q_b[14]">DE2_q_b[14]</A>)))) ) ) # ( !<A HREF="#DE2_q_b[30]">DE2_q_b[30]</A> & ( (!<A HREF="#YD1L278">YD1L278</A> & (((<A HREF="#DE2_q_b[6]">DE2_q_b[6]</A>)))) # (<A HREF="#YD1L278">YD1L278</A> & (<A HREF="#YD1L280">YD1L280</A> & ((<A HREF="#DE2_q_b[14]">DE2_q_b[14]</A>)))) ) );


<P> --YD1L580 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~7
<P><A NAME="YD1L580">YD1L580</A> = ( <A HREF="#DE2_q_b[28]">DE2_q_b[28]</A> & ( (!<A HREF="#YD1L278">YD1L278</A> & (((<A HREF="#DE2_q_b[4]">DE2_q_b[4]</A>)))) # (<A HREF="#YD1L278">YD1L278</A> & ((!<A HREF="#YD1L280">YD1L280</A>) # ((<A HREF="#DE2_q_b[12]">DE2_q_b[12]</A>)))) ) ) # ( !<A HREF="#DE2_q_b[28]">DE2_q_b[28]</A> & ( (!<A HREF="#YD1L278">YD1L278</A> & (((<A HREF="#DE2_q_b[4]">DE2_q_b[4]</A>)))) # (<A HREF="#YD1L278">YD1L278</A> & (<A HREF="#YD1L280">YD1L280</A> & ((<A HREF="#DE2_q_b[12]">DE2_q_b[12]</A>)))) ) );


<P> --XC1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~5
<P><A NAME="XC1L25">XC1L25</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[13]">NC9_out_payload[13]</A>)) # (<A HREF="#XC1_data_reg[13]">XC1_data_reg[13]</A>);


<P> --R1L59 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~8
<P><A NAME="R1L59">R1L59</A> = ( <A HREF="#QB2_q_b[13]">QB2_q_b[13]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB1_q_b[13]">QB1_q_b[13]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#GB1_left_audio_fifo_read_space[5]">GB1_left_audio_fifo_read_space[5]</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) ) ) # ( !<A HREF="#QB2_q_b[13]">QB2_q_b[13]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB1_q_b[13]">QB1_q_b[13]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#GB1_left_audio_fifo_read_space[5]">GB1_left_audio_fifo_read_space[5]</A>))) ) );


<P> --XC1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~6
<P><A NAME="XC1L26">XC1L26</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[14]">NC9_out_payload[14]</A>)) # (<A HREF="#XC1_data_reg[14]">XC1_data_reg[14]</A>);


<P> --R1L60 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~9
<P><A NAME="R1L60">R1L60</A> = ( <A HREF="#QB2_q_b[14]">QB2_q_b[14]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB1_q_b[14]">QB1_q_b[14]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#GB1_left_audio_fifo_read_space[6]">GB1_left_audio_fifo_read_space[6]</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) ) ) # ( !<A HREF="#QB2_q_b[14]">QB2_q_b[14]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB1_q_b[14]">QB1_q_b[14]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#GB1_left_audio_fifo_read_space[6]">GB1_left_audio_fifo_read_space[6]</A>))) ) );


<P> --U1_woverflow is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|woverflow
<P> --register power-up is low

<P><A NAME="U1_woverflow">U1_woverflow</A> = DFFEAS(<A HREF="#U1L89">U1L89</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XC1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~7
<P><A NAME="XC1L27">XC1L27</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[15]">NC9_out_payload[15]</A>)) # (<A HREF="#XC1_data_reg[15]">XC1_data_reg[15]</A>);


<P> --R1L61 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~10
<P><A NAME="R1L61">R1L61</A> = ( <A HREF="#QB2_q_b[15]">QB2_q_b[15]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB1_q_b[15]">QB1_q_b[15]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#GB1_left_audio_fifo_read_space[7]">GB1_left_audio_fifo_read_space[7]</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) ) ) # ( !<A HREF="#QB2_q_b[15]">QB2_q_b[15]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB1_q_b[15]">QB1_q_b[15]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#GB1_left_audio_fifo_read_space[7]">GB1_left_audio_fifo_read_space[7]</A>))) ) );


<P> --U1_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid
<P> --register power-up is low

<P><A NAME="U1_rvalid">U1_rvalid</A> = DFFEAS(<A HREF="#U1L86">U1L86</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --S1L84 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~7
<P><A NAME="S1L84">S1L84</A> = (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#S1_control_reg[17]">S1_control_reg[17]</A>) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>)));


<P> --S1L85 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~8
<P><A NAME="S1L85">S1L85</A> = (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#S1_control_reg[16]">S1_control_reg[16]</A>) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>)));


<P> --AB1_readdata[7] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[7]
<P> --register power-up is low

<P><A NAME="AB1_readdata[7]">AB1_readdata[7]</A> = DFFEAS(<A HREF="#AB1_read_mux_out[7]">AB1_read_mux_out[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XC1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~8
<P><A NAME="XC1L28">XC1L28</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[7]">NC9_out_payload[7]</A>)) # (<A HREF="#XC1_data_reg[7]">XC1_data_reg[7]</A>);


<P> --R1L62 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~11
<P><A NAME="R1L62">R1L62</A> = ( <A HREF="#QB2_q_b[7]">QB2_q_b[7]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB1_q_b[7]">QB1_q_b[7]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#GB1_right_audio_fifo_read_space[7]">GB1_right_audio_fifo_read_space[7]</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) ) ) # ( !<A HREF="#QB2_q_b[7]">QB2_q_b[7]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB1_q_b[7]">QB1_q_b[7]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#GB1_right_audio_fifo_read_space[7]">GB1_right_audio_fifo_read_space[7]</A>))) ) );


<P> --S1L86 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~9
<P><A NAME="S1L86">S1L86</A> = ( <A HREF="#S1_address_reg[7]">S1_address_reg[7]</A> & ( (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & ((!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>) # (<A HREF="#WB1_shiftreg_data[8]">WB1_shiftreg_data[8]</A>)))) ) ) # ( !<A HREF="#S1_address_reg[7]">S1_address_reg[7]</A> & ( (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & <A HREF="#WB1_shiftreg_data[8]">WB1_shiftreg_data[8]</A>))) ) );


<P> --XC1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~9
<P><A NAME="XC1L29">XC1L29</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[8]">NC9_out_payload[8]</A>)) # (<A HREF="#XC1_data_reg[8]">XC1_data_reg[8]</A>);


<P> --R1L63 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~12
<P><A NAME="R1L63">R1L63</A> = ( <A HREF="#GB1_left_audio_fifo_read_space[0]">GB1_left_audio_fifo_read_space[0]</A> & ( <A HREF="#R1_read_interrupt">R1_read_interrupt</A> & ( (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((<A HREF="#QB1_q_b[8]">QB1_q_b[8]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#QB2_q_b[8]">QB2_q_b[8]</A>))) ) ) ) # ( !<A HREF="#GB1_left_audio_fifo_read_space[0]">GB1_left_audio_fifo_read_space[0]</A> & ( <A HREF="#R1_read_interrupt">R1_read_interrupt</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB1_q_b[8]">QB1_q_b[8]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#QB2_q_b[8]">QB2_q_b[8]</A>))) ) ) ) # ( <A HREF="#GB1_left_audio_fifo_read_space[0]">GB1_left_audio_fifo_read_space[0]</A> & ( !<A HREF="#R1_read_interrupt">R1_read_interrupt</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB1_q_b[8]">QB1_q_b[8]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB2_q_b[8]">QB2_q_b[8]</A>)))) ) ) ) # ( !<A HREF="#GB1_left_audio_fifo_read_space[0]">GB1_left_audio_fifo_read_space[0]</A> & ( !<A HREF="#R1_read_interrupt">R1_read_interrupt</A> & ( (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((<A HREF="#QB1_q_b[8]">QB1_q_b[8]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#QB2_q_b[8]">QB2_q_b[8]</A>)))) ) ) );


<P> --S1L87 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~10
<P><A NAME="S1L87">S1L87</A> = ( <A HREF="#WB1_shiftreg_data[10]">WB1_shiftreg_data[10]</A> & ( (!<A HREF="#S1_control_reg[16]">S1_control_reg[16]</A> & (!<A HREF="#S1_control_reg[17]">S1_control_reg[17]</A> & (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> $ (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>)))) ) );


<P> --XC1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~10
<P><A NAME="XC1L30">XC1L30</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[9]">NC9_out_payload[9]</A>)) # (<A HREF="#XC1_data_reg[9]">XC1_data_reg[9]</A>);


<P> --R1L64 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~13
<P><A NAME="R1L64">R1L64</A> = ( <A HREF="#GB1_left_audio_fifo_read_space[1]">GB1_left_audio_fifo_read_space[1]</A> & ( <A HREF="#R1_write_interrupt">R1_write_interrupt</A> & ( (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((<A HREF="#QB1_q_b[9]">QB1_q_b[9]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#QB2_q_b[9]">QB2_q_b[9]</A>))) ) ) ) # ( !<A HREF="#GB1_left_audio_fifo_read_space[1]">GB1_left_audio_fifo_read_space[1]</A> & ( <A HREF="#R1_write_interrupt">R1_write_interrupt</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB1_q_b[9]">QB1_q_b[9]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#QB2_q_b[9]">QB2_q_b[9]</A>))) ) ) ) # ( <A HREF="#GB1_left_audio_fifo_read_space[1]">GB1_left_audio_fifo_read_space[1]</A> & ( !<A HREF="#R1_write_interrupt">R1_write_interrupt</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB1_q_b[9]">QB1_q_b[9]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB2_q_b[9]">QB2_q_b[9]</A>)))) ) ) ) # ( !<A HREF="#GB1_left_audio_fifo_read_space[1]">GB1_left_audio_fifo_read_space[1]</A> & ( !<A HREF="#R1_write_interrupt">R1_write_interrupt</A> & ( (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((<A HREF="#QB1_q_b[9]">QB1_q_b[9]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#QB2_q_b[9]">QB2_q_b[9]</A>)))) ) ) );


<P> --XC1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~11
<P><A NAME="XC1L31">XC1L31</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[10]">NC9_out_payload[10]</A>)) # (<A HREF="#XC1_data_reg[10]">XC1_data_reg[10]</A>);


<P> --R1L65 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~14
<P><A NAME="R1L65">R1L65</A> = ( <A HREF="#QB2_q_b[10]">QB2_q_b[10]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB1_q_b[10]">QB1_q_b[10]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#GB1_left_audio_fifo_read_space[2]">GB1_left_audio_fifo_read_space[2]</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) ) ) # ( !<A HREF="#QB2_q_b[10]">QB2_q_b[10]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB1_q_b[10]">QB1_q_b[10]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#GB1_left_audio_fifo_read_space[2]">GB1_left_audio_fifo_read_space[2]</A>))) ) );


<P> --U1_ac is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac
<P> --register power-up is low

<P><A NAME="U1_ac">U1_ac</A> = DFFEAS(<A HREF="#U1L63">U1L63</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XC1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~12
<P><A NAME="XC1L32">XC1L32</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[11]">NC9_out_payload[11]</A>)) # (<A HREF="#XC1_data_reg[11]">XC1_data_reg[11]</A>);


<P> --R1L66 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~15
<P><A NAME="R1L66">R1L66</A> = ( <A HREF="#QB2_q_b[11]">QB2_q_b[11]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB1_q_b[11]">QB1_q_b[11]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#GB1_left_audio_fifo_read_space[3]">GB1_left_audio_fifo_read_space[3]</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) ) ) # ( !<A HREF="#QB2_q_b[11]">QB2_q_b[11]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB1_q_b[11]">QB1_q_b[11]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#GB1_left_audio_fifo_read_space[3]">GB1_left_audio_fifo_read_space[3]</A>))) ) );


<P> --XC1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~13
<P><A NAME="XC1L33">XC1L33</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[12]">NC9_out_payload[12]</A>)) # (<A HREF="#XC1_data_reg[12]">XC1_data_reg[12]</A>);


<P> --R1L67 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~16
<P><A NAME="R1L67">R1L67</A> = ( <A HREF="#QB2_q_b[12]">QB2_q_b[12]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB1_q_b[12]">QB1_q_b[12]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#GB1_left_audio_fifo_read_space[4]">GB1_left_audio_fifo_read_space[4]</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) ) ) # ( !<A HREF="#QB2_q_b[12]">QB2_q_b[12]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB1_q_b[12]">QB1_q_b[12]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#GB1_left_audio_fifo_read_space[4]">GB1_left_audio_fifo_read_space[4]</A>))) ) );


<P> --S1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector1~0
<P><A NAME="S1L4">S1L4</A> = ((!<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & <A HREF="#S1_s_serial_transfer.STATE_2_WRITE_TRANSFER">S1_s_serial_transfer.STATE_2_WRITE_TRANSFER</A>)) # (<A HREF="#S1_s_serial_transfer.STATE_1_PRE_WRITE">S1_s_serial_transfer.STATE_1_PRE_WRITE</A>);


<P> --YD1_E_invert_arith_src_msb is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
<P> --register power-up is low

<P><A NAME="YD1_E_invert_arith_src_msb">YD1_E_invert_arith_src_msb</A> = DFFEAS(<A HREF="#YD1L397">YD1L397</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L915 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~27
<P><A NAME="YD1L915">YD1L915</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (!<A HREF="#YD1L384">YD1L384</A> & ((<A HREF="#YD1_W_alu_result[29]">YD1_W_alu_result[29]</A>)))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte3_data[5]">YD1_av_ld_byte3_data[5]</A>))));


<P> --YD1L914 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~28
<P><A NAME="YD1L914">YD1L914</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (!<A HREF="#YD1L384">YD1L384</A> & ((<A HREF="#YD1_W_alu_result[28]">YD1_W_alu_result[28]</A>)))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte3_data[4]">YD1_av_ld_byte3_data[4]</A>))));


<P> --YD1L917 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~29
<P><A NAME="YD1L917">YD1L917</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (!<A HREF="#YD1L384">YD1L384</A> & ((<A HREF="#YD1_W_alu_result[31]">YD1_W_alu_result[31]</A>)))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte3_data[7]">YD1_av_ld_byte3_data[7]</A>))));


<P> --YD1L916 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~30
<P><A NAME="YD1L916">YD1L916</A> = (!<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (!<A HREF="#YD1L384">YD1L384</A> & ((<A HREF="#YD1_W_alu_result[30]">YD1_W_alu_result[30]</A>)))) # (<A HREF="#YD1_R_ctrl_ld">YD1_R_ctrl_ld</A> & (((<A HREF="#YD1_av_ld_byte3_data[6]">YD1_av_ld_byte3_data[6]</A>))));


<P> --UE1L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
<P><A NAME="UE1L4">UE1L4</A> = (!<A HREF="#A1L164">A1L164</A> & !<A HREF="#A1L165">A1L165</A>);


<P> --UE1L64 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
<P><A NAME="UE1L64">UE1L64</A> = (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#UE1L4">UE1L4</A> & ((<A HREF="#JE1_monitor_error">JE1_monitor_error</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[35]">UE1_sr[35]</A>))));


<P> --UE1L28 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19
<P><A NAME="UE1L28">UE1L28</A> = ( <A HREF="#A1L164">A1L164</A> & ( <A HREF="#A1L165">A1L165</A> & ( (<A HREF="#A1L177">A1L177</A> & (!<A HREF="#A1L188">A1L188</A> & <A HREF="#A1L163">A1L163</A>)) ) ) ) # ( !<A HREF="#A1L164">A1L164</A> & ( <A HREF="#A1L165">A1L165</A> & ( (!<A HREF="#A1L188">A1L188</A> & (<A HREF="#A1L163">A1L163</A> & ((<A HREF="#A1L168">A1L168</A>) # (<A HREF="#A1L177">A1L177</A>)))) ) ) ) # ( <A HREF="#A1L164">A1L164</A> & ( !<A HREF="#A1L165">A1L165</A> & ( (!<A HREF="#A1L188">A1L188</A> & (<A HREF="#A1L163">A1L163</A> & ((<A HREF="#A1L168">A1L168</A>) # (<A HREF="#A1L177">A1L177</A>)))) ) ) ) # ( !<A HREF="#A1L164">A1L164</A> & ( !<A HREF="#A1L165">A1L165</A> & ( (!<A HREF="#A1L188">A1L188</A> & (<A HREF="#A1L163">A1L163</A> & ((<A HREF="#A1L168">A1L168</A>) # (<A HREF="#A1L177">A1L177</A>)))) ) ) );


<P> --RE1_MonDReg[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[16]">RE1_MonDReg[16]</A> = DFFEAS(<A HREF="#RE1L88">RE1L88</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>,  ,  ,  ,  );


<P> --UE1L65 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20
<P><A NAME="UE1L65">UE1L65</A> = ( <A HREF="#RE1_MonDReg[16]">RE1_MonDReg[16]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#A1L165">A1L165</A>) # ((<A HREF="#GE1_break_readreg[16]">GE1_break_readreg[16]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[18]">UE1_sr[18]</A>)))) ) ) # ( !<A HREF="#RE1_MonDReg[16]">RE1_MonDReg[16]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[16]">GE1_break_readreg[16]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[18]">UE1_sr[18]</A>)))) ) );


<P> --UE1L29 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21
<P><A NAME="UE1L29">UE1L29</A> = ( !<A HREF="#A1L165">A1L165</A> & ( (<A HREF="#A1L164">A1L164</A> & ((!<A HREF="#A1L177">A1L177</A>) # ((!<A HREF="#A1L163">A1L163</A>) # (<A HREF="#A1L188">A1L188</A>)))) ) );


<P> --W1_rd_valid[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]
<P> --register power-up is low

<P><A NAME="W1_rd_valid[2]">W1_rd_valid[2]</A> = DFFEAS(<A HREF="#W1_rd_valid[1]">W1_rd_valid[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC9L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_full~0
<P><A NAME="NC9L14">NC9L14</A> = ( <A HREF="#NC9_rd_ptr[2]">NC9_rd_ptr[2]</A> & ( <A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A> & ( (!<A HREF="#NC9_rd_ptr[0]">NC9_rd_ptr[0]</A> & ((!<A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A> & (<A HREF="#NC9_rd_ptr[1]">NC9_rd_ptr[1]</A> & <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>)) # (<A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A> & (!<A HREF="#NC9_rd_ptr[1]">NC9_rd_ptr[1]</A> & !<A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>)))) ) ) ) # ( !<A HREF="#NC9_rd_ptr[2]">NC9_rd_ptr[2]</A> & ( <A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A> & ( (!<A HREF="#NC9_rd_ptr[0]">NC9_rd_ptr[0]</A> & ((!<A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A> & (<A HREF="#NC9_rd_ptr[1]">NC9_rd_ptr[1]</A> & !<A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>)) # (<A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A> & (!<A HREF="#NC9_rd_ptr[1]">NC9_rd_ptr[1]</A> & <A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A>)))) ) ) ) # ( <A HREF="#NC9_rd_ptr[2]">NC9_rd_ptr[2]</A> & ( !<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A> & ( (<A HREF="#NC9_rd_ptr[0]">NC9_rd_ptr[0]</A> & (<A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A> & (!<A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A> $ (<A HREF="#NC9_rd_ptr[1]">NC9_rd_ptr[1]</A>)))) ) ) ) # ( !<A HREF="#NC9_rd_ptr[2]">NC9_rd_ptr[2]</A> & ( !<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A> & ( (<A HREF="#NC9_rd_ptr[0]">NC9_rd_ptr[0]</A> & (!<A HREF="#NC9_wr_ptr[2]">NC9_wr_ptr[2]</A> & (!<A HREF="#NC9_wr_ptr[1]">NC9_wr_ptr[1]</A> $ (<A HREF="#NC9_rd_ptr[1]">NC9_rd_ptr[1]</A>)))) ) ) );


<P> --NC9L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_full~1
<P><A NAME="NC9L15">NC9L15</A> = ( <A HREF="#NC9L14">NC9L14</A> & ( (!<A HREF="#NC9_internal_out_valid">NC9_internal_out_valid</A> & (((<A HREF="#NC9_full">NC9_full</A>) # (<A HREF="#W1_za_valid">W1_za_valid</A>)))) # (<A HREF="#NC9_internal_out_valid">NC9_internal_out_valid</A> & (!<A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A> & ((<A HREF="#NC9_full">NC9_full</A>) # (<A HREF="#W1_za_valid">W1_za_valid</A>)))) ) ) # ( !<A HREF="#NC9L14">NC9L14</A> & ( (<A HREF="#NC9_full">NC9_full</A> & ((!<A HREF="#NC9_internal_out_valid">NC9_internal_out_valid</A>) # (!<A HREF="#NC9_internal_out_ready">NC9_internal_out_ready</A>))) ) );


<P> --NC8L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always3~0
<P><A NAME="NC8L4">NC8L4</A> = (!<A HREF="#NC8_mem_used[3]">NC8_mem_used[3]</A>) # (<A HREF="#MC8L2">MC8L2</A>);


<P> --NC8L72 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~9
<P><A NAME="NC8L72">NC8L72</A> = ( <A HREF="#NC8_mem_used[4]">NC8_mem_used[4]</A> & ( (!<A HREF="#AD1L19">AD1L19</A>) # ((!<A HREF="#PC1L3">PC1L3</A>) # ((!<A HREF="#MC8L8">MC8L8</A>) # (<A HREF="#NC8_mem_used[2]">NC8_mem_used[2]</A>))) ) ) # ( !<A HREF="#NC8_mem_used[4]">NC8_mem_used[4]</A> & ( (<A HREF="#AD1L19">AD1L19</A> & (<A HREF="#PC1L3">PC1L3</A> & (<A HREF="#MC8L8">MC8L8</A> & <A HREF="#NC8_mem_used[2]">NC8_mem_used[2]</A>))) ) );


<P> --NC8_mem[4][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]
<P> --register power-up is low

<P><A NAME="NC8_mem[4][52]">NC8_mem[4][52]</A> = DFFEAS(<A HREF="#NC8L35">NC8L35</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC8L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]~3
<P><A NAME="NC8L29">NC8L29</A> = (!<A HREF="#NC8L4">NC8L4</A> & (((<A HREF="#NC8_mem[3][52]">NC8_mem[3][52]</A>)))) # (<A HREF="#NC8L4">NC8L4</A> & ((!<A HREF="#NC8_mem_used[4]">NC8_mem_used[4]</A>) # ((<A HREF="#NC8_mem[4][52]">NC8_mem[4][52]</A>))));


<P> --W1_za_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]
<P> --register power-up is low

<P><A NAME="W1_za_data[0]">W1_za_data[0]</A> = DFFEAS(<A HREF="#DRAM_DQ[0]">DRAM_DQ[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SW[0] is SW[0]
<P><A NAME="SW[0]">SW[0]</A> = INPUT();


<P> --AB1_edge_capture[0] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[0]
<P> --register power-up is low

<P><A NAME="AB1_edge_capture[0]">AB1_edge_capture[0]</A> = DFFEAS(<A HREF="#AB1L30">AB1L30</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_read_mux_out[0] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[0]
<P><A NAME="AB1_read_mux_out[0]">AB1_read_mux_out[0]</A> = (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#SW[0]">SW[0]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#AB1_edge_capture[0]">AB1_edge_capture[0]</A>))));


<P> --EB1L72 is nios_system:NiosII|nios_system_timer_0:timer_0|read_mux_out[0]~0
<P><A NAME="EB1L72">EB1L72</A> = ( <A HREF="#EB1_control_register">EB1_control_register</A> & ( (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & ((<A HREF="#EB1_timeout_occurred">EB1_timeout_occurred</A>) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>)))) ) ) # ( !<A HREF="#EB1_control_register">EB1_control_register</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & <A HREF="#EB1_timeout_occurred">EB1_timeout_occurred</A>))) ) );


<P> --U1_wr_rfifo is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
<P><A NAME="U1_wr_rfifo">U1_wr_rfifo</A> = (!<A HREF="#HC2_b_full">HC2_b_full</A> & <A HREF="#AC1L50Q">AC1L50Q</A>);


<P> --AC1_wdata[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
<P> --register power-up is low

<P><A NAME="AC1_wdata[0]">AC1_wdata[0]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#A1L159">A1L159</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L97">AC1L97</A>);


<P> --KC4_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="KC4_counter_reg_bit[0]">KC4_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#KC4_counter_comb_bita0">KC4_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>,  ,  ,  ,  );


<P> --KC4_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="KC4_counter_reg_bit[1]">KC4_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#KC4_counter_comb_bita1">KC4_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>,  ,  ,  ,  );


<P> --KC4_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="KC4_counter_reg_bit[2]">KC4_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#KC4_counter_comb_bita2">KC4_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>,  ,  ,  ,  );


<P> --KC4_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="KC4_counter_reg_bit[3]">KC4_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#KC4_counter_comb_bita3">KC4_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>,  ,  ,  ,  );


<P> --KC4_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="KC4_counter_reg_bit[4]">KC4_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#KC4_counter_comb_bita4">KC4_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>,  ,  ,  ,  );


<P> --KC4_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="KC4_counter_reg_bit[5]">KC4_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#KC4_counter_comb_bita5">KC4_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>,  ,  ,  ,  );


<P> --KC3_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="KC3_counter_reg_bit[0]">KC3_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#KC3_counter_comb_bita0">KC3_counter_comb_bita0</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1L85">U1L85</A>,  ,  ,  ,  );


<P> --KC3_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="KC3_counter_reg_bit[1]">KC3_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#KC3_counter_comb_bita1">KC3_counter_comb_bita1</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1L85">U1L85</A>,  ,  ,  ,  );


<P> --KC3_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="KC3_counter_reg_bit[2]">KC3_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#KC3_counter_comb_bita2">KC3_counter_comb_bita2</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1L85">U1L85</A>,  ,  ,  ,  );


<P> --KC3_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="KC3_counter_reg_bit[3]">KC3_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#KC3_counter_comb_bita3">KC3_counter_comb_bita3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1L85">U1L85</A>,  ,  ,  ,  );


<P> --KC3_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="KC3_counter_reg_bit[4]">KC3_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#KC3_counter_comb_bita4">KC3_counter_comb_bita4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1L85">U1L85</A>,  ,  ,  ,  );


<P> --KC3_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="KC3_counter_reg_bit[5]">KC3_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#KC3_counter_comb_bita5">KC3_counter_comb_bita5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#U1L85">U1L85</A>,  ,  ,  ,  );


<P> --U1L73 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
<P><A NAME="U1L73">U1L73</A> = ( <A HREF="#U1L72">U1L72</A> & ( (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#AD1L13">AD1L13</A> & (!<A HREF="#NC3_mem_used[1]">NC3_mem_used[1]</A> & !<A HREF="#U1_av_waitrequest">U1_av_waitrequest</A>))) ) );


<P> --FB2_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk
<P> --register power-up is low

<P><A NAME="FB2_cur_test_clk">FB2_cur_test_clk</A> = DFFEAS(<A HREF="#AUD_ADCLRCK">AUD_ADCLRCK</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --FB2_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk
<P> --register power-up is low

<P><A NAME="FB2_last_test_clk">FB2_last_test_clk</A> = DFFEAS(<A HREF="#FB2_cur_test_clk">FB2_cur_test_clk</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --GB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~0
<P><A NAME="GB1L1">GB1L1</A> = (<A HREF="#FB2_cur_test_clk">FB2_cur_test_clk</A> & (!<A HREF="#NB2_full_dff">NB2_full_dff</A> & (!<A HREF="#FB2_last_test_clk">FB2_last_test_clk</A> & <A HREF="#R1_done_adc_channel_sync">R1_done_adc_channel_sync</A>)));


<P> --GB1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~1
<P><A NAME="GB1L2">GB1L2</A> = ( !<A HREF="#ZC1_read_accepted">ZC1_read_accepted</A> & ( (<A HREF="#AC1_rst1">AC1_rst1</A> & <A HREF="#YD1_d_read">YD1_d_read</A>) ) );


<P> --NB2_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]
<P> --register power-up is low

<P><A NAME="NB2_low_addressa[0]">NB2_low_addressa[0]</A> = DFFEAS(<A HREF="#NB2L11">NB2L11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB2_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff
<P> --register power-up is low

<P><A NAME="NB2_empty_dff">NB2_empty_dff</A> = DFFEAS(<A HREF="#NB2L7">NB2L7</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --GB1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~2
<P><A NAME="GB1L3">GB1L3</A> = (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & <A HREF="#NB2_empty_dff">NB2_empty_dff</A>));


<P> --NB2_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb
<P> --register power-up is low

<P><A NAME="NB2_rd_ptr_lsb">NB2_rd_ptr_lsb</A> = DFFEAS(<A HREF="#NB2L32">NB2L32</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#NB2L33">NB2L33</A>,  ,  ,  ,  );


<P> --NB2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0
<P><A NAME="NB2L24">NB2L24</A> = ( <A HREF="#NB2_rd_ptr_lsb">NB2_rd_ptr_lsb</A> & ( (<A HREF="#NB2_low_addressa[0]">NB2_low_addressa[0]</A> & ((!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # (!<A HREF="#GB1L3">GB1L3</A>)))) ) ) # ( !<A HREF="#NB2_rd_ptr_lsb">NB2_rd_ptr_lsb</A> & ( ((<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & <A HREF="#GB1L3">GB1L3</A>))) # (<A HREF="#NB2_low_addressa[0]">NB2_low_addressa[0]</A>) ) );


<P> --NB2_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]
<P> --register power-up is low

<P><A NAME="NB2_low_addressa[1]">NB2_low_addressa[1]</A> = DFFEAS(<A HREF="#NB2L13">NB2L13</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB2L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1
<P><A NAME="NB2L25">NB2L25</A> = ( <A HREF="#NB2_low_addressa[1]">NB2_low_addressa[1]</A> & ( (!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # ((!<A HREF="#GB1L3">GB1L3</A>) # (<A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A>))) ) ) # ( !<A HREF="#NB2_low_addressa[1]">NB2_low_addressa[1]</A> & ( (<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & (<A HREF="#GB1L3">GB1L3</A> & <A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A>))) ) );


<P> --NB2_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]
<P> --register power-up is low

<P><A NAME="NB2_low_addressa[2]">NB2_low_addressa[2]</A> = DFFEAS(<A HREF="#NB2L15">NB2L15</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB2L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2
<P><A NAME="NB2L26">NB2L26</A> = ( <A HREF="#NB2_low_addressa[2]">NB2_low_addressa[2]</A> & ( (!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # ((!<A HREF="#GB1L3">GB1L3</A>) # (<A HREF="#RB2_counter_reg_bit[1]">RB2_counter_reg_bit[1]</A>))) ) ) # ( !<A HREF="#NB2_low_addressa[2]">NB2_low_addressa[2]</A> & ( (<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & (<A HREF="#GB1L3">GB1L3</A> & <A HREF="#RB2_counter_reg_bit[1]">RB2_counter_reg_bit[1]</A>))) ) );


<P> --NB2_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]
<P> --register power-up is low

<P><A NAME="NB2_low_addressa[3]">NB2_low_addressa[3]</A> = DFFEAS(<A HREF="#NB2L17">NB2L17</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB2L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3
<P><A NAME="NB2L27">NB2L27</A> = ( <A HREF="#NB2_low_addressa[3]">NB2_low_addressa[3]</A> & ( (!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # ((!<A HREF="#GB1L3">GB1L3</A>) # (<A HREF="#RB2_counter_reg_bit[2]">RB2_counter_reg_bit[2]</A>))) ) ) # ( !<A HREF="#NB2_low_addressa[3]">NB2_low_addressa[3]</A> & ( (<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & (<A HREF="#GB1L3">GB1L3</A> & <A HREF="#RB2_counter_reg_bit[2]">RB2_counter_reg_bit[2]</A>))) ) );


<P> --NB2_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]
<P> --register power-up is low

<P><A NAME="NB2_low_addressa[4]">NB2_low_addressa[4]</A> = DFFEAS(<A HREF="#NB2L19">NB2L19</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB2L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4
<P><A NAME="NB2L28">NB2L28</A> = ( <A HREF="#NB2_low_addressa[4]">NB2_low_addressa[4]</A> & ( (!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # ((!<A HREF="#GB1L3">GB1L3</A>) # (<A HREF="#RB2_counter_reg_bit[3]">RB2_counter_reg_bit[3]</A>))) ) ) # ( !<A HREF="#NB2_low_addressa[4]">NB2_low_addressa[4]</A> & ( (<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & (<A HREF="#GB1L3">GB1L3</A> & <A HREF="#RB2_counter_reg_bit[3]">RB2_counter_reg_bit[3]</A>))) ) );


<P> --NB2_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]
<P> --register power-up is low

<P><A NAME="NB2_low_addressa[5]">NB2_low_addressa[5]</A> = DFFEAS(<A HREF="#NB2L21">NB2L21</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB2L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5
<P><A NAME="NB2L29">NB2L29</A> = ( <A HREF="#NB2_low_addressa[5]">NB2_low_addressa[5]</A> & ( (!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # ((!<A HREF="#GB1L3">GB1L3</A>) # (<A HREF="#RB2_counter_reg_bit[4]">RB2_counter_reg_bit[4]</A>))) ) ) # ( !<A HREF="#NB2_low_addressa[5]">NB2_low_addressa[5]</A> & ( (<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & (<A HREF="#GB1L3">GB1L3</A> & <A HREF="#RB2_counter_reg_bit[4]">RB2_counter_reg_bit[4]</A>))) ) );


<P> --NB2_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]
<P> --register power-up is low

<P><A NAME="NB2_low_addressa[6]">NB2_low_addressa[6]</A> = DFFEAS(<A HREF="#NB2L23">NB2L23</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB2L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6
<P><A NAME="NB2L30">NB2L30</A> = ( <A HREF="#NB2_low_addressa[6]">NB2_low_addressa[6]</A> & ( (!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # ((!<A HREF="#GB1L3">GB1L3</A>) # (<A HREF="#RB2_counter_reg_bit[5]">RB2_counter_reg_bit[5]</A>))) ) ) # ( !<A HREF="#NB2_low_addressa[6]">NB2_low_addressa[6]</A> & ( (<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & (<A HREF="#GB1L3">GB1L3</A> & <A HREF="#RB2_counter_reg_bit[5]">RB2_counter_reg_bit[5]</A>))) ) );


<P> --GB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~3
<P><A NAME="GB1L4">GB1L4</A> = (!<A HREF="#FB2_cur_test_clk">FB2_cur_test_clk</A> & (<A HREF="#FB2_last_test_clk">FB2_last_test_clk</A> & (<A HREF="#R1_done_adc_channel_sync">R1_done_adc_channel_sync</A> & !<A HREF="#NB1_full_dff">NB1_full_dff</A>)));


<P> --NB1_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]
<P> --register power-up is low

<P><A NAME="NB1_low_addressa[0]">NB1_low_addressa[0]</A> = DFFEAS(<A HREF="#NB1L11">NB1L11</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB1_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff
<P> --register power-up is low

<P><A NAME="NB1_empty_dff">NB1_empty_dff</A> = DFFEAS(<A HREF="#NB1L7">NB1L7</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --GB1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~4
<P><A NAME="GB1L5">GB1L5</A> = (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & <A HREF="#NB1_empty_dff">NB1_empty_dff</A>));


<P> --NB1_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb
<P> --register power-up is low

<P><A NAME="NB1_rd_ptr_lsb">NB1_rd_ptr_lsb</A> = DFFEAS(<A HREF="#NB1L32">NB1L32</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#NB1L33">NB1L33</A>,  ,  ,  ,  );


<P> --NB1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0
<P><A NAME="NB1L24">NB1L24</A> = ( <A HREF="#NB1_rd_ptr_lsb">NB1_rd_ptr_lsb</A> & ( (<A HREF="#NB1_low_addressa[0]">NB1_low_addressa[0]</A> & ((!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # (!<A HREF="#GB1L5">GB1L5</A>)))) ) ) # ( !<A HREF="#NB1_rd_ptr_lsb">NB1_rd_ptr_lsb</A> & ( ((<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & <A HREF="#GB1L5">GB1L5</A>))) # (<A HREF="#NB1_low_addressa[0]">NB1_low_addressa[0]</A>) ) );


<P> --NB1_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]
<P> --register power-up is low

<P><A NAME="NB1_low_addressa[1]">NB1_low_addressa[1]</A> = DFFEAS(<A HREF="#NB1L13">NB1L13</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB1L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1
<P><A NAME="NB1L25">NB1L25</A> = ( <A HREF="#NB1_low_addressa[1]">NB1_low_addressa[1]</A> & ( (!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # ((!<A HREF="#GB1L5">GB1L5</A>) # (<A HREF="#RB1_counter_reg_bit[0]">RB1_counter_reg_bit[0]</A>))) ) ) # ( !<A HREF="#NB1_low_addressa[1]">NB1_low_addressa[1]</A> & ( (<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & (<A HREF="#GB1L5">GB1L5</A> & <A HREF="#RB1_counter_reg_bit[0]">RB1_counter_reg_bit[0]</A>))) ) );


<P> --NB1_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]
<P> --register power-up is low

<P><A NAME="NB1_low_addressa[2]">NB1_low_addressa[2]</A> = DFFEAS(<A HREF="#NB1L15">NB1L15</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2
<P><A NAME="NB1L26">NB1L26</A> = ( <A HREF="#NB1_low_addressa[2]">NB1_low_addressa[2]</A> & ( (!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # ((!<A HREF="#GB1L5">GB1L5</A>) # (<A HREF="#RB1_counter_reg_bit[1]">RB1_counter_reg_bit[1]</A>))) ) ) # ( !<A HREF="#NB1_low_addressa[2]">NB1_low_addressa[2]</A> & ( (<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & (<A HREF="#GB1L5">GB1L5</A> & <A HREF="#RB1_counter_reg_bit[1]">RB1_counter_reg_bit[1]</A>))) ) );


<P> --NB1_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]
<P> --register power-up is low

<P><A NAME="NB1_low_addressa[3]">NB1_low_addressa[3]</A> = DFFEAS(<A HREF="#NB1L17">NB1L17</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB1L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3
<P><A NAME="NB1L27">NB1L27</A> = ( <A HREF="#NB1_low_addressa[3]">NB1_low_addressa[3]</A> & ( (!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # ((!<A HREF="#GB1L5">GB1L5</A>) # (<A HREF="#RB1_counter_reg_bit[2]">RB1_counter_reg_bit[2]</A>))) ) ) # ( !<A HREF="#NB1_low_addressa[3]">NB1_low_addressa[3]</A> & ( (<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & (<A HREF="#GB1L5">GB1L5</A> & <A HREF="#RB1_counter_reg_bit[2]">RB1_counter_reg_bit[2]</A>))) ) );


<P> --NB1_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]
<P> --register power-up is low

<P><A NAME="NB1_low_addressa[4]">NB1_low_addressa[4]</A> = DFFEAS(<A HREF="#NB1L19">NB1L19</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB1L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4
<P><A NAME="NB1L28">NB1L28</A> = ( <A HREF="#NB1_low_addressa[4]">NB1_low_addressa[4]</A> & ( (!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # ((!<A HREF="#GB1L5">GB1L5</A>) # (<A HREF="#RB1_counter_reg_bit[3]">RB1_counter_reg_bit[3]</A>))) ) ) # ( !<A HREF="#NB1_low_addressa[4]">NB1_low_addressa[4]</A> & ( (<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & (<A HREF="#GB1L5">GB1L5</A> & <A HREF="#RB1_counter_reg_bit[3]">RB1_counter_reg_bit[3]</A>))) ) );


<P> --NB1_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]
<P> --register power-up is low

<P><A NAME="NB1_low_addressa[5]">NB1_low_addressa[5]</A> = DFFEAS(<A HREF="#NB1L21">NB1L21</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB1L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5
<P><A NAME="NB1L29">NB1L29</A> = ( <A HREF="#NB1_low_addressa[5]">NB1_low_addressa[5]</A> & ( (!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # ((!<A HREF="#GB1L5">GB1L5</A>) # (<A HREF="#RB1_counter_reg_bit[4]">RB1_counter_reg_bit[4]</A>))) ) ) # ( !<A HREF="#NB1_low_addressa[5]">NB1_low_addressa[5]</A> & ( (<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & (<A HREF="#GB1L5">GB1L5</A> & <A HREF="#RB1_counter_reg_bit[4]">RB1_counter_reg_bit[4]</A>))) ) );


<P> --NB1_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]
<P> --register power-up is low

<P><A NAME="NB1_low_addressa[6]">NB1_low_addressa[6]</A> = DFFEAS(<A HREF="#NB1L23">NB1L23</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB1L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6
<P><A NAME="NB1L30">NB1L30</A> = ( <A HREF="#NB1_low_addressa[6]">NB1_low_addressa[6]</A> & ( (!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # ((!<A HREF="#GB1L5">GB1L5</A>) # (<A HREF="#RB1_counter_reg_bit[5]">RB1_counter_reg_bit[5]</A>))) ) ) # ( !<A HREF="#NB1_low_addressa[6]">NB1_low_addressa[6]</A> & ( (<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & (<A HREF="#GB1L5">GB1L5</A> & <A HREF="#RB1_counter_reg_bit[5]">RB1_counter_reg_bit[5]</A>))) ) );


<P> --R1_clear_read_fifos is nios_system:NiosII|nios_system_audio_0:audio_0|clear_read_fifos
<P> --register power-up is low

<P><A NAME="R1_clear_read_fifos">R1_clear_read_fifos</A> = DFFEAS(<A HREF="#R1L3">R1L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L14">R1L14</A>,  ,  ,  ,  );


<P> --R1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|comb~1
<P><A NAME="R1L7">R1L7</A> = (<A HREF="#R1_clear_read_fifos">R1_clear_read_fifos</A>) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --R1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en~1
<P><A NAME="R1L15">R1L15</A> = (!<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> & <A HREF="#YD1_d_writedata[0]">YD1_d_writedata[0]</A>);


<P> --WB1L71 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~6
<P><A NAME="WB1L71">WB1L71</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_data[17]">WB1_shiftreg_data[17]</A>));


<P> --WB1L72 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~7
<P><A NAME="WB1L72">WB1L72</A> = (!<A HREF="#WB1L9">WB1L9</A> & ((<A HREF="#WB1_new_data">WB1_new_data</A>))) # (<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#S1_ack">S1_ack</A>));


<P> --WB1L73 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~8
<P><A NAME="WB1L73">WB1L73</A> = ( <A HREF="#S1L64">S1L64</A> & ( <A HREF="#WB1L72">WB1L72</A> & ( (!<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> & ((!<A HREF="#AD1L11">AD1L11</A>) # ((!<A HREF="#ZC1L13">ZC1L13</A>) # (!<A HREF="#S1L28">S1L28</A>)))) ) ) ) # ( !<A HREF="#S1L64">S1L64</A> & ( <A HREF="#WB1L72">WB1L72</A> & ( !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> ) ) );


<P> --WB1L74 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~9
<P><A NAME="WB1L74">WB1L74</A> = ( <A HREF="#S1_external_read_transfer">S1_external_read_transfer</A> & ( <A HREF="#WB1_shiftreg_data[8]">WB1_shiftreg_data[8]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A> & ((!<A HREF="#S1L3">S1L3</A>)))) ) ) ) # ( !<A HREF="#S1_external_read_transfer">S1_external_read_transfer</A> & ( <A HREF="#WB1_shiftreg_data[8]">WB1_shiftreg_data[8]</A> & ( (!<A HREF="#WB1L9">WB1L9</A> & !<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>) ) ) ) # ( <A HREF="#S1_external_read_transfer">S1_external_read_transfer</A> & ( !<A HREF="#WB1_shiftreg_data[8]">WB1_shiftreg_data[8]</A> & ( (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A> & (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & !<A HREF="#S1L3">S1L3</A>)) ) ) );


<P> --S1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Equal1~1
<P><A NAME="S1L2">S1L2</A> = (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & <A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>);


<P> --S1L23 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[3]~0
<P><A NAME="S1L23">S1L23</A> = ( <A HREF="#S1L118">S1L118</A> & ( <A HREF="#S1L2">S1L2</A> & ( <A HREF="#S1_internal_reset">S1_internal_reset</A> ) ) ) # ( !<A HREF="#S1L118">S1L118</A> & ( <A HREF="#S1L2">S1L2</A> & ( ((<A HREF="#YD1_d_byteenable[0]">YD1_d_byteenable[0]</A> & (<A HREF="#S1L29">S1L29</A> & !<A HREF="#S1L117">S1L117</A>))) # (<A HREF="#S1_internal_reset">S1_internal_reset</A>) ) ) ) # ( <A HREF="#S1L118">S1L118</A> & ( !<A HREF="#S1L2">S1L2</A> & ( <A HREF="#S1_internal_reset">S1_internal_reset</A> ) ) ) # ( !<A HREF="#S1L118">S1L118</A> & ( !<A HREF="#S1L2">S1L2</A> & ( <A HREF="#S1_internal_reset">S1_internal_reset</A> ) ) );


<P> --WB1L75 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~10
<P><A NAME="WB1L75">WB1L75</A> = ( <A HREF="#S1_data_reg[0]">S1_data_reg[0]</A> & ( <A HREF="#UB1_data_out[1]">UB1_data_out[1]</A> & ( ((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[0]">WB1_shiftreg_data[0]</A>)) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>) ) ) ) # ( !<A HREF="#S1_data_reg[0]">S1_data_reg[0]</A> & ( <A HREF="#UB1_data_out[1]">UB1_data_out[1]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[0]">WB1_shiftreg_data[0]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( <A HREF="#S1_data_reg[0]">S1_data_reg[0]</A> & ( !<A HREF="#UB1_data_out[1]">UB1_data_out[1]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[0]">WB1_shiftreg_data[0]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( !<A HREF="#S1_data_reg[0]">S1_data_reg[0]</A> & ( !<A HREF="#UB1_data_out[1]">UB1_data_out[1]</A> & ( (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_data[0]">WB1_shiftreg_data[0]</A>)) ) ) );


<P> --YD1L286 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
<P><A NAME="YD1L286">YD1L286</A> = (<A HREF="#YD1L590">YD1L590</A> & ((<A HREF="#YD1L291">YD1L291</A>) # (<A HREF="#YD1L605">YD1L605</A>)));


<P> --YD1_R_ctrl_rot_right_nxt is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
<P><A NAME="YD1_R_ctrl_rot_right_nxt">YD1_R_ctrl_rot_right_nxt</A> = (<A HREF="#YD1L606">YD1L606</A> & <A HREF="#YD1L590">YD1L590</A>);


<P> --YD1L507 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~30
<P><A NAME="YD1L507">YD1L507</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[30]">YD1_E_shift_rot_result[30]</A>))) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1L442">YD1L442</A>));


<P> --RE1_MonDReg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[4]">RE1_MonDReg[4]</A> = DFFEAS(<A HREF="#RE1L89">RE1L89</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>,  ,  ,  ,  );


<P> --BE1_writedata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
<P> --register power-up is low

<P><A NAME="BE1_writedata[4]">BE1_writedata[4]</A> = DFFEAS(<A HREF="#VC1L21">VC1L21</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L136 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2
<P><A NAME="RE1L136">RE1L136</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[4]">BE1_writedata[4]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[4]">RE1_MonDReg[4]</A>));


<P> --VC1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~4
<P><A NAME="VC1L19">VC1L19</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[1]">YD1_d_writedata[1]</A>);


<P> --HC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
<P><A NAME="HC1L3">HC1L3</A> = ( <A HREF="#HC1_b_non_empty">HC1_b_non_empty</A> & ( (<A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A> & (<A HREF="#LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A> & (<A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A> & <A HREF="#U1_fifo_wr">U1_fifo_wr</A>))) ) );


<P> --HC1L4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
<P><A NAME="HC1L4">HC1L4</A> = ( !<A HREF="#U1L82">U1L82</A> & ( <A HREF="#HC1L3">HC1L3</A> & ( ((<A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A> & (<A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A> & <A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A>))) # (<A HREF="#HC1_b_full">HC1_b_full</A>) ) ) ) # ( !<A HREF="#U1L82">U1L82</A> & ( !<A HREF="#HC1L3">HC1L3</A> & ( <A HREF="#HC1_b_full">HC1_b_full</A> ) ) );


<P> --HC1L1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
<P><A NAME="HC1L1">HC1L1</A> = !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> $ (((!<A HREF="#AC1L41">AC1L41</A>) # (!<A HREF="#HC1_b_non_empty">HC1_b_non_empty</A>)));


<P> --HC2L1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
<P><A NAME="HC2L1">HC2L1</A> = (!<A HREF="#LC2_counter_reg_bit[4]">LC2_counter_reg_bit[4]</A> & (!<A HREF="#LC2_counter_reg_bit[3]">LC2_counter_reg_bit[3]</A> & (!<A HREF="#LC2_counter_reg_bit[5]">LC2_counter_reg_bit[5]</A> & !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>)));


<P> --HC2L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
<P><A NAME="HC2L2">HC2L2</A> = (!<A HREF="#LC2_counter_reg_bit[2]">LC2_counter_reg_bit[2]</A> & (<A HREF="#LC2_counter_reg_bit[0]">LC2_counter_reg_bit[0]</A> & (!<A HREF="#LC2_counter_reg_bit[1]">LC2_counter_reg_bit[1]</A> & <A HREF="#HC2L1">HC2L1</A>)));


<P> --HC2L8 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
<P><A NAME="HC2L8">HC2L8</A> = ( <A HREF="#HC2L2">HC2L2</A> & ( ((!<A HREF="#HC2_b_non_empty">HC2_b_non_empty</A> & ((<A HREF="#AC1L50Q">AC1L50Q</A>))) # (<A HREF="#HC2_b_non_empty">HC2_b_non_empty</A> & (!<A HREF="#U1L85">U1L85</A>))) # (<A HREF="#HC2_b_full">HC2_b_full</A>) ) ) # ( !<A HREF="#HC2L2">HC2L2</A> & ( ((<A HREF="#AC1L50Q">AC1L50Q</A>) # (<A HREF="#HC2_b_non_empty">HC2_b_non_empty</A>)) # (<A HREF="#HC2_b_full">HC2_b_full</A>) ) );


<P> --AC1_jupdate1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
<P> --register power-up is low

<P><A NAME="AC1_jupdate1">AC1_jupdate1</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#AC1_jupdate">AC1_jupdate</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --AC1_jupdate2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
<P> --register power-up is low

<P><A NAME="AC1_jupdate2">AC1_jupdate2</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#AC1_jupdate1">AC1_jupdate1</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --AC1L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
<P><A NAME="AC1L2">AC1L2</A> = AMPP_FUNCTION(!<A HREF="#AC1_jupdate1">AC1_jupdate1</A>, !<A HREF="#AC1_jupdate2">AC1_jupdate2</A>);


<P> --AC1_write1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
<P> --register power-up is low

<P><A NAME="AC1_write1">AC1_write1</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#AC1_write">AC1_write</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --AC1_write2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
<P> --register power-up is low

<P><A NAME="AC1_write2">AC1_write2</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#AC1_write1">AC1_write1</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --AC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
<P><A NAME="AC1L3">AC1L3</A> = AMPP_FUNCTION(!<A HREF="#AC1_write1">AC1_write1</A>, !<A HREF="#AC1_write2">AC1_write2</A>);


<P> --AC1_write_valid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
<P> --register power-up is low

<P><A NAME="AC1_write_valid">AC1_write_valid</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_td_shift[10]">AC1_td_shift[10]</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L97">AC1L97</A>);


<P> --AC1L51 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
<P><A NAME="AC1L51">AC1L51</A> = AMPP_FUNCTION(!<A HREF="#U1_t_dav">U1_t_dav</A>, !<A HREF="#AC1_write_stalled">AC1_write_stalled</A>, !<A HREF="#AC1_rst2">AC1_rst2</A>, !<A HREF="#AC1L2">AC1L2</A>, !<A HREF="#AC1L3">AC1L3</A>, !<A HREF="#AC1_write_valid">AC1_write_valid</A>);


<P> --HC2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
<P><A NAME="HC2L3">HC2L3</A> = !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> $ (((!<A HREF="#U1L71">U1L71</A>) # ((!<A HREF="#HC2_b_non_empty">HC2_b_non_empty</A>) # (!<A HREF="#U1L72">U1L72</A>))));


<P> --EB1_force_reload is nios_system:NiosII|nios_system_timer_0:timer_0|force_reload
<P> --register power-up is low

<P><A NAME="EB1_force_reload">EB1_force_reload</A> = DFFEAS(<A HREF="#EB1L49">EB1L49</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --EB1L61 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~0
<P><A NAME="EB1L61">EB1L61</A> = (!<A HREF="#EB1L43">EB1L43</A> & (!<A HREF="#EB1_force_reload">EB1_force_reload</A> & !<A HREF="#EB1L2">EB1L2</A>));


<P> --EB1L44 is nios_system:NiosII|nios_system_timer_0:timer_0|always0~0
<P><A NAME="EB1L44">EB1L44</A> = (<A HREF="#EB1_force_reload">EB1_force_reload</A>) # (<A HREF="#PC4_av_readdata_pre[0]">PC4_av_readdata_pre[0]</A>);


<P> --EB1L62 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~1
<P><A NAME="EB1L62">EB1L62</A> = (!<A HREF="#EB1L43">EB1L43</A> & (!<A HREF="#EB1_force_reload">EB1_force_reload</A> & !<A HREF="#EB1L6">EB1L6</A>));


<P> --EB1L63 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~2
<P><A NAME="EB1L63">EB1L63</A> = (!<A HREF="#EB1L43">EB1L43</A> & (!<A HREF="#EB1_force_reload">EB1_force_reload</A> & !<A HREF="#EB1L10">EB1L10</A>));


<P> --EB1L64 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~3
<P><A NAME="EB1L64">EB1L64</A> = (!<A HREF="#EB1L43">EB1L43</A> & (!<A HREF="#EB1_force_reload">EB1_force_reload</A> & !<A HREF="#EB1L14">EB1L14</A>));


<P> --EB1L65 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~4
<P><A NAME="EB1L65">EB1L65</A> = (!<A HREF="#EB1L43">EB1L43</A> & (!<A HREF="#EB1_force_reload">EB1_force_reload</A> & !<A HREF="#EB1L18">EB1L18</A>));


<P> --EB1L66 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~5
<P><A NAME="EB1L66">EB1L66</A> = (!<A HREF="#EB1L43">EB1L43</A> & (!<A HREF="#EB1_force_reload">EB1_force_reload</A> & !<A HREF="#EB1L22">EB1L22</A>));


<P> --EB1L67 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~6
<P><A NAME="EB1L67">EB1L67</A> = (!<A HREF="#EB1L43">EB1L43</A> & (!<A HREF="#EB1_force_reload">EB1_force_reload</A> & !<A HREF="#EB1L26">EB1L26</A>));


<P> --EB1L68 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~7
<P><A NAME="EB1L68">EB1L68</A> = (!<A HREF="#EB1L43">EB1L43</A> & (!<A HREF="#EB1_force_reload">EB1_force_reload</A> & !<A HREF="#EB1L30">EB1L30</A>));


<P> --EB1L69 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~8
<P><A NAME="EB1L69">EB1L69</A> = (!<A HREF="#EB1L43">EB1L43</A> & (!<A HREF="#EB1_force_reload">EB1_force_reload</A> & !<A HREF="#EB1L34">EB1L34</A>));


<P> --EB1L70 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~9
<P><A NAME="EB1L70">EB1L70</A> = (!<A HREF="#EB1L43">EB1L43</A> & (!<A HREF="#EB1_force_reload">EB1_force_reload</A> & !<A HREF="#EB1L38">EB1L38</A>));


<P> --UE1L66 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22
<P><A NAME="UE1L66">UE1L66</A> = ( <A HREF="#RE1_MonDReg[20]">RE1_MonDReg[20]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#A1L165">A1L165</A>) # ((<A HREF="#GE1_break_readreg[20]">GE1_break_readreg[20]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[22]">UE1_sr[22]</A>)))) ) ) # ( !<A HREF="#RE1_MonDReg[20]">RE1_MonDReg[20]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[20]">GE1_break_readreg[20]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[22]">UE1_sr[22]</A>)))) ) );


<P> --UE1L67 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
<P><A NAME="UE1L67">UE1L67</A> = ( <A HREF="#RE1_MonDReg[19]">RE1_MonDReg[19]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#A1L165">A1L165</A>) # ((<A HREF="#GE1_break_readreg[19]">GE1_break_readreg[19]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[21]">UE1_sr[21]</A>)))) ) ) # ( !<A HREF="#RE1_MonDReg[19]">RE1_MonDReg[19]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[19]">GE1_break_readreg[19]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[21]">UE1_sr[21]</A>)))) ) );


<P> --VC1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~5
<P><A NAME="VC1L20">VC1L20</A> = (<A HREF="#YD1_d_writedata[3]">YD1_d_writedata[3]</A> & <A HREF="#MD1L2">MD1L2</A>);


<P> --GF2_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
<P> --register power-up is low

<P><A NAME="GF2_altera_reset_synchronizer_int_chain[0]">GF2_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS(<A HREF="#GF2_altera_reset_synchronizer_int_chain[1]">GF2_altera_reset_synchronizer_int_chain[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --JE1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
<P><A NAME="JE1L6">JE1L6</A> = ( <A HREF="#JE1_monitor_error">JE1_monitor_error</A> & ( (!<A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>) # (!<A HREF="#TE1_jdo[25]">TE1_jdo[25]</A>) ) ) # ( !<A HREF="#JE1_monitor_error">JE1_monitor_error</A> & ( (<A HREF="#FE1L14">FE1L14</A> & (<A HREF="#BE1_writedata[1]">BE1_writedata[1]</A> & ((!<A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>) # (!<A HREF="#TE1_jdo[25]">TE1_jdo[25]</A>)))) ) );


<P> --TE1_jdo[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
<P> --register power-up is low

<P><A NAME="TE1_jdo[23]">TE1_jdo[23]</A> = DFFEAS(<A HREF="#UE1_sr[23]">UE1_sr[23]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --A1L176 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
<P><A NAME="A1L176">A1L176</A> = INPUT();


<P> --JE1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
<P><A NAME="JE1L8">JE1L8</A> = ( <A HREF="#TE1_jdo[23]">TE1_jdo[23]</A> & ( <A HREF="#A1L176">A1L176</A> & ( (!<A HREF="#TE1_jdo[35]">TE1_jdo[35]</A> & (<A HREF="#TE1L49">TE1L49</A> & <A HREF="#TE1_jdo[34]">TE1_jdo[34]</A>)) ) ) ) # ( <A HREF="#TE1_jdo[23]">TE1_jdo[23]</A> & ( !<A HREF="#A1L176">A1L176</A> & ( ((!<A HREF="#TE1_jdo[35]">TE1_jdo[35]</A> & (<A HREF="#TE1L49">TE1L49</A> & <A HREF="#TE1_jdo[34]">TE1_jdo[34]</A>))) # (<A HREF="#JE1_monitor_go">JE1_monitor_go</A>) ) ) ) # ( !<A HREF="#TE1_jdo[23]">TE1_jdo[23]</A> & ( !<A HREF="#A1L176">A1L176</A> & ( <A HREF="#JE1_monitor_go">JE1_monitor_go</A> ) ) );


<P> --BE1_writedata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
<P> --register power-up is low

<P><A NAME="BE1_writedata[2]">BE1_writedata[2]</A> = DFFEAS(<A HREF="#VC1L22">VC1L22</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L134 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3
<P><A NAME="RE1L134">RE1L134</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[2]">BE1_writedata[2]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[2]">RE1_MonDReg[2]</A>));


<P> --RE1L135 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4
<P><A NAME="RE1L135">RE1L135</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#BE1_writedata[3]">BE1_writedata[3]</A>)) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#RE1_MonDReg[3]">RE1_MonDReg[3]</A>)));


<P> --PC9_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[1]
<P> --register power-up is low

<P><A NAME="PC9_av_readdata_pre[1]">PC9_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#EB1_readdata[1]">EB1_readdata[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L62 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~50
<P><A NAME="GD1L62">GD1L62</A> = (!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & (<A HREF="#JD8L14">JD8L14</A> & (<A HREF="#NC9_out_payload[1]">NC9_out_payload[1]</A>))) # (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A> & (((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[1]">NC9_out_payload[1]</A>)) # (<A HREF="#XC1_data_reg[1]">XC1_data_reg[1]</A>)));


<P> --PC7_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1]
<P> --register power-up is low

<P><A NAME="PC7_av_readdata_pre[1]">PC7_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#AB1_readdata[1]">AB1_readdata[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GD1L63 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~51
<P><A NAME="GD1L63">GD1L63</A> = (!<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & (<A HREF="#TC2L1">TC2L1</A> & (<A HREF="#PC5_av_readdata_pre[1]">PC5_av_readdata_pre[1]</A>))) # (<A HREF="#PC7_read_latency_shift_reg[0]">PC7_read_latency_shift_reg[0]</A> & (((<A HREF="#TC2L1">TC2L1</A> & <A HREF="#PC5_av_readdata_pre[1]">PC5_av_readdata_pre[1]</A>)) # (<A HREF="#PC7_av_readdata_pre[1]">PC7_av_readdata_pre[1]</A>)));


<P> --GD1L64 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~52
<P><A NAME="GD1L64">GD1L64</A> = ( <A HREF="#GD1L77">GD1L77</A> & ( (!<A HREF="#TC3L1">TC3L1</A>) # ((!<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & ((!<A HREF="#DF1_ram_block1a1">DF1_ram_block1a1</A>))) # (<A HREF="#DF1_address_reg_a[0]">DF1_address_reg_a[0]</A> & (!<A HREF="#DF1_ram_block1a33">DF1_ram_block1a33</A>))) ) );


<P> --GD1L65 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~53
<P><A NAME="GD1L65">GD1L65</A> = ( <A HREF="#GD1L63">GD1L63</A> & ( <A HREF="#GD1L64">GD1L64</A> ) ) # ( !<A HREF="#GD1L63">GD1L63</A> & ( <A HREF="#GD1L64">GD1L64</A> & ( (!<A HREF="#PC9_read_latency_shift_reg[0]">PC9_read_latency_shift_reg[0]</A> & (<A HREF="#XC1L36">XC1L36</A> & ((<A HREF="#GD1L62">GD1L62</A>)))) # (<A HREF="#PC9_read_latency_shift_reg[0]">PC9_read_latency_shift_reg[0]</A> & (((<A HREF="#XC1L36">XC1L36</A> & <A HREF="#GD1L62">GD1L62</A>)) # (<A HREF="#PC9_av_readdata_pre[1]">PC9_av_readdata_pre[1]</A>))) ) ) ) # ( <A HREF="#GD1L63">GD1L63</A> & ( !<A HREF="#GD1L64">GD1L64</A> ) ) # ( !<A HREF="#GD1L63">GD1L63</A> & ( !<A HREF="#GD1L64">GD1L64</A> ) );


<P> --AB1_readdata[2] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[2]
<P> --register power-up is low

<P><A NAME="AB1_readdata[2]">AB1_readdata[2]</A> = DFFEAS(<A HREF="#AB1_read_mux_out[2]">AB1_read_mux_out[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XC1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~14
<P><A NAME="XC1L34">XC1L34</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[2]">NC9_out_payload[2]</A>)) # (<A HREF="#XC1_data_reg[2]">XC1_data_reg[2]</A>);


<P> --R1L68 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~17
<P><A NAME="R1L68">R1L68</A> = ( <A HREF="#QB1_q_b[2]">QB1_q_b[2]</A> & ( <A HREF="#GB1_right_audio_fifo_read_space[2]">GB1_right_audio_fifo_read_space[2]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#R1_clear_read_fifos">R1_clear_read_fifos</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB2_q_b[2]">QB2_q_b[2]</A>)))) ) ) ) # ( !<A HREF="#QB1_q_b[2]">QB1_q_b[2]</A> & ( <A HREF="#GB1_right_audio_fifo_read_space[2]">GB1_right_audio_fifo_read_space[2]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#R1_clear_read_fifos">R1_clear_read_fifos</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB2_q_b[2]">QB2_q_b[2]</A>)))) ) ) ) # ( <A HREF="#QB1_q_b[2]">QB1_q_b[2]</A> & ( !<A HREF="#GB1_right_audio_fifo_read_space[2]">GB1_right_audio_fifo_read_space[2]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (((<A HREF="#R1_clear_read_fifos">R1_clear_read_fifos</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB2_q_b[2]">QB2_q_b[2]</A>)))) ) ) ) # ( !<A HREF="#QB1_q_b[2]">QB1_q_b[2]</A> & ( !<A HREF="#GB1_right_audio_fifo_read_space[2]">GB1_right_audio_fifo_read_space[2]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#R1_clear_read_fifos">R1_clear_read_fifos</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB2_q_b[2]">QB2_q_b[2]</A>)))) ) ) );


<P> --S1_control_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[2]
<P> --register power-up is low

<P><A NAME="S1_control_reg[2]">S1_control_reg[2]</A> = DFFEAS(<A HREF="#S1L39">S1L39</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L32">S1L32</A>,  ,  ,  ,  );


<P> --S1L88 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~11
<P><A NAME="S1L88">S1L88</A> = ( <A HREF="#WB1_shiftreg_data[3]">WB1_shiftreg_data[3]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#S1_control_reg[2]">S1_control_reg[2]</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#S1_address_reg[2]">S1_address_reg[2]</A>))))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>)) ) ) # ( !<A HREF="#WB1_shiftreg_data[3]">WB1_shiftreg_data[3]</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#S1_control_reg[2]">S1_control_reg[2]</A>)) # (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#S1_address_reg[2]">S1_address_reg[2]</A>))))) ) );


<P> --S1L89 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~12
<P><A NAME="S1L89">S1L89</A> = ( <A HREF="#S1_readdata[2]">S1_readdata[2]</A> & ( <A HREF="#S1L88">S1L88</A> ) ) # ( !<A HREF="#S1_readdata[2]">S1_readdata[2]</A> & ( <A HREF="#S1L88">S1L88</A> & ( (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (<A HREF="#ZC1L12">ZC1L12</A> & <A HREF="#S1L28">S1L28</A>))) ) ) ) # ( <A HREF="#S1_readdata[2]">S1_readdata[2]</A> & ( !<A HREF="#S1L88">S1L88</A> & ( ((!<A HREF="#AD1L10">AD1L10</A>) # ((!<A HREF="#ZC1L12">ZC1L12</A>) # (!<A HREF="#S1L28">S1L28</A>))) # (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A>) ) ) );


<P> --U1L75 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
<P><A NAME="U1L75">U1L75</A> = (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#ZC1L13">ZC1L13</A> & (<A HREF="#U1L64">U1L64</A> & !<A HREF="#HC1_b_full">HC1_b_full</A>)));


<P> --HC1L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
<P><A NAME="HC1L6">HC1L6</A> = (!<A HREF="#LC1_counter_reg_bit[2]">LC1_counter_reg_bit[2]</A> & (!<A HREF="#LC1_counter_reg_bit[1]">LC1_counter_reg_bit[1]</A> & (!<A HREF="#LC1_counter_reg_bit[5]">LC1_counter_reg_bit[5]</A> & !<A HREF="#LC1_counter_reg_bit[4]">LC1_counter_reg_bit[4]</A>)));


<P> --HC1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
<P><A NAME="HC1L7">HC1L7</A> = (!<A HREF="#LC1_counter_reg_bit[3]">LC1_counter_reg_bit[3]</A> & (<A HREF="#LC1_counter_reg_bit[0]">LC1_counter_reg_bit[0]</A> & (<A HREF="#U1L82">U1L82</A> & <A HREF="#HC1L6">HC1L6</A>)));


<P> --HC1L8 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
<P><A NAME="HC1L8">HC1L8</A> = (((<A HREF="#HC1_b_non_empty">HC1_b_non_empty</A> & !<A HREF="#HC1L7">HC1L7</A>)) # (<A HREF="#U1_fifo_wr">U1_fifo_wr</A>)) # (<A HREF="#HC1_b_full">HC1_b_full</A>);


<P> --AC1L49 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
<P><A NAME="AC1L49">AC1L49</A> = AMPP_FUNCTION(!<A HREF="#U1_t_dav">U1_t_dav</A>, !<A HREF="#AC1_write_stalled">AC1_write_stalled</A>, !<A HREF="#AC1_rst2">AC1_rst2</A>, !<A HREF="#AC1L50Q">AC1L50Q</A>, !<A HREF="#AC1L3">AC1L3</A>, !<A HREF="#AC1_write_valid">AC1_write_valid</A>);


<P> --AC1_td_shift[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
<P> --register power-up is low

<P><A NAME="AC1_td_shift[5]">AC1_td_shift[5]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L76">AC1L76</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --AC1_rdata[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
<P> --register power-up is low

<P><A NAME="AC1_rdata[2]">AC1_rdata[2]</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#JC1_q_b[2]">JC1_q_b[2]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#AC1L22">AC1L22</A>);


<P> --AC1L75 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
<P><A NAME="AC1L75">AC1L75</A> = AMPP_FUNCTION(!<A HREF="#AC1_count[9]">AC1_count[9]</A>, !<A HREF="#A1L156">A1L156</A>, !<A HREF="#AC1L71">AC1L71</A>, !<A HREF="#AC1_td_shift[5]">AC1_td_shift[5]</A>, !<A HREF="#AC1_rdata[2]">AC1_rdata[2]</A>);


<P> --UE1L68 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
<P><A NAME="UE1L68">UE1L68</A> = ( <A HREF="#RE1_MonDReg[24]">RE1_MonDReg[24]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#A1L165">A1L165</A>) # ((<A HREF="#GE1_break_readreg[24]">GE1_break_readreg[24]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[26]">UE1_sr[26]</A>)))) ) ) # ( !<A HREF="#RE1_MonDReg[24]">RE1_MonDReg[24]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[24]">GE1_break_readreg[24]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[26]">UE1_sr[26]</A>)))) ) );


<P> --UE1L69 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
<P><A NAME="UE1L69">UE1L69</A> = ( <A HREF="#GE1_break_readreg[4]">GE1_break_readreg[4]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#RE1_MonDReg[4]">RE1_MonDReg[4]</A>)) # (<A HREF="#A1L165">A1L165</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[6]">UE1_sr[6]</A>)))) ) ) # ( !<A HREF="#GE1_break_readreg[4]">GE1_break_readreg[4]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#A1L165">A1L165</A> & (<A HREF="#RE1_MonDReg[4]">RE1_MonDReg[4]</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[6]">UE1_sr[6]</A>)))) ) );


<P> --TE1_jdo[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
<P> --register power-up is low

<P><A NAME="TE1_jdo[6]">TE1_jdo[6]</A> = DFFEAS(<A HREF="#UE1_sr[6]">UE1_sr[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --RE1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5
<P><A NAME="RE1L86">RE1L86</A> = ( <A HREF="#TE1_jdo[6]">TE1_jdo[6]</A> & ( (((<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & <A HREF="#CF1_q_a[3]">CF1_q_a[3]</A>)) # (<A HREF="#RE1L83">RE1L83</A>)) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>) ) ) # ( !<A HREF="#TE1_jdo[6]">TE1_jdo[6]</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (((<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & <A HREF="#CF1_q_a[3]">CF1_q_a[3]</A>)) # (<A HREF="#RE1L83">RE1L83</A>))) ) );


<P> --WE4_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
<P> --register power-up is low

<P><A NAME="WE4_din_s1">WE4_din_s1</A> = DFFEAS(<A HREF="#SE1L3">SE1L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --WE5_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
<P> --register power-up is low

<P><A NAME="WE5_din_s1">WE5_din_s1</A> = DFFEAS(<A HREF="#SE1_virtual_state_uir">SE1_virtual_state_uir</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1_MonDReg[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[26]">RE1_MonDReg[26]</A> = DFFEAS(<A HREF="#RE1L90">RE1L90</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>,  ,  ,  ,  );


<P> --UE1L70 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
<P><A NAME="UE1L70">UE1L70</A> = ( <A HREF="#RE1_MonDReg[26]">RE1_MonDReg[26]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#A1L165">A1L165</A>) # ((<A HREF="#GE1_break_readreg[26]">GE1_break_readreg[26]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[28]">UE1_sr[28]</A>)))) ) ) # ( !<A HREF="#RE1_MonDReg[26]">RE1_MonDReg[26]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[26]">GE1_break_readreg[26]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[28]">UE1_sr[28]</A>)))) ) );


<P> --UE1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
<P><A NAME="UE1L71">UE1L71</A> = ( <A HREF="#RE1_MonDReg[25]">RE1_MonDReg[25]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#A1L165">A1L165</A>) # ((<A HREF="#GE1_break_readreg[25]">GE1_break_readreg[25]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[27]">UE1_sr[27]</A>)))) ) ) # ( !<A HREF="#RE1_MonDReg[25]">RE1_MonDReg[25]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[25]">GE1_break_readreg[25]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[27]">UE1_sr[27]</A>)))) ) );


<P> --UE1L72 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
<P><A NAME="UE1L72">UE1L72</A> = ( <A HREF="#RE1_MonDReg[27]">RE1_MonDReg[27]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#A1L165">A1L165</A>) # ((<A HREF="#GE1_break_readreg[27]">GE1_break_readreg[27]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[29]">UE1_sr[29]</A>)))) ) ) # ( !<A HREF="#RE1_MonDReg[27]">RE1_MonDReg[27]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[27]">GE1_break_readreg[27]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[29]">UE1_sr[29]</A>)))) ) );


<P> --UE1_sr[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
<P> --register power-up is low

<P><A NAME="UE1_sr[31]">UE1_sr[31]</A> = DFFEAS(<A HREF="#UE1L81">UE1L81</A>, <A HREF="#A1L184">A1L184</A>,  ,  ,  ,  ,  ,  ,  );


<P> --UE1_sr[33] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
<P> --register power-up is low

<P><A NAME="UE1_sr[33]">UE1_sr[33]</A> = DFFEAS(<A HREF="#UE1L83">UE1L83</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#UE1L28">UE1L28</A>,  ,  ,  ,  );


<P> --YD1L583 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8
<P><A NAME="YD1L583">YD1L583</A> = ( <A HREF="#DE2_q_b[31]">DE2_q_b[31]</A> & ( (!<A HREF="#YD1L278">YD1L278</A> & (((<A HREF="#DE2_q_b[7]">DE2_q_b[7]</A>)))) # (<A HREF="#YD1L278">YD1L278</A> & ((!<A HREF="#YD1L280">YD1L280</A>) # ((<A HREF="#DE2_q_b[15]">DE2_q_b[15]</A>)))) ) ) # ( !<A HREF="#DE2_q_b[31]">DE2_q_b[31]</A> & ( (!<A HREF="#YD1L278">YD1L278</A> & (((<A HREF="#DE2_q_b[7]">DE2_q_b[7]</A>)))) # (<A HREF="#YD1L278">YD1L278</A> & (<A HREF="#YD1L280">YD1L280</A> & ((<A HREF="#DE2_q_b[15]">DE2_q_b[15]</A>)))) ) );


<P> --WB1L76 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~11
<P><A NAME="WB1L76">WB1L76</A> = ( <A HREF="#WB1_shiftreg_data[22]">WB1_shiftreg_data[22]</A> & ( ((!<A HREF="#WB1L41">WB1L41</A> & ((!<A HREF="#WB1L40">WB1L40</A>) # (<A HREF="#S1L3">S1L3</A>)))) # (<A HREF="#WB1L69">WB1L69</A>) ) ) # ( !<A HREF="#WB1_shiftreg_data[22]">WB1_shiftreg_data[22]</A> & ( ((<A HREF="#S1L3">S1L3</A> & (<A HREF="#WB1L40">WB1L40</A> & !<A HREF="#WB1L41">WB1L41</A>))) # (<A HREF="#WB1L69">WB1L69</A>) ) );


<P> --UB1L32 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out~0
<P><A NAME="UB1L32">UB1L32</A> = ( !<A HREF="#S1_internal_reset">S1_internal_reset</A> & ( !<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>) # ((!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)))) ) ) );


<P> --WB1L129 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~5
<P><A NAME="WB1L129">WB1L129</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[22]">WB1_shiftreg_mask[22]</A>));


<P> --GF1_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
<P> --register power-up is low

<P><A NAME="GF1_altera_reset_synchronizer_int_chain[0]">GF1_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS(<A HREF="#GF1_altera_reset_synchronizer_int_chain[1]">GF1_altera_reset_synchronizer_int_chain[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1L10">BB1L10</A>,  ,  ,  ,  ,  ,  );


<P> --JE1_resetrequest is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
<P> --register power-up is low

<P><A NAME="JE1_resetrequest">JE1_resetrequest</A> = DFFEAS(<A HREF="#TE1_jdo[22]">TE1_jdo[22]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A>,  ,  ,  ,  );


<P> --BB1L10 is nios_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0
<P><A NAME="BB1L10">BB1L10</A> = (!<A HREF="#KF1_locked_wire[0]">KF1_locked_wire[0]</A>) # (<A HREF="#JE1_resetrequest">JE1_resetrequest</A>);


<P> --HB1L96 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~8
<P><A NAME="HB1L96">HB1L96</A> = ( <A HREF="#HB1_data_out_shift_reg[9]">HB1_data_out_shift_reg[9]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # ((<A HREF="#QB4_q_b[10]">QB4_q_b[10]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[10]">QB3_q_b[10]</A>)))) ) ) # ( !<A HREF="#HB1_data_out_shift_reg[9]">HB1_data_out_shift_reg[9]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#QB4_q_b[10]">QB4_q_b[10]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[10]">QB3_q_b[10]</A>)))) ) );


<P> --SW[3] is SW[3]
<P><A NAME="SW[3]">SW[3]</A> = INPUT();


<P> --AB1_edge_capture[3] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[3]
<P> --register power-up is low

<P><A NAME="AB1_edge_capture[3]">AB1_edge_capture[3]</A> = DFFEAS(<A HREF="#AB1L31">AB1L31</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_read_mux_out[3] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[3]
<P><A NAME="AB1_read_mux_out[3]">AB1_read_mux_out[3]</A> = (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#SW[3]">SW[3]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#AB1_edge_capture[3]">AB1_edge_capture[3]</A>))));


<P> --W1_za_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]
<P> --register power-up is low

<P><A NAME="W1_za_data[3]">W1_za_data[3]</A> = DFFEAS(<A HREF="#DRAM_DQ[3]">DRAM_DQ[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC1_wdata[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
<P> --register power-up is low

<P><A NAME="AC1_wdata[3]">AC1_wdata[3]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_td_shift[7]">AC1_td_shift[7]</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L85">AC1L85</A>);


<P> --WB1L77 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~12
<P><A NAME="WB1L77">WB1L77</A> = ( <A HREF="#S1_data_reg[3]">S1_data_reg[3]</A> & ( <A HREF="#UB1_data_out[4]">UB1_data_out[4]</A> & ( ((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[3]">WB1_shiftreg_data[3]</A>)) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>) ) ) ) # ( !<A HREF="#S1_data_reg[3]">S1_data_reg[3]</A> & ( <A HREF="#UB1_data_out[4]">UB1_data_out[4]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[3]">WB1_shiftreg_data[3]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( <A HREF="#S1_data_reg[3]">S1_data_reg[3]</A> & ( !<A HREF="#UB1_data_out[4]">UB1_data_out[4]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[3]">WB1_shiftreg_data[3]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( !<A HREF="#S1_data_reg[3]">S1_data_reg[3]</A> & ( !<A HREF="#UB1_data_out[4]">UB1_data_out[4]</A> & ( (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_data[3]">WB1_shiftreg_data[3]</A>)) ) ) );


<P> --RE1_MonDReg[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[11]">RE1_MonDReg[11]</A> = DFFEAS(<A HREF="#RE1L91">RE1L91</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>,  ,  ,  ,  );


<P> --BE1_writedata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
<P> --register power-up is low

<P><A NAME="BE1_writedata[11]">BE1_writedata[11]</A> = DFFEAS(<A HREF="#VC1L23">VC1L23</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L143 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~5
<P><A NAME="RE1L143">RE1L143</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[11]">BE1_writedata[11]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[11]">RE1_MonDReg[11]</A>));


<P> --BE1_byteenable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
<P> --register power-up is low

<P><A NAME="BE1_byteenable[1]">BE1_byteenable[1]</A> = DFFEAS(<A HREF="#VC1_src_data[33]">VC1_src_data[33]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L128 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~1
<P><A NAME="RE1L128">RE1L128</A> = (<A HREF="#BE1_byteenable[1]">BE1_byteenable[1]</A>) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A>);


<P> --RE1_MonDReg[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[12]">RE1_MonDReg[12]</A> = DFFEAS(<A HREF="#RE1L92">RE1L92</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>,  ,  ,  ,  );


<P> --BE1_writedata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
<P> --register power-up is low

<P><A NAME="BE1_writedata[12]">BE1_writedata[12]</A> = DFFEAS(<A HREF="#VC1L24">VC1L24</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L144 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~6
<P><A NAME="RE1L144">RE1L144</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[12]">BE1_writedata[12]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[12]">RE1_MonDReg[12]</A>));


<P> --BE1_writedata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
<P> --register power-up is low

<P><A NAME="BE1_writedata[13]">BE1_writedata[13]</A> = DFFEAS(<A HREF="#VC1L25">VC1L25</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L145 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~7
<P><A NAME="RE1L145">RE1L145</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[13]">BE1_writedata[13]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[13]">RE1_MonDReg[13]</A>));


<P> --BE1_writedata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
<P> --register power-up is low

<P><A NAME="BE1_writedata[14]">BE1_writedata[14]</A> = DFFEAS(<A HREF="#VC1L26">VC1L26</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L146 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~8
<P><A NAME="RE1L146">RE1L146</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[14]">BE1_writedata[14]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[14]">RE1_MonDReg[14]</A>));


<P> --BE1_writedata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
<P> --register power-up is low

<P><A NAME="BE1_writedata[15]">BE1_writedata[15]</A> = DFFEAS(<A HREF="#VC1L27">VC1L27</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L147 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~9
<P><A NAME="RE1L147">RE1L147</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[15]">BE1_writedata[15]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[15]">RE1_MonDReg[15]</A>));


<P> --BE1_writedata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
<P> --register power-up is low

<P><A NAME="BE1_writedata[16]">BE1_writedata[16]</A> = DFFEAS(<A HREF="#VC1L28">VC1L28</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L148 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~10
<P><A NAME="RE1L148">RE1L148</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[16]">BE1_writedata[16]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[16]">RE1_MonDReg[16]</A>));


<P> --BE1_byteenable[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
<P> --register power-up is low

<P><A NAME="BE1_byteenable[2]">BE1_byteenable[2]</A> = DFFEAS(<A HREF="#VC1_src_data[34]">VC1_src_data[34]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L129 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~2
<P><A NAME="RE1L129">RE1L129</A> = (<A HREF="#BE1_byteenable[2]">BE1_byteenable[2]</A>) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A>);


<P> --RE1_MonDReg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[5]">RE1_MonDReg[5]</A> = DFFEAS(<A HREF="#RE1L104">RE1L104</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>,  ,  ,  ,  );


<P> --BE1_writedata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
<P> --register power-up is low

<P><A NAME="BE1_writedata[5]">BE1_writedata[5]</A> = DFFEAS(<A HREF="#VC1L29">VC1L29</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L137 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~11
<P><A NAME="RE1L137">RE1L137</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[5]">BE1_writedata[5]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[5]">RE1_MonDReg[5]</A>));


<P> --RE1_MonDReg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[8]">RE1_MonDReg[8]</A> = DFFEAS(<A HREF="#RE1L94">RE1L94</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , !<A HREF="#TE1L50">TE1L50</A>,  ,  ,  ,  );


<P> --BE1_writedata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
<P> --register power-up is low

<P><A NAME="BE1_writedata[8]">BE1_writedata[8]</A> = DFFEAS(<A HREF="#VC1L30">VC1L30</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L140 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~12
<P><A NAME="RE1L140">RE1L140</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[8]">BE1_writedata[8]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[8]">RE1_MonDReg[8]</A>));


<P> --SW[4] is SW[4]
<P><A NAME="SW[4]">SW[4]</A> = INPUT();


<P> --AB1_edge_capture[4] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[4]
<P> --register power-up is low

<P><A NAME="AB1_edge_capture[4]">AB1_edge_capture[4]</A> = DFFEAS(<A HREF="#AB1L32">AB1L32</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_read_mux_out[4] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[4]
<P><A NAME="AB1_read_mux_out[4]">AB1_read_mux_out[4]</A> = (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#SW[4]">SW[4]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#AB1_edge_capture[4]">AB1_edge_capture[4]</A>))));


<P> --W1_za_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]
<P> --register power-up is low

<P><A NAME="W1_za_data[4]">W1_za_data[4]</A> = DFFEAS(<A HREF="#DRAM_DQ[4]">DRAM_DQ[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC1_wdata[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
<P> --register power-up is low

<P><A NAME="AC1_wdata[4]">AC1_wdata[4]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_td_shift[8]">AC1_td_shift[8]</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L85">AC1L85</A>);


<P> --WB1L78 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~13
<P><A NAME="WB1L78">WB1L78</A> = ( <A HREF="#S1_data_reg[4]">S1_data_reg[4]</A> & ( <A HREF="#UB1_data_out[5]">UB1_data_out[5]</A> & ( ((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[4]">WB1_shiftreg_data[4]</A>)) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>) ) ) ) # ( !<A HREF="#S1_data_reg[4]">S1_data_reg[4]</A> & ( <A HREF="#UB1_data_out[5]">UB1_data_out[5]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[4]">WB1_shiftreg_data[4]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( <A HREF="#S1_data_reg[4]">S1_data_reg[4]</A> & ( !<A HREF="#UB1_data_out[5]">UB1_data_out[5]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[4]">WB1_shiftreg_data[4]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( !<A HREF="#S1_data_reg[4]">S1_data_reg[4]</A> & ( !<A HREF="#UB1_data_out[5]">UB1_data_out[5]</A> & ( (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_data[4]">WB1_shiftreg_data[4]</A>)) ) ) );


<P> --BE1_writedata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
<P> --register power-up is low

<P><A NAME="BE1_writedata[10]">BE1_writedata[10]</A> = DFFEAS(<A HREF="#VC1L31">VC1L31</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L142 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~13
<P><A NAME="RE1L142">RE1L142</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[10]">BE1_writedata[10]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[10]">RE1_MonDReg[10]</A>));


<P> --W1_za_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]
<P> --register power-up is low

<P><A NAME="W1_za_data[6]">W1_za_data[6]</A> = DFFEAS(<A HREF="#DRAM_DQ[6]">DRAM_DQ[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SW[6] is SW[6]
<P><A NAME="SW[6]">SW[6]</A> = INPUT();


<P> --AB1_edge_capture[6] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[6]
<P> --register power-up is low

<P><A NAME="AB1_edge_capture[6]">AB1_edge_capture[6]</A> = DFFEAS(<A HREF="#AB1L33">AB1L33</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_read_mux_out[6] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[6]
<P><A NAME="AB1_read_mux_out[6]">AB1_read_mux_out[6]</A> = (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#SW[6]">SW[6]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#AB1_edge_capture[6]">AB1_edge_capture[6]</A>))));


<P> --AC1_wdata[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
<P> --register power-up is low

<P><A NAME="AC1_wdata[6]">AC1_wdata[6]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_td_shift[10]">AC1_td_shift[10]</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L85">AC1L85</A>);


<P> --WB1L79 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~14
<P><A NAME="WB1L79">WB1L79</A> = ( <A HREF="#S1_data_reg[6]">S1_data_reg[6]</A> & ( <A HREF="#UB1_data_out[7]">UB1_data_out[7]</A> & ( ((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[6]">WB1_shiftreg_data[6]</A>)) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>) ) ) ) # ( !<A HREF="#S1_data_reg[6]">S1_data_reg[6]</A> & ( <A HREF="#UB1_data_out[7]">UB1_data_out[7]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[6]">WB1_shiftreg_data[6]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( <A HREF="#S1_data_reg[6]">S1_data_reg[6]</A> & ( !<A HREF="#UB1_data_out[7]">UB1_data_out[7]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[6]">WB1_shiftreg_data[6]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( !<A HREF="#S1_data_reg[6]">S1_data_reg[6]</A> & ( !<A HREF="#UB1_data_out[7]">UB1_data_out[7]</A> & ( (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_data[6]">WB1_shiftreg_data[6]</A>)) ) ) );


<P> --SW[5] is SW[5]
<P><A NAME="SW[5]">SW[5]</A> = INPUT();


<P> --AB1_edge_capture[5] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[5]
<P> --register power-up is low

<P><A NAME="AB1_edge_capture[5]">AB1_edge_capture[5]</A> = DFFEAS(<A HREF="#AB1L34">AB1L34</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_read_mux_out[5] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[5]
<P><A NAME="AB1_read_mux_out[5]">AB1_read_mux_out[5]</A> = (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#SW[5]">SW[5]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#AB1_edge_capture[5]">AB1_edge_capture[5]</A>))));


<P> --W1_za_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]
<P> --register power-up is low

<P><A NAME="W1_za_data[5]">W1_za_data[5]</A> = DFFEAS(<A HREF="#DRAM_DQ[5]">DRAM_DQ[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC1_wdata[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
<P> --register power-up is low

<P><A NAME="AC1_wdata[5]">AC1_wdata[5]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_td_shift[9]">AC1_td_shift[9]</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L85">AC1L85</A>);


<P> --WB1L80 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~15
<P><A NAME="WB1L80">WB1L80</A> = ( <A HREF="#S1_data_reg[5]">S1_data_reg[5]</A> & ( <A HREF="#UB1_data_out[6]">UB1_data_out[6]</A> & ( ((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[5]">WB1_shiftreg_data[5]</A>)) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>) ) ) ) # ( !<A HREF="#S1_data_reg[5]">S1_data_reg[5]</A> & ( <A HREF="#UB1_data_out[6]">UB1_data_out[6]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[5]">WB1_shiftreg_data[5]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( <A HREF="#S1_data_reg[5]">S1_data_reg[5]</A> & ( !<A HREF="#UB1_data_out[6]">UB1_data_out[6]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[5]">WB1_shiftreg_data[5]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( !<A HREF="#S1_data_reg[5]">S1_data_reg[5]</A> & ( !<A HREF="#UB1_data_out[6]">UB1_data_out[6]</A> & ( (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_data[5]">WB1_shiftreg_data[5]</A>)) ) ) );


<P> --RE1_MonDReg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[9]">RE1_MonDReg[9]</A> = DFFEAS(<A HREF="#RE1L95">RE1L95</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>,  ,  ,  ,  );


<P> --BE1_writedata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
<P> --register power-up is low

<P><A NAME="BE1_writedata[9]">BE1_writedata[9]</A> = DFFEAS(<A HREF="#VC1L32">VC1L32</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L141 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~14
<P><A NAME="RE1L141">RE1L141</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[9]">BE1_writedata[9]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[9]">RE1_MonDReg[9]</A>));


<P> --BE1_writedata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
<P> --register power-up is low

<P><A NAME="BE1_writedata[24]">BE1_writedata[24]</A> = DFFEAS(<A HREF="#VC1L33">VC1L33</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L156 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~15
<P><A NAME="RE1L156">RE1L156</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[24]">BE1_writedata[24]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[24]">RE1_MonDReg[24]</A>));


<P> --BE1_byteenable[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
<P> --register power-up is low

<P><A NAME="BE1_byteenable[3]">BE1_byteenable[3]</A> = DFFEAS(<A HREF="#VC1_src_data[35]">VC1_src_data[35]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L130 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3
<P><A NAME="RE1L130">RE1L130</A> = (<A HREF="#BE1_byteenable[3]">BE1_byteenable[3]</A>) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A>);


<P> --BE1_writedata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
<P> --register power-up is low

<P><A NAME="BE1_writedata[21]">BE1_writedata[21]</A> = DFFEAS(<A HREF="#VC1L34">VC1L34</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L153 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~16
<P><A NAME="RE1L153">RE1L153</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[21]">BE1_writedata[21]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[21]">RE1_MonDReg[21]</A>));


<P> --RE1_MonDReg[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[29]">RE1_MonDReg[29]</A> = DFFEAS(<A HREF="#RE1L100">RE1L100</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>,  ,  ,  ,  );


<P> --BE1_writedata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
<P> --register power-up is low

<P><A NAME="BE1_writedata[29]">BE1_writedata[29]</A> = DFFEAS(<A HREF="#VC1L35">VC1L35</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L161 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~17
<P><A NAME="RE1L161">RE1L161</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[29]">BE1_writedata[29]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[29]">RE1_MonDReg[29]</A>));


<P> --W1_za_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]
<P> --register power-up is low

<P><A NAME="W1_za_data[9]">W1_za_data[9]</A> = DFFEAS(<A HREF="#DRAM_DQ[9]">DRAM_DQ[9]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BE1_writedata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
<P> --register power-up is low

<P><A NAME="BE1_writedata[25]">BE1_writedata[25]</A> = DFFEAS(<A HREF="#VC1L36">VC1L36</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L157 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~18
<P><A NAME="RE1L157">RE1L157</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[25]">BE1_writedata[25]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[25]">RE1_MonDReg[25]</A>));


<P> --W1_za_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]
<P> --register power-up is low

<P><A NAME="W1_za_data[2]">W1_za_data[2]</A> = DFFEAS(<A HREF="#DRAM_DQ[2]">DRAM_DQ[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BE1_writedata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
<P> --register power-up is low

<P><A NAME="BE1_writedata[22]">BE1_writedata[22]</A> = DFFEAS(<A HREF="#VC1L37">VC1L37</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L154 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~19
<P><A NAME="RE1L154">RE1L154</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[22]">BE1_writedata[22]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[22]">RE1_MonDReg[22]</A>));


<P> --BE1_writedata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
<P> --register power-up is low

<P><A NAME="BE1_writedata[23]">BE1_writedata[23]</A> = DFFEAS(<A HREF="#VC1L38">VC1L38</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L155 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~20
<P><A NAME="RE1L155">RE1L155</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[23]">BE1_writedata[23]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[23]">RE1_MonDReg[23]</A>));


<P> --BE1_writedata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
<P> --register power-up is low

<P><A NAME="BE1_writedata[26]">BE1_writedata[26]</A> = DFFEAS(<A HREF="#VC1L39">VC1L39</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L158 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~21
<P><A NAME="RE1L158">RE1L158</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[26]">BE1_writedata[26]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[26]">RE1_MonDReg[26]</A>));


<P> --W1_za_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]
<P> --register power-up is low

<P><A NAME="W1_za_data[7]">W1_za_data[7]</A> = DFFEAS(<A HREF="#DRAM_DQ[7]">DRAM_DQ[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BE1_writedata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
<P> --register power-up is low

<P><A NAME="BE1_writedata[27]">BE1_writedata[27]</A> = DFFEAS(<A HREF="#VC1L40">VC1L40</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L159 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~22
<P><A NAME="RE1L159">RE1L159</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[27]">BE1_writedata[27]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[27]">RE1_MonDReg[27]</A>));


<P> --YD1L506 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~31
<P><A NAME="YD1L506">YD1L506</A> = (!<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & ((<A HREF="#YD1_E_shift_rot_result[29]">YD1_E_shift_rot_result[29]</A>))) # (<A HREF="#YD1_R_ctrl_shift_rot_right">YD1_R_ctrl_shift_rot_right</A> & (<A HREF="#YD1_E_shift_rot_result[31]">YD1_E_shift_rot_result[31]</A>));


<P> --YD1L379 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~28
<P><A NAME="YD1L379">YD1L379</A> = ( <A HREF="#YD1L226">YD1L226</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L425">YD1L425</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[27]">YD1_E_shift_rot_result[27]</A>)))) ) ) # ( !<A HREF="#YD1L226">YD1L226</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L425">YD1L425</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[27]">YD1_E_shift_rot_result[27]</A>)))) ) );


<P> --BE1_writedata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
<P> --register power-up is low

<P><A NAME="BE1_writedata[30]">BE1_writedata[30]</A> = DFFEAS(<A HREF="#VC1L41">VC1L41</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L162 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~23
<P><A NAME="RE1L162">RE1L162</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[30]">BE1_writedata[30]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[30]">RE1_MonDReg[30]</A>));


<P> --W1_za_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]
<P> --register power-up is low

<P><A NAME="W1_za_data[10]">W1_za_data[10]</A> = DFFEAS(<A HREF="#DRAM_DQ[10]">DRAM_DQ[10]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_za_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]
<P> --register power-up is low

<P><A NAME="W1_za_data[8]">W1_za_data[8]</A> = DFFEAS(<A HREF="#DRAM_DQ[8]">DRAM_DQ[8]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BE1_writedata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
<P> --register power-up is low

<P><A NAME="BE1_writedata[28]">BE1_writedata[28]</A> = DFFEAS(<A HREF="#VC1L42">VC1L42</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L160 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~24
<P><A NAME="RE1L160">RE1L160</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[28]">BE1_writedata[28]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[28]">RE1_MonDReg[28]</A>));


<P> --BE1_writedata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
<P> --register power-up is low

<P><A NAME="BE1_writedata[17]">BE1_writedata[17]</A> = DFFEAS(<A HREF="#VC1L43">VC1L43</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L149 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~25
<P><A NAME="RE1L149">RE1L149</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[17]">BE1_writedata[17]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[17]">RE1_MonDReg[17]</A>));


<P> --W1_za_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]
<P> --register power-up is low

<P><A NAME="W1_za_data[13]">W1_za_data[13]</A> = DFFEAS(<A HREF="#DRAM_DQ[13]">DRAM_DQ[13]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BE1_writedata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
<P> --register power-up is low

<P><A NAME="BE1_writedata[19]">BE1_writedata[19]</A> = DFFEAS(<A HREF="#VC1L44">VC1L44</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L151 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~26
<P><A NAME="RE1L151">RE1L151</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[19]">BE1_writedata[19]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[19]">RE1_MonDReg[19]</A>));


<P> --RE1_MonDReg[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
<P> --register power-up is low

<P><A NAME="RE1_MonDReg[18]">RE1_MonDReg[18]</A> = DFFEAS(<A HREF="#RE1L96">RE1L96</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#RE1L50">RE1L50</A>,  ,  ,  ,  );


<P> --BE1_writedata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
<P> --register power-up is low

<P><A NAME="BE1_writedata[18]">BE1_writedata[18]</A> = DFFEAS(<A HREF="#VC1L45">VC1L45</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L150 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~27
<P><A NAME="RE1L150">RE1L150</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[18]">BE1_writedata[18]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[18]">RE1_MonDReg[18]</A>));


<P> --W1_za_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]
<P> --register power-up is low

<P><A NAME="W1_za_data[14]">W1_za_data[14]</A> = DFFEAS(<A HREF="#DRAM_DQ[14]">DRAM_DQ[14]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1L89 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
<P><A NAME="U1L89">U1L89</A> = ( <A HREF="#U1_woverflow">U1_woverflow</A> & ( ((!<A HREF="#ZC1L13">ZC1L13</A>) # ((!<A HREF="#U1L64">U1L64</A>) # (<A HREF="#HC1_b_full">HC1_b_full</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>) ) ) # ( !<A HREF="#U1_woverflow">U1_woverflow</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#ZC1L13">ZC1L13</A> & (<A HREF="#U1L64">U1L64</A> & <A HREF="#HC1_b_full">HC1_b_full</A>))) ) );


<P> --BE1_writedata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
<P> --register power-up is low

<P><A NAME="BE1_writedata[20]">BE1_writedata[20]</A> = DFFEAS(<A HREF="#VC1L46">VC1L46</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L152 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~28
<P><A NAME="RE1L152">RE1L152</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[20]">BE1_writedata[20]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[20]">RE1_MonDReg[20]</A>));


<P> --W1_za_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]
<P> --register power-up is low

<P><A NAME="W1_za_data[15]">W1_za_data[15]</A> = DFFEAS(<A HREF="#DRAM_DQ[15]">DRAM_DQ[15]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1L86 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid~1
<P><A NAME="U1L86">U1L86</A> = (!<A HREF="#U1L73">U1L73</A> & ((<A HREF="#U1_rvalid">U1_rvalid</A>))) # (<A HREF="#U1L73">U1L73</A> & (<A HREF="#HC2_b_non_empty">HC2_b_non_empty</A>));


<P> --W1_za_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]
<P> --register power-up is low

<P><A NAME="W1_za_data[1]">W1_za_data[1]</A> = DFFEAS(<A HREF="#DRAM_DQ[1]">DRAM_DQ[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BE1_writedata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
<P> --register power-up is low

<P><A NAME="BE1_writedata[7]">BE1_writedata[7]</A> = DFFEAS(<A HREF="#VC1L47">VC1L47</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L139 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~29
<P><A NAME="RE1L139">RE1L139</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[7]">BE1_writedata[7]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[7]">RE1_MonDReg[7]</A>));


<P> --BE1_writedata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
<P> --register power-up is low

<P><A NAME="BE1_writedata[6]">BE1_writedata[6]</A> = DFFEAS(<A HREF="#VC1L48">VC1L48</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L138 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~30
<P><A NAME="RE1L138">RE1L138</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[6]">BE1_writedata[6]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[6]">RE1_MonDReg[6]</A>));


<P> --SW[7] is SW[7]
<P><A NAME="SW[7]">SW[7]</A> = INPUT();


<P> --AB1_edge_capture[7] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[7]
<P> --register power-up is low

<P><A NAME="AB1_edge_capture[7]">AB1_edge_capture[7]</A> = DFFEAS(<A HREF="#AB1L35">AB1L35</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_read_mux_out[7] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[7]
<P><A NAME="AB1_read_mux_out[7]">AB1_read_mux_out[7]</A> = (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#SW[7]">SW[7]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#AB1_edge_capture[7]">AB1_edge_capture[7]</A>))));


<P> --AC1_wdata[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
<P> --register power-up is low

<P><A NAME="AC1_wdata[7]">AC1_wdata[7]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#A1L159">A1L159</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L85">AC1L85</A>);


<P> --WB1L81 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~16
<P><A NAME="WB1L81">WB1L81</A> = ( <A HREF="#S1_data_reg[7]">S1_data_reg[7]</A> & ( <A HREF="#UB1_data_out[8]">UB1_data_out[8]</A> & ( ((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[7]">WB1_shiftreg_data[7]</A>)) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>) ) ) ) # ( !<A HREF="#S1_data_reg[7]">S1_data_reg[7]</A> & ( <A HREF="#UB1_data_out[8]">UB1_data_out[8]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[7]">WB1_shiftreg_data[7]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( <A HREF="#S1_data_reg[7]">S1_data_reg[7]</A> & ( !<A HREF="#UB1_data_out[8]">UB1_data_out[8]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[7]">WB1_shiftreg_data[7]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( !<A HREF="#S1_data_reg[7]">S1_data_reg[7]</A> & ( !<A HREF="#UB1_data_out[8]">UB1_data_out[8]</A> & ( (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_data[7]">WB1_shiftreg_data[7]</A>)) ) ) );


<P> --R1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt~0
<P><A NAME="R1L16">R1L16</A> = (!<A HREF="#GB1_right_audio_fifo_read_space[7]">GB1_right_audio_fifo_read_space[7]</A> & (!<A HREF="#GB1_left_audio_fifo_read_space[7]">GB1_left_audio_fifo_read_space[7]</A> & ((!<A HREF="#GB1_left_audio_fifo_read_space[5]">GB1_left_audio_fifo_read_space[5]</A>) # (!<A HREF="#GB1_left_audio_fifo_read_space[6]">GB1_left_audio_fifo_read_space[6]</A>))));


<P> --R1L17 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt~1
<P><A NAME="R1L17">R1L17</A> = (<A HREF="#R1_read_interrupt_en">R1_read_interrupt_en</A> & ((!<A HREF="#R1L16">R1L16</A>) # ((<A HREF="#GB1_right_audio_fifo_read_space[6]">GB1_right_audio_fifo_read_space[6]</A> & <A HREF="#GB1_right_audio_fifo_read_space[5]">GB1_right_audio_fifo_read_space[5]</A>))));


<P> --UB1L12 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_error~0
<P><A NAME="UB1L12">UB1L12</A> = ((<A HREF="#UB1L7">UB1L7</A> & !<A HREF="#S1_ack">S1_ack</A>)) # (<A HREF="#UB1_auto_init_error">UB1_auto_init_error</A>);


<P> --WB1L53 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~17
<P><A NAME="WB1L53">WB1L53</A> = (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((!<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>) # (<A HREF="#S1L3">S1L3</A>)));


<P> --WB1L54 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~18
<P><A NAME="WB1L54">WB1L54</A> = (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A> & <A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>);


<P> --WB1L82 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~19
<P><A NAME="WB1L82">WB1L82</A> = ( <A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_data_reg[8]">S1_data_reg[8]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_address_for_transfer[0]">S1_address_for_transfer[0]</A> ) ) ) # ( <A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#UB1_data_out[10]">UB1_data_out[10]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#WB1_shiftreg_data[9]">WB1_shiftreg_data[9]</A> ) ) );


<P> --WB1L55 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~20
<P><A NAME="WB1L55">WB1L55</A> = ( <A HREF="#S1L64">S1L64</A> & ( <A HREF="#WB1L9">WB1L9</A> ) ) # ( !<A HREF="#S1L64">S1L64</A> & ( <A HREF="#WB1L9">WB1L9</A> ) ) # ( <A HREF="#S1L64">S1L64</A> & ( !<A HREF="#WB1L9">WB1L9</A> & ( ((<A HREF="#AD1L11">AD1L11</A> & (<A HREF="#ZC1L13">ZC1L13</A> & <A HREF="#S1L28">S1L28</A>))) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>) ) ) ) # ( !<A HREF="#S1L64">S1L64</A> & ( !<A HREF="#WB1L9">WB1L9</A> & ( <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> ) ) );


<P> --R1_write_interrupt_en is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt_en
<P> --register power-up is low

<P><A NAME="R1_write_interrupt_en">R1_write_interrupt_en</A> = DFFEAS(<A HREF="#R1L72">R1L72</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#R1L14">R1L14</A>,  ,  ,  ,  );


<P> --R1L73 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt~0
<P><A NAME="R1L73">R1L73</A> = (!<A HREF="#HB1_right_channel_fifo_write_space[7]">HB1_right_channel_fifo_write_space[7]</A> & (!<A HREF="#HB1_left_channel_fifo_write_space[7]">HB1_left_channel_fifo_write_space[7]</A> & ((!<A HREF="#HB1_left_channel_fifo_write_space[5]">HB1_left_channel_fifo_write_space[5]</A>) # (!<A HREF="#HB1_left_channel_fifo_write_space[6]">HB1_left_channel_fifo_write_space[6]</A>))));


<P> --R1L74 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt~1
<P><A NAME="R1L74">R1L74</A> = (<A HREF="#R1_write_interrupt_en">R1_write_interrupt_en</A> & ((!<A HREF="#R1L73">R1L73</A>) # ((<A HREF="#HB1_right_channel_fifo_write_space[5]">HB1_right_channel_fifo_write_space[5]</A> & <A HREF="#HB1_right_channel_fifo_write_space[6]">HB1_right_channel_fifo_write_space[6]</A>))));


<P> --U1L62 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac~0
<P><A NAME="U1L62">U1L62</A> = (!<A HREF="#AC1L52Q">AC1L52Q</A> & !<A HREF="#AC1L50Q">AC1L50Q</A>);


<P> --U1L63 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac~1
<P><A NAME="U1L63">U1L63</A> = ( <A HREF="#U1_ac">U1_ac</A> & ( <A HREF="#U1L62">U1L62</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A>) # ((!<A HREF="#ZC1L13">ZC1L13</A>) # ((!<A HREF="#U1L64">U1L64</A>) # (!<A HREF="#YD1_d_writedata[10]">YD1_d_writedata[10]</A>))) ) ) ) # ( <A HREF="#U1_ac">U1_ac</A> & ( !<A HREF="#U1L62">U1L62</A> ) ) # ( !<A HREF="#U1_ac">U1_ac</A> & ( !<A HREF="#U1L62">U1L62</A> ) );


<P> --W1_za_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]
<P> --register power-up is low

<P><A NAME="W1_za_data[11]">W1_za_data[11]</A> = DFFEAS(<A HREF="#DRAM_DQ[11]">DRAM_DQ[11]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_za_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]
<P> --register power-up is low

<P><A NAME="W1_za_data[12]">W1_za_data[12]</A> = DFFEAS(<A HREF="#DRAM_DQ[12]">DRAM_DQ[12]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YD1L396 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
<P><A NAME="YD1L396">YD1L396</A> = ( <A HREF="#YD1L609">YD1L609</A> & ( (!<A HREF="#YD1L590">YD1L590</A> & (!<A HREF="#YD1L592">YD1L592</A> & !<A HREF="#YD1L593">YD1L593</A>)) ) ) # ( !<A HREF="#YD1L609">YD1L609</A> & ( (!<A HREF="#YD1L592">YD1L592</A> & (!<A HREF="#YD1L593">YD1L593</A> & ((!<A HREF="#YD1L590">YD1L590</A>) # (!<A HREF="#YD1L607">YD1L607</A>)))) ) );


<P> --YD1L397 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
<P><A NAME="YD1L397">YD1L397</A> = (<A HREF="#YD1_R_valid">YD1_R_valid</A> & (((!<A HREF="#YD1L396">YD1L396</A>) # (<A HREF="#YD1L604">YD1L604</A>)) # (<A HREF="#YD1L598">YD1L598</A>)));


<P> --YD1L381 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~29
<P><A NAME="YD1L381">YD1L381</A> = ( <A HREF="#YD1L230">YD1L230</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L427">YD1L427</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[29]">YD1_E_shift_rot_result[29]</A>)))) ) ) # ( !<A HREF="#YD1L230">YD1L230</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & (<A HREF="#YD1L427">YD1L427</A>))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[29]">YD1_E_shift_rot_result[29]</A>)))) ) );


<P> --YD1L380 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~30
<P><A NAME="YD1L380">YD1L380</A> = ( <A HREF="#YD1L234">YD1L234</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A>) # ((<A HREF="#YD1L426">YD1L426</A>)))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[28]">YD1_E_shift_rot_result[28]</A>)))) ) ) # ( !<A HREF="#YD1L234">YD1L234</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & (<A HREF="#YD1L426">YD1L426</A>))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & (((<A HREF="#YD1_E_shift_rot_result[28]">YD1_E_shift_rot_result[28]</A>)))) ) );


<P> --YD1L383 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~31
<P><A NAME="YD1L383">YD1L383</A> = ( <A HREF="#YD1_E_shift_rot_result[31]">YD1_E_shift_rot_result[31]</A> & ( ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L218">YD1L218</A>))) # (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & (<A HREF="#YD1L429">YD1L429</A>))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#YD1_E_shift_rot_result[31]">YD1_E_shift_rot_result[31]</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L218">YD1L218</A>))) # (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & (<A HREF="#YD1L429">YD1L429</A>)))) ) );


<P> --YD1L382 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~32
<P><A NAME="YD1L382">YD1L382</A> = ( <A HREF="#YD1_E_shift_rot_result[30]">YD1_E_shift_rot_result[30]</A> & ( ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L222">YD1L222</A>))) # (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & (<A HREF="#YD1L428">YD1L428</A>))) # (<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#YD1_E_shift_rot_result[30]">YD1_E_shift_rot_result[30]</A> & ( (!<A HREF="#YD1_R_ctrl_shift_rot">YD1_R_ctrl_shift_rot</A> & ((!<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & ((<A HREF="#YD1L222">YD1L222</A>))) # (<A HREF="#YD1_R_ctrl_logic">YD1_R_ctrl_logic</A> & (<A HREF="#YD1L428">YD1L428</A>)))) ) );


<P> --UE1L73 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
<P><A NAME="UE1L73">UE1L73</A> = ( <A HREF="#RE1_MonDReg[17]">RE1_MonDReg[17]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#A1L165">A1L165</A>) # ((<A HREF="#GE1_break_readreg[17]">GE1_break_readreg[17]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[19]">UE1_sr[19]</A>)))) ) ) # ( !<A HREF="#RE1_MonDReg[17]">RE1_MonDReg[17]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[17]">GE1_break_readreg[17]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[19]">UE1_sr[19]</A>)))) ) );


<P> --TE1_jdo[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
<P> --register power-up is low

<P><A NAME="TE1_jdo[16]">TE1_jdo[16]</A> = DFFEAS(<A HREF="#UE1_sr[16]">UE1_sr[16]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --RE1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6
<P><A NAME="RE1L87">RE1L87</A> = (!<A HREF="#RE1_MonAReg[3]">RE1_MonAReg[3]</A> & (!<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & (!<A HREF="#RE1_MonAReg[2]">RE1_MonAReg[2]</A> $ (<A HREF="#RE1_MonAReg[4]">RE1_MonAReg[4]</A>))));


<P> --RE1L88 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7
<P><A NAME="RE1L88">RE1L88</A> = ( <A HREF="#RE1L87">RE1L87</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>) # (<A HREF="#TE1_jdo[19]">TE1_jdo[19]</A>) ) ) # ( !<A HREF="#RE1L87">RE1L87</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & ((<A HREF="#CF1_q_a[16]">CF1_q_a[16]</A>)))) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (((<A HREF="#TE1_jdo[19]">TE1_jdo[19]</A>)))) ) );


<P> --W1_rd_valid[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]
<P> --register power-up is low

<P><A NAME="W1_rd_valid[1]">W1_rd_valid[1]</A> = DFFEAS(<A HREF="#W1_rd_valid[0]">W1_rd_valid[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC8L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always4~0
<P><A NAME="NC8L5">NC8L5</A> = (!<A HREF="#NC8_mem_used[4]">NC8_mem_used[4]</A>) # (<A HREF="#MC8L2">MC8L2</A>);


<P> --NC8_mem[5][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]
<P> --register power-up is low

<P><A NAME="NC8_mem[5][52]">NC8_mem[5][52]</A> = DFFEAS(<A HREF="#NC8L41">NC8L41</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC8L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]~4
<P><A NAME="NC8L35">NC8L35</A> = (!<A HREF="#NC8L5">NC8L5</A> & (((<A HREF="#NC8_mem[4][52]">NC8_mem[4][52]</A>)))) # (<A HREF="#NC8L5">NC8L5</A> & ((!<A HREF="#NC8_mem_used[5]">NC8_mem_used[5]</A>) # ((<A HREF="#NC8_mem[5][52]">NC8_mem[5][52]</A>))));


<P> --AB1_d2_data_in[0] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[0]
<P> --register power-up is low

<P><A NAME="AB1_d2_data_in[0]">AB1_d2_data_in[0]</A> = DFFEAS(<A HREF="#AB1_d1_data_in[0]">AB1_d1_data_in[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_d1_data_in[0] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[0]
<P> --register power-up is low

<P><A NAME="AB1_d1_data_in[0]">AB1_d1_data_in[0]</A> = DFFEAS(<A HREF="#SW[0]">SW[0]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1L28 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture_wr_strobe~0
<P><A NAME="AB1L28">AB1L28</A> = (<A HREF="#AC1_rst1">AC1_rst1</A> & (<A HREF="#ZC1L13">ZC1L13</A> & (<A HREF="#S1L1">S1L1</A> & !<A HREF="#PC7_wait_latency_counter[0]">PC7_wait_latency_counter[0]</A>)));


<P> --AB1L29 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture_wr_strobe~1
<P><A NAME="AB1L29">AB1L29</A> = ( <A HREF="#AB1L28">AB1L28</A> & ( (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L9">AD1L9</A> & (!<A HREF="#NC7_mem_used[1]">NC7_mem_used[1]</A> & !<A HREF="#PC7_wait_latency_counter[1]">PC7_wait_latency_counter[1]</A>))) ) );


<P> --AB1L30 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~0
<P><A NAME="AB1L30">AB1L30</A> = (!<A HREF="#AB1L29">AB1L29</A> & (((!<A HREF="#AB1_d2_data_in[0]">AB1_d2_data_in[0]</A> & <A HREF="#AB1_d1_data_in[0]">AB1_d1_data_in[0]</A>)) # (<A HREF="#AB1_edge_capture[0]">AB1_edge_capture[0]</A>)));


<P> --NB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~0
<P><A NAME="NB2L1">NB2L1</A> = ( <A HREF="#SB2_counter_reg_bit[2]">SB2_counter_reg_bit[2]</A> & ( (<A HREF="#SB2_counter_reg_bit[3]">SB2_counter_reg_bit[3]</A> & (<A HREF="#SB2_counter_reg_bit[6]">SB2_counter_reg_bit[6]</A> & (<A HREF="#SB2_counter_reg_bit[5]">SB2_counter_reg_bit[5]</A> & <A HREF="#SB2_counter_reg_bit[4]">SB2_counter_reg_bit[4]</A>))) ) );


<P> --NB2L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~1
<P><A NAME="NB2L2">NB2L2</A> = ( <A HREF="#GB1L1">GB1L1</A> & ( (!<A HREF="#NB2_full_dff">NB2_full_dff</A> & ((!<A HREF="#SB2_counter_reg_bit[0]">SB2_counter_reg_bit[0]</A>) # ((!<A HREF="#SB2_counter_reg_bit[1]">SB2_counter_reg_bit[1]</A>) # (!<A HREF="#NB2L1">NB2L1</A>)))) ) ) # ( !<A HREF="#GB1L1">GB1L1</A> & ( !<A HREF="#NB2_full_dff">NB2_full_dff</A> ) );


<P> --NB2L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~2
<P><A NAME="NB2L3">NB2L3</A> = ( <A HREF="#GB1L3">GB1L3</A> & ( !<A HREF="#NB2L2">NB2L2</A> & ( (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A>) # ((!<A HREF="#AD1L10">AD1L10</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # (<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A>))) ) ) ) # ( !<A HREF="#GB1L3">GB1L3</A> & ( !<A HREF="#NB2L2">NB2L2</A> ) );


<P> --R1L9 is nios_system:NiosII|nios_system_audio_0:audio_0|done_adc_channel_sync~0
<P><A NAME="R1L9">R1L9</A> = ((<A HREF="#FB2_cur_test_clk">FB2_cur_test_clk</A> & !<A HREF="#FB2_last_test_clk">FB2_last_test_clk</A>)) # (<A HREF="#R1_done_adc_channel_sync">R1_done_adc_channel_sync</A>);


<P> --AUD_ADCDAT is AUD_ADCDAT
<P><A NAME="AUD_ADCDAT">AUD_ADCDAT</A> = INPUT();


<P> --GB1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[9]~0
<P><A NAME="GB1L19">GB1L19</A> = ((!<A HREF="#FB1_last_test_clk">FB1_last_test_clk</A> & (<A HREF="#FB1_cur_test_clk">FB1_cur_test_clk</A> & <A HREF="#KB1_counting">KB1_counting</A>))) # (<A HREF="#R1L7">R1L7</A>);


<P> --TB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0
<P><A NAME="TB2L1">TB2L1</A> = (<A HREF="#GB1L1">GB1L1</A>) # (<A HREF="#R1L7">R1L7</A>);


<P> --GB1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~5
<P><A NAME="GB1L6">GB1L6</A> = ( <A HREF="#GB1L3">GB1L3</A> & ( (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (!<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A> & <A HREF="#GB1L2">GB1L2</A>))) ) );


<P> --NB2L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0
<P><A NAME="NB2L11">NB2L11</A> = (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L6">GB1L6</A> & (<A HREF="#NB2_low_addressa[0]">NB2_low_addressa[0]</A>)) # (<A HREF="#GB1L6">GB1L6</A> & ((!<A HREF="#NB2_rd_ptr_lsb">NB2_rd_ptr_lsb</A>)))));


<P> --NB2_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff
<P> --register power-up is low

<P><A NAME="NB2_usedw_is_1_dff">NB2_usedw_is_1_dff</A> = DFFEAS(<A HREF="#NB2L38">NB2L38</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB2_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff
<P> --register power-up is low

<P><A NAME="NB2_usedw_is_0_dff">NB2_usedw_is_0_dff</A> = DFFEAS(<A HREF="#NB2L37">NB2L37</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB2L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0
<P><A NAME="NB2L7">NB2L7</A> = ( <A HREF="#NB2_usedw_is_0_dff">NB2_usedw_is_0_dff</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L6">GB1L6</A>) # (!<A HREF="#NB2_usedw_is_1_dff">NB2_usedw_is_1_dff</A>))) ) ) # ( !<A HREF="#NB2_usedw_is_0_dff">NB2_usedw_is_0_dff</A> & ( (<A HREF="#GB1L6">GB1L6</A> & (!<A HREF="#R1L7">R1L7</A> & (!<A HREF="#GB1L1">GB1L1</A> & !<A HREF="#NB2_usedw_is_1_dff">NB2_usedw_is_1_dff</A>))) ) );


<P> --NB2L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0
<P><A NAME="NB2L32">NB2L32</A> = (!<A HREF="#NB2_rd_ptr_lsb">NB2_rd_ptr_lsb</A> & !<A HREF="#R1L7">R1L7</A>);


<P> --NB2L33 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1
<P><A NAME="NB2L33">NB2L33</A> = ( <A HREF="#GB1L3">GB1L3</A> & ( <A HREF="#R1L7">R1L7</A> ) ) # ( !<A HREF="#GB1L3">GB1L3</A> & ( <A HREF="#R1L7">R1L7</A> ) ) # ( <A HREF="#GB1L3">GB1L3</A> & ( !<A HREF="#R1L7">R1L7</A> & ( (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (!<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A> & <A HREF="#GB1L2">GB1L2</A>))) ) ) );


<P> --RB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0
<P><A NAME="RB2L1">RB2L1</A> = ( <A HREF="#R1L7">R1L7</A> ) # ( !<A HREF="#R1L7">R1L7</A> & ( (<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & (<A HREF="#GB1L3">GB1L3</A> & !<A HREF="#NB2_rd_ptr_lsb">NB2_rd_ptr_lsb</A>))) ) );


<P> --NB2L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1
<P><A NAME="NB2L13">NB2L13</A> = (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L6">GB1L6</A> & ((<A HREF="#NB2_low_addressa[1]">NB2_low_addressa[1]</A>))) # (<A HREF="#GB1L6">GB1L6</A> & (<A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A>))));


<P> --NB2L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2
<P><A NAME="NB2L15">NB2L15</A> = (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L6">GB1L6</A> & ((<A HREF="#NB2_low_addressa[2]">NB2_low_addressa[2]</A>))) # (<A HREF="#GB1L6">GB1L6</A> & (<A HREF="#RB2_counter_reg_bit[1]">RB2_counter_reg_bit[1]</A>))));


<P> --NB2L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3
<P><A NAME="NB2L17">NB2L17</A> = (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L6">GB1L6</A> & ((<A HREF="#NB2_low_addressa[3]">NB2_low_addressa[3]</A>))) # (<A HREF="#GB1L6">GB1L6</A> & (<A HREF="#RB2_counter_reg_bit[2]">RB2_counter_reg_bit[2]</A>))));


<P> --NB2L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4
<P><A NAME="NB2L19">NB2L19</A> = (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L6">GB1L6</A> & ((<A HREF="#NB2_low_addressa[4]">NB2_low_addressa[4]</A>))) # (<A HREF="#GB1L6">GB1L6</A> & (<A HREF="#RB2_counter_reg_bit[3]">RB2_counter_reg_bit[3]</A>))));


<P> --NB2L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5
<P><A NAME="NB2L21">NB2L21</A> = (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L6">GB1L6</A> & ((<A HREF="#NB2_low_addressa[5]">NB2_low_addressa[5]</A>))) # (<A HREF="#GB1L6">GB1L6</A> & (<A HREF="#RB2_counter_reg_bit[4]">RB2_counter_reg_bit[4]</A>))));


<P> --NB2L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6
<P><A NAME="NB2L23">NB2L23</A> = (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L6">GB1L6</A> & ((<A HREF="#NB2_low_addressa[6]">NB2_low_addressa[6]</A>))) # (<A HREF="#GB1L6">GB1L6</A> & (<A HREF="#RB2_counter_reg_bit[5]">RB2_counter_reg_bit[5]</A>))));


<P> --NB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~0
<P><A NAME="NB1L1">NB1L1</A> = ( <A HREF="#SB1_counter_reg_bit[0]">SB1_counter_reg_bit[0]</A> & ( (<A HREF="#SB1_counter_reg_bit[4]">SB1_counter_reg_bit[4]</A> & (<A HREF="#SB1_counter_reg_bit[3]">SB1_counter_reg_bit[3]</A> & (<A HREF="#SB1_counter_reg_bit[2]">SB1_counter_reg_bit[2]</A> & <A HREF="#SB1_counter_reg_bit[1]">SB1_counter_reg_bit[1]</A>))) ) );


<P> --NB1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~1
<P><A NAME="NB1L2">NB1L2</A> = ( <A HREF="#NB1L1">NB1L1</A> & ( (!<A HREF="#NB1_full_dff">NB1_full_dff</A> & ((!<A HREF="#SB1_counter_reg_bit[6]">SB1_counter_reg_bit[6]</A>) # ((!<A HREF="#SB1_counter_reg_bit[5]">SB1_counter_reg_bit[5]</A>) # (!<A HREF="#GB1L4">GB1L4</A>)))) ) ) # ( !<A HREF="#NB1L1">NB1L1</A> & ( !<A HREF="#NB1_full_dff">NB1_full_dff</A> ) );


<P> --NB1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~2
<P><A NAME="NB1L3">NB1L3</A> = ( <A HREF="#GB1L5">GB1L5</A> & ( !<A HREF="#NB1L2">NB1L2</A> & ( (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A>) # ((!<A HREF="#AD1L10">AD1L10</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # (<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A>))) ) ) ) # ( !<A HREF="#GB1L5">GB1L5</A> & ( !<A HREF="#NB1L2">NB1L2</A> ) );


<P> --TB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0
<P><A NAME="TB1L1">TB1L1</A> = (<A HREF="#GB1L4">GB1L4</A>) # (<A HREF="#R1L7">R1L7</A>);


<P> --GB1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~6
<P><A NAME="GB1L7">GB1L7</A> = ( <A HREF="#GB1L5">GB1L5</A> & ( (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (!<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A> & <A HREF="#GB1L2">GB1L2</A>))) ) );


<P> --NB1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0
<P><A NAME="NB1L11">NB1L11</A> = (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L7">GB1L7</A> & (<A HREF="#NB1_low_addressa[0]">NB1_low_addressa[0]</A>)) # (<A HREF="#GB1L7">GB1L7</A> & ((!<A HREF="#NB1_rd_ptr_lsb">NB1_rd_ptr_lsb</A>)))));


<P> --NB1_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff
<P> --register power-up is low

<P><A NAME="NB1_usedw_is_1_dff">NB1_usedw_is_1_dff</A> = DFFEAS(<A HREF="#NB1L38">NB1L38</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB1_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff
<P> --register power-up is low

<P><A NAME="NB1_usedw_is_0_dff">NB1_usedw_is_0_dff</A> = DFFEAS(<A HREF="#NB1L37">NB1L37</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --NB1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0
<P><A NAME="NB1L7">NB1L7</A> = ( <A HREF="#NB1_usedw_is_0_dff">NB1_usedw_is_0_dff</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L7">GB1L7</A>) # (!<A HREF="#NB1_usedw_is_1_dff">NB1_usedw_is_1_dff</A>))) ) ) # ( !<A HREF="#NB1_usedw_is_0_dff">NB1_usedw_is_0_dff</A> & ( (<A HREF="#GB1L7">GB1L7</A> & (!<A HREF="#R1L7">R1L7</A> & (!<A HREF="#GB1L4">GB1L4</A> & !<A HREF="#NB1_usedw_is_1_dff">NB1_usedw_is_1_dff</A>))) ) );


<P> --NB1L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0
<P><A NAME="NB1L32">NB1L32</A> = (!<A HREF="#NB1_rd_ptr_lsb">NB1_rd_ptr_lsb</A> & !<A HREF="#R1L7">R1L7</A>);


<P> --NB1L33 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1
<P><A NAME="NB1L33">NB1L33</A> = ( <A HREF="#GB1L5">GB1L5</A> & ( <A HREF="#R1L7">R1L7</A> ) ) # ( !<A HREF="#GB1L5">GB1L5</A> & ( <A HREF="#R1L7">R1L7</A> ) ) # ( <A HREF="#GB1L5">GB1L5</A> & ( !<A HREF="#R1L7">R1L7</A> & ( (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (!<A HREF="#NC1_mem_used[1]">NC1_mem_used[1]</A> & <A HREF="#GB1L2">GB1L2</A>))) ) ) );


<P> --RB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0
<P><A NAME="RB1L1">RB1L1</A> = ( <A HREF="#R1L7">R1L7</A> ) # ( !<A HREF="#R1L7">R1L7</A> & ( (<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & (<A HREF="#GB1L5">GB1L5</A> & !<A HREF="#NB1_rd_ptr_lsb">NB1_rd_ptr_lsb</A>))) ) );


<P> --NB1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1
<P><A NAME="NB1L13">NB1L13</A> = (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L7">GB1L7</A> & ((<A HREF="#NB1_low_addressa[1]">NB1_low_addressa[1]</A>))) # (<A HREF="#GB1L7">GB1L7</A> & (<A HREF="#RB1_counter_reg_bit[0]">RB1_counter_reg_bit[0]</A>))));


<P> --NB1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2
<P><A NAME="NB1L15">NB1L15</A> = (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L7">GB1L7</A> & ((<A HREF="#NB1_low_addressa[2]">NB1_low_addressa[2]</A>))) # (<A HREF="#GB1L7">GB1L7</A> & (<A HREF="#RB1_counter_reg_bit[1]">RB1_counter_reg_bit[1]</A>))));


<P> --NB1L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3
<P><A NAME="NB1L17">NB1L17</A> = (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L7">GB1L7</A> & ((<A HREF="#NB1_low_addressa[3]">NB1_low_addressa[3]</A>))) # (<A HREF="#GB1L7">GB1L7</A> & (<A HREF="#RB1_counter_reg_bit[2]">RB1_counter_reg_bit[2]</A>))));


<P> --NB1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4
<P><A NAME="NB1L19">NB1L19</A> = (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L7">GB1L7</A> & ((<A HREF="#NB1_low_addressa[4]">NB1_low_addressa[4]</A>))) # (<A HREF="#GB1L7">GB1L7</A> & (<A HREF="#RB1_counter_reg_bit[3]">RB1_counter_reg_bit[3]</A>))));


<P> --NB1L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5
<P><A NAME="NB1L21">NB1L21</A> = (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L7">GB1L7</A> & ((<A HREF="#NB1_low_addressa[5]">NB1_low_addressa[5]</A>))) # (<A HREF="#GB1L7">GB1L7</A> & (<A HREF="#RB1_counter_reg_bit[4]">RB1_counter_reg_bit[4]</A>))));


<P> --NB1L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6
<P><A NAME="NB1L23">NB1L23</A> = (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L7">GB1L7</A> & ((<A HREF="#NB1_low_addressa[6]">NB1_low_addressa[6]</A>))) # (<A HREF="#GB1L7">GB1L7</A> & (<A HREF="#RB1_counter_reg_bit[5]">RB1_counter_reg_bit[5]</A>))));


<P> --SB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0
<P><A NAME="SB2L1">SB2L1</A> = ( <A HREF="#GB1L1">GB1L1</A> & ( (!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # ((!<A HREF="#GB1L3">GB1L3</A>) # (<A HREF="#R1L7">R1L7</A>))) ) ) # ( !<A HREF="#GB1L1">GB1L1</A> & ( ((<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & <A HREF="#GB1L3">GB1L3</A>))) # (<A HREF="#R1L7">R1L7</A>) ) );


<P> --R1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|clear_read_fifos~0
<P><A NAME="R1L3">R1L3</A> = (!<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> & <A HREF="#YD1_d_writedata[2]">YD1_d_writedata[2]</A>);


<P> --WB1L83 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~21
<P><A NAME="WB1L83">WB1L83</A> = ( <A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_address_for_transfer[6]">S1_address_for_transfer[6]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_address_for_transfer[7]">S1_address_for_transfer[7]</A> ) ) ) # ( <A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#UB1_data_out[17]">UB1_data_out[17]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#WB1_shiftreg_data[16]">WB1_shiftreg_data[16]</A> ) ) );


<P> --WB1L22 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data~0
<P><A NAME="WB1L22">WB1L22</A> = (!<A HREF="#ZB1_middle_of_high_level">ZB1_middle_of_high_level</A> & (((<A HREF="#WB1_new_data">WB1_new_data</A>)))) # (<A HREF="#ZB1_middle_of_high_level">ZB1_middle_of_high_level</A> & ((!<A HREF="#WB1_s_serial_protocol.STATE_4_TRANSFER">WB1_s_serial_protocol.STATE_4_TRANSFER</A> & ((<A HREF="#WB1_new_data">WB1_new_data</A>))) # (<A HREF="#WB1_s_serial_protocol.STATE_4_TRANSFER">WB1_s_serial_protocol.STATE_4_TRANSFER</A> & (<A HREF="#FPGA_I2C_SDAT">FPGA_I2C_SDAT</A>))));


<P> --S1L62 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer~0
<P><A NAME="S1L62">S1L62</A> = (!<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & !<A HREF="#S1_s_serial_transfer.STATE_1_PRE_WRITE">S1_s_serial_transfer.STATE_1_PRE_WRITE</A>);


<P> --S1L116 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~1
<P><A NAME="S1L116">S1L116</A> = (((<A HREF="#S1_s_serial_transfer.STATE_4_PRE_READ">S1_s_serial_transfer.STATE_4_PRE_READ</A>) # (<A HREF="#S1_s_serial_transfer.STATE_1_PRE_WRITE">S1_s_serial_transfer.STATE_1_PRE_WRITE</A>)) # (<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A>)) # (<A HREF="#S1_internal_reset">S1_internal_reset</A>);


<P> --S1L43 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0]~0
<P><A NAME="S1L43">S1L43</A> = ( <A HREF="#S1L1">S1L1</A> & ( <A HREF="#S1L118">S1L118</A> & ( <A HREF="#S1_internal_reset">S1_internal_reset</A> ) ) ) # ( !<A HREF="#S1L1">S1L1</A> & ( <A HREF="#S1L118">S1L118</A> & ( <A HREF="#S1_internal_reset">S1_internal_reset</A> ) ) ) # ( <A HREF="#S1L1">S1L1</A> & ( !<A HREF="#S1L118">S1L118</A> & ( ((<A HREF="#YD1_d_byteenable[0]">YD1_d_byteenable[0]</A> & (<A HREF="#S1L29">S1L29</A> & <A HREF="#S1_s_serial_transfer.STATE_1_PRE_WRITE">S1_s_serial_transfer.STATE_1_PRE_WRITE</A>))) # (<A HREF="#S1_internal_reset">S1_internal_reset</A>) ) ) ) # ( !<A HREF="#S1L1">S1L1</A> & ( !<A HREF="#S1L118">S1L118</A> & ( <A HREF="#S1_internal_reset">S1_internal_reset</A> ) ) );


<P> --TE1_jdo[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
<P> --register power-up is low

<P><A NAME="TE1_jdo[7]">TE1_jdo[7]</A> = DFFEAS(<A HREF="#UE1_sr[7]">UE1_sr[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --RE1L89 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8
<P><A NAME="RE1L89">RE1L89</A> = ( <A HREF="#TE1_jdo[7]">TE1_jdo[7]</A> & ( (((<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & <A HREF="#CF1_q_a[4]">CF1_q_a[4]</A>)) # (<A HREF="#RE1L83">RE1L83</A>)) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>) ) ) # ( !<A HREF="#TE1_jdo[7]">TE1_jdo[7]</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (((<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & <A HREF="#CF1_q_a[4]">CF1_q_a[4]</A>)) # (<A HREF="#RE1L83">RE1L83</A>))) ) );


<P> --VC1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~6
<P><A NAME="VC1L21">VC1L21</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[4]">YD1_d_writedata[4]</A>);


<P> --AC1_jupdate is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
<P> --register power-up is low

<P><A NAME="AC1_jupdate">AC1_jupdate</A> = AMPP_FUNCTION(!<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L20">AC1L20</A>, !<A HREF="#A1L150">A1L150</A>);


<P> --AC1_write is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
<P> --register power-up is low

<P><A NAME="AC1_write">AC1_write</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L99">AC1L99</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L85">AC1L85</A>);


<P> --EB1L49 is nios_system:NiosII|nios_system_timer_0:timer_0|force_reload~0
<P><A NAME="EB1L49">EB1L49</A> = (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & <A HREF="#EB1L71">EB1L71</A>));


<P> --UE1L74 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
<P><A NAME="UE1L74">UE1L74</A> = ( <A HREF="#RE1_MonDReg[21]">RE1_MonDReg[21]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#A1L165">A1L165</A>) # ((<A HREF="#GE1_break_readreg[21]">GE1_break_readreg[21]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[23]">UE1_sr[23]</A>)))) ) ) # ( !<A HREF="#RE1_MonDReg[21]">RE1_MonDReg[21]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[21]">GE1_break_readreg[21]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[23]">UE1_sr[23]</A>)))) ) );


<P> --TE1_jdo[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
<P> --register power-up is low

<P><A NAME="TE1_jdo[22]">TE1_jdo[22]</A> = DFFEAS(<A HREF="#UE1_sr[22]">UE1_sr[22]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UE1L75 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
<P><A NAME="UE1L75">UE1L75</A> = ( <A HREF="#RE1_MonDReg[18]">RE1_MonDReg[18]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#A1L165">A1L165</A>) # ((<A HREF="#GE1_break_readreg[18]">GE1_break_readreg[18]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[20]">UE1_sr[20]</A>)))) ) ) # ( !<A HREF="#RE1_MonDReg[18]">RE1_MonDReg[18]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[18]">GE1_break_readreg[18]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[20]">UE1_sr[20]</A>)))) ) );


<P> --GF2_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
<P> --register power-up is low

<P><A NAME="GF2_altera_reset_synchronizer_int_chain[1]">GF2_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#GF2L4">GF2L4</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VC1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~7
<P><A NAME="VC1L22">VC1L22</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[2]">YD1_d_writedata[2]</A>);


<P> --EB1_readdata[1] is nios_system:NiosII|nios_system_timer_0:timer_0|readdata[1]
<P> --register power-up is low

<P><A NAME="EB1_readdata[1]">EB1_readdata[1]</A> = DFFEAS(<A HREF="#EB1L73">EB1L73</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XC1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~15
<P><A NAME="XC1L35">XC1L35</A> = ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[1]">NC9_out_payload[1]</A>)) # (<A HREF="#XC1_data_reg[1]">XC1_data_reg[1]</A>);


<P> --AB1_readdata[1] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[1]
<P> --register power-up is low

<P><A NAME="AB1_readdata[1]">AB1_readdata[1]</A> = DFFEAS(<A HREF="#AB1_read_mux_out[1]">AB1_read_mux_out[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --R1L69 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~18
<P><A NAME="R1L69">R1L69</A> = ( <A HREF="#GB1_right_audio_fifo_read_space[1]">GB1_right_audio_fifo_read_space[1]</A> & ( <A HREF="#R1_write_interrupt_en">R1_write_interrupt_en</A> & ( (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((<A HREF="#QB1_q_b[1]">QB1_q_b[1]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#QB2_q_b[1]">QB2_q_b[1]</A>))) ) ) ) # ( !<A HREF="#GB1_right_audio_fifo_read_space[1]">GB1_right_audio_fifo_read_space[1]</A> & ( <A HREF="#R1_write_interrupt_en">R1_write_interrupt_en</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB1_q_b[1]">QB1_q_b[1]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#QB2_q_b[1]">QB2_q_b[1]</A>))) ) ) ) # ( <A HREF="#GB1_right_audio_fifo_read_space[1]">GB1_right_audio_fifo_read_space[1]</A> & ( !<A HREF="#R1_write_interrupt_en">R1_write_interrupt_en</A> & ( (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#QB1_q_b[1]">QB1_q_b[1]</A>)))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A>) # ((<A HREF="#QB2_q_b[1]">QB2_q_b[1]</A>)))) ) ) ) # ( !<A HREF="#GB1_right_audio_fifo_read_space[1]">GB1_right_audio_fifo_read_space[1]</A> & ( !<A HREF="#R1_write_interrupt_en">R1_write_interrupt_en</A> & ( (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & ((<A HREF="#QB1_q_b[1]">QB1_q_b[1]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#QB2_q_b[1]">QB2_q_b[1]</A>)))) ) ) );


<P> --S1_control_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[1]
<P> --register power-up is low

<P><A NAME="S1_control_reg[1]">S1_control_reg[1]</A> = DFFEAS(<A HREF="#S1L40">S1L40</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#S1L32">S1L32</A>,  ,  ,  ,  );


<P> --S1L90 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~13
<P><A NAME="S1L90">S1L90</A> = ( <A HREF="#S1_readdata[1]">S1_readdata[1]</A> & ( <A HREF="#S1L91">S1L91</A> ) ) # ( !<A HREF="#S1_readdata[1]">S1_readdata[1]</A> & ( <A HREF="#S1L91">S1L91</A> & ( (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & (<A HREF="#AD1L10">AD1L10</A> & (<A HREF="#ZC1L12">ZC1L12</A> & <A HREF="#S1L28">S1L28</A>))) ) ) ) # ( <A HREF="#S1_readdata[1]">S1_readdata[1]</A> & ( !<A HREF="#S1L91">S1L91</A> & ( ((!<A HREF="#AD1L10">AD1L10</A>) # ((!<A HREF="#ZC1L12">ZC1L12</A>) # (!<A HREF="#S1L28">S1L28</A>))) # (<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A>) ) ) );


<P> --SW[2] is SW[2]
<P><A NAME="SW[2]">SW[2]</A> = INPUT();


<P> --AB1_edge_capture[2] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[2]
<P> --register power-up is low

<P><A NAME="AB1_edge_capture[2]">AB1_edge_capture[2]</A> = DFFEAS(<A HREF="#AB1L36">AB1L36</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_read_mux_out[2] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[2]
<P><A NAME="AB1_read_mux_out[2]">AB1_read_mux_out[2]</A> = (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#SW[2]">SW[2]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#AB1_edge_capture[2]">AB1_edge_capture[2]</A>))));


<P> --AC1_wdata[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
<P> --register power-up is low

<P><A NAME="AC1_wdata[2]">AC1_wdata[2]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_td_shift[6]">AC1_td_shift[6]</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L85">AC1L85</A>);


<P> --S1L39 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~3
<P><A NAME="S1L39">S1L39</A> = (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & <A HREF="#YD1_d_writedata[2]">YD1_d_writedata[2]</A>);


<P> --S1L32 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[1]~4
<P><A NAME="S1L32">S1L32</A> = ( <A HREF="#S1L117">S1L117</A> & ( <A HREF="#S1L118">S1L118</A> & ( <A HREF="#S1_internal_reset">S1_internal_reset</A> ) ) ) # ( !<A HREF="#S1L117">S1L117</A> & ( <A HREF="#S1L118">S1L118</A> & ( <A HREF="#S1_internal_reset">S1_internal_reset</A> ) ) ) # ( <A HREF="#S1L117">S1L117</A> & ( !<A HREF="#S1L118">S1L118</A> & ( <A HREF="#S1_internal_reset">S1_internal_reset</A> ) ) ) # ( !<A HREF="#S1L117">S1L117</A> & ( !<A HREF="#S1L118">S1L118</A> & ( ((<A HREF="#YD1_d_byteenable[0]">YD1_d_byteenable[0]</A> & (<A HREF="#R1L1">R1L1</A> & <A HREF="#S1L29">S1L29</A>))) # (<A HREF="#S1_internal_reset">S1_internal_reset</A>) ) ) );


<P> --WB1L84 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~22
<P><A NAME="WB1L84">WB1L84</A> = ( <A HREF="#S1_data_reg[2]">S1_data_reg[2]</A> & ( <A HREF="#UB1_data_out[3]">UB1_data_out[3]</A> & ( ((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[2]">WB1_shiftreg_data[2]</A>)) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>) ) ) ) # ( !<A HREF="#S1_data_reg[2]">S1_data_reg[2]</A> & ( <A HREF="#UB1_data_out[3]">UB1_data_out[3]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[2]">WB1_shiftreg_data[2]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( <A HREF="#S1_data_reg[2]">S1_data_reg[2]</A> & ( !<A HREF="#UB1_data_out[3]">UB1_data_out[3]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[2]">WB1_shiftreg_data[2]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( !<A HREF="#S1_data_reg[2]">S1_data_reg[2]</A> & ( !<A HREF="#UB1_data_out[3]">UB1_data_out[3]</A> & ( (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_data[2]">WB1_shiftreg_data[2]</A>)) ) ) );


<P> --AC1_rdata[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
<P> --register power-up is low

<P><A NAME="AC1_rdata[3]">AC1_rdata[3]</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#JC1_q_b[3]">JC1_q_b[3]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#AC1L22">AC1L22</A>);


<P> --AC1_td_shift[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
<P> --register power-up is low

<P><A NAME="AC1_td_shift[6]">AC1_td_shift[6]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L77">AC1L77</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --AC1L76 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
<P><A NAME="AC1L76">AC1L76</A> = AMPP_FUNCTION(!<A HREF="#A1L152">A1L152</A>, !<A HREF="#AC1_count[9]">AC1_count[9]</A>, !<A HREF="#A1L156">A1L156</A>, !<A HREF="#AC1L71">AC1L71</A>, !<A HREF="#AC1_rdata[3]">AC1_rdata[3]</A>, !<A HREF="#AC1_td_shift[6]">AC1_td_shift[6]</A>);


<P> --TE1_jdo[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
<P> --register power-up is low

<P><A NAME="TE1_jdo[24]">TE1_jdo[24]</A> = DFFEAS(<A HREF="#UE1_sr[24]">UE1_sr[24]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --UE1_sr[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
<P> --register power-up is low

<P><A NAME="UE1_sr[7]">UE1_sr[7]</A> = DFFEAS(<A HREF="#UE1L86">UE1L86</A>, <A HREF="#A1L184">A1L184</A>,  ,  ,  ,  ,  ,  ,  );


<P> --UE1L76 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
<P><A NAME="UE1L76">UE1L76</A> = ( <A HREF="#GE1_break_readreg[5]">GE1_break_readreg[5]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#RE1_MonDReg[5]">RE1_MonDReg[5]</A>)) # (<A HREF="#A1L165">A1L165</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[7]">UE1_sr[7]</A>)))) ) ) # ( !<A HREF="#GE1_break_readreg[5]">GE1_break_readreg[5]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#A1L165">A1L165</A> & (<A HREF="#RE1_MonDReg[5]">RE1_MonDReg[5]</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[7]">UE1_sr[7]</A>)))) ) );


<P> --SE1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
<P><A NAME="SE1L3">SE1L3</A> = (!<A HREF="#A1L188">A1L188</A> & (<A HREF="#A1L163">A1L163</A> & <A HREF="#A1L182">A1L182</A>));


<P> --RE1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9
<P><A NAME="RE1L90">RE1L90</A> = ( <A HREF="#RE1L87">RE1L87</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>) # (<A HREF="#TE1_jdo[29]">TE1_jdo[29]</A>) ) ) # ( !<A HREF="#RE1L87">RE1L87</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & ((<A HREF="#CF1_q_a[26]">CF1_q_a[26]</A>)))) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (((<A HREF="#TE1_jdo[29]">TE1_jdo[29]</A>)))) ) );


<P> --UE1L77 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33
<P><A NAME="UE1L77">UE1L77</A> = ( <A HREF="#GE1_break_readreg[28]">GE1_break_readreg[28]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#RE1_MonDReg[28]">RE1_MonDReg[28]</A>)) # (<A HREF="#A1L165">A1L165</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[30]">UE1_sr[30]</A>)))) ) ) # ( !<A HREF="#GE1_break_readreg[28]">GE1_break_readreg[28]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#A1L165">A1L165</A> & ((<A HREF="#RE1_MonDReg[28]">RE1_MonDReg[28]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[30]">UE1_sr[30]</A>)))) ) );


<P> --UE1L78 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
<P><A NAME="UE1L78">UE1L78</A> = ( <A HREF="#GE1_break_readreg[29]">GE1_break_readreg[29]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#RE1_MonDReg[29]">RE1_MonDReg[29]</A>)) # (<A HREF="#A1L165">A1L165</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[31]">UE1_sr[31]</A>)))) ) ) # ( !<A HREF="#GE1_break_readreg[29]">GE1_break_readreg[29]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#A1L165">A1L165</A> & ((<A HREF="#RE1_MonDReg[29]">RE1_MonDReg[29]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[31]">UE1_sr[31]</A>)))) ) );


<P> --UE1L30 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~35
<P><A NAME="UE1L30">UE1L30</A> = ( <A HREF="#A1L165">A1L165</A> & ( (!<A HREF="#A1L188">A1L188</A> & (<A HREF="#A1L163">A1L163</A> & (<A HREF="#A1L168">A1L168</A> & !<A HREF="#A1L164">A1L164</A>))) ) ) # ( !<A HREF="#A1L165">A1L165</A> & ( (!<A HREF="#A1L188">A1L188</A> & (<A HREF="#A1L163">A1L163</A> & <A HREF="#A1L168">A1L168</A>)) ) );


<P> --UE1L79 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36
<P><A NAME="UE1L79">UE1L79</A> = (!<A HREF="#A1L165">A1L165</A> & (<A HREF="#RE1_MonDReg[30]">RE1_MonDReg[30]</A>)) # (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[30]">GE1_break_readreg[30]</A>)));


<P> --UE1L80 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
<P><A NAME="UE1L80">UE1L80</A> = (!<A HREF="#A1L188">A1L188</A> & (<A HREF="#A1L163">A1L163</A> & (<A HREF="#A1L168">A1L168</A> & !<A HREF="#A1L164">A1L164</A>)));


<P> --UE1L81 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
<P><A NAME="UE1L81">UE1L81</A> = ( <A HREF="#UE1L79">UE1L79</A> & ( <A HREF="#UE1L80">UE1L80</A> & ( (!<A HREF="#SE1L2">SE1L2</A>) # (<A HREF="#UE1_sr[32]">UE1_sr[32]</A>) ) ) ) # ( !<A HREF="#UE1L79">UE1L79</A> & ( <A HREF="#UE1L80">UE1L80</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#UE1L30">UE1L30</A> & (<A HREF="#UE1_sr[31]">UE1_sr[31]</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[32]">UE1_sr[32]</A>)))) ) ) ) # ( <A HREF="#UE1L79">UE1L79</A> & ( !<A HREF="#UE1L80">UE1L80</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#UE1L30">UE1L30</A> & (<A HREF="#UE1_sr[31]">UE1_sr[31]</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[32]">UE1_sr[32]</A>)))) ) ) ) # ( !<A HREF="#UE1L79">UE1L79</A> & ( !<A HREF="#UE1L80">UE1L80</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#UE1L30">UE1L30</A> & (<A HREF="#UE1_sr[31]">UE1_sr[31]</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[32]">UE1_sr[32]</A>)))) ) ) );


<P> --UE1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
<P><A NAME="UE1L82">UE1L82</A> = ( <A HREF="#RE1_MonDReg[31]">RE1_MonDReg[31]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#A1L165">A1L165</A>) # ((<A HREF="#GE1_break_readreg[31]">GE1_break_readreg[31]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[33]">UE1_sr[33]</A>)))) ) ) # ( !<A HREF="#RE1_MonDReg[31]">RE1_MonDReg[31]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[31]">GE1_break_readreg[31]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[33]">UE1_sr[33]</A>)))) ) );


<P> --JE1_resetlatch is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
<P> --register power-up is low

<P><A NAME="JE1_resetlatch">JE1_resetlatch</A> = DFFEAS(<A HREF="#JE1L12">JE1L12</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --UE1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
<P><A NAME="UE1L83">UE1L83</A> = (!<A HREF="#SE1L2">SE1L2</A> & (<A HREF="#UE1L4">UE1L4</A> & ((<A HREF="#JE1_resetlatch">JE1_resetlatch</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[34]">UE1_sr[34]</A>))));


<P> --WB1L85 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~23
<P><A NAME="WB1L85">WB1L85</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_data[21]">WB1_shiftreg_data[21]</A>));


<P> --WB1L130 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~6
<P><A NAME="WB1L130">WB1L130</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[21]">WB1_shiftreg_mask[21]</A>));


<P> --GF1_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
<P> --register power-up is low

<P><A NAME="GF1_altera_reset_synchronizer_int_chain[1]">GF1_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(VCC, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1L10">BB1L10</A>,  ,  ,  ,  ,  ,  );


<P> --HB1L97 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~9
<P><A NAME="HB1L97">HB1L97</A> = ( <A HREF="#HB1_data_out_shift_reg[8]">HB1_data_out_shift_reg[8]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # ((<A HREF="#QB4_q_b[9]">QB4_q_b[9]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[9]">QB3_q_b[9]</A>)))) ) ) # ( !<A HREF="#HB1_data_out_shift_reg[8]">HB1_data_out_shift_reg[8]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#QB4_q_b[9]">QB4_q_b[9]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[9]">QB3_q_b[9]</A>)))) ) );


<P> --AB1_d1_data_in[3] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[3]
<P> --register power-up is low

<P><A NAME="AB1_d1_data_in[3]">AB1_d1_data_in[3]</A> = DFFEAS(<A HREF="#SW[3]">SW[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_d2_data_in[3] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[3]
<P> --register power-up is low

<P><A NAME="AB1_d2_data_in[3]">AB1_d2_data_in[3]</A> = DFFEAS(<A HREF="#AB1_d1_data_in[3]">AB1_d1_data_in[3]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1L31 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~1
<P><A NAME="AB1L31">AB1L31</A> = (!<A HREF="#AB1L29">AB1L29</A> & (((<A HREF="#AB1_d1_data_in[3]">AB1_d1_data_in[3]</A> & !<A HREF="#AB1_d2_data_in[3]">AB1_d2_data_in[3]</A>)) # (<A HREF="#AB1_edge_capture[3]">AB1_edge_capture[3]</A>)));


<P> --AC1_td_shift[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
<P> --register power-up is low

<P><A NAME="AC1_td_shift[7]">AC1_td_shift[7]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1L78">AC1L78</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L57">AC1L57</A>);


<P> --AC1L85 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0
<P><A NAME="AC1L85">AC1L85</A> = AMPP_FUNCTION(!<A HREF="#A1L152">A1L152</A>, !<A HREF="#AC1_state">AC1_state</A>, !<A HREF="#A1L156">A1L156</A>, !<A HREF="#A1L161">A1L161</A>, !<A HREF="#A1L151">A1L151</A>, !<A HREF="#AC1_count[8]">AC1_count[8]</A>);


<P> --TE1_jdo[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
<P> --register power-up is low

<P><A NAME="TE1_jdo[14]">TE1_jdo[14]</A> = DFFEAS(<A HREF="#UE1_sr[14]">UE1_sr[14]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --RE1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10
<P><A NAME="RE1L91">RE1L91</A> = ( <A HREF="#TE1_jdo[14]">TE1_jdo[14]</A> & ( (((<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & <A HREF="#CF1_q_a[11]">CF1_q_a[11]</A>)) # (<A HREF="#RE1L83">RE1L83</A>)) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>) ) ) # ( !<A HREF="#TE1_jdo[14]">TE1_jdo[14]</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (((<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & <A HREF="#CF1_q_a[11]">CF1_q_a[11]</A>)) # (<A HREF="#RE1L83">RE1L83</A>))) ) );


<P> --VC1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~8
<P><A NAME="VC1L23">VC1L23</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[11]">YD1_d_writedata[11]</A>);


<P> --VC1_src_data[33] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[33]
<P><A NAME="VC1_src_data[33]">VC1_src_data[33]</A> = ((<A HREF="#YD1_d_byteenable[1]">YD1_d_byteenable[1]</A> & <A HREF="#MD1L2">MD1L2</A>)) # (<A HREF="#VC1L16">VC1L16</A>);


<P> --TE1_jdo[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
<P> --register power-up is low

<P><A NAME="TE1_jdo[15]">TE1_jdo[15]</A> = DFFEAS(<A HREF="#UE1_sr[15]">UE1_sr[15]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --RE1L92 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11
<P><A NAME="RE1L92">RE1L92</A> = ( <A HREF="#TE1_jdo[15]">TE1_jdo[15]</A> & ( (((<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & <A HREF="#CF1_q_a[12]">CF1_q_a[12]</A>)) # (<A HREF="#RE1L83">RE1L83</A>)) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>) ) ) # ( !<A HREF="#TE1_jdo[15]">TE1_jdo[15]</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (((<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & <A HREF="#CF1_q_a[12]">CF1_q_a[12]</A>)) # (<A HREF="#RE1L83">RE1L83</A>))) ) );


<P> --VC1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~9
<P><A NAME="VC1L24">VC1L24</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[12]">YD1_d_writedata[12]</A>);


<P> --VC1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~10
<P><A NAME="VC1L25">VC1L25</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[13]">YD1_d_writedata[13]</A>);


<P> --VC1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~11
<P><A NAME="VC1L26">VC1L26</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[14]">YD1_d_writedata[14]</A>);


<P> --VC1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~12
<P><A NAME="VC1L27">VC1L27</A> = (<A HREF="#YD1_d_writedata[15]">YD1_d_writedata[15]</A> & <A HREF="#MD1L2">MD1L2</A>);


<P> --VC1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~13
<P><A NAME="VC1L28">VC1L28</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[16]">YD1_d_writedata[16]</A>);


<P> --VC1_src_data[34] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[34]
<P><A NAME="VC1_src_data[34]">VC1_src_data[34]</A> = ((<A HREF="#YD1_d_byteenable[2]">YD1_d_byteenable[2]</A> & <A HREF="#MD1L2">MD1L2</A>)) # (<A HREF="#VC1L16">VC1L16</A>);


<P> --TE1_jdo[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
<P> --register power-up is low

<P><A NAME="TE1_jdo[8]">TE1_jdo[8]</A> = DFFEAS(<A HREF="#UE1_sr[8]">UE1_sr[8]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VC1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~14
<P><A NAME="VC1L29">VC1L29</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[5]">YD1_d_writedata[5]</A>);


<P> --TE1_jdo[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
<P> --register power-up is low

<P><A NAME="TE1_jdo[11]">TE1_jdo[11]</A> = DFFEAS(<A HREF="#UE1_sr[11]">UE1_sr[11]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --RE1L93 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12
<P><A NAME="RE1L93">RE1L93</A> = (!<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & (<A HREF="#RE1_MonAReg[2]">RE1_MonAReg[2]</A> & (!<A HREF="#RE1_MonAReg[4]">RE1_MonAReg[4]</A>))) # (<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & (((<A HREF="#CF1_q_a[8]">CF1_q_a[8]</A>))));


<P> --RE1L94 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13
<P><A NAME="RE1L94">RE1L94</A> = ( <A HREF="#RE1L93">RE1L93</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (((<A HREF="#RE1_MonDReg[8]">RE1_MonDReg[8]</A>)) # (<A HREF="#RE1_jtag_rd_d1">RE1_jtag_rd_d1</A>))) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (((<A HREF="#TE1_jdo[11]">TE1_jdo[11]</A>)))) ) ) # ( !<A HREF="#RE1L93">RE1L93</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (!<A HREF="#RE1_jtag_rd_d1">RE1_jtag_rd_d1</A> & (<A HREF="#RE1_MonDReg[8]">RE1_MonDReg[8]</A>))) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (((<A HREF="#TE1_jdo[11]">TE1_jdo[11]</A>)))) ) );


<P> --VC1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~15
<P><A NAME="VC1L30">VC1L30</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[8]">YD1_d_writedata[8]</A>);


<P> --AB1_d1_data_in[4] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[4]
<P> --register power-up is low

<P><A NAME="AB1_d1_data_in[4]">AB1_d1_data_in[4]</A> = DFFEAS(<A HREF="#SW[4]">SW[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_d2_data_in[4] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[4]
<P> --register power-up is low

<P><A NAME="AB1_d2_data_in[4]">AB1_d2_data_in[4]</A> = DFFEAS(<A HREF="#AB1_d1_data_in[4]">AB1_d1_data_in[4]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1L32 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~2
<P><A NAME="AB1L32">AB1L32</A> = (!<A HREF="#AB1L29">AB1L29</A> & (((<A HREF="#AB1_d1_data_in[4]">AB1_d1_data_in[4]</A> & !<A HREF="#AB1_d2_data_in[4]">AB1_d2_data_in[4]</A>)) # (<A HREF="#AB1_edge_capture[4]">AB1_edge_capture[4]</A>)));


<P> --BE1_writedata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
<P> --register power-up is low

<P><A NAME="BE1_writedata[31]">BE1_writedata[31]</A> = DFFEAS(<A HREF="#VC1L49">VC1L49</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --RE1L163 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
<P><A NAME="RE1L163">RE1L163</A> = (!<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & ((<A HREF="#BE1_writedata[31]">BE1_writedata[31]</A>))) # (<A HREF="#RE1_jtag_ram_access">RE1_jtag_ram_access</A> & (<A HREF="#RE1_MonDReg[31]">RE1_MonDReg[31]</A>));


<P> --TE1_jdo[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
<P> --register power-up is low

<P><A NAME="TE1_jdo[13]">TE1_jdo[13]</A> = DFFEAS(<A HREF="#UE1_sr[13]">UE1_sr[13]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VC1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~16
<P><A NAME="VC1L31">VC1L31</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[10]">YD1_d_writedata[10]</A>);


<P> --AB1_d1_data_in[6] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[6]
<P> --register power-up is low

<P><A NAME="AB1_d1_data_in[6]">AB1_d1_data_in[6]</A> = DFFEAS(<A HREF="#SW[6]">SW[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_d2_data_in[6] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[6]
<P> --register power-up is low

<P><A NAME="AB1_d2_data_in[6]">AB1_d2_data_in[6]</A> = DFFEAS(<A HREF="#AB1_d1_data_in[6]">AB1_d1_data_in[6]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1L33 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~3
<P><A NAME="AB1L33">AB1L33</A> = (!<A HREF="#AB1L29">AB1L29</A> & (((<A HREF="#AB1_d1_data_in[6]">AB1_d1_data_in[6]</A> & !<A HREF="#AB1_d2_data_in[6]">AB1_d2_data_in[6]</A>)) # (<A HREF="#AB1_edge_capture[6]">AB1_edge_capture[6]</A>)));


<P> --AB1_d1_data_in[5] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[5]
<P> --register power-up is low

<P><A NAME="AB1_d1_data_in[5]">AB1_d1_data_in[5]</A> = DFFEAS(<A HREF="#SW[5]">SW[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_d2_data_in[5] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[5]
<P> --register power-up is low

<P><A NAME="AB1_d2_data_in[5]">AB1_d2_data_in[5]</A> = DFFEAS(<A HREF="#AB1_d1_data_in[5]">AB1_d1_data_in[5]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1L34 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~4
<P><A NAME="AB1L34">AB1L34</A> = (!<A HREF="#AB1L29">AB1L29</A> & (((<A HREF="#AB1_d1_data_in[5]">AB1_d1_data_in[5]</A> & !<A HREF="#AB1_d2_data_in[5]">AB1_d2_data_in[5]</A>)) # (<A HREF="#AB1_edge_capture[5]">AB1_edge_capture[5]</A>)));


<P> --TE1_jdo[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
<P> --register power-up is low

<P><A NAME="TE1_jdo[12]">TE1_jdo[12]</A> = DFFEAS(<A HREF="#UE1_sr[12]">UE1_sr[12]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --RE1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14
<P><A NAME="RE1L95">RE1L95</A> = ( <A HREF="#TE1_jdo[12]">TE1_jdo[12]</A> & ( (((<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & <A HREF="#CF1_q_a[9]">CF1_q_a[9]</A>)) # (<A HREF="#RE1L83">RE1L83</A>)) # (<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A>) ) ) # ( !<A HREF="#TE1_jdo[12]">TE1_jdo[12]</A> & ( (!<A HREF="#TE1_take_action_ocimem_b">TE1_take_action_ocimem_b</A> & (((<A HREF="#RE1_jtag_ram_rd_d1">RE1_jtag_ram_rd_d1</A> & <A HREF="#CF1_q_a[9]">CF1_q_a[9]</A>)) # (<A HREF="#RE1L83">RE1L83</A>))) ) );


<P> --VC1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~17
<P><A NAME="VC1L32">VC1L32</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[9]">YD1_d_writedata[9]</A>);


<P> --VC1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~18
<P><A NAME="VC1L33">VC1L33</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[24]">YD1_d_writedata[24]</A>);


<P> --VC1_src_data[35] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[35]
<P><A NAME="VC1_src_data[35]">VC1_src_data[35]</A> = ((<A HREF="#YD1_d_byteenable[3]">YD1_d_byteenable[3]</A> & <A HREF="#MD1L2">MD1L2</A>)) # (<A HREF="#VC1L16">VC1L16</A>);


<P> --VC1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~19
<P><A NAME="VC1L34">VC1L34</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[21]">YD1_d_writedata[21]</A>);


<P> --VC1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~20
<P><A NAME="VC1L35">VC1L35</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[29]">YD1_d_writedata[29]</A>);


<P> --VC1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~21
<P><A NAME="VC1L36">VC1L36</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[25]">YD1_d_writedata[25]</A>);


<P> --VC1L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~22
<P><A NAME="VC1L37">VC1L37</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[22]">YD1_d_writedata[22]</A>);


<P> --VC1L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~23
<P><A NAME="VC1L38">VC1L38</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[23]">YD1_d_writedata[23]</A>);


<P> --VC1L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~24
<P><A NAME="VC1L39">VC1L39</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[26]">YD1_d_writedata[26]</A>);


<P> --VC1L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~25
<P><A NAME="VC1L40">VC1L40</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[27]">YD1_d_writedata[27]</A>);


<P> --VC1L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~26
<P><A NAME="VC1L41">VC1L41</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[30]">YD1_d_writedata[30]</A>);


<P> --VC1L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~27
<P><A NAME="VC1L42">VC1L42</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[28]">YD1_d_writedata[28]</A>);


<P> --VC1L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~28
<P><A NAME="VC1L43">VC1L43</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[17]">YD1_d_writedata[17]</A>);


<P> --SB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0
<P><A NAME="SB1L1">SB1L1</A> = ( <A HREF="#GB1L4">GB1L4</A> & ( (!<A HREF="#PC1L4">PC1L4</A>) # ((!<A HREF="#GB1L2">GB1L2</A>) # ((!<A HREF="#GB1L5">GB1L5</A>) # (<A HREF="#R1L7">R1L7</A>))) ) ) # ( !<A HREF="#GB1L4">GB1L4</A> & ( ((<A HREF="#PC1L4">PC1L4</A> & (<A HREF="#GB1L2">GB1L2</A> & <A HREF="#GB1L5">GB1L5</A>))) # (<A HREF="#R1L7">R1L7</A>) ) );


<P> --VC1L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~29
<P><A NAME="VC1L44">VC1L44</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[19]">YD1_d_writedata[19]</A>);


<P> --VC1L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~30
<P><A NAME="VC1L45">VC1L45</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[18]">YD1_d_writedata[18]</A>);


<P> --VC1L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~31
<P><A NAME="VC1L46">VC1L46</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[20]">YD1_d_writedata[20]</A>);


<P> --TE1_jdo[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
<P> --register power-up is low

<P><A NAME="TE1_jdo[10]">TE1_jdo[10]</A> = DFFEAS(<A HREF="#UE1_sr[10]">UE1_sr[10]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VC1L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~32
<P><A NAME="VC1L47">VC1L47</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[7]">YD1_d_writedata[7]</A>);


<P> --TE1_jdo[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
<P> --register power-up is low

<P><A NAME="TE1_jdo[9]">TE1_jdo[9]</A> = DFFEAS(<A HREF="#UE1_sr[9]">UE1_sr[9]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#TE1_update_jdo_strobe">TE1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VC1L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~33
<P><A NAME="VC1L48">VC1L48</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[6]">YD1_d_writedata[6]</A>);


<P> --AB1_d1_data_in[7] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[7]
<P> --register power-up is low

<P><A NAME="AB1_d1_data_in[7]">AB1_d1_data_in[7]</A> = DFFEAS(<A HREF="#SW[7]">SW[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_d2_data_in[7] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[7]
<P> --register power-up is low

<P><A NAME="AB1_d2_data_in[7]">AB1_d2_data_in[7]</A> = DFFEAS(<A HREF="#AB1_d1_data_in[7]">AB1_d1_data_in[7]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1L35 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~5
<P><A NAME="AB1L35">AB1L35</A> = (!<A HREF="#AB1L29">AB1L29</A> & (((<A HREF="#AB1_d1_data_in[7]">AB1_d1_data_in[7]</A> & !<A HREF="#AB1_d2_data_in[7]">AB1_d2_data_in[7]</A>)) # (<A HREF="#AB1_edge_capture[7]">AB1_edge_capture[7]</A>)));


<P> --YB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~0
<P><A NAME="YB1L1">YB1L1</A> = ( <A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ((!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> $ (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>))) # (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & !<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>))) ) ) ) # ( !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ((!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)) # (<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ((!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>))))) # (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (((!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>)))) ) ) ) # ( <A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ((!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( !<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> $ (((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>) # (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>))) ) ) );


<P> --S1L113 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~19
<P><A NAME="S1L113">S1L113</A> = ( <A HREF="#S1L64">S1L64</A> & ( <A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> ) ) # ( !<A HREF="#S1L64">S1L64</A> & ( <A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> ) ) # ( <A HREF="#S1L64">S1L64</A> & ( !<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & ( ((<A HREF="#AD1L11">AD1L11</A> & (<A HREF="#ZC1L13">ZC1L13</A> & <A HREF="#S1L28">S1L28</A>))) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>) ) ) ) # ( !<A HREF="#S1L64">S1L64</A> & ( !<A HREF="#WB1_transfer_complete">WB1_transfer_complete</A> & ( <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> ) ) );


<P> --S1L52 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg~1
<P><A NAME="S1L52">S1L52</A> = (<A HREF="#YD1_d_byteenable[1]">YD1_d_byteenable[1]</A> & <A HREF="#S1L1">S1L1</A>);


<P> --S1L53 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg~2
<P><A NAME="S1L53">S1L53</A> = ( <A HREF="#S1_data_reg[8]">S1_data_reg[8]</A> & ( <A HREF="#S1L52">S1L52</A> & ( (!<A HREF="#S1L29">S1L29</A>) # (((<A HREF="#YD1_d_writedata[8]">YD1_d_writedata[8]</A>) # (<A HREF="#S1L118">S1L118</A>)) # (<A HREF="#S1L117">S1L117</A>)) ) ) ) # ( !<A HREF="#S1_data_reg[8]">S1_data_reg[8]</A> & ( <A HREF="#S1L52">S1L52</A> & ( (<A HREF="#S1L29">S1L29</A> & (!<A HREF="#S1L117">S1L117</A> & (!<A HREF="#S1L118">S1L118</A> & <A HREF="#YD1_d_writedata[8]">YD1_d_writedata[8]</A>))) ) ) ) # ( <A HREF="#S1_data_reg[8]">S1_data_reg[8]</A> & ( !<A HREF="#S1L52">S1L52</A> ) );


<P> --R1L72 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt_en~0
<P><A NAME="R1L72">R1L72</A> = (!<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> & <A HREF="#YD1_d_writedata[1]">YD1_d_writedata[1]</A>);


<P> --W1_rd_valid[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]
<P> --register power-up is low

<P><A NAME="W1_rd_valid[0]">W1_rd_valid[0]</A> = DFFEAS(<A HREF="#W1L59">W1L59</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC8_mem[6][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]
<P> --register power-up is low

<P><A NAME="NC8_mem[6][87]">NC8_mem[6][87]</A> = DFFEAS(<A HREF="#NC8L73">NC8L73</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L7">NC8L7</A>,  ,  ,  ,  );


<P> --NC8L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always5~0
<P><A NAME="NC8L6">NC8L6</A> = (!<A HREF="#NC8_mem_used[5]">NC8_mem_used[5]</A>) # (<A HREF="#MC8L2">MC8L2</A>);


<P> --NC8_mem[6][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]
<P> --register power-up is low

<P><A NAME="NC8_mem[6][19]">NC8_mem[6][19]</A> = DFFEAS(<A HREF="#NC8L74">NC8L74</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L7">NC8L7</A>,  ,  ,  ,  );


<P> --NC8_mem[6][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]
<P> --register power-up is low

<P><A NAME="NC8_mem[6][52]">NC8_mem[6][52]</A> = DFFEAS(<A HREF="#NC8L75">NC8L75</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L7">NC8L7</A>,  ,  ,  ,  );


<P> --NC8L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]~5
<P><A NAME="NC8L41">NC8L41</A> = (!<A HREF="#NC8L6">NC8L6</A> & (((<A HREF="#NC8_mem[5][52]">NC8_mem[5][52]</A>)))) # (<A HREF="#NC8L6">NC8L6</A> & ((!<A HREF="#NC8_mem_used[6]">NC8_mem_used[6]</A>) # ((<A HREF="#NC8_mem[6][52]">NC8_mem[6][52]</A>))));


<P> --NC8_mem[6][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]
<P> --register power-up is low

<P><A NAME="NC8_mem[6][88]">NC8_mem[6][88]</A> = DFFEAS(<A HREF="#NC8L76">NC8L76</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#NC8L7">NC8L7</A>,  ,  ,  ,  );


<P> --FB2_found_edge is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|found_edge
<P><A NAME="FB2_found_edge">FB2_found_edge</A> = !<A HREF="#FB2_cur_test_clk">FB2_cur_test_clk</A> $ (!<A HREF="#FB2_last_test_clk">FB2_last_test_clk</A>);


<P> --KB1_bit_counter[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]
<P> --register power-up is low

<P><A NAME="KB1_bit_counter[4]">KB1_bit_counter[4]</A> = DFFEAS(<A HREF="#KB1L14">KB1L14</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KB1_bit_counter[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3]
<P> --register power-up is low

<P><A NAME="KB1_bit_counter[3]">KB1_bit_counter[3]</A> = DFFEAS(<A HREF="#KB1L9">KB1L9</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KB1_bit_counter[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[2]
<P> --register power-up is low

<P><A NAME="KB1_bit_counter[2]">KB1_bit_counter[2]</A> = DFFEAS(<A HREF="#KB1L7">KB1L7</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KB1_bit_counter[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]
<P> --register power-up is low

<P><A NAME="KB1_bit_counter[0]">KB1_bit_counter[0]</A> = DFFEAS(<A HREF="#KB1L3">KB1L3</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KB1_bit_counter[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]
<P> --register power-up is low

<P><A NAME="KB1_bit_counter[1]">KB1_bit_counter[1]</A> = DFFEAS(<A HREF="#KB1L5">KB1L5</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KB1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~0
<P><A NAME="KB1L11">KB1L11</A> = (!<A HREF="#KB1_bit_counter[3]">KB1_bit_counter[3]</A> & (!<A HREF="#KB1_bit_counter[2]">KB1_bit_counter[2]</A> & (!<A HREF="#KB1_bit_counter[0]">KB1_bit_counter[0]</A> & !<A HREF="#KB1_bit_counter[1]">KB1_bit_counter[1]</A>)));


<P> --KB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~1
<P><A NAME="KB1L12">KB1L12</A> = (!<A HREF="#KB1_bit_counter[4]">KB1_bit_counter[4]</A> & <A HREF="#KB1L11">KB1L11</A>);


<P> --KB1L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting~0
<P><A NAME="KB1L17">KB1L17</A> = ( <A HREF="#KB1L12">KB1L12</A> & ( ((<A HREF="#KB1_counting">KB1_counting</A> & ((!<A HREF="#FB1_last_test_clk">FB1_last_test_clk</A>) # (<A HREF="#FB1_cur_test_clk">FB1_cur_test_clk</A>)))) # (<A HREF="#FB2_found_edge">FB2_found_edge</A>) ) ) # ( !<A HREF="#KB1L12">KB1L12</A> & ( (<A HREF="#KB1_counting">KB1_counting</A>) # (<A HREF="#FB2_found_edge">FB2_found_edge</A>) ) );


<P> --NB2L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0
<P><A NAME="NB2L38">NB2L38</A> = ( <A HREF="#NB2_usedw_is_0_dff">NB2_usedw_is_0_dff</A> & ( <A HREF="#NB2_usedw_is_2_dff">NB2_usedw_is_2_dff</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L6">GB1L6</A> & (!<A HREF="#GB1L1">GB1L1</A> & <A HREF="#NB2_usedw_is_1_dff">NB2_usedw_is_1_dff</A>)) # (<A HREF="#GB1L6">GB1L6</A> & ((!<A HREF="#GB1L1">GB1L1</A>) # (<A HREF="#NB2_usedw_is_1_dff">NB2_usedw_is_1_dff</A>))))) ) ) ) # ( !<A HREF="#NB2_usedw_is_0_dff">NB2_usedw_is_0_dff</A> & ( <A HREF="#NB2_usedw_is_2_dff">NB2_usedw_is_2_dff</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L6">GB1L6</A> $ (!<A HREF="#GB1L1">GB1L1</A>)) # (<A HREF="#NB2_usedw_is_1_dff">NB2_usedw_is_1_dff</A>))) ) ) ) # ( <A HREF="#NB2_usedw_is_0_dff">NB2_usedw_is_0_dff</A> & ( !<A HREF="#NB2_usedw_is_2_dff">NB2_usedw_is_2_dff</A> & ( (!<A HREF="#R1L7">R1L7</A> & (<A HREF="#NB2_usedw_is_1_dff">NB2_usedw_is_1_dff</A> & (!<A HREF="#GB1L6">GB1L6</A> $ (<A HREF="#GB1L1">GB1L1</A>)))) ) ) ) # ( !<A HREF="#NB2_usedw_is_0_dff">NB2_usedw_is_0_dff</A> & ( !<A HREF="#NB2_usedw_is_2_dff">NB2_usedw_is_2_dff</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L6">GB1L6</A> & ((<A HREF="#NB2_usedw_is_1_dff">NB2_usedw_is_1_dff</A>) # (<A HREF="#GB1L1">GB1L1</A>))) # (<A HREF="#GB1L6">GB1L6</A> & (<A HREF="#GB1L1">GB1L1</A> & <A HREF="#NB2_usedw_is_1_dff">NB2_usedw_is_1_dff</A>)))) ) ) );


<P> --NB2L37 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0
<P><A NAME="NB2L37">NB2L37</A> = ( <A HREF="#NB2_usedw_is_0_dff">NB2_usedw_is_0_dff</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L6">GB1L6</A>) # ((!<A HREF="#NB2_usedw_is_1_dff">NB2_usedw_is_1_dff</A>) # (<A HREF="#GB1L1">GB1L1</A>)))) ) ) # ( !<A HREF="#NB2_usedw_is_0_dff">NB2_usedw_is_0_dff</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L6">GB1L6</A> & (<A HREF="#GB1L1">GB1L1</A>)) # (<A HREF="#GB1L6">GB1L6</A> & (!<A HREF="#GB1L1">GB1L1</A> & !<A HREF="#NB2_usedw_is_1_dff">NB2_usedw_is_1_dff</A>)))) ) );


<P> --NB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~3
<P><A NAME="NB2L4">NB2L4</A> = (!<A HREF="#SB2_counter_reg_bit[3]">SB2_counter_reg_bit[3]</A> & (!<A HREF="#SB2_counter_reg_bit[6]">SB2_counter_reg_bit[6]</A> & (!<A HREF="#SB2_counter_reg_bit[5]">SB2_counter_reg_bit[5]</A> & !<A HREF="#SB2_counter_reg_bit[4]">SB2_counter_reg_bit[4]</A>)));


<P> --NB2L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~4
<P><A NAME="NB2L5">NB2L5</A> = (<A HREF="#SB2_counter_reg_bit[0]">SB2_counter_reg_bit[0]</A> & (!<A HREF="#SB2_counter_reg_bit[2]">SB2_counter_reg_bit[2]</A> & (<A HREF="#SB2_counter_reg_bit[1]">SB2_counter_reg_bit[1]</A> & <A HREF="#NB2L4">NB2L4</A>)));


<P> --NB2L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0
<P><A NAME="NB2L39">NB2L39</A> = ( <A HREF="#NB2L5">NB2L5</A> & ( (!<A HREF="#GB1L6">GB1L6</A> & ((!<A HREF="#GB1L1">GB1L1</A> & ((<A HREF="#NB2_usedw_is_2_dff">NB2_usedw_is_2_dff</A>))) # (<A HREF="#GB1L1">GB1L1</A> & (<A HREF="#NB2_usedw_is_1_dff">NB2_usedw_is_1_dff</A>)))) # (<A HREF="#GB1L6">GB1L6</A> & ((!<A HREF="#GB1L1">GB1L1</A>) # ((<A HREF="#NB2_usedw_is_2_dff">NB2_usedw_is_2_dff</A>)))) ) ) # ( !<A HREF="#NB2L5">NB2L5</A> & ( (!<A HREF="#GB1L6">GB1L6</A> & ((!<A HREF="#GB1L1">GB1L1</A> & ((<A HREF="#NB2_usedw_is_2_dff">NB2_usedw_is_2_dff</A>))) # (<A HREF="#GB1L1">GB1L1</A> & (<A HREF="#NB2_usedw_is_1_dff">NB2_usedw_is_1_dff</A>)))) # (<A HREF="#GB1L6">GB1L6</A> & (<A HREF="#GB1L1">GB1L1</A> & ((<A HREF="#NB2_usedw_is_2_dff">NB2_usedw_is_2_dff</A>)))) ) );


<P> --NB1L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0
<P><A NAME="NB1L38">NB1L38</A> = ( <A HREF="#NB1_usedw_is_0_dff">NB1_usedw_is_0_dff</A> & ( <A HREF="#NB1_usedw_is_2_dff">NB1_usedw_is_2_dff</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L7">GB1L7</A> & (!<A HREF="#GB1L4">GB1L4</A> & <A HREF="#NB1_usedw_is_1_dff">NB1_usedw_is_1_dff</A>)) # (<A HREF="#GB1L7">GB1L7</A> & ((!<A HREF="#GB1L4">GB1L4</A>) # (<A HREF="#NB1_usedw_is_1_dff">NB1_usedw_is_1_dff</A>))))) ) ) ) # ( !<A HREF="#NB1_usedw_is_0_dff">NB1_usedw_is_0_dff</A> & ( <A HREF="#NB1_usedw_is_2_dff">NB1_usedw_is_2_dff</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L7">GB1L7</A> $ (!<A HREF="#GB1L4">GB1L4</A>)) # (<A HREF="#NB1_usedw_is_1_dff">NB1_usedw_is_1_dff</A>))) ) ) ) # ( <A HREF="#NB1_usedw_is_0_dff">NB1_usedw_is_0_dff</A> & ( !<A HREF="#NB1_usedw_is_2_dff">NB1_usedw_is_2_dff</A> & ( (!<A HREF="#R1L7">R1L7</A> & (<A HREF="#NB1_usedw_is_1_dff">NB1_usedw_is_1_dff</A> & (!<A HREF="#GB1L7">GB1L7</A> $ (<A HREF="#GB1L4">GB1L4</A>)))) ) ) ) # ( !<A HREF="#NB1_usedw_is_0_dff">NB1_usedw_is_0_dff</A> & ( !<A HREF="#NB1_usedw_is_2_dff">NB1_usedw_is_2_dff</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L7">GB1L7</A> & ((<A HREF="#NB1_usedw_is_1_dff">NB1_usedw_is_1_dff</A>) # (<A HREF="#GB1L4">GB1L4</A>))) # (<A HREF="#GB1L7">GB1L7</A> & (<A HREF="#GB1L4">GB1L4</A> & <A HREF="#NB1_usedw_is_1_dff">NB1_usedw_is_1_dff</A>)))) ) ) );


<P> --NB1L37 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0
<P><A NAME="NB1L37">NB1L37</A> = ( <A HREF="#NB1_usedw_is_0_dff">NB1_usedw_is_0_dff</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L7">GB1L7</A>) # ((!<A HREF="#NB1_usedw_is_1_dff">NB1_usedw_is_1_dff</A>) # (<A HREF="#GB1L4">GB1L4</A>)))) ) ) # ( !<A HREF="#NB1_usedw_is_0_dff">NB1_usedw_is_0_dff</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#GB1L7">GB1L7</A> & (<A HREF="#GB1L4">GB1L4</A>)) # (<A HREF="#GB1L7">GB1L7</A> & (!<A HREF="#GB1L4">GB1L4</A> & !<A HREF="#NB1_usedw_is_1_dff">NB1_usedw_is_1_dff</A>)))) ) );


<P> --NB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~3
<P><A NAME="NB1L4">NB1L4</A> = (!<A HREF="#SB1_counter_reg_bit[6]">SB1_counter_reg_bit[6]</A> & (!<A HREF="#SB1_counter_reg_bit[5]">SB1_counter_reg_bit[5]</A> & (!<A HREF="#SB1_counter_reg_bit[4]">SB1_counter_reg_bit[4]</A> & !<A HREF="#SB1_counter_reg_bit[3]">SB1_counter_reg_bit[3]</A>)));


<P> --NB1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~4
<P><A NAME="NB1L5">NB1L5</A> = (!<A HREF="#SB1_counter_reg_bit[2]">SB1_counter_reg_bit[2]</A> & (<A HREF="#SB1_counter_reg_bit[1]">SB1_counter_reg_bit[1]</A> & (<A HREF="#SB1_counter_reg_bit[0]">SB1_counter_reg_bit[0]</A> & <A HREF="#NB1L4">NB1L4</A>)));


<P> --NB1L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0
<P><A NAME="NB1L39">NB1L39</A> = ( <A HREF="#NB1L5">NB1L5</A> & ( (!<A HREF="#GB1L7">GB1L7</A> & ((!<A HREF="#GB1L4">GB1L4</A> & ((<A HREF="#NB1_usedw_is_2_dff">NB1_usedw_is_2_dff</A>))) # (<A HREF="#GB1L4">GB1L4</A> & (<A HREF="#NB1_usedw_is_1_dff">NB1_usedw_is_1_dff</A>)))) # (<A HREF="#GB1L7">GB1L7</A> & ((!<A HREF="#GB1L4">GB1L4</A>) # ((<A HREF="#NB1_usedw_is_2_dff">NB1_usedw_is_2_dff</A>)))) ) ) # ( !<A HREF="#NB1L5">NB1L5</A> & ( (!<A HREF="#GB1L7">GB1L7</A> & ((!<A HREF="#GB1L4">GB1L4</A> & ((<A HREF="#NB1_usedw_is_2_dff">NB1_usedw_is_2_dff</A>))) # (<A HREF="#GB1L4">GB1L4</A> & (<A HREF="#NB1_usedw_is_1_dff">NB1_usedw_is_1_dff</A>)))) # (<A HREF="#GB1L7">GB1L7</A> & (<A HREF="#GB1L4">GB1L4</A> & ((<A HREF="#NB1_usedw_is_2_dff">NB1_usedw_is_2_dff</A>)))) ) );


<P> --WB1L86 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~24
<P><A NAME="WB1L86">WB1L86</A> = ( <A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_address_for_transfer[5]">S1_address_for_transfer[5]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_address_for_transfer[6]">S1_address_for_transfer[6]</A> ) ) ) # ( <A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#UB1_data_out[16]">UB1_data_out[16]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#WB1_shiftreg_data[15]">WB1_shiftreg_data[15]</A> ) ) );


<P> --YB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~1
<P><A NAME="YB1L2">YB1L2</A> = ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> $ (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>))) ) ) ) # ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> $ (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>))) ) ) ) # ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>)) ) ) ) # ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>) # (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)))) ) ) );


<P> --A1L157 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
<P><A NAME="A1L157">A1L157</A> = INPUT();


<P> --AC1L20 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
<P><A NAME="AC1L20">AC1L20</A> = AMPP_FUNCTION(!<A HREF="#A1L152">A1L152</A>, !<A HREF="#A1L161">A1L161</A>, !<A HREF="#A1L151">A1L151</A>, !<A HREF="#AC1_jupdate">AC1_jupdate</A>, !<A HREF="#A1L157">A1L157</A>);


<P> --UE1L84 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
<P><A NAME="UE1L84">UE1L84</A> = ( <A HREF="#GE1_break_readreg[22]">GE1_break_readreg[22]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#RE1_MonDReg[22]">RE1_MonDReg[22]</A>)) # (<A HREF="#A1L165">A1L165</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[24]">UE1_sr[24]</A>)))) ) ) # ( !<A HREF="#GE1_break_readreg[22]">GE1_break_readreg[22]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#A1L165">A1L165</A> & (<A HREF="#RE1_MonDReg[22]">RE1_MonDReg[22]</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[24]">UE1_sr[24]</A>)))) ) );


<P> --EB1L73 is nios_system:NiosII|nios_system_timer_0:timer_0|read_mux_out[1]~1
<P><A NAME="EB1L73">EB1L73</A> = (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (!<A HREF="#YD1_W_alu_result[4]">YD1_W_alu_result[4]</A> & <A HREF="#PC4_av_readdata_pre[0]">PC4_av_readdata_pre[0]</A>)));


<P> --SW[1] is SW[1]
<P><A NAME="SW[1]">SW[1]</A> = INPUT();


<P> --AB1_edge_capture[1] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[1]
<P> --register power-up is low

<P><A NAME="AB1_edge_capture[1]">AB1_edge_capture[1]</A> = DFFEAS(<A HREF="#AB1L37">AB1L37</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_read_mux_out[1] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[1]
<P><A NAME="AB1_read_mux_out[1]">AB1_read_mux_out[1]</A> = (!<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (!<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & (<A HREF="#SW[1]">SW[1]</A>))) # (<A HREF="#YD1_W_alu_result[2]">YD1_W_alu_result[2]</A> & (<A HREF="#YD1_W_alu_result[3]">YD1_W_alu_result[3]</A> & ((<A HREF="#AB1_edge_capture[1]">AB1_edge_capture[1]</A>))));


<P> --AC1_wdata[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
<P> --register power-up is low

<P><A NAME="AC1_wdata[1]">AC1_wdata[1]</A> = AMPP_FUNCTION(<A HREF="#A1L158">A1L158</A>, <A HREF="#AC1_td_shift[5]">AC1_td_shift[5]</A>, !<A HREF="#A1L150">A1L150</A>, <A HREF="#AC1L85">AC1L85</A>);


<P> --S1L40 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~5
<P><A NAME="S1L40">S1L40</A> = (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & <A HREF="#YD1_d_writedata[1]">YD1_d_writedata[1]</A>);


<P> --WB1L87 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~25
<P><A NAME="WB1L87">WB1L87</A> = ( <A HREF="#S1_data_reg[1]">S1_data_reg[1]</A> & ( <A HREF="#UB1_data_out[2]">UB1_data_out[2]</A> & ( ((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[1]">WB1_shiftreg_data[1]</A>)) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>) ) ) ) # ( !<A HREF="#S1_data_reg[1]">S1_data_reg[1]</A> & ( <A HREF="#UB1_data_out[2]">UB1_data_out[2]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[1]">WB1_shiftreg_data[1]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (!<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( <A HREF="#S1_data_reg[1]">S1_data_reg[1]</A> & ( !<A HREF="#UB1_data_out[2]">UB1_data_out[2]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_data[1]">WB1_shiftreg_data[1]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)) ) ) ) # ( !<A HREF="#S1_data_reg[1]">S1_data_reg[1]</A> & ( !<A HREF="#UB1_data_out[2]">UB1_data_out[2]</A> & ( (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_data[1]">WB1_shiftreg_data[1]</A>)) ) ) );


<P> --AB1_d1_data_in[2] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[2]
<P> --register power-up is low

<P><A NAME="AB1_d1_data_in[2]">AB1_d1_data_in[2]</A> = DFFEAS(<A HREF="#SW[2]">SW[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_d2_data_in[2] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[2]
<P> --register power-up is low

<P><A NAME="AB1_d2_data_in[2]">AB1_d2_data_in[2]</A> = DFFEAS(<A HREF="#AB1_d1_data_in[2]">AB1_d1_data_in[2]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1L36 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~6
<P><A NAME="AB1L36">AB1L36</A> = (!<A HREF="#AB1L29">AB1L29</A> & (((<A HREF="#AB1_d1_data_in[2]">AB1_d1_data_in[2]</A> & !<A HREF="#AB1_d2_data_in[2]">AB1_d2_data_in[2]</A>)) # (<A HREF="#AB1_edge_capture[2]">AB1_edge_capture[2]</A>)));


<P> --AC1_rdata[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
<P> --register power-up is low

<P><A NAME="AC1_rdata[4]">AC1_rdata[4]</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#JC1_q_b[4]">JC1_q_b[4]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#AC1L22">AC1L22</A>);


<P> --AC1L77 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
<P><A NAME="AC1L77">AC1L77</A> = AMPP_FUNCTION(!<A HREF="#A1L152">A1L152</A>, !<A HREF="#AC1_count[9]">AC1_count[9]</A>, !<A HREF="#A1L156">A1L156</A>, !<A HREF="#AC1L71">AC1L71</A>, !<A HREF="#AC1_td_shift[7]">AC1_td_shift[7]</A>, !<A HREF="#AC1_rdata[4]">AC1_rdata[4]</A>);


<P> --UE1L85 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
<P><A NAME="UE1L85">UE1L85</A> = (!<A HREF="#A1L165">A1L165</A> & (<A HREF="#RE1_MonDReg[6]">RE1_MonDReg[6]</A>)) # (<A HREF="#A1L165">A1L165</A> & ((<A HREF="#GE1_break_readreg[6]">GE1_break_readreg[6]</A>)));


<P> --UE1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
<P><A NAME="UE1L86">UE1L86</A> = ( <A HREF="#UE1_sr[8]">UE1_sr[8]</A> & ( <A HREF="#UE1L85">UE1L85</A> & ( ((!<A HREF="#SE1_virtual_state_cdr">SE1_virtual_state_cdr</A> & ((<A HREF="#UE1_sr[7]">UE1_sr[7]</A>))) # (<A HREF="#SE1_virtual_state_cdr">SE1_virtual_state_cdr</A> & (!<A HREF="#A1L164">A1L164</A>))) # (<A HREF="#SE1L2">SE1L2</A>) ) ) ) # ( !<A HREF="#UE1_sr[8]">UE1_sr[8]</A> & ( <A HREF="#UE1L85">UE1L85</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#SE1_virtual_state_cdr">SE1_virtual_state_cdr</A> & ((<A HREF="#UE1_sr[7]">UE1_sr[7]</A>))) # (<A HREF="#SE1_virtual_state_cdr">SE1_virtual_state_cdr</A> & (!<A HREF="#A1L164">A1L164</A>)))) ) ) ) # ( <A HREF="#UE1_sr[8]">UE1_sr[8]</A> & ( !<A HREF="#UE1L85">UE1L85</A> & ( ((!<A HREF="#SE1_virtual_state_cdr">SE1_virtual_state_cdr</A> & <A HREF="#UE1_sr[7]">UE1_sr[7]</A>)) # (<A HREF="#SE1L2">SE1L2</A>) ) ) ) # ( !<A HREF="#UE1_sr[8]">UE1_sr[8]</A> & ( !<A HREF="#UE1L85">UE1L85</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#SE1_virtual_state_cdr">SE1_virtual_state_cdr</A> & <A HREF="#UE1_sr[7]">UE1_sr[7]</A>)) ) ) );


<P> --JE1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
<P><A NAME="JE1L12">JE1L12</A> = (!<A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A> & (((<A HREF="#JE1_resetlatch">JE1_resetlatch</A>)) # (<A HREF="#WE1_dreg[0]">WE1_dreg[0]</A>))) # (<A HREF="#TE1_take_action_ocimem_a">TE1_take_action_ocimem_a</A> & (((!<A HREF="#TE1_jdo[24]">TE1_jdo[24]</A> & <A HREF="#JE1_resetlatch">JE1_resetlatch</A>))));


<P> --WB1L88 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~26
<P><A NAME="WB1L88">WB1L88</A> = ( <A HREF="#WB1_shiftreg_data[20]">WB1_shiftreg_data[20]</A> & ( ((!<A HREF="#WB1L41">WB1L41</A> & ((!<A HREF="#WB1L40">WB1L40</A>) # (<A HREF="#S1L3">S1L3</A>)))) # (<A HREF="#WB1L69">WB1L69</A>) ) ) # ( !<A HREF="#WB1_shiftreg_data[20]">WB1_shiftreg_data[20]</A> & ( ((<A HREF="#S1L3">S1L3</A> & (<A HREF="#WB1L40">WB1L40</A> & !<A HREF="#WB1L41">WB1L41</A>))) # (<A HREF="#WB1L69">WB1L69</A>) ) );


<P> --WB1L131 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~7
<P><A NAME="WB1L131">WB1L131</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[20]">WB1_shiftreg_mask[20]</A>));


<P> --HB1L98 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~10
<P><A NAME="HB1L98">HB1L98</A> = ( <A HREF="#HB1_data_out_shift_reg[7]">HB1_data_out_shift_reg[7]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # ((<A HREF="#QB4_q_b[8]">QB4_q_b[8]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[8]">QB3_q_b[8]</A>)))) ) ) # ( !<A HREF="#HB1_data_out_shift_reg[7]">HB1_data_out_shift_reg[7]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#QB4_q_b[8]">QB4_q_b[8]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[8]">QB3_q_b[8]</A>)))) ) );


<P> --AC1_rdata[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
<P> --register power-up is low

<P><A NAME="AC1_rdata[5]">AC1_rdata[5]</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#JC1_q_b[5]">JC1_q_b[5]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#AC1L22">AC1L22</A>);


<P> --AC1L78 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
<P><A NAME="AC1L78">AC1L78</A> = AMPP_FUNCTION(!<A HREF="#AC1_count[9]">AC1_count[9]</A>, !<A HREF="#A1L156">A1L156</A>, !<A HREF="#AC1L71">AC1L71</A>, !<A HREF="#AC1_td_shift[8]">AC1_td_shift[8]</A>, !<A HREF="#AC1_rdata[5]">AC1_rdata[5]</A>);


<P> --UE1_sr[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
<P> --register power-up is low

<P><A NAME="UE1_sr[15]">UE1_sr[15]</A> = DFFEAS(<A HREF="#UE1L92">UE1L92</A>, <A HREF="#A1L184">A1L184</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AC1_rdata[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
<P> --register power-up is low

<P><A NAME="AC1_rdata[6]">AC1_rdata[6]</A> = AMPP_FUNCTION(<A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, <A HREF="#JC1_q_b[6]">JC1_q_b[6]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#AC1L22">AC1L22</A>);


<P> --AC1L79 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
<P><A NAME="AC1L79">AC1L79</A> = AMPP_FUNCTION(!<A HREF="#AC1_td_shift[9]">AC1_td_shift[9]</A>, !<A HREF="#AC1_count[9]">AC1_count[9]</A>, !<A HREF="#AC1_rdata[6]">AC1_rdata[6]</A>);


<P> --VC1L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~34
<P><A NAME="VC1L49">VC1L49</A> = (<A HREF="#MD1L2">MD1L2</A> & <A HREF="#YD1_d_writedata[31]">YD1_d_writedata[31]</A>);


<P> --UE1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
<P><A NAME="UE1L87">UE1L87</A> = ( <A HREF="#GE1_break_readreg[15]">GE1_break_readreg[15]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#RE1_MonDReg[15]">RE1_MonDReg[15]</A>)) # (<A HREF="#A1L165">A1L165</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[17]">UE1_sr[17]</A>)))) ) ) # ( !<A HREF="#GE1_break_readreg[15]">GE1_break_readreg[15]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#A1L165">A1L165</A> & ((<A HREF="#RE1_MonDReg[15]">RE1_MonDReg[15]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[17]">UE1_sr[17]</A>)))) ) );


<P> --W1L59 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal4~0
<P><A NAME="W1L59">W1L59</A> = (<A HREF="#W1_m_cmd[1]">W1_m_cmd[1]</A> & (!<A HREF="#W1_m_cmd[2]">W1_m_cmd[2]</A> & !<A HREF="#W1_m_cmd[0]">W1_m_cmd[0]</A>));


<P> --NC8_mem[7][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]
<P> --register power-up is low

<P><A NAME="NC8_mem[7][87]">NC8_mem[7][87]</A> = DFFEAS(<A HREF="#NC8L73">NC8L73</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC8L73 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~6
<P><A NAME="NC8L73">NC8L73</A> = (!<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & ((<A HREF="#MC8L14">MC8L14</A>))) # (<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & (<A HREF="#NC8_mem[7][87]">NC8_mem[7][87]</A>));


<P> --NC8L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always6~0
<P><A NAME="NC8L7">NC8L7</A> = (!<A HREF="#NC8_mem_used[6]">NC8_mem_used[6]</A>) # (<A HREF="#MC8L2">MC8L2</A>);


<P> --NC8_mem[7][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][19]
<P> --register power-up is low

<P><A NAME="NC8_mem[7][19]">NC8_mem[7][19]</A> = DFFEAS(<A HREF="#NC8L74">NC8L74</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC8L74 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~7
<P><A NAME="NC8L74">NC8L74</A> = (!<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & (<A HREF="#XC2L70">XC2L70</A>)) # (<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & ((<A HREF="#NC8_mem[7][19]">NC8_mem[7][19]</A>)));


<P> --NC8_mem[7][85] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]
<P> --register power-up is low

<P><A NAME="NC8_mem[7][85]">NC8_mem[7][85]</A> = DFFEAS(<A HREF="#NC8L75">NC8L75</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC8L75 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~8
<P><A NAME="NC8L75">NC8L75</A> = (!<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A>) # (<A HREF="#NC8_mem[7][85]">NC8_mem[7][85]</A>);


<P> --NC8_mem[7][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]
<P> --register power-up is low

<P><A NAME="NC8_mem[7][88]">NC8_mem[7][88]</A> = DFFEAS(<A HREF="#NC8L76">NC8L76</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NC8L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~9
<P><A NAME="NC8L76">NC8L76</A> = (!<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & (<A HREF="#XC2L95">XC2L95</A>)) # (<A HREF="#NC8_mem_used[7]">NC8_mem_used[7]</A> & ((<A HREF="#NC8_mem[7][88]">NC8_mem[7][88]</A>)));


<P> --KB1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~2
<P><A NAME="KB1L13">KB1L13</A> = ( <A HREF="#KB1L12">KB1L12</A> & ( (!<A HREF="#FB2_found_edge">FB2_found_edge</A> & !<A HREF="#R1L7">R1L7</A>) ) ) # ( !<A HREF="#KB1L12">KB1L12</A> & ( (!<A HREF="#FB2_found_edge">FB2_found_edge</A> & (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#FB1_last_test_clk">FB1_last_test_clk</A>) # (<A HREF="#FB1_cur_test_clk">FB1_cur_test_clk</A>)))) ) );


<P> --KB1L14 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~3
<P><A NAME="KB1L14">KB1L14</A> = ( <A HREF="#KB1L11">KB1L11</A> & ( <A HREF="#KB1L13">KB1L13</A> & ( <A HREF="#KB1_bit_counter[4]">KB1_bit_counter[4]</A> ) ) ) # ( !<A HREF="#KB1L11">KB1L11</A> & ( <A HREF="#KB1L13">KB1L13</A> & ( <A HREF="#KB1_bit_counter[4]">KB1_bit_counter[4]</A> ) ) ) # ( <A HREF="#KB1L11">KB1L11</A> & ( !<A HREF="#KB1L13">KB1L13</A> & ( (!<A HREF="#R1L7">R1L7</A> & (!<A HREF="#KB1_bit_counter[4]">KB1_bit_counter[4]</A> & (!<A HREF="#FB2_cur_test_clk">FB2_cur_test_clk</A> $ (<A HREF="#FB2_last_test_clk">FB2_last_test_clk</A>)))) ) ) ) # ( !<A HREF="#KB1L11">KB1L11</A> & ( !<A HREF="#KB1L13">KB1L13</A> & ( (!<A HREF="#R1L7">R1L7</A> & (<A HREF="#KB1_bit_counter[4]">KB1_bit_counter[4]</A> & (!<A HREF="#FB2_cur_test_clk">FB2_cur_test_clk</A> $ (<A HREF="#FB2_last_test_clk">FB2_last_test_clk</A>)))) ) ) );


<P> --KB1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~4
<P><A NAME="KB1L15">KB1L15</A> = (!<A HREF="#KB1_bit_counter[2]">KB1_bit_counter[2]</A> & (!<A HREF="#KB1_bit_counter[0]">KB1_bit_counter[0]</A> & !<A HREF="#KB1_bit_counter[1]">KB1_bit_counter[1]</A>));


<P> --KB1L9 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3]~5
<P><A NAME="KB1L9">KB1L9</A> = ( <A HREF="#KB1L13">KB1L13</A> & ( <A HREF="#KB1_bit_counter[3]">KB1_bit_counter[3]</A> ) ) # ( !<A HREF="#KB1L13">KB1L13</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#KB1_bit_counter[3]">KB1_bit_counter[3]</A> $ (!<A HREF="#KB1L15">KB1L15</A>)) # (<A HREF="#FB2_found_edge">FB2_found_edge</A>))) ) );


<P> --KB1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[2]~6
<P><A NAME="KB1L7">KB1L7</A> = ( <A HREF="#KB1_bit_counter[1]">KB1_bit_counter[1]</A> & ( <A HREF="#KB1L13">KB1L13</A> & ( <A HREF="#KB1_bit_counter[2]">KB1_bit_counter[2]</A> ) ) ) # ( !<A HREF="#KB1_bit_counter[1]">KB1_bit_counter[1]</A> & ( <A HREF="#KB1L13">KB1L13</A> & ( <A HREF="#KB1_bit_counter[2]">KB1_bit_counter[2]</A> ) ) ) # ( <A HREF="#KB1_bit_counter[1]">KB1_bit_counter[1]</A> & ( !<A HREF="#KB1L13">KB1L13</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((<A HREF="#KB1_bit_counter[2]">KB1_bit_counter[2]</A>) # (<A HREF="#FB2_found_edge">FB2_found_edge</A>))) ) ) ) # ( !<A HREF="#KB1_bit_counter[1]">KB1_bit_counter[1]</A> & ( !<A HREF="#KB1L13">KB1L13</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#KB1_bit_counter[2]">KB1_bit_counter[2]</A> $ (<A HREF="#KB1_bit_counter[0]">KB1_bit_counter[0]</A>)) # (<A HREF="#FB2_found_edge">FB2_found_edge</A>))) ) ) );


<P> --KB1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]~7
<P><A NAME="KB1L3">KB1L3</A> = (!<A HREF="#KB1L13">KB1L13</A> & (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#KB1_bit_counter[0]">KB1_bit_counter[0]</A>) # (<A HREF="#FB2_found_edge">FB2_found_edge</A>)))) # (<A HREF="#KB1L13">KB1L13</A> & (((<A HREF="#KB1_bit_counter[0]">KB1_bit_counter[0]</A>))));


<P> --KB1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]~8
<P><A NAME="KB1L5">KB1L5</A> = ( <A HREF="#KB1L13">KB1L13</A> & ( <A HREF="#KB1_bit_counter[1]">KB1_bit_counter[1]</A> ) ) # ( !<A HREF="#KB1L13">KB1L13</A> & ( (!<A HREF="#R1L7">R1L7</A> & ((!<A HREF="#KB1_bit_counter[0]">KB1_bit_counter[0]</A> $ (<A HREF="#KB1_bit_counter[1]">KB1_bit_counter[1]</A>)) # (<A HREF="#FB2_found_edge">FB2_found_edge</A>))) ) );


<P> --WB1L89 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~27
<P><A NAME="WB1L89">WB1L89</A> = ( <A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_address_for_transfer[4]">S1_address_for_transfer[4]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_address_for_transfer[5]">S1_address_for_transfer[5]</A> ) ) ) # ( <A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#UB1_data_out[15]">UB1_data_out[15]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#WB1_shiftreg_data[14]">WB1_shiftreg_data[14]</A> ) ) );


<P> --YB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~2
<P><A NAME="YB1L3">YB1L3</A> = ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> $ (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>))) ) ) ) # ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ((<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>))) # (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>)))) ) ) ) # ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ((<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>))) # (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>) # (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)))) ) ) );


<P> --UE1L88 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
<P><A NAME="UE1L88">UE1L88</A> = ( <A HREF="#GE1_break_readreg[23]">GE1_break_readreg[23]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#RE1_MonDReg[23]">RE1_MonDReg[23]</A>)) # (<A HREF="#A1L165">A1L165</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[25]">UE1_sr[25]</A>)))) ) ) # ( !<A HREF="#GE1_break_readreg[23]">GE1_break_readreg[23]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#A1L165">A1L165</A> & ((<A HREF="#RE1_MonDReg[23]">RE1_MonDReg[23]</A>)))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[25]">UE1_sr[25]</A>)))) ) );


<P> --AB1_d1_data_in[1] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[1]
<P> --register power-up is low

<P><A NAME="AB1_d1_data_in[1]">AB1_d1_data_in[1]</A> = DFFEAS(<A HREF="#SW[1]">SW[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_d2_data_in[1] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[1]
<P> --register power-up is low

<P><A NAME="AB1_d2_data_in[1]">AB1_d2_data_in[1]</A> = DFFEAS(<A HREF="#AB1_d1_data_in[1]">AB1_d1_data_in[1]</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1L37 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~7
<P><A NAME="AB1L37">AB1L37</A> = (!<A HREF="#AB1L29">AB1L29</A> & (((<A HREF="#AB1_d1_data_in[1]">AB1_d1_data_in[1]</A> & !<A HREF="#AB1_d2_data_in[1]">AB1_d2_data_in[1]</A>)) # (<A HREF="#AB1_edge_capture[1]">AB1_edge_capture[1]</A>)));


<P> --UE1L89 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
<P><A NAME="UE1L89">UE1L89</A> = ( <A HREF="#GE1_break_readreg[7]">GE1_break_readreg[7]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#RE1_MonDReg[7]">RE1_MonDReg[7]</A>)) # (<A HREF="#A1L165">A1L165</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[9]">UE1_sr[9]</A>)))) ) ) # ( !<A HREF="#GE1_break_readreg[7]">GE1_break_readreg[7]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#A1L165">A1L165</A> & (<A HREF="#RE1_MonDReg[7]">RE1_MonDReg[7]</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[9]">UE1_sr[9]</A>)))) ) );


<P> --WB1L90 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~28
<P><A NAME="WB1L90">WB1L90</A> = ( <A HREF="#S1_device_for_transfer[0]">S1_device_for_transfer[0]</A> & ( <A HREF="#WB1_shiftreg_data[19]">WB1_shiftreg_data[19]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((!<A HREF="#WB1L9">WB1L9</A>) # (<A HREF="#S1_device_for_transfer[1]">S1_device_for_transfer[1]</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A> & ((<A HREF="#S1_device_for_transfer[1]">S1_device_for_transfer[1]</A>)))) ) ) ) # ( !<A HREF="#S1_device_for_transfer[0]">S1_device_for_transfer[0]</A> & ( <A HREF="#WB1_shiftreg_data[19]">WB1_shiftreg_data[19]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>) # ((<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A> & <A HREF="#S1_device_for_transfer[1]">S1_device_for_transfer[1]</A>)) ) ) ) # ( <A HREF="#S1_device_for_transfer[0]">S1_device_for_transfer[0]</A> & ( !<A HREF="#WB1_shiftreg_data[19]">WB1_shiftreg_data[19]</A> & ( (<A HREF="#S1_device_for_transfer[1]">S1_device_for_transfer[1]</A> & ((!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#WB1L9">WB1L9</A>))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A>)))) ) ) ) # ( !<A HREF="#S1_device_for_transfer[0]">S1_device_for_transfer[0]</A> & ( !<A HREF="#WB1_shiftreg_data[19]">WB1_shiftreg_data[19]</A> & ( (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (((<A HREF="#WB1L9">WB1L9</A>)))) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & (<A HREF="#UB1_auto_init_complete">UB1_auto_init_complete</A> & ((<A HREF="#S1_device_for_transfer[1]">S1_device_for_transfer[1]</A>)))) ) ) );


<P> --WB1L132 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~8
<P><A NAME="WB1L132">WB1L132</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[19]">WB1_shiftreg_mask[19]</A>));


<P> --HB1L99 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~11
<P><A NAME="HB1L99">HB1L99</A> = ( <A HREF="#HB1_data_out_shift_reg[6]">HB1_data_out_shift_reg[6]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # ((<A HREF="#QB4_q_b[7]">QB4_q_b[7]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[7]">QB3_q_b[7]</A>)))) ) ) # ( !<A HREF="#HB1_data_out_shift_reg[6]">HB1_data_out_shift_reg[6]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#QB4_q_b[7]">QB4_q_b[7]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[7]">QB3_q_b[7]</A>)))) ) );


<P> --UE1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
<P><A NAME="UE1L90">UE1L90</A> = ( <A HREF="#GE1_break_readreg[13]">GE1_break_readreg[13]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#RE1_MonDReg[13]">RE1_MonDReg[13]</A>)) # (<A HREF="#A1L165">A1L165</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[15]">UE1_sr[15]</A>)))) ) ) # ( !<A HREF="#GE1_break_readreg[13]">GE1_break_readreg[13]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#A1L165">A1L165</A> & (<A HREF="#RE1_MonDReg[13]">RE1_MonDReg[13]</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[15]">UE1_sr[15]</A>)))) ) );


<P> --UE1_DRsize.010 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
<P> --register power-up is low

<P><A NAME="UE1_DRsize.010">UE1_DRsize.010</A> = DFFEAS(<A HREF="#UE1L31">UE1L31</A>, <A HREF="#A1L184">A1L184</A>,  ,  , <A HREF="#SE1_virtual_state_uir">SE1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --UE1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
<P><A NAME="UE1L91">UE1L91</A> = ( <A HREF="#UE1_sr[15]">UE1_sr[15]</A> & ( <A HREF="#GE1_break_readreg[14]">GE1_break_readreg[14]</A> & ( (!<A HREF="#SE1_virtual_state_cdr">SE1_virtual_state_cdr</A>) # ((!<A HREF="#A1L164">A1L164</A> & ((<A HREF="#RE1_MonDReg[14]">RE1_MonDReg[14]</A>) # (<A HREF="#A1L165">A1L165</A>)))) ) ) ) # ( !<A HREF="#UE1_sr[15]">UE1_sr[15]</A> & ( <A HREF="#GE1_break_readreg[14]">GE1_break_readreg[14]</A> & ( (<A HREF="#SE1_virtual_state_cdr">SE1_virtual_state_cdr</A> & (!<A HREF="#A1L164">A1L164</A> & ((<A HREF="#RE1_MonDReg[14]">RE1_MonDReg[14]</A>) # (<A HREF="#A1L165">A1L165</A>)))) ) ) ) # ( <A HREF="#UE1_sr[15]">UE1_sr[15]</A> & ( !<A HREF="#GE1_break_readreg[14]">GE1_break_readreg[14]</A> & ( (!<A HREF="#SE1_virtual_state_cdr">SE1_virtual_state_cdr</A>) # ((!<A HREF="#A1L164">A1L164</A> & (!<A HREF="#A1L165">A1L165</A> & <A HREF="#RE1_MonDReg[14]">RE1_MonDReg[14]</A>))) ) ) ) # ( !<A HREF="#UE1_sr[15]">UE1_sr[15]</A> & ( !<A HREF="#GE1_break_readreg[14]">GE1_break_readreg[14]</A> & ( (<A HREF="#SE1_virtual_state_cdr">SE1_virtual_state_cdr</A> & (!<A HREF="#A1L164">A1L164</A> & (!<A HREF="#A1L165">A1L165</A> & <A HREF="#RE1_MonDReg[14]">RE1_MonDReg[14]</A>))) ) ) );


<P> --UE1L92 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
<P><A NAME="UE1L92">UE1L92</A> = ( <A HREF="#UE1L91">UE1L91</A> & ( (!<A HREF="#SE1L2">SE1L2</A>) # ((!<A HREF="#UE1_DRsize.010">UE1_DRsize.010</A> & ((<A HREF="#UE1_sr[16]">UE1_sr[16]</A>))) # (<A HREF="#UE1_DRsize.010">UE1_DRsize.010</A> & (<A HREF="#A1L186">A1L186</A>))) ) ) # ( !<A HREF="#UE1L91">UE1L91</A> & ( (<A HREF="#SE1L2">SE1L2</A> & ((!<A HREF="#UE1_DRsize.010">UE1_DRsize.010</A> & ((<A HREF="#UE1_sr[16]">UE1_sr[16]</A>))) # (<A HREF="#UE1_DRsize.010">UE1_DRsize.010</A> & (<A HREF="#A1L186">A1L186</A>)))) ) );


<P> --UE1L93 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
<P><A NAME="UE1L93">UE1L93</A> = ( <A HREF="#GE1_break_readreg[10]">GE1_break_readreg[10]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#RE1_MonDReg[10]">RE1_MonDReg[10]</A>)) # (<A HREF="#A1L165">A1L165</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[12]">UE1_sr[12]</A>)))) ) ) # ( !<A HREF="#GE1_break_readreg[10]">GE1_break_readreg[10]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#A1L165">A1L165</A> & (<A HREF="#RE1_MonDReg[10]">RE1_MonDReg[10]</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[12]">UE1_sr[12]</A>)))) ) );


<P> --UE1L94 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
<P><A NAME="UE1L94">UE1L94</A> = ( <A HREF="#GE1_break_readreg[12]">GE1_break_readreg[12]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#RE1_MonDReg[12]">RE1_MonDReg[12]</A>)) # (<A HREF="#A1L165">A1L165</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[14]">UE1_sr[14]</A>)))) ) ) # ( !<A HREF="#GE1_break_readreg[12]">GE1_break_readreg[12]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#A1L165">A1L165</A> & (<A HREF="#RE1_MonDReg[12]">RE1_MonDReg[12]</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[14]">UE1_sr[14]</A>)))) ) );


<P> --UE1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
<P><A NAME="UE1L95">UE1L95</A> = ( <A HREF="#GE1_break_readreg[11]">GE1_break_readreg[11]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#RE1_MonDReg[11]">RE1_MonDReg[11]</A>)) # (<A HREF="#A1L165">A1L165</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[13]">UE1_sr[13]</A>)))) ) ) # ( !<A HREF="#GE1_break_readreg[11]">GE1_break_readreg[11]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#A1L165">A1L165</A> & (<A HREF="#RE1_MonDReg[11]">RE1_MonDReg[11]</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[13]">UE1_sr[13]</A>)))) ) );


<P> --UE1L96 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
<P><A NAME="UE1L96">UE1L96</A> = ( <A HREF="#GE1_break_readreg[9]">GE1_break_readreg[9]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#RE1_MonDReg[9]">RE1_MonDReg[9]</A>)) # (<A HREF="#A1L165">A1L165</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[11]">UE1_sr[11]</A>)))) ) ) # ( !<A HREF="#GE1_break_readreg[9]">GE1_break_readreg[9]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#A1L165">A1L165</A> & (<A HREF="#RE1_MonDReg[9]">RE1_MonDReg[9]</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[11]">UE1_sr[11]</A>)))) ) );


<P> --UE1L97 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
<P><A NAME="UE1L97">UE1L97</A> = ( <A HREF="#GE1_break_readreg[8]">GE1_break_readreg[8]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#RE1_MonDReg[8]">RE1_MonDReg[8]</A>)) # (<A HREF="#A1L165">A1L165</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[10]">UE1_sr[10]</A>)))) ) ) # ( !<A HREF="#GE1_break_readreg[8]">GE1_break_readreg[8]</A> & ( (!<A HREF="#SE1L2">SE1L2</A> & (!<A HREF="#A1L165">A1L165</A> & (<A HREF="#RE1_MonDReg[8]">RE1_MonDReg[8]</A>))) # (<A HREF="#SE1L2">SE1L2</A> & (((<A HREF="#UE1_sr[10]">UE1_sr[10]</A>)))) ) );


<P> --WB1L91 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~29
<P><A NAME="WB1L91">WB1L91</A> = ( <A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_address_for_transfer[3]">S1_address_for_transfer[3]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_address_for_transfer[4]">S1_address_for_transfer[4]</A> ) ) ) # ( <A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#UB1_data_out[14]">UB1_data_out[14]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#WB1_shiftreg_data[13]">WB1_shiftreg_data[13]</A> ) ) );


<P> --WB1L92 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~30
<P><A NAME="WB1L92">WB1L92</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#WB1_shiftreg_data[18]">WB1_shiftreg_data[18]</A>) # (<A HREF="#WB1L9">WB1L9</A>)));


<P> --WB1L133 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~9
<P><A NAME="WB1L133">WB1L133</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[18]">WB1_shiftreg_mask[18]</A>));


<P> --HB1L100 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~12
<P><A NAME="HB1L100">HB1L100</A> = ( <A HREF="#HB1_data_out_shift_reg[5]">HB1_data_out_shift_reg[5]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # ((<A HREF="#QB4_q_b[6]">QB4_q_b[6]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[6]">QB3_q_b[6]</A>)))) ) ) # ( !<A HREF="#HB1_data_out_shift_reg[5]">HB1_data_out_shift_reg[5]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#QB4_q_b[6]">QB4_q_b[6]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[6]">QB3_q_b[6]</A>)))) ) );


<P> --UE1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~55
<P><A NAME="UE1L31">UE1L31</A> = (<A HREF="#A1L164">A1L164</A> & <A HREF="#A1L165">A1L165</A>);


<P> --WB1L93 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~31
<P><A NAME="WB1L93">WB1L93</A> = ( <A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_address_for_transfer[2]">S1_address_for_transfer[2]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_address_for_transfer[3]">S1_address_for_transfer[3]</A> ) ) ) # ( <A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#UB1_data_out[13]">UB1_data_out[13]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#WB1_shiftreg_data[12]">WB1_shiftreg_data[12]</A> ) ) );


<P> --WB1L134 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~10
<P><A NAME="WB1L134">WB1L134</A> = ((<A HREF="#WB1_shiftreg_mask[17]">WB1_shiftreg_mask[17]</A>) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>)) # (<A HREF="#WB1L9">WB1L9</A>);


<P> --HB1L101 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~13
<P><A NAME="HB1L101">HB1L101</A> = ( <A HREF="#HB1_data_out_shift_reg[4]">HB1_data_out_shift_reg[4]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # ((<A HREF="#QB4_q_b[5]">QB4_q_b[5]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[5]">QB3_q_b[5]</A>)))) ) ) # ( !<A HREF="#HB1_data_out_shift_reg[4]">HB1_data_out_shift_reg[4]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#QB4_q_b[5]">QB4_q_b[5]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[5]">QB3_q_b[5]</A>)))) ) );


<P> --WB1L94 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~32
<P><A NAME="WB1L94">WB1L94</A> = ( <A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_address_for_transfer[1]">S1_address_for_transfer[1]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_address_for_transfer[2]">S1_address_for_transfer[2]</A> ) ) ) # ( <A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#UB1_data_out[12]">UB1_data_out[12]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#WB1_shiftreg_data[11]">WB1_shiftreg_data[11]</A> ) ) );


<P> --WB1L135 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~11
<P><A NAME="WB1L135">WB1L135</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#WB1_shiftreg_mask[16]">WB1_shiftreg_mask[16]</A>) # (<A HREF="#WB1L9">WB1L9</A>)));


<P> --HB1L102 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~14
<P><A NAME="HB1L102">HB1L102</A> = ( <A HREF="#HB1_data_out_shift_reg[3]">HB1_data_out_shift_reg[3]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # ((<A HREF="#QB4_q_b[4]">QB4_q_b[4]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[4]">QB3_q_b[4]</A>)))) ) ) # ( !<A HREF="#HB1_data_out_shift_reg[3]">HB1_data_out_shift_reg[3]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#QB4_q_b[4]">QB4_q_b[4]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[4]">QB3_q_b[4]</A>)))) ) );


<P> --WB1L95 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~33
<P><A NAME="WB1L95">WB1L95</A> = ( <A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_address_for_transfer[0]">S1_address_for_transfer[0]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( <A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#S1_address_for_transfer[1]">S1_address_for_transfer[1]</A> ) ) ) # ( <A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#UB1_data_out[11]">UB1_data_out[11]</A> ) ) ) # ( !<A HREF="#WB1L53">WB1L53</A> & ( !<A HREF="#WB1L54">WB1L54</A> & ( <A HREF="#WB1_shiftreg_data[10]">WB1_shiftreg_data[10]</A> ) ) );


<P> --WB1L136 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~12
<P><A NAME="WB1L136">WB1L136</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#WB1_shiftreg_mask[15]">WB1_shiftreg_mask[15]</A>) # (<A HREF="#WB1L9">WB1L9</A>)));


<P> --HB1L103 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~15
<P><A NAME="HB1L103">HB1L103</A> = ( <A HREF="#HB1_data_out_shift_reg[2]">HB1_data_out_shift_reg[2]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # ((<A HREF="#QB4_q_b[3]">QB4_q_b[3]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[3]">QB3_q_b[3]</A>)))) ) ) # ( !<A HREF="#HB1_data_out_shift_reg[2]">HB1_data_out_shift_reg[2]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#QB4_q_b[3]">QB4_q_b[3]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[3]">QB3_q_b[3]</A>)))) ) );


<P> --WB1L137 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~13
<P><A NAME="WB1L137">WB1L137</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#WB1_shiftreg_mask[14]">WB1_shiftreg_mask[14]</A>) # (<A HREF="#WB1L9">WB1L9</A>)));


<P> --HB1L104 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~16
<P><A NAME="HB1L104">HB1L104</A> = ( <A HREF="#HB1_data_out_shift_reg[1]">HB1_data_out_shift_reg[1]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # ((<A HREF="#QB4_q_b[2]">QB4_q_b[2]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[2]">QB3_q_b[2]</A>)))) ) ) # ( !<A HREF="#HB1_data_out_shift_reg[1]">HB1_data_out_shift_reg[1]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#QB4_q_b[2]">QB4_q_b[2]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[2]">QB3_q_b[2]</A>)))) ) );


<P> --WB1L138 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~14
<P><A NAME="WB1L138">WB1L138</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#WB1_shiftreg_mask[13]">WB1_shiftreg_mask[13]</A>) # (<A HREF="#WB1L9">WB1L9</A>)));


<P> --HB1_data_out_shift_reg[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[0]
<P> --register power-up is low

<P><A NAME="HB1_data_out_shift_reg[0]">HB1_data_out_shift_reg[0]</A> = DFFEAS(<A HREF="#HB1L106">HB1L106</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  ,  ,  ,  ,  ,  );


<P> --HB1L105 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~17
<P><A NAME="HB1L105">HB1L105</A> = ( <A HREF="#HB1_data_out_shift_reg[0]">HB1_data_out_shift_reg[0]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & ((!<A HREF="#HB1L122">HB1L122</A>) # ((<A HREF="#QB4_q_b[1]">QB4_q_b[1]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[1]">QB3_q_b[1]</A>)))) ) ) # ( !<A HREF="#HB1_data_out_shift_reg[0]">HB1_data_out_shift_reg[0]</A> & ( (!<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (<A HREF="#HB1L122">HB1L122</A> & ((<A HREF="#QB4_q_b[1]">QB4_q_b[1]</A>)))) # (<A HREF="#HB1_read_left_channel">HB1_read_left_channel</A> & (((<A HREF="#QB3_q_b[1]">QB3_q_b[1]</A>)))) ) );


<P> --WB1L139 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~15
<P><A NAME="WB1L139">WB1L139</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#WB1_shiftreg_mask[12]">WB1_shiftreg_mask[12]</A>) # (<A HREF="#WB1L9">WB1L9</A>)));


<P> --WB1L140 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~16
<P><A NAME="WB1L140">WB1L140</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#WB1_shiftreg_mask[11]">WB1_shiftreg_mask[11]</A>) # (<A HREF="#WB1L9">WB1L9</A>)));


<P> --WB1L141 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~17
<P><A NAME="WB1L141">WB1L141</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#WB1_shiftreg_mask[10]">WB1_shiftreg_mask[10]</A>) # (<A HREF="#WB1L9">WB1L9</A>)));


<P> --WB1L142 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~18
<P><A NAME="WB1L142">WB1L142</A> = (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & ((<A HREF="#WB1_shiftreg_mask[9]">WB1_shiftreg_mask[9]</A>) # (<A HREF="#WB1L9">WB1L9</A>)));


<P> --WB1L143 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~19
<P><A NAME="WB1L143">WB1L143</A> = ((!<A HREF="#WB1L9">WB1L9</A> & <A HREF="#WB1_shiftreg_mask[8]">WB1_shiftreg_mask[8]</A>)) # (<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>);


<P> --WB1L144 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~20
<P><A NAME="WB1L144">WB1L144</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[7]">WB1_shiftreg_mask[7]</A>));


<P> --WB1L145 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~21
<P><A NAME="WB1L145">WB1L145</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[6]">WB1_shiftreg_mask[6]</A>));


<P> --WB1L146 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~22
<P><A NAME="WB1L146">WB1L146</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[5]">WB1_shiftreg_mask[5]</A>));


<P> --WB1L147 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~23
<P><A NAME="WB1L147">WB1L147</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[4]">WB1_shiftreg_mask[4]</A>));


<P> --WB1L148 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~24
<P><A NAME="WB1L148">WB1L148</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[3]">WB1_shiftreg_mask[3]</A>));


<P> --WB1L149 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~25
<P><A NAME="WB1L149">WB1L149</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[2]">WB1_shiftreg_mask[2]</A>));


<P> --WB1L150 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~26
<P><A NAME="WB1L150">WB1L150</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[1]">WB1_shiftreg_mask[1]</A>));


<P> --WB1_shiftreg_mask[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[0]
<P> --register power-up is low

<P><A NAME="WB1_shiftreg_mask[0]">WB1_shiftreg_mask[0]</A> = DFFEAS(<A HREF="#WB1L152">WB1L152</A>, <A HREF="#KF1_outclk_wire[0]">KF1_outclk_wire[0]</A>,  ,  , <A HREF="#WB1L118">WB1L118</A>,  ,  ,  ,  );


<P> --WB1L151 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~27
<P><A NAME="WB1L151">WB1L151</A> = (!<A HREF="#WB1L9">WB1L9</A> & (!<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A> & <A HREF="#WB1_shiftreg_mask[0]">WB1_shiftreg_mask[0]</A>));


<P> --WB1L152 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~28
<P><A NAME="WB1L152">WB1L152</A> = (!<A HREF="#S1_internal_reset">S1_internal_reset</A> & ((<A HREF="#WB1_s_serial_protocol.STATE_1_INITIALIZE">WB1_s_serial_protocol.STATE_1_INITIALIZE</A>) # (<A HREF="#WB1L9">WB1L9</A>)));


<P> --YD1L1013 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~16
<P><A NAME="YD1L1013">YD1L1013</A> = (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> & (<A HREF="#TC2L1">TC2L1</A> & (<A HREF="#PC5_av_readdata_pre[16]">PC5_av_readdata_pre[16]</A>))) # (<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> & (((<A HREF="#TC2L1">TC2L1</A> & <A HREF="#PC5_av_readdata_pre[16]">PC5_av_readdata_pre[16]</A>)) # (<A HREF="#PC3_av_readdata_pre[16]">PC3_av_readdata_pre[16]</A>)));


<P> --YD1L1014 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~17
<P><A NAME="YD1L1014">YD1L1014</A> = (<A HREF="#YD1L1010">YD1L1010</A> & (!<A HREF="#YD1L1013">YD1L1013</A> & ((!<A HREF="#NC9_out_payload[0]">NC9_out_payload[0]</A>) # (!<A HREF="#GD1L42">GD1L42</A>))));


<P> --YD1L1030 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~18
<P><A NAME="YD1L1030">YD1L1030</A> = (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> & ((<A HREF="#PC3_av_readdata_pre[20]">PC3_av_readdata_pre[20]</A>)))) # (<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (((<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> & <A HREF="#PC3_av_readdata_pre[20]">PC3_av_readdata_pre[20]</A>)) # (<A HREF="#R1_readdata[20]">R1_readdata[20]</A>)));


<P> --YD1L1031 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~19
<P><A NAME="YD1L1031">YD1L1031</A> = ( !<A HREF="#YD1L1030">YD1L1030</A> & ( (!<A HREF="#NC9_out_payload[4]">NC9_out_payload[4]</A> & (((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[20]">PC5_av_readdata_pre[20]</A>)))) # (<A HREF="#NC9_out_payload[4]">NC9_out_payload[4]</A> & (!<A HREF="#GD1L42">GD1L42</A> & ((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[20]">PC5_av_readdata_pre[20]</A>)))) ) );


<P> --YD1L1034 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~20
<P><A NAME="YD1L1034">YD1L1034</A> = ( <A HREF="#PC3_av_readdata_pre[21]">PC3_av_readdata_pre[21]</A> & ( (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> & (!<A HREF="#GD1L35">GD1L35</A> & ((!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#R1_readdata[21]">R1_readdata[21]</A>)))) ) ) # ( !<A HREF="#PC3_av_readdata_pre[21]">PC3_av_readdata_pre[21]</A> & ( (!<A HREF="#GD1L35">GD1L35</A> & ((!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A>) # (!<A HREF="#R1_readdata[21]">R1_readdata[21]</A>))) ) );


<P> --YD1L1035 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~21
<P><A NAME="YD1L1035">YD1L1035</A> = ( <A HREF="#YD1L1034">YD1L1034</A> & ( (!<A HREF="#NC9_out_payload[5]">NC9_out_payload[5]</A> & (((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[21]">PC5_av_readdata_pre[21]</A>)))) # (<A HREF="#NC9_out_payload[5]">NC9_out_payload[5]</A> & (!<A HREF="#GD1L42">GD1L42</A> & ((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[21]">PC5_av_readdata_pre[21]</A>)))) ) );


<P> --YD1L1022 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~22
<P><A NAME="YD1L1022">YD1L1022</A> = (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> & ((<A HREF="#PC3_av_readdata_pre[18]">PC3_av_readdata_pre[18]</A>)))) # (<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (((<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> & <A HREF="#PC3_av_readdata_pre[18]">PC3_av_readdata_pre[18]</A>)) # (<A HREF="#R1_readdata[18]">R1_readdata[18]</A>)));


<P> --YD1L1023 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~23
<P><A NAME="YD1L1023">YD1L1023</A> = ( !<A HREF="#YD1L1022">YD1L1022</A> & ( (!<A HREF="#NC9_out_payload[2]">NC9_out_payload[2]</A> & (((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[18]">PC5_av_readdata_pre[18]</A>)))) # (<A HREF="#NC9_out_payload[2]">NC9_out_payload[2]</A> & (!<A HREF="#GD1L42">GD1L42</A> & ((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[18]">PC5_av_readdata_pre[18]</A>)))) ) );


<P> --YD1L1026 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~24
<P><A NAME="YD1L1026">YD1L1026</A> = (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> & ((<A HREF="#PC3_av_readdata_pre[19]">PC3_av_readdata_pre[19]</A>)))) # (<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (((<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> & <A HREF="#PC3_av_readdata_pre[19]">PC3_av_readdata_pre[19]</A>)) # (<A HREF="#R1_readdata[19]">R1_readdata[19]</A>)));


<P> --YD1L1027 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~25
<P><A NAME="YD1L1027">YD1L1027</A> = ( !<A HREF="#YD1L1026">YD1L1026</A> & ( (!<A HREF="#NC9_out_payload[3]">NC9_out_payload[3]</A> & (((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[19]">PC5_av_readdata_pre[19]</A>)))) # (<A HREF="#NC9_out_payload[3]">NC9_out_payload[3]</A> & (!<A HREF="#GD1L42">GD1L42</A> & ((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[19]">PC5_av_readdata_pre[19]</A>)))) ) );


<P> --YD1L1037 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~26
<P><A NAME="YD1L1037">YD1L1037</A> = ( <A HREF="#R1_readdata[22]">R1_readdata[22]</A> & ( <A HREF="#PC3_av_readdata_pre[22]">PC3_av_readdata_pre[22]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[22]">PC5_av_readdata_pre[22]</A>)))) ) ) ) # ( !<A HREF="#R1_readdata[22]">R1_readdata[22]</A> & ( <A HREF="#PC3_av_readdata_pre[22]">PC3_av_readdata_pre[22]</A> & ( (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[22]">PC5_av_readdata_pre[22]</A>))) ) ) ) # ( <A HREF="#R1_readdata[22]">R1_readdata[22]</A> & ( !<A HREF="#PC3_av_readdata_pre[22]">PC3_av_readdata_pre[22]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[22]">PC5_av_readdata_pre[22]</A>))) ) ) ) # ( !<A HREF="#R1_readdata[22]">R1_readdata[22]</A> & ( !<A HREF="#PC3_av_readdata_pre[22]">PC3_av_readdata_pre[22]</A> & ( (!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[22]">PC5_av_readdata_pre[22]</A>) ) ) );


<P> --YD1L1038 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~27
<P><A NAME="YD1L1038">YD1L1038</A> = ( <A HREF="#YD1_av_ld_byte3_data[6]">YD1_av_ld_byte3_data[6]</A> & ( <A HREF="#YD1L1037">YD1L1037</A> & ( (!<A HREF="#GD1L35">GD1L35</A> & (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & ((!<A HREF="#NC9_out_payload[6]">NC9_out_payload[6]</A>) # (!<A HREF="#GD1L42">GD1L42</A>)))) ) ) ) # ( !<A HREF="#YD1_av_ld_byte3_data[6]">YD1_av_ld_byte3_data[6]</A> & ( <A HREF="#YD1L1037">YD1L1037</A> & ( ((!<A HREF="#GD1L35">GD1L35</A> & ((!<A HREF="#NC9_out_payload[6]">NC9_out_payload[6]</A>) # (!<A HREF="#GD1L42">GD1L42</A>)))) # (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A>) ) ) ) # ( !<A HREF="#YD1_av_ld_byte3_data[6]">YD1_av_ld_byte3_data[6]</A> & ( !<A HREF="#YD1L1037">YD1L1037</A> & ( <A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> ) ) );


<P> --YD1L1040 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~28
<P><A NAME="YD1L1040">YD1L1040</A> = ( <A HREF="#R1_readdata[23]">R1_readdata[23]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (!<A HREF="#GD1L35">GD1L35</A> & ((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[23]">PC5_av_readdata_pre[23]</A>)))) ) ) # ( !<A HREF="#R1_readdata[23]">R1_readdata[23]</A> & ( (!<A HREF="#GD1L35">GD1L35</A> & ((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[23]">PC5_av_readdata_pre[23]</A>))) ) );


<P> --YD1L1041 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~29
<P><A NAME="YD1L1041">YD1L1041</A> = ( <A HREF="#YD1L1040">YD1L1040</A> & ( (!<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (((!<A HREF="#NC9_out_payload[7]">NC9_out_payload[7]</A>) # (!<A HREF="#GD1L42">GD1L42</A>)))) # (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & (!<A HREF="#YD1_av_ld_byte3_data[7]">YD1_av_ld_byte3_data[7]</A>)) ) ) # ( !<A HREF="#YD1L1040">YD1L1040</A> & ( (<A HREF="#YD1_av_ld_aligning_data">YD1_av_ld_aligning_data</A> & !<A HREF="#YD1_av_ld_byte3_data[7]">YD1_av_ld_byte3_data[7]</A>) ) );


<P> --UE1L98 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
<P><A NAME="UE1L98">UE1L98</A> = ( <A HREF="#WE2_dreg[0]">WE2_dreg[0]</A> & ( (!<A HREF="#SE1_virtual_state_cdr">SE1_virtual_state_cdr</A> & (<A HREF="#UE1_sr[35]">UE1_sr[35]</A>)) # (<A HREF="#SE1_virtual_state_cdr">SE1_virtual_state_cdr</A> & ((!<A HREF="#A1L164">A1L164</A> & ((!<A HREF="#A1L165">A1L165</A>))) # (<A HREF="#A1L164">A1L164</A> & (<A HREF="#UE1_sr[35]">UE1_sr[35]</A> & <A HREF="#A1L165">A1L165</A>)))) ) ) # ( !<A HREF="#WE2_dreg[0]">WE2_dreg[0]</A> & ( (<A HREF="#UE1_sr[35]">UE1_sr[35]</A> & ((!<A HREF="#SE1_virtual_state_cdr">SE1_virtual_state_cdr</A>) # ((<A HREF="#A1L164">A1L164</A> & <A HREF="#A1L165">A1L165</A>)))) ) );


<P> --W1L333 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~3
<P><A NAME="W1L333">W1L333</A> = ( <A HREF="#XD1_entry_1[30]">XD1_entry_1[30]</A> & ( <A HREF="#XD1_entry_0[30]">XD1_entry_0[30]</A> & ( (<A HREF="#W1_active_addr[12]">W1_active_addr[12]</A> & ((!<A HREF="#W1_active_addr[11]">W1_active_addr[11]</A> $ (<A HREF="#XD1_entry_0[29]">XD1_entry_0[29]</A>)) # (<A HREF="#XD1_rd_address">XD1_rd_address</A>))) ) ) ) # ( !<A HREF="#XD1_entry_1[30]">XD1_entry_1[30]</A> & ( <A HREF="#XD1_entry_0[30]">XD1_entry_0[30]</A> & ( (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#W1_active_addr[12]">W1_active_addr[12]</A> & (!<A HREF="#W1_active_addr[11]">W1_active_addr[11]</A> $ (<A HREF="#XD1_entry_0[29]">XD1_entry_0[29]</A>)))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (((!<A HREF="#W1_active_addr[12]">W1_active_addr[12]</A>)))) ) ) ) # ( <A HREF="#XD1_entry_1[30]">XD1_entry_1[30]</A> & ( !<A HREF="#XD1_entry_0[30]">XD1_entry_0[30]</A> & ( (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & (!<A HREF="#W1_active_addr[12]">W1_active_addr[12]</A> & (!<A HREF="#W1_active_addr[11]">W1_active_addr[11]</A> $ (<A HREF="#XD1_entry_0[29]">XD1_entry_0[29]</A>)))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (((<A HREF="#W1_active_addr[12]">W1_active_addr[12]</A>)))) ) ) ) # ( !<A HREF="#XD1_entry_1[30]">XD1_entry_1[30]</A> & ( !<A HREF="#XD1_entry_0[30]">XD1_entry_0[30]</A> & ( (!<A HREF="#W1_active_addr[12]">W1_active_addr[12]</A> & ((!<A HREF="#W1_active_addr[11]">W1_active_addr[11]</A> $ (<A HREF="#XD1_entry_0[29]">XD1_entry_0[29]</A>)) # (<A HREF="#XD1_rd_address">XD1_rd_address</A>))) ) ) );


<P> --W1L334 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~4
<P><A NAME="W1L334">W1L334</A> = ( <A HREF="#W1_active_addr[11]">W1_active_addr[11]</A> & ( <A HREF="#XD1_entry_1[29]">XD1_entry_1[29]</A> & ( !<A HREF="#W1_active_addr[10]">W1_active_addr[10]</A> $ (((!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[28]">XD1_entry_0[28]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[28]">XD1_entry_1[28]</A>)))) ) ) ) # ( !<A HREF="#W1_active_addr[11]">W1_active_addr[11]</A> & ( <A HREF="#XD1_entry_1[29]">XD1_entry_1[29]</A> & ( (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & (!<A HREF="#W1_active_addr[10]">W1_active_addr[10]</A> $ (<A HREF="#XD1_entry_0[28]">XD1_entry_0[28]</A>))) ) ) ) # ( <A HREF="#W1_active_addr[11]">W1_active_addr[11]</A> & ( !<A HREF="#XD1_entry_1[29]">XD1_entry_1[29]</A> & ( (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & (!<A HREF="#W1_active_addr[10]">W1_active_addr[10]</A> $ (<A HREF="#XD1_entry_0[28]">XD1_entry_0[28]</A>))) ) ) ) # ( !<A HREF="#W1_active_addr[11]">W1_active_addr[11]</A> & ( !<A HREF="#XD1_entry_1[29]">XD1_entry_1[29]</A> & ( !<A HREF="#W1_active_addr[10]">W1_active_addr[10]</A> $ (((!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[28]">XD1_entry_0[28]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[28]">XD1_entry_1[28]</A>)))) ) ) );


<P> --W1L335 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~5
<P><A NAME="W1L335">W1L335</A> = ( <A HREF="#XD1_entry_1[35]">XD1_entry_1[35]</A> & ( <A HREF="#XD1_entry_0[35]">XD1_entry_0[35]</A> & ( (<A HREF="#W1_active_addr[17]">W1_active_addr[17]</A> & ((!<A HREF="#W1_active_addr[16]">W1_active_addr[16]</A> $ (<A HREF="#XD1_entry_0[34]">XD1_entry_0[34]</A>)) # (<A HREF="#XD1_rd_address">XD1_rd_address</A>))) ) ) ) # ( !<A HREF="#XD1_entry_1[35]">XD1_entry_1[35]</A> & ( <A HREF="#XD1_entry_0[35]">XD1_entry_0[35]</A> & ( (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#W1_active_addr[17]">W1_active_addr[17]</A> & (!<A HREF="#W1_active_addr[16]">W1_active_addr[16]</A> $ (<A HREF="#XD1_entry_0[34]">XD1_entry_0[34]</A>)))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (((!<A HREF="#W1_active_addr[17]">W1_active_addr[17]</A>)))) ) ) ) # ( <A HREF="#XD1_entry_1[35]">XD1_entry_1[35]</A> & ( !<A HREF="#XD1_entry_0[35]">XD1_entry_0[35]</A> & ( (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & (!<A HREF="#W1_active_addr[17]">W1_active_addr[17]</A> & (!<A HREF="#W1_active_addr[16]">W1_active_addr[16]</A> $ (<A HREF="#XD1_entry_0[34]">XD1_entry_0[34]</A>)))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (((<A HREF="#W1_active_addr[17]">W1_active_addr[17]</A>)))) ) ) ) # ( !<A HREF="#XD1_entry_1[35]">XD1_entry_1[35]</A> & ( !<A HREF="#XD1_entry_0[35]">XD1_entry_0[35]</A> & ( (!<A HREF="#W1_active_addr[17]">W1_active_addr[17]</A> & ((!<A HREF="#W1_active_addr[16]">W1_active_addr[16]</A> $ (<A HREF="#XD1_entry_0[34]">XD1_entry_0[34]</A>)) # (<A HREF="#XD1_rd_address">XD1_rd_address</A>))) ) ) );


<P> --W1L336 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~6
<P><A NAME="W1L336">W1L336</A> = ( <A HREF="#W1_active_addr[16]">W1_active_addr[16]</A> & ( <A HREF="#XD1_entry_1[34]">XD1_entry_1[34]</A> & ( !<A HREF="#W1_active_addr[15]">W1_active_addr[15]</A> $ (((!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[33]">XD1_entry_0[33]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[33]">XD1_entry_1[33]</A>)))) ) ) ) # ( !<A HREF="#W1_active_addr[16]">W1_active_addr[16]</A> & ( <A HREF="#XD1_entry_1[34]">XD1_entry_1[34]</A> & ( (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & (!<A HREF="#W1_active_addr[15]">W1_active_addr[15]</A> $ (<A HREF="#XD1_entry_0[33]">XD1_entry_0[33]</A>))) ) ) ) # ( <A HREF="#W1_active_addr[16]">W1_active_addr[16]</A> & ( !<A HREF="#XD1_entry_1[34]">XD1_entry_1[34]</A> & ( (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & (!<A HREF="#W1_active_addr[15]">W1_active_addr[15]</A> $ (<A HREF="#XD1_entry_0[33]">XD1_entry_0[33]</A>))) ) ) ) # ( !<A HREF="#W1_active_addr[16]">W1_active_addr[16]</A> & ( !<A HREF="#XD1_entry_1[34]">XD1_entry_1[34]</A> & ( !<A HREF="#W1_active_addr[15]">W1_active_addr[15]</A> $ (((!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[33]">XD1_entry_0[33]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[33]">XD1_entry_1[33]</A>)))) ) ) );


<P> --W1L337 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~7
<P><A NAME="W1L337">W1L337</A> = ( <A HREF="#W1_active_addr[23]">W1_active_addr[23]</A> & ( <A HREF="#XD1_entry_0[41]">XD1_entry_0[41]</A> & ( !<A HREF="#W1_active_addr[21]">W1_active_addr[21]</A> $ (((!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[39]">XD1_entry_0[39]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[39]">XD1_entry_1[39]</A>)))) ) ) ) # ( !<A HREF="#W1_active_addr[23]">W1_active_addr[23]</A> & ( <A HREF="#XD1_entry_0[41]">XD1_entry_0[41]</A> & ( (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (!<A HREF="#W1_active_addr[21]">W1_active_addr[21]</A> $ (<A HREF="#XD1_entry_1[39]">XD1_entry_1[39]</A>))) ) ) ) # ( <A HREF="#W1_active_addr[23]">W1_active_addr[23]</A> & ( !<A HREF="#XD1_entry_0[41]">XD1_entry_0[41]</A> & ( (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (!<A HREF="#W1_active_addr[21]">W1_active_addr[21]</A> $ (<A HREF="#XD1_entry_1[39]">XD1_entry_1[39]</A>))) ) ) ) # ( !<A HREF="#W1_active_addr[23]">W1_active_addr[23]</A> & ( !<A HREF="#XD1_entry_0[41]">XD1_entry_0[41]</A> & ( !<A HREF="#W1_active_addr[21]">W1_active_addr[21]</A> $ (((!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[39]">XD1_entry_0[39]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[39]">XD1_entry_1[39]</A>)))) ) ) );


<P> --W1L338 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~8
<P><A NAME="W1L338">W1L338</A> = ( <A HREF="#W1_active_addr[23]">W1_active_addr[23]</A> & ( <A HREF="#XD1_entry_1[41]">XD1_entry_1[41]</A> & ( !<A HREF="#W1_active_addr[20]">W1_active_addr[20]</A> $ (((!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[38]">XD1_entry_0[38]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[38]">XD1_entry_1[38]</A>)))) ) ) ) # ( !<A HREF="#W1_active_addr[23]">W1_active_addr[23]</A> & ( <A HREF="#XD1_entry_1[41]">XD1_entry_1[41]</A> & ( (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & (!<A HREF="#W1_active_addr[20]">W1_active_addr[20]</A> $ (<A HREF="#XD1_entry_0[38]">XD1_entry_0[38]</A>))) ) ) ) # ( <A HREF="#W1_active_addr[23]">W1_active_addr[23]</A> & ( !<A HREF="#XD1_entry_1[41]">XD1_entry_1[41]</A> & ( (!<A HREF="#XD1_rd_address">XD1_rd_address</A> & (!<A HREF="#W1_active_addr[20]">W1_active_addr[20]</A> $ (<A HREF="#XD1_entry_0[38]">XD1_entry_0[38]</A>))) ) ) ) # ( !<A HREF="#W1_active_addr[23]">W1_active_addr[23]</A> & ( !<A HREF="#XD1_entry_1[41]">XD1_entry_1[41]</A> & ( !<A HREF="#W1_active_addr[20]">W1_active_addr[20]</A> $ (((!<A HREF="#XD1_rd_address">XD1_rd_address</A> & ((<A HREF="#XD1_entry_0[38]">XD1_entry_0[38]</A>))) # (<A HREF="#XD1_rd_address">XD1_rd_address</A> & (<A HREF="#XD1_entry_1[38]">XD1_entry_1[38]</A>)))) ) ) );


<P> --W1L96 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~6
<P><A NAME="W1L96">W1L96</A> = ( <A HREF="#W1_refresh_request">W1_refresh_request</A> & ( (<A HREF="#W1L169">W1L169</A> & <A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>) ) ) # ( !<A HREF="#W1_refresh_request">W1_refresh_request</A> & ( ((<A HREF="#XD1L2">XD1L2</A> & <A HREF="#W1_init_done">W1_init_done</A>)) # (<A HREF="#W1_m_state.000000001">W1_m_state.000000001</A>) ) );


<P> --W1L97 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~7
<P><A NAME="W1L97">W1L97</A> = (<A HREF="#W1_m_state.000100000">W1_m_state.000100000</A> & !<A HREF="#W1_m_count[1]">W1_m_count[1]</A>);


<P> --GD1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~6
<P><A NAME="GD1L11">GD1L11</A> = ( <A HREF="#R1_readdata[0]">R1_readdata[0]</A> & ( <A HREF="#S1_readdata[0]">S1_readdata[0]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[0]">PC3_av_readdata_pre[0]</A>)))) ) ) ) # ( !<A HREF="#R1_readdata[0]">R1_readdata[0]</A> & ( <A HREF="#S1_readdata[0]">S1_readdata[0]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[0]">PC3_av_readdata_pre[0]</A>))) ) ) ) # ( <A HREF="#R1_readdata[0]">R1_readdata[0]</A> & ( !<A HREF="#S1_readdata[0]">S1_readdata[0]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[0]">PC3_av_readdata_pre[0]</A>))) ) ) ) # ( !<A HREF="#R1_readdata[0]">R1_readdata[0]</A> & ( !<A HREF="#S1_readdata[0]">S1_readdata[0]</A> & ( (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[0]">PC3_av_readdata_pre[0]</A>) ) ) );


<P> --GD1L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~54
<P><A NAME="GD1L66">GD1L66</A> = ( <A HREF="#R1_readdata[3]">R1_readdata[3]</A> & ( <A HREF="#S1_readdata[3]">S1_readdata[3]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[3]">PC3_av_readdata_pre[3]</A>)))) ) ) ) # ( !<A HREF="#R1_readdata[3]">R1_readdata[3]</A> & ( <A HREF="#S1_readdata[3]">S1_readdata[3]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[3]">PC3_av_readdata_pre[3]</A>))) ) ) ) # ( <A HREF="#R1_readdata[3]">R1_readdata[3]</A> & ( !<A HREF="#S1_readdata[3]">S1_readdata[3]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[3]">PC3_av_readdata_pre[3]</A>))) ) ) ) # ( !<A HREF="#R1_readdata[3]">R1_readdata[3]</A> & ( !<A HREF="#S1_readdata[3]">S1_readdata[3]</A> & ( (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[3]">PC3_av_readdata_pre[3]</A>) ) ) );


<P> --GD1L67 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~55
<P><A NAME="GD1L67">GD1L67</A> = ( <A HREF="#R1_readdata[8]">R1_readdata[8]</A> & ( <A HREF="#S1_readdata[8]">S1_readdata[8]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[8]">PC3_av_readdata_pre[8]</A>)))) ) ) ) # ( !<A HREF="#R1_readdata[8]">R1_readdata[8]</A> & ( <A HREF="#S1_readdata[8]">S1_readdata[8]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[8]">PC3_av_readdata_pre[8]</A>))) ) ) ) # ( <A HREF="#R1_readdata[8]">R1_readdata[8]</A> & ( !<A HREF="#S1_readdata[8]">S1_readdata[8]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[8]">PC3_av_readdata_pre[8]</A>))) ) ) ) # ( !<A HREF="#R1_readdata[8]">R1_readdata[8]</A> & ( !<A HREF="#S1_readdata[8]">S1_readdata[8]</A> & ( (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[8]">PC3_av_readdata_pre[8]</A>) ) ) );


<P> --GD1L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~56
<P><A NAME="GD1L68">GD1L68</A> = (<A HREF="#GD1L67">GD1L67</A> & ((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[8]">PC5_av_readdata_pre[8]</A>)));


<P> --GD1L69 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~57
<P><A NAME="GD1L69">GD1L69</A> = ( <A HREF="#R1_readdata[2]">R1_readdata[2]</A> & ( <A HREF="#S1_readdata[2]">S1_readdata[2]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[2]">PC3_av_readdata_pre[2]</A>)))) ) ) ) # ( !<A HREF="#R1_readdata[2]">R1_readdata[2]</A> & ( <A HREF="#S1_readdata[2]">S1_readdata[2]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[2]">PC3_av_readdata_pre[2]</A>))) ) ) ) # ( <A HREF="#R1_readdata[2]">R1_readdata[2]</A> & ( !<A HREF="#S1_readdata[2]">S1_readdata[2]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[2]">PC3_av_readdata_pre[2]</A>))) ) ) ) # ( !<A HREF="#R1_readdata[2]">R1_readdata[2]</A> & ( !<A HREF="#S1_readdata[2]">S1_readdata[2]</A> & ( (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[2]">PC3_av_readdata_pre[2]</A>) ) ) );


<P> --GD1L70 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~58
<P><A NAME="GD1L70">GD1L70</A> = ( <A HREF="#R1_readdata[4]">R1_readdata[4]</A> & ( <A HREF="#S1_readdata[4]">S1_readdata[4]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[4]">PC3_av_readdata_pre[4]</A>)))) ) ) ) # ( !<A HREF="#R1_readdata[4]">R1_readdata[4]</A> & ( <A HREF="#S1_readdata[4]">S1_readdata[4]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[4]">PC3_av_readdata_pre[4]</A>))) ) ) ) # ( <A HREF="#R1_readdata[4]">R1_readdata[4]</A> & ( !<A HREF="#S1_readdata[4]">S1_readdata[4]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[4]">PC3_av_readdata_pre[4]</A>))) ) ) ) # ( !<A HREF="#R1_readdata[4]">R1_readdata[4]</A> & ( !<A HREF="#S1_readdata[4]">S1_readdata[4]</A> & ( (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[4]">PC3_av_readdata_pre[4]</A>) ) ) );


<P> --GD1L71 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~59
<P><A NAME="GD1L71">GD1L71</A> = ( <A HREF="#R1_readdata[6]">R1_readdata[6]</A> & ( <A HREF="#S1_readdata[6]">S1_readdata[6]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[6]">PC3_av_readdata_pre[6]</A>)))) ) ) ) # ( !<A HREF="#R1_readdata[6]">R1_readdata[6]</A> & ( <A HREF="#S1_readdata[6]">S1_readdata[6]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[6]">PC3_av_readdata_pre[6]</A>))) ) ) ) # ( <A HREF="#R1_readdata[6]">R1_readdata[6]</A> & ( !<A HREF="#S1_readdata[6]">S1_readdata[6]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[6]">PC3_av_readdata_pre[6]</A>))) ) ) ) # ( !<A HREF="#R1_readdata[6]">R1_readdata[6]</A> & ( !<A HREF="#S1_readdata[6]">S1_readdata[6]</A> & ( (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[6]">PC3_av_readdata_pre[6]</A>) ) ) );


<P> --GD1L72 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~60
<P><A NAME="GD1L72">GD1L72</A> = ( <A HREF="#R1_readdata[5]">R1_readdata[5]</A> & ( <A HREF="#S1_readdata[5]">S1_readdata[5]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[5]">PC3_av_readdata_pre[5]</A>)))) ) ) ) # ( !<A HREF="#R1_readdata[5]">R1_readdata[5]</A> & ( <A HREF="#S1_readdata[5]">S1_readdata[5]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[5]">PC3_av_readdata_pre[5]</A>))) ) ) ) # ( <A HREF="#R1_readdata[5]">R1_readdata[5]</A> & ( !<A HREF="#S1_readdata[5]">S1_readdata[5]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[5]">PC3_av_readdata_pre[5]</A>))) ) ) ) # ( !<A HREF="#R1_readdata[5]">R1_readdata[5]</A> & ( !<A HREF="#S1_readdata[5]">S1_readdata[5]</A> & ( (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[5]">PC3_av_readdata_pre[5]</A>) ) ) );


<P> --GD1L73 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~61
<P><A NAME="GD1L73">GD1L73</A> = ( <A HREF="#R1_readdata[7]">R1_readdata[7]</A> & ( <A HREF="#S1_readdata[7]">S1_readdata[7]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[7]">PC3_av_readdata_pre[7]</A>)))) ) ) ) # ( !<A HREF="#R1_readdata[7]">R1_readdata[7]</A> & ( <A HREF="#S1_readdata[7]">S1_readdata[7]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[7]">PC3_av_readdata_pre[7]</A>))) ) ) ) # ( <A HREF="#R1_readdata[7]">R1_readdata[7]</A> & ( !<A HREF="#S1_readdata[7]">S1_readdata[7]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[7]">PC3_av_readdata_pre[7]</A>))) ) ) ) # ( !<A HREF="#R1_readdata[7]">R1_readdata[7]</A> & ( !<A HREF="#S1_readdata[7]">S1_readdata[7]</A> & ( (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[7]">PC3_av_readdata_pre[7]</A>) ) ) );


<P> --YD1L984 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~17
<P><A NAME="YD1L984">YD1L984</A> = ( <A HREF="#PC3_av_readdata_pre[13]">PC3_av_readdata_pre[13]</A> & ( (((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[13]">R1_readdata[13]</A>)) # (<A HREF="#GD1L35">GD1L35</A>)) # (<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) ) ) # ( !<A HREF="#PC3_av_readdata_pre[13]">PC3_av_readdata_pre[13]</A> & ( ((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[13]">R1_readdata[13]</A>)) # (<A HREF="#GD1L35">GD1L35</A>) ) );


<P> --YD1L999 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~18
<P><A NAME="YD1L999">YD1L999</A> = ( <A HREF="#R1_readdata[15]">R1_readdata[15]</A> & ( <A HREF="#PC3_av_readdata_pre[15]">PC3_av_readdata_pre[15]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[15]">PC5_av_readdata_pre[15]</A>)))) ) ) ) # ( !<A HREF="#R1_readdata[15]">R1_readdata[15]</A> & ( <A HREF="#PC3_av_readdata_pre[15]">PC3_av_readdata_pre[15]</A> & ( (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[15]">PC5_av_readdata_pre[15]</A>))) ) ) ) # ( <A HREF="#R1_readdata[15]">R1_readdata[15]</A> & ( !<A HREF="#PC3_av_readdata_pre[15]">PC3_av_readdata_pre[15]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[15]">PC5_av_readdata_pre[15]</A>))) ) ) ) # ( !<A HREF="#R1_readdata[15]">R1_readdata[15]</A> & ( !<A HREF="#PC3_av_readdata_pre[15]">PC3_av_readdata_pre[15]</A> & ( (!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[15]">PC5_av_readdata_pre[15]</A>) ) ) );


<P> --YD1L1000 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~19
<P><A NAME="YD1L1000">YD1L1000</A> = ( <A HREF="#XC1_data_reg[15]">XC1_data_reg[15]</A> & ( (<A HREF="#XC1L36">XC1L36</A> & (((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[15]">NC9_out_payload[15]</A>)) # (<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>))) ) ) # ( !<A HREF="#XC1_data_reg[15]">XC1_data_reg[15]</A> & ( (<A HREF="#XC1L36">XC1L36</A> & (<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[15]">NC9_out_payload[15]</A>)) ) );


<P> --YD1L1018 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~30
<P><A NAME="YD1L1018">YD1L1018</A> = ( <A HREF="#R1_readdata[17]">R1_readdata[17]</A> & ( <A HREF="#S1_readdata[17]">S1_readdata[17]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[17]">PC3_av_readdata_pre[17]</A>)))) ) ) ) # ( !<A HREF="#R1_readdata[17]">R1_readdata[17]</A> & ( <A HREF="#S1_readdata[17]">S1_readdata[17]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[17]">PC3_av_readdata_pre[17]</A>))) ) ) ) # ( <A HREF="#R1_readdata[17]">R1_readdata[17]</A> & ( !<A HREF="#S1_readdata[17]">S1_readdata[17]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[17]">PC3_av_readdata_pre[17]</A>))) ) ) ) # ( !<A HREF="#R1_readdata[17]">R1_readdata[17]</A> & ( !<A HREF="#S1_readdata[17]">S1_readdata[17]</A> & ( (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[17]">PC3_av_readdata_pre[17]</A>) ) ) );


<P> --YD1L1019 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~31
<P><A NAME="YD1L1019">YD1L1019</A> = ( !<A HREF="#GD1L35">GD1L35</A> & ( (!<A HREF="#NC9_out_payload[1]">NC9_out_payload[1]</A> & (((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[17]">PC5_av_readdata_pre[17]</A>)))) # (<A HREF="#NC9_out_payload[1]">NC9_out_payload[1]</A> & (!<A HREF="#GD1L42">GD1L42</A> & ((!<A HREF="#TC2L1">TC2L1</A>) # (!<A HREF="#PC5_av_readdata_pre[17]">PC5_av_readdata_pre[17]</A>)))) ) );


<P> --GD1L74 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~62
<P><A NAME="GD1L74">GD1L74</A> = (!<A HREF="#TC2L1">TC2L1</A> & (((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[25]">R1_readdata[25]</A>)))) # (<A HREF="#TC2L1">TC2L1</A> & (((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[25]">R1_readdata[25]</A>)) # (<A HREF="#PC5_av_readdata_pre[25]">PC5_av_readdata_pre[25]</A>)));


<P> --GD1L75 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~63
<P><A NAME="GD1L75">GD1L75</A> = (!<A HREF="#TC2L1">TC2L1</A> & (((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[26]">R1_readdata[26]</A>)))) # (<A HREF="#TC2L1">TC2L1</A> & (((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[26]">R1_readdata[26]</A>)) # (<A HREF="#PC5_av_readdata_pre[26]">PC5_av_readdata_pre[26]</A>)));


<P> --GD1L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~64
<P><A NAME="GD1L76">GD1L76</A> = (!<A HREF="#TC2L1">TC2L1</A> & (((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[24]">R1_readdata[24]</A>)))) # (<A HREF="#TC2L1">TC2L1</A> & (((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[24]">R1_readdata[24]</A>)) # (<A HREF="#PC5_av_readdata_pre[24]">PC5_av_readdata_pre[24]</A>)));


<P> --GD1L77 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~65
<P><A NAME="GD1L77">GD1L77</A> = ( <A HREF="#R1_readdata[1]">R1_readdata[1]</A> & ( <A HREF="#S1_readdata[1]">S1_readdata[1]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[1]">PC3_av_readdata_pre[1]</A>)))) ) ) ) # ( !<A HREF="#R1_readdata[1]">R1_readdata[1]</A> & ( <A HREF="#S1_readdata[1]">S1_readdata[1]</A> & ( (!<A HREF="#PC2_read_latency_shift_reg[0]">PC2_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[1]">PC3_av_readdata_pre[1]</A>))) ) ) ) # ( <A HREF="#R1_readdata[1]">R1_readdata[1]</A> & ( !<A HREF="#S1_readdata[1]">S1_readdata[1]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[1]">PC3_av_readdata_pre[1]</A>))) ) ) ) # ( !<A HREF="#R1_readdata[1]">R1_readdata[1]</A> & ( !<A HREF="#S1_readdata[1]">S1_readdata[1]</A> & ( (!<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) # (!<A HREF="#PC3_av_readdata_pre[1]">PC3_av_readdata_pre[1]</A>) ) ) );


<P> --GD1L78 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~66
<P><A NAME="GD1L78">GD1L78</A> = (!<A HREF="#TC2L1">TC2L1</A> & (((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[29]">R1_readdata[29]</A>)))) # (<A HREF="#TC2L1">TC2L1</A> & (((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[29]">R1_readdata[29]</A>)) # (<A HREF="#PC5_av_readdata_pre[29]">PC5_av_readdata_pre[29]</A>)));


<P> --GD1L79 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~67
<P><A NAME="GD1L79">GD1L79</A> = (!<A HREF="#TC2L1">TC2L1</A> & (((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[30]">R1_readdata[30]</A>)))) # (<A HREF="#TC2L1">TC2L1</A> & (((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[30]">R1_readdata[30]</A>)) # (<A HREF="#PC5_av_readdata_pre[30]">PC5_av_readdata_pre[30]</A>)));


<P> --W1L120 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~4
<P><A NAME="W1L120">W1L120</A> = (<A HREF="#W1_m_state.100000000">W1_m_state.100000000</A> & !<A HREF="#W1_refresh_request">W1_refresh_request</A>);


<P> --EF1L4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[1]~0
<P><A NAME="EF1L4">EF1L4</A> = ( <A HREF="#VC2L20">VC2L20</A> & ( (!<A HREF="#YD1_W_alu_result[15]">YD1_W_alu_result[15]</A> & (<A HREF="#YD1_F_pc[13]">YD1_F_pc[13]</A> & ((<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) # (<A HREF="#YD1_W_alu_result[15]">YD1_W_alu_result[15]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # ((<A HREF="#YD1_F_pc[13]">YD1_F_pc[13]</A> & <A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>)))) ) ) # ( !<A HREF="#VC2L20">VC2L20</A> & ( (<A HREF="#YD1_W_alu_result[15]">YD1_W_alu_result[15]</A> & ((!<A HREF="#MD2_top_priority_reg[0]">MD2_top_priority_reg[0]</A>) # (<A HREF="#MD2_top_priority_reg[1]">MD2_top_priority_reg[1]</A>))) ) );


<P> --YD1L957 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~20
<P><A NAME="YD1L957">YD1L957</A> = ( <A HREF="#PC3_av_readdata_pre[9]">PC3_av_readdata_pre[9]</A> & ( (((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[9]">R1_readdata[9]</A>)) # (<A HREF="#GD1L35">GD1L35</A>)) # (<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) ) ) # ( !<A HREF="#PC3_av_readdata_pre[9]">PC3_av_readdata_pre[9]</A> & ( ((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[9]">R1_readdata[9]</A>)) # (<A HREF="#GD1L35">GD1L35</A>) ) );


<P> --YD1L964 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~21
<P><A NAME="YD1L964">YD1L964</A> = ( <A HREF="#PC3_av_readdata_pre[10]">PC3_av_readdata_pre[10]</A> & ( (((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[10]">R1_readdata[10]</A>)) # (<A HREF="#GD1L35">GD1L35</A>)) # (<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) ) ) # ( !<A HREF="#PC3_av_readdata_pre[10]">PC3_av_readdata_pre[10]</A> & ( ((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[10]">R1_readdata[10]</A>)) # (<A HREF="#GD1L35">GD1L35</A>) ) );


<P> --YD1L972 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~22
<P><A NAME="YD1L972">YD1L972</A> = ( <A HREF="#PC5_av_readdata_pre[11]">PC5_av_readdata_pre[11]</A> & ( <A HREF="#R1_readdata[11]">R1_readdata[11]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (!<A HREF="#TC2L1">TC2L1</A> & ((!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>) # (!<A HREF="#XC1_data_reg[11]">XC1_data_reg[11]</A>)))) ) ) ) # ( !<A HREF="#PC5_av_readdata_pre[11]">PC5_av_readdata_pre[11]</A> & ( <A HREF="#R1_readdata[11]">R1_readdata[11]</A> & ( (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & ((!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>) # (!<A HREF="#XC1_data_reg[11]">XC1_data_reg[11]</A>))) ) ) ) # ( <A HREF="#PC5_av_readdata_pre[11]">PC5_av_readdata_pre[11]</A> & ( !<A HREF="#R1_readdata[11]">R1_readdata[11]</A> & ( (!<A HREF="#TC2L1">TC2L1</A> & ((!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>) # (!<A HREF="#XC1_data_reg[11]">XC1_data_reg[11]</A>))) ) ) ) # ( !<A HREF="#PC5_av_readdata_pre[11]">PC5_av_readdata_pre[11]</A> & ( !<A HREF="#R1_readdata[11]">R1_readdata[11]</A> & ( (!<A HREF="#NC8_mem[0][52]">NC8_mem[0][52]</A>) # (!<A HREF="#XC1_data_reg[11]">XC1_data_reg[11]</A>) ) ) );


<P> --YD1L973 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~23
<P><A NAME="YD1L973">YD1L973</A> = (!<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (<A HREF="#TC2L1">TC2L1</A> & (<A HREF="#PC5_av_readdata_pre[11]">PC5_av_readdata_pre[11]</A>))) # (<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & (((<A HREF="#TC2L1">TC2L1</A> & <A HREF="#PC5_av_readdata_pre[11]">PC5_av_readdata_pre[11]</A>)) # (<A HREF="#R1_readdata[11]">R1_readdata[11]</A>)));


<P> --YD1L974 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~24
<P><A NAME="YD1L974">YD1L974</A> = (<A HREF="#XC1L36">XC1L36</A> & ((!<A HREF="#YD1L972">YD1L972</A>) # ((<A HREF="#JD8L14">JD8L14</A> & <A HREF="#NC9_out_payload[11]">NC9_out_payload[11]</A>))));


<P> --YD1L977 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~25
<P><A NAME="YD1L977">YD1L977</A> = ( <A HREF="#PC3_av_readdata_pre[12]">PC3_av_readdata_pre[12]</A> & ( (((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[12]">R1_readdata[12]</A>)) # (<A HREF="#GD1L35">GD1L35</A>)) # (<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) ) ) # ( !<A HREF="#PC3_av_readdata_pre[12]">PC3_av_readdata_pre[12]</A> & ( ((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[12]">R1_readdata[12]</A>)) # (<A HREF="#GD1L35">GD1L35</A>) ) );


<P> --YD1L992 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~26
<P><A NAME="YD1L992">YD1L992</A> = ( <A HREF="#PC3_av_readdata_pre[14]">PC3_av_readdata_pre[14]</A> & ( (((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[14]">R1_readdata[14]</A>)) # (<A HREF="#GD1L35">GD1L35</A>)) # (<A HREF="#PC3_read_latency_shift_reg[0]">PC3_read_latency_shift_reg[0]</A>) ) ) # ( !<A HREF="#PC3_av_readdata_pre[14]">PC3_av_readdata_pre[14]</A> & ( ((<A HREF="#PC1_read_latency_shift_reg[0]">PC1_read_latency_shift_reg[0]</A> & <A HREF="#R1_readdata[14]">R1_readdata[14]</A>)) # (<A HREF="#GD1L35">GD1L35</A>) ) );


<P> --VB1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[11]~0
<P><A NAME="VB1L9">VB1L9</A> = ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( <A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & (((<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & !<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>)))) # (<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ((!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( <A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>) # (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> $ (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)))) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)) ) ) ) # ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> $ (((<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>))))) # (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ((!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ((<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>)))) # (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ((!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>) # (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>)))) ) ) );


<P> --VB1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[12]~1
<P><A NAME="VB1L10">VB1L10</A> = ( <A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> $ (((<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>))))) # (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ((!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>) # (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)))) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> $ (((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>))))) ) ) ) # ( <A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (((<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)) # (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>))) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> $ (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>))) # (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> $ (((!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>))))) ) ) );


<P> --VB1L11 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[13]~2
<P><A NAME="VB1L11">VB1L11</A> = ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( <A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ( (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ((!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>) # ((!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)))) # (<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> $ (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( <A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ( (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ((!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>) # (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)))) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & (<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>))) ) ) ) # ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( !<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ( (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ((!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>) # ((!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)))) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (((<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>))) ) ) ) # ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( !<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ( (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ((!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>) # ((<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)))) ) ) );


<P> --VB1L12 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[14]~3
<P><A NAME="VB1L12">VB1L12</A> = ( <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>))) ) ) ) # ( !<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)) # (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ((!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & <A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)))) ) ) ) # ( <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>) # ((!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ((!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>) # (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>))) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> $ (<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)) ) ) );


<P> --YB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~3
<P><A NAME="YB1L4">YB1L4</A> = ( <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( !<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> $ (((!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (((<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>) # (<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>))) ) ) ) # ( <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>) # ((!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ((!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>) # (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>))) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>))) ) ) );


<P> --VB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[2]~4
<P><A NAME="VB1L2">VB1L2</A> = ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( <A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ((!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)) # (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> $ (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>))))) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>))) ) ) ) # ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( <A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ((!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>) # (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)))) ) ) ) # ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> $ (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)))) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ((!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)) # (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> $ (((!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>))))) ) ) );


<P> --VB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[3]~5
<P><A NAME="VB1L3">VB1L3</A> = ( <A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>))) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> $ (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ((<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>)))) # (<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>))) ) ) ) # ( <A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> $ (((!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>) # (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>))))) # (<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>))) ) ) ) # ( !<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ((<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A>) # (<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)))) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ((!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> $ (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>)))) ) ) );


<P> --VB1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[8]~6
<P><A NAME="VB1L8">VB1L8</A> = ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( <A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ((!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ((<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>))) # (<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)))) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> $ (<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( <A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ( (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ((!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ((<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>))) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>)))) ) ) ) # ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( !<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & <A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>))) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> $ (<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( !<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>))) ) ) );


<P> --VB1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[6]~7
<P><A NAME="VB1L6">VB1L6</A> = ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> $ (<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)))) # (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> $ (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> $ (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>)))) ) ) ) # ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ((!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>)) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)))) # (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> $ (((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & <A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>))))) ) ) ) # ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ((<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>))) # (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)))) ) ) );


<P> --VB1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[7]~8
<P><A NAME="VB1L7">VB1L7</A> = ( <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( <A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> $ (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)))) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>))) ) ) ) # ( !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( <A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ((!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ((<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>))) # (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)))) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> $ (<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)))) ) ) ) # ( <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ((<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>) # (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>)))) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>))) ) ) ) # ( !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ( !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ((<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>))) # (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>)))) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ((<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>) # (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>)))) ) ) );


<P> --VB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[5]~9
<P><A NAME="VB1L5">VB1L5</A> = ( <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ((<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)))) # (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>))) ) ) ) # ( !<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> $ (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> $ (<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)))) # (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ((!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ((!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>))))) ) ) ) # ( <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>))) # (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ((!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> $ (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>))) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>)) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> $ (<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)))) ) ) );


<P> --VB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[4]~10
<P><A NAME="VB1L4">VB1L4</A> = ( <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>))) ) ) ) # ( !<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)) # (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>)))) ) ) ) # ( <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> $ (<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ((!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>)) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & ((!<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>))))) # (<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> $ (((<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>))))) ) ) );


<P> --VB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[1]~11
<P><A NAME="VB1L1">VB1L1</A> = ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( <A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ((!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)))) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ((!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)) # (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( <A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>))) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)))) ) ) ) # ( <A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (!<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> $ (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> $ (!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)))) # (<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & (((!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & <A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)))) ) ) ) # ( !<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & ( !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> $ (<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A>)))) # (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & (((<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & !<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>)))) ) ) );


<P> --YB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~4
<P><A NAME="YB1L5">YB1L5</A> = ( <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (!<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A>) # ((!<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A> & (!<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A> & !<A HREF="#UB1_rom_address[0]">UB1_rom_address[0]</A>))) ) ) ) # ( !<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( <A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> ) ) # ( <A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> ) ) # ( !<A HREF="#UB1_rom_address[5]">UB1_rom_address[5]</A> & ( !<A HREF="#UB1_rom_address[4]">UB1_rom_address[4]</A> & ( (<A HREF="#UB1_rom_address[3]">UB1_rom_address[3]</A> & ((<A HREF="#UB1_rom_address[1]">UB1_rom_address[1]</A>) # (<A HREF="#UB1_rom_address[2]">UB1_rom_address[2]</A>))) ) ) );


<P> --YD1L263 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
<P><A NAME="YD1L263">YD1L263</A> = ( <A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( !<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & ((!<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ((!<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A>))) # (<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & (!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>)))) ) ) );


<P> --YD1L255 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
<P><A NAME="YD1L255">YD1L255</A> = ( <A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( <A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & (!<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & <A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A>))) ) ) ) # ( <A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ( !<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ( (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & ((!<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A>) # ((!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & <A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A>)))) ) ) );


<P> --YD1L245 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
<P><A NAME="YD1L245">YD1L245</A> = ( !<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & (!<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> $ (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A>)))) ) );


<P> --YD1L246 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
<P><A NAME="YD1L246">YD1L246</A> = ( !<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( <A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & !<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( !<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & (!<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> $ (!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L351 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1
<P><A NAME="YD1L351">YD1L351</A> = ( <A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ((!<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>) # (!<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>)))) ) );


<P> --YD1L284 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
<P><A NAME="YD1L284">YD1L284</A> = ( !<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & (!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> $ (!<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A>)))) ) );


<P> --YD1L285 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
<P><A NAME="YD1L285">YD1L285</A> = ( <A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( <A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (!<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & (!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & <A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( <A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & ((!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>) # (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A>)))) ) ) ) # ( !<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( !<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & <A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>)) ) ) );


<P> --YD1L264 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
<P><A NAME="YD1L264">YD1L264</A> = ( <A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ( <A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (!<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & (<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A> & <A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>))) ) ) ) # ( !<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ( <A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (!<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & (<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A> & <A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>))) # (<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & (!<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ((!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>)))) ) ) ) # ( <A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ( !<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & (!<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & (!<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A> & !<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>))) ) ) );


<P> --YD1L265 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
<P><A NAME="YD1L265">YD1L265</A> = ( !<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ( <A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (!<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & ((<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>) # (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>)))) ) ) ) # ( <A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ( !<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (!<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & ((<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>) # (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>)))) ) ) );


<P> --YD1L266 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~6
<P><A NAME="YD1L266">YD1L266</A> = ( <A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ( <A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & (<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A> & <A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>))) ) ) ) # ( !<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ( <A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & ((!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>) # (<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>)))) ) ) ) # ( <A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ( !<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & (<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A> & <A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>))) ) ) ) # ( !<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ( !<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & (<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A> & !<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>))) ) ) );


<P> --YD1L267 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~7
<P><A NAME="YD1L267">YD1L267</A> = ( <A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( <A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (((<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>)))) # (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ((!<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ((!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>) # (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) # (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ((!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>) # (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>))))) ) ) ) # ( !<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( <A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & ((!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>) # (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>)))) # (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (!<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & (!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & !<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>))) ) ) ) # ( <A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( !<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (!<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & !<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>))) # (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> $ (((<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & <A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))))) ) ) ) # ( !<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( !<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & (!<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> $ (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>)))) # (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) ) ) );


<P> --YD1L268 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~8
<P><A NAME="YD1L268">YD1L268</A> = ( <A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( <A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (!<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & !<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>)) ) ) ) # ( !<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( <A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & ((!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & <A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>)) # (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (!<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & !<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>)))) ) ) ) # ( <A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( !<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (!<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & !<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>)) ) ) );


<P> --YD1L269 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~9
<P><A NAME="YD1L269">YD1L269</A> = ( <A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( <A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (!<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & <A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( <A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & !<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>)) ) ) ) # ( <A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( !<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (!<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & !<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( !<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & (!<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> $ (<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>)))) ) ) );


<P> --YD1L270 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~10
<P><A NAME="YD1L270">YD1L270</A> = ( <A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( <A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ((!<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & <A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>)) # (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & (!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>)))) ) ) ) # ( <A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( !<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & (!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & !<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( !<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & <A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>)) ) ) );


<P> --YD1L273 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
<P><A NAME="YD1L273">YD1L273</A> = ( <A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ((!<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>) # ((!<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A> & <A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>)))) ) );


<P> --YD1L241 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
<P><A NAME="YD1L241">YD1L241</A> = ( <A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ( !<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (!<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & (((<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>)))) # (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & (<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A> & (!<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> $ (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A>)))) ) ) ) # ( !<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ( !<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & ((!<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ((<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) # (<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & (!<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>)))) ) ) );


<P> --YD1L242 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
<P><A NAME="YD1L242">YD1L242</A> = ( <A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ( !<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & ((!<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>) # ((!<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & <A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>)))) ) ) ) # ( !<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ( !<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & ((!<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & ((<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>))) # (<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & (!<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>)))) ) ) );


<P> --YD1L243 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2
<P><A NAME="YD1L243">YD1L243</A> = (!<A HREF="#YD1L244">YD1L244</A> & ((<A HREF="#YD1L242">YD1L242</A>))) # (<A HREF="#YD1L244">YD1L244</A> & (<A HREF="#YD1L241">YD1L241</A>));


<P> --YD1L247 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
<P><A NAME="YD1L247">YD1L247</A> = ( !<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (!<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A> & (<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A> & (!<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> $ (<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A>)))) ) );


<P> --YD1L244 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3
<P><A NAME="YD1L244">YD1L244</A> = ( !<A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( !<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & ((!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ((<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>))) # (<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & (!<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A>)))) ) ) );


<P> --YD1L275 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
<P><A NAME="YD1L275">YD1L275</A> = ( <A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( <A HREF="#YD1L274">YD1L274</A> ) ) # ( !<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( <A HREF="#YD1L274">YD1L274</A> ) ) # ( !<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( !<A HREF="#YD1L274">YD1L274</A> & ( (<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & (!<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ((<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>) # (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>)))) ) ) );


<P> --YD1L276 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
<P><A NAME="YD1L276">YD1L276</A> = ( !<A HREF="#YD1_D_iw[1]">YD1_D_iw[1]</A> & ( !<A HREF="#YD1_D_iw[0]">YD1_D_iw[0]</A> & ( (!<A HREF="#YD1_D_iw[5]">YD1_D_iw[5]</A> & (<A HREF="#YD1_D_iw[2]">YD1_D_iw[2]</A> & ((<A HREF="#YD1_D_iw[3]">YD1_D_iw[3]</A>) # (<A HREF="#YD1_D_iw[4]">YD1_D_iw[4]</A>)))) ) ) );


<P> --YD1L289 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
<P><A NAME="YD1L289">YD1L289</A> = ( <A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( <A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & ((!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A>) # ((<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & <A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>)))) ) ) ) # ( <A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( !<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A> & ( (!<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & ((!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & (!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A>)) # (<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A> & ((<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A>))))) ) ) );


<P> --YD1L290 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
<P><A NAME="YD1L290">YD1L290</A> = (<A HREF="#YD1L289">YD1L289</A> & <A HREF="#YD1L590">YD1L590</A>);


<P> --YD1L291 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2
<P><A NAME="YD1L291">YD1L291</A> = ( !<A HREF="#YD1_D_iw[13]">YD1_D_iw[13]</A> & ( <A HREF="#YD1_D_iw[12]">YD1_D_iw[12]</A> & ( (<A HREF="#YD1_D_iw[15]">YD1_D_iw[15]</A> & (!<A HREF="#YD1_D_iw[16]">YD1_D_iw[16]</A> & ((!<A HREF="#YD1_D_iw[14]">YD1_D_iw[14]</A>) # (<A HREF="#YD1_D_iw[11]">YD1_D_iw[11]</A>)))) ) ) );


<P> --A1L13 is count[0]~1
<P><A NAME="A1L13">A1L13</A> = !<A HREF="#count[0]">count[0]</A>;


<P> --BB1L8 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
<P><A NAME="BB1L8">BB1L8</A> = !<A HREF="#BB1_altera_reset_synchronizer_int_chain[3]">BB1_altera_reset_synchronizer_int_chain[3]</A>;


<P> --W1L356 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]~9
<P><A NAME="W1L356">W1L356</A> = !<A HREF="#W1L2">W1L2</A>;


<P> --W1L358 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]~12
<P><A NAME="W1L358">W1L358</A> = !<A HREF="#W1L30">W1L30</A>;


<P> --AC1L54 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
<P><A NAME="AC1L54">AC1L54</A> = AMPP_FUNCTION(!<A HREF="#U1_t_dav">U1_t_dav</A>);


<P> --NC9L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0
<P><A NAME="NC9L40">NC9L40</A> = !<A HREF="#NC9_wr_ptr[0]">NC9_wr_ptr[0]</A>;


<P> --FE1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~0
<P><A NAME="FE1L8">FE1L8</A> = !<A HREF="#BE1_writedata[1]">BE1_writedata[1]</A>;


<P> --FE1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~1
<P><A NAME="FE1L6">FE1L6</A> = !<A HREF="#BE1_writedata[0]">BE1_writedata[0]</A>;


<P> --PC3L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
<P><A NAME="PC3L15">PC3L15</A> = !<A HREF="#HC1_b_full">HC1_b_full</A>;


<P> --AC1L36 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
<P><A NAME="AC1L36">AC1L36</A> = AMPP_FUNCTION(!<A HREF="#AC1_read">AC1_read</A>);


<P> --AC1L99 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
<P><A NAME="AC1L99">AC1L99</A> = AMPP_FUNCTION(!<A HREF="#AC1_write">AC1_write</A>);


<P> --GF2L4 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
<P><A NAME="GF2L4">GF2L4</A> = GND;


<P> --A1L212 is ~GND
<P><A NAME="A1L212">A1L212</A> = GND;


<P> --A1L213 is ~VCC
<P><A NAME="A1L213">A1L213</A> = VCC;


<P> --AC1L16 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
<P><A NAME="AC1L16">AC1L16</A> = AMPP_FUNCTION(!<A HREF="#AC1_count[9]">AC1_count[9]</A>);


<P> --W1L284 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_wirecell
<P><A NAME="W1L284">W1L284</A> = !<A HREF="#W1_m_cmd[0]">W1_m_cmd[0]</A>;


<P> --W1L286 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_wirecell
<P><A NAME="W1L286">W1L286</A> = !<A HREF="#W1_m_cmd[1]">W1_m_cmd[1]</A>;


<P> --W1L288 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_wirecell
<P><A NAME="W1L288">W1L288</A> = !<A HREF="#W1_m_cmd[2]">W1_m_cmd[2]</A>;


<P> --W1L290 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]~_wirecell
<P><A NAME="W1L290">W1L290</A> = !<A HREF="#W1_m_cmd[3]">W1_m_cmd[3]</A>;


<P> --YD1L437 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
<P><A NAME="YD1L437">YD1L437</A> = !<A HREF="#YD1_E_shift_rot_cnt[0]">YD1_E_shift_rot_cnt[0]</A>;


<P> --RE1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
<P><A NAME="RE1L3">RE1L3</A> = !<A HREF="#RE1L2">RE1L2</A>;


</body></html>