$date
	Sun Oct 23 00:01:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#559715
b110 !
1"
#559718
b110 &
b110 %
1$
#559719
0"
#559722
b11 &
b11 %
#559726
b1010 &
b1010 %
#559730
b101 &
b101 %
#559734
b10000 &
b10000 %
#559738
b1000 &
b1000 %
#559742
b100 &
b100 %
#559746
b10 &
b10 %
#559750
b1 &
1#
b1 %
#559754
b0 &
b0 %
0#
0$
#1558379
b1000 !
1"
#1558382
b1000 &
b1000 %
1$
#1558383
0"
#1558386
b100 &
b100 %
#1558390
b10 &
b10 %
#1558394
b1 &
b1 %
1#
#1558398
b0 &
0#
b0 %
0$
#2569485
b1101 !
1"
#2569486
b1101 &
b1101 %
1$
#2569487
0"
#2569490
b101000 &
b101000 %
#2569494
b10100 &
b10100 %
#2569498
b1010 &
b1010 %
#2569502
b101 &
b101 %
#2569506
b10000 &
b10000 %
#2569510
b1000 &
b1000 %
#2569514
b100 &
b100 %
#2569518
b10 &
b10 %
#2569522
b1 &
b1 %
1#
#2569526
b0 &
0#
b0 %
0$
#4500012
