Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Sun Apr  7 11:30:05 2019
| Host             : ubeluga running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power -file ps_emio_eth_1g_wrapper_power_routed.rpt -pb ps_emio_eth_1g_wrapper_power_summary_routed.pb -rpx ps_emio_eth_1g_wrapper_power_routed.rpx
| Design           : ps_emio_eth_1g_wrapper
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.377        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.632        |
| Device Static (W)        | 0.746        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 96.7         |
| Junction Temperature (C) | 28.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.043 |       12 |       --- |             --- |
| CLB Logic                |     0.022 |    30752 |       --- |             --- |
|   LUT as Distributed RAM |     0.013 |      884 |    144000 |            0.61 |
|   LUT as Logic           |     0.006 |     9078 |    274080 |            3.31 |
|   Register               |    <0.001 |    15631 |    548160 |            2.85 |
|   LUT as Shift Register  |    <0.001 |      425 |    144000 |            0.30 |
|   CARRY8                 |    <0.001 |      132 |     34260 |            0.39 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |     1298 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       48 |    274080 |            0.02 |
| Signals                  |     0.009 |    21897 |       --- |             --- |
| Block RAM                |     0.029 |     23.5 |       912 |            2.58 |
| I/O                      |     0.008 |       10 |       328 |            3.05 |
| GTH                      |     0.148 |        1 |        24 |            4.17 |
| PS8                      |     2.373 |        1 |       --- |             --- |
| Static Power             |     0.746 |          |           |                 |
|   PS Static              |     0.098 |          |           |                 |
|   PL Static              |     0.647 |          |           |                 |
| Total                    |     3.377 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.324 |       0.125 |      0.198 |
| Vccint_io       |       0.850 |     0.037 |       0.001 |      0.036 |
| Vccbram         |       0.850 |     0.005 |       0.002 |      0.003 |
| Vccaux          |       1.800 |     0.193 |       0.000 |      0.193 |
| Vccaux_io       |       1.800 |     0.036 |       0.003 |      0.033 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.931 |       0.896 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.248 |       0.241 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.071 |       0.069 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.039 |       0.034 |      0.006 |
| MGTAVtt         |       1.200 |     0.109 |       0.093 |      0.016 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                     | Domain                                                                                                                                                                                                                                                                                                                                                                                     | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125                                                                                                                                                                                                                                                                                                                                                                                                   | clk_125_clk_p[0]                                                                                                                                                                                                                                                                                                                                                                           |             8.0 |
| clk_125                                                                                                                                                                                                                                                                                                                                                                                                   | ps_emio_eth_1g_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O                                                                                                                                                                                                                                                                                                                      |             8.0 |
| clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                                  | ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                                                                                                                                               |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                                                                                                                                                                                                                                                                                                          |            50.0 |
| gt_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                | gtrefclk_in_clk_p                                                                                                                                                                                                                                                                                                                                                                          |             8.0 |
| ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| ps_emio_eth_1g_i/util_ds_buf_0/U0/IBUF_OUT[0]                                                                                                                                                                                                                                                                                                                                                             | ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                                                |            10.0 |
| rxoutclkpcs_out[0]                                                                                                                                                                                                                                                                                                                                                                                        | ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                           |            16.0 |
| txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                           | ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                              |             8.0 |
| userclk_out                                                                                                                                                                                                                                                                                                                                                                                               | ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk                                                                                                                                                                                                                                                                                                                       |            16.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------------------------------------------------------+-----------+
| ps_emio_eth_1g_wrapper                                                                                                                 |     2.632 |
|   dbg_hub                                                                                                                              |     0.002 |
|     inst                                                                                                                               |     0.002 |
|       BSCANID.u_xsdbm_id                                                                                                               |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                                                                           |     0.002 |
|           U_ICON_INTERFACE                                                                                                             |     0.001 |
|             U_CMD1                                                                                                                     |    <0.001 |
|             U_CMD2                                                                                                                     |    <0.001 |
|             U_CMD3                                                                                                                     |    <0.001 |
|             U_CMD4                                                                                                                     |    <0.001 |
|             U_CMD5                                                                                                                     |    <0.001 |
|             U_CMD6_RD                                                                                                                  |    <0.001 |
|               U_RD_FIFO                                                                                                                |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                                                  |    <0.001 |
|                   inst_fifo_gen                                                                                                        |    <0.001 |
|                     gconvfifo.rf                                                                                                       |    <0.001 |
|                       grf.rf                                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                            |    <0.001 |
|                           gras.rsts                                                                                                    |    <0.001 |
|                           grhf.rhf                                                                                                     |    <0.001 |
|                           rpntr                                                                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                       |    <0.001 |
|                           gwas.wsts                                                                                                    |    <0.001 |
|                           gwhf.whf                                                                                                     |    <0.001 |
|                           wpntr                                                                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                           |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                          |    <0.001 |
|                         rstblk                                                                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                     |    <0.001 |
|             U_CMD6_WR                                                                                                                  |    <0.001 |
|               U_WR_FIFO                                                                                                                |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                                                  |    <0.001 |
|                   inst_fifo_gen                                                                                                        |    <0.001 |
|                     gconvfifo.rf                                                                                                       |    <0.001 |
|                       grf.rf                                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                       |    <0.001 |
|                           gras.rsts                                                                                                    |    <0.001 |
|                           grhf.rhf                                                                                                     |    <0.001 |
|                           rpntr                                                                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                       |    <0.001 |
|                           gwas.wsts                                                                                                    |    <0.001 |
|                           gwhf.whf                                                                                                     |    <0.001 |
|                           wpntr                                                                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                           |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                          |    <0.001 |
|                         rstblk                                                                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                     |    <0.001 |
|             U_CMD7_CTL                                                                                                                 |    <0.001 |
|             U_CMD7_STAT                                                                                                                |    <0.001 |
|             U_STATIC_STATUS                                                                                                            |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                                                    |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                               |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                                                        |    <0.001 |
|             U_RD_ABORT_FLAG                                                                                                            |    <0.001 |
|             U_RD_REQ_FLAG                                                                                                              |    <0.001 |
|             U_TIMER                                                                                                                    |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                                |    <0.001 |
|         CORE_XSDB.U_ICON                                                                                                               |    <0.001 |
|           U_CMD                                                                                                                        |    <0.001 |
|           U_STAT                                                                                                                       |    <0.001 |
|           U_SYNC                                                                                                                       |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                                                  |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                                                |    <0.001 |
|   ps_emio_eth_1g_i                                                                                                                     |     2.628 |
|     AXIS_LMAC_0                                                                                                                        |     0.041 |
|       inst                                                                                                                             |     0.041 |
|         DFIFO_BRIDGE_RX                                                                                                                |     0.004 |
|           RX_DFIFO_32x64                                                                                                               |     0.001 |
|             U0                                                                                                                         |     0.001 |
|               inst_fifo_gen                                                                                                            |     0.001 |
|                 gconvfifo.rf                                                                                                           |     0.001 |
|                   grf.rf                                                                                                               |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                         |    <0.001 |
|                       rd_pntr_cdc_inst                                                                                                 |    <0.001 |
|                       wr_pntr_cdc_inst                                                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                           |    <0.001 |
|                       gras.rsts                                                                                                        |    <0.001 |
|                       rpntr                                                                                                            |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                           |    <0.001 |
|                       gwas.gwdc0.wdc                                                                                                   |    <0.001 |
|                       gwas.wsts                                                                                                        |    <0.001 |
|                       wpntr                                                                                                            |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                              |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                                         |    <0.001 |
|                         inst_blk_mem_gen                                                                                               |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                                         |    <0.001 |
|                             valid.cstr                                                                                                 |    <0.001 |
|                               ramloop[0].ram.r                                                                                         |    <0.001 |
|                                 prim_noinit.ram                                                                                        |    <0.001 |
|                     rstblk                                                                                                             |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                                             |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                     |    <0.001 |
|           RX_DFIFO_BCNT_16x16                                                                                                          |    <0.001 |
|             U0                                                                                                                         |    <0.001 |
|               inst_fifo_gen                                                                                                            |    <0.001 |
|                 gconvfifo.rf                                                                                                           |    <0.001 |
|                   grf.rf                                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                         |    <0.001 |
|                       rd_pntr_cdc_inst                                                                                                 |    <0.001 |
|                       wr_pntr_cdc_inst                                                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                           |    <0.001 |
|                       gras.rsts                                                                                                        |    <0.001 |
|                       rpntr                                                                                                            |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                           |    <0.001 |
|                       gwas.wsts                                                                                                        |    <0.001 |
|                       wpntr                                                                                                            |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                              |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                                         |    <0.001 |
|                         inst_blk_mem_gen                                                                                               |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                                         |    <0.001 |
|                             valid.cstr                                                                                                 |    <0.001 |
|                               ramloop[0].ram.r                                                                                         |    <0.001 |
|                                 prim_noinit.ram                                                                                        |    <0.001 |
|                     rstblk                                                                                                             |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                                             |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                     |    <0.001 |
|         DFIFO_BRIDGE_TX                                                                                                                |     0.005 |
|           TX_DFIFO_256x64                                                                                                              |     0.003 |
|             U0                                                                                                                         |     0.003 |
|               inst_fifo_gen                                                                                                            |     0.003 |
|                 gconvfifo.rf                                                                                                           |     0.003 |
|                   grf.rf                                                                                                               |     0.003 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                         |    <0.001 |
|                       rd_pntr_cdc_inst                                                                                                 |    <0.001 |
|                       wr_pntr_cdc_inst                                                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                           |    <0.001 |
|                       gras.rsts                                                                                                        |    <0.001 |
|                       rpntr                                                                                                            |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                           |    <0.001 |
|                       gwas.gwdc0.wdc                                                                                                   |    <0.001 |
|                       gwas.wsts                                                                                                        |    <0.001 |
|                       wpntr                                                                                                            |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                              |     0.002 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                                         |     0.002 |
|                         inst_blk_mem_gen                                                                                               |     0.002 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                                         |     0.002 |
|                             valid.cstr                                                                                                 |     0.002 |
|                               ramloop[0].ram.r                                                                                         |     0.002 |
|                                 prim_noinit.ram                                                                                        |     0.002 |
|                     rstblk                                                                                                             |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                                             |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                     |    <0.001 |
|           TX_DFIFO_BCNT_16x16                                                                                                          |     0.002 |
|             U0                                                                                                                         |     0.002 |
|               inst_fifo_gen                                                                                                            |     0.002 |
|                 gconvfifo.rf                                                                                                           |     0.002 |
|                   grf.rf                                                                                                               |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                         |    <0.001 |
|                       rd_pntr_cdc_inst                                                                                                 |    <0.001 |
|                       wr_pntr_cdc_inst                                                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                           |    <0.001 |
|                       gras.rsts                                                                                                        |    <0.001 |
|                       rpntr                                                                                                            |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                           |    <0.001 |
|                       gwas.wsts                                                                                                        |    <0.001 |
|                       wpntr                                                                                                            |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                              |     0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                                         |     0.001 |
|                         inst_blk_mem_gen                                                                                               |     0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                                         |     0.001 |
|                             valid.cstr                                                                                                 |     0.001 |
|                               ramloop[0].ram.r                                                                                         |     0.001 |
|                                 prim_noinit.ram                                                                                        |     0.001 |
|                     rstblk                                                                                                             |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                                             |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                     |    <0.001 |
|         LMAC_SYNTH                                                                                                                     |     0.032 |
|           LMAC_CORE_TOP                                                                                                                |     0.032 |
|             byte_reordering                                                                                                            |    <0.001 |
|               bfsof_sfifo                                                                                                              |    <0.001 |
|                 br_sfifo_ip_4x32                                                                                                       |    <0.001 |
|                   U0                                                                                                                   |    <0.001 |
|                     inst_fifo_gen                                                                                                      |    <0.001 |
|                       gconvfifo.rf                                                                                                     |    <0.001 |
|                         grf.rf                                                                                                         |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                             grss.rsts                                                                                                  |    <0.001 |
|                             rpntr                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                             gwss.wsts                                                                                                  |    <0.001 |
|                             wpntr                                                                                                      |    <0.001 |
|                           rstblk                                                                                                       |    <0.001 |
|                             g8serrst.usrst_inst                                                                                        |    <0.001 |
|               rf_sfifo                                                                                                                 |    <0.001 |
|                 br_sfifo_ip_4x32                                                                                                       |    <0.001 |
|                   U0                                                                                                                   |    <0.001 |
|                     inst_fifo_gen                                                                                                      |    <0.001 |
|                       gconvfifo.rf                                                                                                     |    <0.001 |
|                         grf.rf                                                                                                         |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                             grss.rsts                                                                                                  |    <0.001 |
|                             rpntr                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                             gwss.wsts                                                                                                  |    <0.001 |
|                             wpntr                                                                                                      |    <0.001 |
|                           rstblk                                                                                                       |    <0.001 |
|                             g8serrst.usrst_inst                                                                                        |    <0.001 |
|             core                                                                                                                       |     0.023 |
|               gige_tx_encap                                                                                                            |    <0.001 |
|               gige_tx_gmii                                                                                                             |     0.003 |
|                 gige_crc32x64                                                                                                          |    <0.001 |
|               ipcs_fifo                                                                                                                |     0.003 |
|                 ipcs_fifo_ip                                                                                                           |     0.003 |
|                   U0                                                                                                                   |     0.003 |
|                     inst_fifo_gen                                                                                                      |     0.003 |
|                       gconvfifo.rf                                                                                                     |     0.003 |
|                         grf.rf                                                                                                         |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                             grss.rsts                                                                                                  |    <0.001 |
|                               c1                                                                                                       |    <0.001 |
|                               c2                                                                                                       |    <0.001 |
|                             rpntr                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                             gwss.wsts                                                                                                  |    <0.001 |
|                               c0                                                                                                       |    <0.001 |
|                               c1                                                                                                       |    <0.001 |
|                             wpntr                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                        |     0.002 |
|                             gbm.gbmg.gbmga.ngecc.bmg                                                                                   |     0.002 |
|                               inst_blk_mem_gen                                                                                         |     0.002 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                                                   |     0.002 |
|                                   valid.cstr                                                                                           |     0.002 |
|                                     ramloop[0].ram.r                                                                                   |     0.002 |
|                                       prim_noinit.ram                                                                                  |     0.002 |
|                           rstblk                                                                                                       |    <0.001 |
|                             g8serrst.usrst_inst                                                                                        |    <0.001 |
|               pktctrl_fifo                                                                                                             |    <0.001 |
|                 pktctrl_fifo_ip                                                                                                        |    <0.001 |
|                   U0                                                                                                                   |    <0.001 |
|                     inst_fifo_gen                                                                                                      |    <0.001 |
|                       gconvfifo.rf                                                                                                     |    <0.001 |
|                         grf.rf                                                                                                         |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                             grss.rsts                                                                                                  |    <0.001 |
|                               c1                                                                                                       |    <0.001 |
|                               c2                                                                                                       |    <0.001 |
|                             rpntr                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                             gwss.wsts                                                                                                  |    <0.001 |
|                               c0                                                                                                       |    <0.001 |
|                               c1                                                                                                       |    <0.001 |
|                             wpntr                                                                                                      |    <0.001 |
|                           rstblk                                                                                                       |    <0.001 |
|                             g8serrst.usrst_inst                                                                                        |    <0.001 |
|               rx_xgmii                                                                                                                 |     0.002 |
|               rxfifo                                                                                                                   |     0.011 |
|                 rxfifo_ip_4Kx64                                                                                                        |     0.011 |
|                   U0                                                                                                                   |     0.011 |
|                     inst_fifo_gen                                                                                                      |     0.011 |
|                       gconvfifo.rf                                                                                                     |     0.011 |
|                         grf.rf                                                                                                         |     0.011 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                             grss.rsts                                                                                                  |    <0.001 |
|                               c1                                                                                                       |    <0.001 |
|                               c2                                                                                                       |    <0.001 |
|                             rpntr                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                             gwss.wsts                                                                                                  |    <0.001 |
|                               c0                                                                                                       |    <0.001 |
|                               c1                                                                                                       |    <0.001 |
|                             wpntr                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                        |     0.010 |
|                             gbm.gbmg.gbmga.ngecc.bmg                                                                                   |     0.010 |
|                               inst_blk_mem_gen                                                                                         |     0.010 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                                                   |     0.010 |
|                                   valid.cstr                                                                                           |     0.010 |
|                                     ramloop[0].ram.r                                                                                   |    <0.001 |
|                                       prim_noinit.ram                                                                                  |    <0.001 |
|                                     ramloop[1].ram.r                                                                                   |     0.001 |
|                                       prim_noinit.ram                                                                                  |     0.001 |
|                                     ramloop[2].ram.r                                                                                   |     0.001 |
|                                       prim_noinit.ram                                                                                  |     0.001 |
|                                     ramloop[3].ram.r                                                                                   |     0.001 |
|                                       prim_noinit.ram                                                                                  |     0.001 |
|                                     ramloop[4].ram.r                                                                                   |     0.001 |
|                                       prim_noinit.ram                                                                                  |     0.001 |
|                                     ramloop[5].ram.r                                                                                   |     0.001 |
|                                       prim_noinit.ram                                                                                  |     0.001 |
|                                     ramloop[6].ram.r                                                                                   |     0.001 |
|                                       prim_noinit.ram                                                                                  |     0.001 |
|                                     ramloop[7].ram.r                                                                                   |     0.001 |
|                                       prim_noinit.ram                                                                                  |     0.001 |
|                           rstblk                                                                                                       |    <0.001 |
|                             g8serrst.usrst_inst                                                                                        |    <0.001 |
|               txfifo                                                                                                                   |     0.003 |
|                 txfifo_ip_1024x64                                                                                                      |     0.003 |
|                   U0                                                                                                                   |     0.003 |
|                     inst_fifo_gen                                                                                                      |     0.003 |
|                       gconvfifo.rf                                                                                                     |     0.003 |
|                         grf.rf                                                                                                         |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                             grss.gdc.dc                                                                                                |    <0.001 |
|                               gsym_dc.dc                                                                                               |    <0.001 |
|                             grss.rsts                                                                                                  |    <0.001 |
|                               c1                                                                                                       |    <0.001 |
|                               c2                                                                                                       |     0.000 |
|                             rpntr                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                             gwss.wsts                                                                                                  |    <0.001 |
|                               c0                                                                                                       |    <0.001 |
|                               c1                                                                                                       |     0.000 |
|                             wpntr                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                        |     0.003 |
|                             gbm.gbmg.gbmga.ngecc.bmg                                                                                   |     0.003 |
|                               inst_blk_mem_gen                                                                                         |     0.003 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                                                   |     0.003 |
|                                   valid.cstr                                                                                           |     0.003 |
|                                     ramloop[0].ram.r                                                                                   |     0.001 |
|                                       prim_noinit.ram                                                                                  |     0.001 |
|                                     ramloop[1].ram.r                                                                                   |     0.001 |
|                                       prim_noinit.ram                                                                                  |     0.001 |
|                           rstblk                                                                                                       |    <0.001 |
|                             g8serrst.usrst_inst                                                                                        |    <0.001 |
|             gige_rx                                                                                                                    |     0.008 |
|               g2x_ctrl                                                                                                                 |    <0.001 |
|               gige_s2p                                                                                                                 |     0.002 |
|               gigerx_bcnt_fifo256x16                                                                                                   |     0.001 |
|                 gigerx_bcnt_fifo_ip_256x16                                                                                             |     0.001 |
|                   U0                                                                                                                   |     0.001 |
|                     inst_fifo_gen                                                                                                      |     0.001 |
|                       gconvfifo.rf                                                                                                     |     0.001 |
|                         grf.rf                                                                                                         |     0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                             grss.rsts                                                                                                  |    <0.001 |
|                             rpntr                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                             gwss.wsts                                                                                                  |    <0.001 |
|                             wpntr                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                        |    <0.001 |
|                             gbm.gbmg.gbmga.ngecc.bmg                                                                                   |    <0.001 |
|                               inst_blk_mem_gen                                                                                         |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                                                   |    <0.001 |
|                                   valid.cstr                                                                                           |    <0.001 |
|                                     ramloop[0].ram.r                                                                                   |    <0.001 |
|                                       prim_noinit.ram                                                                                  |    <0.001 |
|                           rstblk                                                                                                       |    <0.001 |
|                             g8serrst.usrst_inst                                                                                        |    <0.001 |
|               gigerx_fifo256x64_2clk                                                                                                   |     0.003 |
|                 gigerx_fifo_ip_256x64                                                                                                  |     0.003 |
|                   U0                                                                                                                   |     0.003 |
|                     inst_fifo_gen                                                                                                      |     0.003 |
|                       gconvfifo.rf                                                                                                     |     0.003 |
|                         grf.rf                                                                                                         |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                             grss.rsts                                                                                                  |    <0.001 |
|                             rpntr                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                             gwss.wsts                                                                                                  |    <0.001 |
|                             wpntr                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                        |     0.002 |
|                             gbm.gbmg.gbmga.ngecc.bmg                                                                                   |     0.002 |
|                               inst_blk_mem_gen                                                                                         |     0.002 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                                                   |     0.002 |
|                                   valid.cstr                                                                                           |     0.002 |
|                                     ramloop[0].ram.r                                                                                   |     0.002 |
|                                       prim_noinit.ram                                                                                  |     0.002 |
|                           rstblk                                                                                                       |    <0.001 |
|                             g8serrst.usrst_inst                                                                                        |    <0.001 |
|               gigerx_fifo256x8                                                                                                         |     0.002 |
|                 gigerx_fifo_ip_256x8                                                                                                   |     0.002 |
|                   U0                                                                                                                   |     0.002 |
|                     inst_fifo_gen                                                                                                      |     0.002 |
|                       gconvfifo.rf                                                                                                     |     0.002 |
|                         grf.rf                                                                                                         |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                             grss.rsts                                                                                                  |    <0.001 |
|                             rpntr                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                             gwss.wsts                                                                                                  |    <0.001 |
|                             wpntr                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                        |     0.001 |
|                             gbm.gbmg.gbmga.ngecc.bmg                                                                                   |     0.001 |
|                               inst_blk_mem_gen                                                                                         |     0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                                                   |     0.001 |
|                                   valid.cstr                                                                                           |     0.001 |
|                                     ramloop[0].ram.r                                                                                   |     0.001 |
|                                       prim_noinit.ram                                                                                  |     0.001 |
|                           rstblk                                                                                                       |    <0.001 |
|                             g8serrst.usrst_inst                                                                                        |    <0.001 |
|     axi_dma_0                                                                                                                          |     0.007 |
|       U0                                                                                                                               |     0.007 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                                                                      |     0.002 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                                                             |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                                                                           |    <0.001 |
|             I_UPDT_SG                                                                                                                  |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                                                            |    <0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                                                                                |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                                                          |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                                                                           |    <0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                                                        |    <0.001 |
|               I_ADDR_CNTL                                                                                                              |    <0.001 |
|               I_CMD_STATUS                                                                                                             |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                     |    <0.001 |
|                 I_CMD_FIFO                                                                                                             |    <0.001 |
|               I_MSTR_SCC                                                                                                               |    <0.001 |
|               I_RD_DATA_CNTL                                                                                                           |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                                        |    <0.001 |
|               I_RESET                                                                                                                  |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                                                        |    <0.001 |
|               I_ADDR_CNTL                                                                                                              |    <0.001 |
|               I_CMD_STATUS                                                                                                             |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                     |    <0.001 |
|                 I_CMD_FIFO                                                                                                             |    <0.001 |
|               I_MSTR_SCC                                                                                                               |    <0.001 |
|               I_WR_DATA_CNTL                                                                                                           |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                                        |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                             |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                             |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                   |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                          |    <0.001 |
|                       DYNSHREG_F_I                                                                                                     |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                                    |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                             |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                   |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                          |    <0.001 |
|                       DYNSHREG_F_I                                                                                                     |    <0.001 |
|           I_SG_FETCH_MNGR                                                                                                              |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                                                                           |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                                                                           |    <0.001 |
|             I_FTCH_SG                                                                                                                  |    <0.001 |
|           I_SG_FETCH_QUEUE                                                                                                             |    <0.001 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                                                                     |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                                                 |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                                                                    |    <0.001 |
|             GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                                         |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                                                |    <0.001 |
|                 DYNSHREG_F_I                                                                                                           |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                                                       |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                                           |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                                                         |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                                                               |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                                                 |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                                                                    |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                                                       |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                                                           |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                                                         |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                                                               |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                                                           |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                                |    <0.001 |
|             GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK                                                                                        |    <0.001 |
|             GEN_ASYNC_READ.REG_DATA2LITE_CLOCK                                                                                         |    <0.001 |
|             GEN_ASYNC_READ.REG_RADDR_TO_IPCLK                                                                                          |    <0.001 |
|             GEN_ASYNC_WRITE.AWVLD_CDC_TO                                                                                               |    <0.001 |
|             GEN_ASYNC_WRITE.REG2_WREADY                                                                                                |    <0.001 |
|             GEN_ASYNC_WRITE.REG3_WREADY                                                                                                |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK                                                                                         |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1                                                                                        |    <0.001 |
|             GEN_ASYNC_WRITE.WVLD_CDC_TO                                                                                                |    <0.001 |
|           GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE                                                                      |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                                                       |    <0.001 |
|           GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE                                                                      |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                                                       |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                                              |     0.004 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                            |     0.001 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                                           |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                                                        |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                                |    <0.001 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                            |    <0.001 |
|                     DYNSHREG_F_I                                                                                                       |    <0.001 |
|               I_DATA_FIFO                                                                                                              |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                            |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                                                 |    <0.001 |
|                     xpm_fifo_base_inst                                                                                                 |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                                                              |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                                                  |    <0.001 |
|                       rdp_inst                                                                                                         |    <0.001 |
|                       rdpp1_inst                                                                                                       |    <0.001 |
|                       rst_d1_inst                                                                                                      |    <0.001 |
|                       wrp_inst                                                                                                         |    <0.001 |
|                       wrpp1_inst                                                                                                       |    <0.001 |
|                       xpm_fifo_rst_inst                                                                                                |    <0.001 |
|             I_ADDR_CNTL                                                                                                                |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                            |    <0.001 |
|                     DYNSHREG_F_I                                                                                                       |    <0.001 |
|             I_CMD_STATUS                                                                                                               |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                       |    <0.001 |
|               I_CMD_FIFO                                                                                                               |    <0.001 |
|             I_MSTR_PCC                                                                                                                 |    <0.001 |
|               I_STRT_STRB_GEN                                                                                                          |    <0.001 |
|             I_RD_DATA_CNTL                                                                                                             |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                            |    <0.001 |
|                     DYNSHREG_F_I                                                                                                       |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                                          |    <0.001 |
|             I_RESET                                                                                                                    |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                            |     0.002 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                      |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                                        |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                                    |    <0.001 |
|               I_DATA_FIFO                                                                                                              |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                            |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                                                 |    <0.001 |
|                     xpm_fifo_base_inst                                                                                                 |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                                                  |    <0.001 |
|                       rdp_inst                                                                                                         |    <0.001 |
|                       rdpp1_inst                                                                                                       |    <0.001 |
|                       rst_d1_inst                                                                                                      |    <0.001 |
|                       wrp_inst                                                                                                         |    <0.001 |
|                       wrpp1_inst                                                                                                       |    <0.001 |
|                       xpm_fifo_rst_inst                                                                                                |    <0.001 |
|               I_XD_FIFO                                                                                                                |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                        |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                                                 |    <0.001 |
|                     xpm_fifo_base_inst                                                                                                 |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                                                              |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                                                      |    <0.001 |
|                       rdp_inst                                                                                                         |    <0.001 |
|                       rdpp1_inst                                                                                                       |    <0.001 |
|                       rst_d1_inst                                                                                                      |    <0.001 |
|                       wrp_inst                                                                                                         |    <0.001 |
|                       wrpp1_inst                                                                                                       |    <0.001 |
|                       xpm_fifo_rst_inst                                                                                                |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                                      |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                     |    <0.001 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                                                         |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                       |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                                                       |    <0.001 |
|                 I_TSTRB_FIFO                                                                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                             |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                   |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                          |    <0.001 |
|                       DYNSHREG_F_I                                                                                                     |    <0.001 |
|                 SLICE_INSERTION                                                                                                        |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                            |    <0.001 |
|                     DYNSHREG_F_I                                                                                                       |    <0.001 |
|             I_ADDR_CNTL                                                                                                                |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                            |    <0.001 |
|                     DYNSHREG_F_I                                                                                                       |    <0.001 |
|             I_CMD_STATUS                                                                                                               |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                       |    <0.001 |
|               I_CMD_FIFO                                                                                                               |    <0.001 |
|             I_RESET                                                                                                                    |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                                                       |    <0.001 |
|             I_WR_DATA_CNTL                                                                                                             |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                            |    <0.001 |
|                     DYNSHREG_F_I                                                                                                       |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                                          |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                            |    <0.001 |
|                     DYNSHREG_F_I                                                                                                       |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                            |    <0.001 |
|                     DYNSHREG_F_I                                                                                                       |    <0.001 |
|         I_RST_MODULE                                                                                                                   |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                                                   |    <0.001 |
|             GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS                                                                     |    <0.001 |
|             GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                                                                          |    <0.001 |
|             GEN_ASYNC_RESET.REG_RESET_OUT                                                                                              |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                                                   |    <0.001 |
|             GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS                                                                     |    <0.001 |
|             GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                                                                          |    <0.001 |
|             GEN_ASYNC_RESET.REG_RESET_OUT                                                                                              |    <0.001 |
|           REG_HRD_RST                                                                                                                  |    <0.001 |
|           REG_HRD_RST_OUT                                                                                                              |    <0.001 |
|     axi_smc                                                                                                                            |     0.031 |
|       inst                                                                                                                             |     0.031 |
|         clk_map                                                                                                                        |    <0.001 |
|           psr_aclk                                                                                                                     |    <0.001 |
|             U0                                                                                                                         |    <0.001 |
|               EXT_LPF                                                                                                                  |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                              |    <0.001 |
|               SEQ                                                                                                                      |    <0.001 |
|                 SEQ_COUNTER                                                                                                            |    <0.001 |
|         m00_exit_pipeline                                                                                                              |     0.002 |
|           m00_exit                                                                                                                     |     0.002 |
|             inst                                                                                                                       |     0.002 |
|               ar_reg                                                                                                                   |    <0.001 |
|               aw_reg                                                                                                                   |    <0.001 |
|               b_reg                                                                                                                    |    <0.001 |
|               exit_inst                                                                                                                |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                                                              |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[16].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                                                  |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                                                              |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                  |    <0.001 |
|               r_reg                                                                                                                    |    <0.001 |
|               w_reg                                                                                                                    |    <0.001 |
|         m00_nodes                                                                                                                      |     0.009 |
|           m00_ar_node                                                                                                                  |     0.001 |
|             inst                                                                                                                       |     0.001 |
|               inst_mi_handler                                                                                                          |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                 |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                   |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |    <0.001 |
|                       xpm_memory_base_inst                                                                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 inst_ingress                                                                                                           |    <0.001 |
|                   inst_pipeline_valid                                                                                                  |    <0.001 |
|               inst_si_handler                                                                                                          |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                                                 |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                                                |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter                                                |    <0.001 |
|           m00_aw_node                                                                                                                  |     0.001 |
|             inst                                                                                                                       |     0.001 |
|               inst_mi_handler                                                                                                          |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                 |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                   |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |    <0.001 |
|                       xpm_memory_base_inst                                                                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 inst_ingress                                                                                                           |    <0.001 |
|                   inst_pipeline_valid                                                                                                  |    <0.001 |
|               inst_si_handler                                                                                                          |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                                                                 |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                  |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                                                 |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                                                |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter                                                |    <0.001 |
|           m00_b_node                                                                                                                   |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               inst_mi_handler                                                                                                          |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                             |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |    <0.001 |
|                       xpm_memory_base_inst                                                                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                   |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |    <0.001 |
|                       xpm_memory_base_inst                                                                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                         |    <0.001 |
|               inst_si_handler                                                                                                          |    <0.001 |
|                 inst_arb_stall_late                                                                                                    |    <0.001 |
|           m00_r_node                                                                                                                   |     0.003 |
|             inst                                                                                                                       |     0.003 |
|               inst_mi_handler                                                                                                          |     0.003 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                             |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |    <0.001 |
|                       xpm_memory_base_inst                                                                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                   |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |     0.002 |
|                       xpm_memory_base_inst                                                                                             |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                         |    <0.001 |
|               inst_si_handler                                                                                                          |    <0.001 |
|                 inst_arb_stall_late                                                                                                    |    <0.001 |
|           m00_w_node                                                                                                                   |     0.003 |
|             inst                                                                                                                       |     0.003 |
|               inst_mi_handler                                                                                                          |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                 |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                   |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |     0.002 |
|                       xpm_memory_base_inst                                                                                             |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 inst_ingress                                                                                                           |    <0.001 |
|                   inst_pipeline_recv                                                                                                   |    <0.001 |
|                   inst_pipeline_valid                                                                                                  |    <0.001 |
|               inst_si_handler                                                                                                          |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late                                              |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                                                         |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |    <0.001 |
|                       xpm_memory_base_inst                                                                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo                                                         |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |    <0.001 |
|                       xpm_memory_base_inst                                                                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|         s00_entry_pipeline                                                                                                             |     0.003 |
|           s00_mmu                                                                                                                      |     0.002 |
|             inst                                                                                                                       |     0.002 |
|               ar_reg_stall                                                                                                             |    <0.001 |
|               ar_sreg                                                                                                                  |    <0.001 |
|               aw_reg_stall                                                                                                             |    <0.001 |
|               aw_sreg                                                                                                                  |    <0.001 |
|               b_sreg                                                                                                                   |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                                                           |    <0.001 |
|               r_sreg                                                                                                                   |    <0.001 |
|               w_sreg                                                                                                                   |    <0.001 |
|           s00_si_converter                                                                                                             |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               splitter_inst                                                                                                            |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo                                      |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                                                  |     0.000 |
|                   gen_srls[6].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                                                  |    <0.001 |
|           s00_transaction_regulator                                                                                                    |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                                                             |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                                                                    |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                                                             |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                                                                    |    <0.001 |
|         s00_nodes                                                                                                                      |     0.007 |
|           s00_ar_node                                                                                                                  |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               inst_mi_handler                                                                                                          |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                             |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                   |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |    <0.001 |
|                       xpm_memory_base_inst                                                                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                         |    <0.001 |
|               inst_si_handler                                                                                                          |    <0.001 |
|                 inst_arb_stall_late                                                                                                    |    <0.001 |
|           s00_aw_node                                                                                                                  |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               inst_mi_handler                                                                                                          |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                             |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                   |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |    <0.001 |
|                       xpm_memory_base_inst                                                                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                         |    <0.001 |
|               inst_si_handler                                                                                                          |    <0.001 |
|                 inst_arb_stall_late                                                                                                    |    <0.001 |
|           s00_b_node                                                                                                                   |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               inst_mi_handler                                                                                                          |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                 |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                   |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |    <0.001 |
|                       xpm_memory_base_inst                                                                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 inst_ingress                                                                                                           |    <0.001 |
|                   inst_pipeline_valid                                                                                                  |    <0.001 |
|               inst_si_handler                                                                                                          |    <0.001 |
|                 inst_arb_stall_late                                                                                                    |    <0.001 |
|           s00_r_node                                                                                                                   |     0.003 |
|             inst                                                                                                                       |     0.003 |
|               inst_mi_handler                                                                                                          |     0.003 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                 |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                   |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |     0.002 |
|                       xpm_memory_base_inst                                                                                             |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 inst_ingress                                                                                                           |    <0.001 |
|                   inst_pipeline_valid                                                                                                  |    <0.001 |
|               inst_si_handler                                                                                                          |    <0.001 |
|                 inst_arb_stall_late                                                                                                    |    <0.001 |
|           s00_w_node                                                                                                                   |     0.002 |
|             inst                                                                                                                       |     0.002 |
|               inst_mi_handler                                                                                                          |     0.002 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                             |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |    <0.001 |
|                       xpm_memory_base_inst                                                                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                                                               |    <0.001 |
|                   inst_upsizer_target_pipeline                                                                                         |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                   |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |     0.002 |
|                       xpm_memory_base_inst                                                                                             |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                         |    <0.001 |
|               inst_si_handler                                                                                                          |    <0.001 |
|                 inst_arb_stall_late                                                                                                    |    <0.001 |
|         s01_entry_pipeline                                                                                                             |    <0.001 |
|           s01_mmu                                                                                                                      |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               ar_reg_stall                                                                                                             |    <0.001 |
|               ar_sreg                                                                                                                  |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                                                           |    <0.001 |
|               r_sreg                                                                                                                   |    <0.001 |
|           s01_si_converter                                                                                                             |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|           s01_transaction_regulator                                                                                                    |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                                                             |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                                                                    |    <0.001 |
|         s01_nodes                                                                                                                      |     0.003 |
|           s01_ar_node                                                                                                                  |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               inst_mi_handler                                                                                                          |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                             |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                   |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |    <0.001 |
|                       xpm_memory_base_inst                                                                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                         |    <0.001 |
|               inst_si_handler                                                                                                          |    <0.001 |
|                 inst_arb_stall_late                                                                                                    |    <0.001 |
|           s01_r_node                                                                                                                   |     0.002 |
|             inst                                                                                                                       |     0.002 |
|               inst_mi_handler                                                                                                          |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                 |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                   |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |     0.002 |
|                       xpm_memory_base_inst                                                                                             |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 inst_ingress                                                                                                           |    <0.001 |
|                   inst_pipeline_valid                                                                                                  |    <0.001 |
|               inst_si_handler                                                                                                          |    <0.001 |
|                 inst_arb_stall_late                                                                                                    |    <0.001 |
|         s02_entry_pipeline                                                                                                             |     0.001 |
|           s02_mmu                                                                                                                      |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               aw_reg_stall                                                                                                             |    <0.001 |
|               aw_sreg                                                                                                                  |    <0.001 |
|               b_sreg                                                                                                                   |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                                                           |    <0.001 |
|               w_sreg                                                                                                                   |    <0.001 |
|           s02_si_converter                                                                                                             |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               splitter_inst                                                                                                            |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo                                      |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                                                  |    <0.001 |
|           s02_transaction_regulator                                                                                                    |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                                                             |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                                                                    |    <0.001 |
|         s02_nodes                                                                                                                      |     0.004 |
|           s02_aw_node                                                                                                                  |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               inst_mi_handler                                                                                                          |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                             |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                   |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |    <0.001 |
|                       xpm_memory_base_inst                                                                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                         |    <0.001 |
|               inst_si_handler                                                                                                          |    <0.001 |
|                 inst_arb_stall_late                                                                                                    |    <0.001 |
|           s02_b_node                                                                                                                   |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               inst_mi_handler                                                                                                          |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                 |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                   |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |    <0.001 |
|                       xpm_memory_base_inst                                                                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 inst_ingress                                                                                                           |    <0.001 |
|                   inst_pipeline_valid                                                                                                  |    <0.001 |
|               inst_si_handler                                                                                                          |    <0.001 |
|                 inst_arb_stall_late                                                                                                    |    <0.001 |
|           s02_w_node                                                                                                                   |     0.002 |
|             inst                                                                                                                       |     0.002 |
|               inst_mi_handler                                                                                                          |     0.002 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                             |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |    <0.001 |
|                       xpm_memory_base_inst                                                                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                                                               |    <0.001 |
|                   inst_upsizer_target_pipeline                                                                                         |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                   |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                        |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                       |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                     |     0.002 |
|                       xpm_memory_base_inst                                                                                             |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                         |    <0.001 |
|               inst_si_handler                                                                                                          |    <0.001 |
|                 inst_arb_stall_late                                                                                                    |    <0.001 |
|         switchboards                                                                                                                   |    <0.001 |
|           ar_switchboard                                                                                                               |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                                               |    <0.001 |
|           aw_switchboard                                                                                                               |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                                               |    <0.001 |
|           b_switchboard                                                                                                                |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                                               |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                                                               |    <0.001 |
|           r_switchboard                                                                                                                |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                                               |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                                                               |    <0.001 |
|           w_switchboard                                                                                                                |    <0.001 |
|             inst                                                                                                                       |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                                                                 |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                                               |    <0.001 |
|     c_counter_binary_0                                                                                                                 |    <0.001 |
|       U0                                                                                                                               |    <0.001 |
|         i_synth                                                                                                                        |    <0.001 |
|           i_baseblox.i_baseblox_counter                                                                                                |    <0.001 |
|             the_addsub                                                                                                                 |    <0.001 |
|               no_pipelining.the_addsub                                                                                                 |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                                                                   |    <0.001 |
|                   i_q.i_simple.qreg                                                                                                    |    <0.001 |
|     c_counter_binary_1                                                                                                                 |    <0.001 |
|       U0                                                                                                                               |    <0.001 |
|         i_synth                                                                                                                        |    <0.001 |
|           i_baseblox.i_baseblox_counter                                                                                                |    <0.001 |
|             the_addsub                                                                                                                 |    <0.001 |
|               no_pipelining.the_addsub                                                                                                 |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                                                                   |    <0.001 |
|                   i_q.i_simple.qreg                                                                                                    |    <0.001 |
|     constants                                                                                                                          |     0.000 |
|       xlconstant_4                                                                                                                     |     0.000 |
|       xlconstant_5                                                                                                                     |     0.000 |
|     gig_ethernet_pcs_pma_0                                                                                                             |     0.161 |
|       inst                                                                                                                             |     0.161 |
|         core_clocking_i                                                                                                                |     0.006 |
|         core_resets_i                                                                                                                  |    <0.001 |
|         pcs_pma_block_i                                                                                                                |     0.156 |
|           ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core                                                                                 |     0.002 |
|             gpcs_pma_inst                                                                                                              |     0.002 |
|               HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION                                                                     |    <0.001 |
|               MGT_RESET.SYNC_ASYNC_RESET                                                                                               |    <0.001 |
|               RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK                                                                                    |    <0.001 |
|               RX_GMII_AT_TXOUTCLK.SYNCHRONISATION                                                                                      |    <0.001 |
|               SYNC_SIGNAL_DETECT                                                                                                       |    <0.001 |
|               TRANSMITTER                                                                                                              |    <0.001 |
|           sync_block_reset_done                                                                                                        |    <0.001 |
|           transceiver_inst                                                                                                             |     0.153 |
|             ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i                                                                               |     0.151 |
|               inst                                                                                                                     |     0.151 |
|                 gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst                                  |     0.151 |
|                   gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst                           |     0.148 |
|                     channel_inst                                                                                                       |     0.148 |
|                   gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst            |     0.002 |
|                     bit_synchronizer_drprst_inst                                                                                       |    <0.001 |
|                     gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i                                                                          |    <0.001 |
|                     gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i                                                                     |     0.002 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                          |     0.001 |
|                         reset_synchronizer_testclk_rst_inst                                                                            |    <0.001 |
|                       bit_synchronizer_cplllock_inst                                                                                   |    <0.001 |
|                       bit_synchronizer_txoutclksel_inst0                                                                               |    <0.001 |
|                       bit_synchronizer_txoutclksel_inst1                                                                               |    <0.001 |
|                       bit_synchronizer_txoutclksel_inst2                                                                               |    <0.001 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                          |    <0.001 |
|                       bit_synchronizer_txprogdivreset_inst                                                                             |    <0.001 |
|                     reset_synchronizer_resetin_tx_inst                                                                                 |    <0.001 |
|                   gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |    <0.001 |
|                   gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |    <0.001 |
|                   gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |    <0.001 |
|                   gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |    <0.001 |
|                     bit_synchronizer_gtpowergood_inst                                                                                  |    <0.001 |
|                     bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |    <0.001 |
|                     bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |    <0.001 |
|                     bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |    <0.001 |
|                     bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |    <0.001 |
|                     bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |    <0.001 |
|                     bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |    <0.001 |
|                     bit_synchronizer_plllock_rx_inst                                                                                   |    <0.001 |
|                     bit_synchronizer_plllock_tx_inst                                                                                   |    <0.001 |
|                     bit_synchronizer_rxcdrlock_inst                                                                                    |    <0.001 |
|                     reset_synchronizer_gtwiz_reset_all_inst                                                                            |    <0.001 |
|                     reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |    <0.001 |
|                     reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |    <0.001 |
|                     reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |    <0.001 |
|                     reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |    <0.001 |
|                     reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |    <0.001 |
|                     reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |    <0.001 |
|                     reset_synchronizer_rx_done_inst                                                                                    |    <0.001 |
|                     reset_synchronizer_tx_done_inst                                                                                    |    <0.001 |
|                     reset_synchronizer_txprogdivreset_inst                                                                             |    <0.001 |
|             reclock_encommaalign                                                                                                       |    <0.001 |
|     ila_0                                                                                                                              |     0.012 |
|       inst                                                                                                                             |     0.012 |
|         ila_core_inst                                                                                                                  |     0.012 |
|           ila_trace_memory_inst                                                                                                        |     0.003 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                                   |     0.003 |
|               inst_blk_mem_gen                                                                                                         |     0.003 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.003 |
|                   valid.cstr                                                                                                           |     0.003 |
|                     ramloop[0].ram.r                                                                                                   |    <0.001 |
|                       prim_noinit.ram                                                                                                  |    <0.001 |
|                     ramloop[1].ram.r                                                                                                   |    <0.001 |
|                       prim_noinit.ram                                                                                                  |    <0.001 |
|                     ramloop[2].ram.r                                                                                                   |    <0.001 |
|                       prim_noinit.ram                                                                                                  |    <0.001 |
|                     ramloop[3].ram.r                                                                                                   |    <0.001 |
|                       prim_noinit.ram                                                                                                  |    <0.001 |
|           u_ila_cap_ctrl                                                                                                               |     0.001 |
|             U_CDONE                                                                                                                    |    <0.001 |
|             U_NS0                                                                                                                      |    <0.001 |
|             U_NS1                                                                                                                      |    <0.001 |
|             u_cap_addrgen                                                                                                              |    <0.001 |
|               U_CMPRESET                                                                                                               |    <0.001 |
|               u_cap_sample_counter                                                                                                     |    <0.001 |
|                 U_SCE                                                                                                                  |    <0.001 |
|                 U_SCMPCE                                                                                                               |    <0.001 |
|                 U_SCRST                                                                                                                |    <0.001 |
|                 u_scnt_cmp                                                                                                             |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                              |    <0.001 |
|                     DUT                                                                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                         |    <0.001 |
|                         u_srlB                                                                                                         |    <0.001 |
|                         u_srlC                                                                                                         |    <0.001 |
|                         u_srlD                                                                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                         |    <0.001 |
|                         u_srlB                                                                                                         |    <0.001 |
|                         u_srlC                                                                                                         |    <0.001 |
|                         u_srlD                                                                                                         |    <0.001 |
|               u_cap_window_counter                                                                                                     |    <0.001 |
|                 U_WCE                                                                                                                  |    <0.001 |
|                 U_WHCMPCE                                                                                                              |    <0.001 |
|                 U_WLCMPCE                                                                                                              |    <0.001 |
|                 u_wcnt_hcmp                                                                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                              |    <0.001 |
|                     DUT                                                                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                         |    <0.001 |
|                         u_srlB                                                                                                         |    <0.001 |
|                         u_srlC                                                                                                         |    <0.001 |
|                         u_srlD                                                                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                         |    <0.001 |
|                         u_srlB                                                                                                         |    <0.001 |
|                         u_srlC                                                                                                         |    <0.001 |
|                         u_srlD                                                                                                         |    <0.001 |
|                 u_wcnt_lcmp                                                                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                              |    <0.001 |
|                     DUT                                                                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                         |    <0.001 |
|                         u_srlB                                                                                                         |    <0.001 |
|                         u_srlC                                                                                                         |    <0.001 |
|                         u_srlD                                                                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                         |    <0.001 |
|                         u_srlB                                                                                                         |    <0.001 |
|                         u_srlC                                                                                                         |    <0.001 |
|                         u_srlD                                                                                                         |    <0.001 |
|           u_ila_regs                                                                                                                   |     0.005 |
|             MU_SRL[0].mu_srl_reg                                                                                                       |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                                                                       |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                                                                       |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                                                                       |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                                                                       |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                                                                       |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                                                                       |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                                                                       |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                                                                       |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                                                                                       |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                                                                       |    <0.001 |
|             U_XSDB_SLAVE                                                                                                               |     0.001 |
|             reg_15                                                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                                       |    <0.001 |
|             reg_16                                                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                                       |    <0.001 |
|             reg_17                                                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                                       |    <0.001 |
|             reg_18                                                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                                       |    <0.001 |
|             reg_19                                                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                                       |    <0.001 |
|             reg_1a                                                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                                       |    <0.001 |
|             reg_6                                                                                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                                       |    <0.001 |
|             reg_7                                                                                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                                       |    <0.001 |
|             reg_8                                                                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                                     |    <0.001 |
|             reg_80                                                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                                       |    <0.001 |
|             reg_81                                                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                                       |    <0.001 |
|             reg_82                                                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                                       |    <0.001 |
|             reg_83                                                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                                       |    <0.001 |
|             reg_84                                                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                                       |    <0.001 |
|             reg_85                                                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                                       |    <0.001 |
|             reg_887                                                                                                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                                     |    <0.001 |
|             reg_88d                                                                                                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                                     |    <0.001 |
|             reg_890                                                                                                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                                     |    <0.001 |
|             reg_9                                                                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                                     |    <0.001 |
|             reg_srl_fff                                                                                                                |    <0.001 |
|             reg_stream_ffd                                                                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                                       |    <0.001 |
|             reg_stream_ffe                                                                                                             |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                                     |    <0.001 |
|           u_ila_reset_ctrl                                                                                                             |    <0.001 |
|             arm_detection_inst                                                                                                         |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                                                                 |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                                                                |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                                                                |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                                                               |    <0.001 |
|             halt_detection_inst                                                                                                        |    <0.001 |
|           u_trig                                                                                                                       |     0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                  |    <0.001 |
|                 DUT                                                                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                         |    <0.001 |
|                     u_srlA                                                                                                             |    <0.001 |
|                     u_srlB                                                                                                             |    <0.001 |
|                     u_srlC                                                                                                             |    <0.001 |
|                     u_srlD                                                                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                         |    <0.001 |
|                     u_srlA                                                                                                             |    <0.001 |
|                     u_srlB                                                                                                             |    <0.001 |
|                     u_srlC                                                                                                             |    <0.001 |
|                     u_srlD                                                                                                             |    <0.001 |
|             U_TM                                                                                                                       |     0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                                                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                |    <0.001 |
|                   DUT                                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                       |    <0.001 |
|                       u_srlA                                                                                                           |    <0.001 |
|                       u_srlB                                                                                                           |    <0.001 |
|                       u_srlC                                                                                                           |    <0.001 |
|                       u_srlD                                                                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                |    <0.001 |
|                   DUT                                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                       |    <0.001 |
|                       u_srlA                                                                                                           |    <0.001 |
|                       u_srlB                                                                                                           |    <0.001 |
|                       u_srlC                                                                                                           |    <0.001 |
|                       u_srlD                                                                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                |    <0.001 |
|                   DUT                                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                       |    <0.001 |
|                       u_srlA                                                                                                           |    <0.001 |
|                       u_srlB                                                                                                           |    <0.001 |
|                       u_srlC                                                                                                           |    <0.001 |
|                       u_srlD                                                                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                |    <0.001 |
|                   DUT                                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                       |    <0.001 |
|                       u_srlA                                                                                                           |    <0.001 |
|                       u_srlB                                                                                                           |    <0.001 |
|                       u_srlC                                                                                                           |    <0.001 |
|                       u_srlD                                                                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                |    <0.001 |
|                   DUT                                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                       |    <0.001 |
|                       u_srlA                                                                                                           |    <0.001 |
|                       u_srlB                                                                                                           |    <0.001 |
|                       u_srlC                                                                                                           |    <0.001 |
|                       u_srlD                                                                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                |    <0.001 |
|                   DUT                                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                       |    <0.001 |
|                       u_srlA                                                                                                           |    <0.001 |
|                       u_srlB                                                                                                           |    <0.001 |
|                       u_srlC                                                                                                           |    <0.001 |
|                       u_srlD                                                                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                       |    <0.001 |
|                       u_srlA                                                                                                           |    <0.001 |
|                       u_srlB                                                                                                           |    <0.001 |
|                       u_srlC                                                                                                           |    <0.001 |
|                       u_srlD                                                                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                       |    <0.001 |
|                       u_srlA                                                                                                           |    <0.001 |
|                       u_srlB                                                                                                           |    <0.001 |
|                       u_srlC                                                                                                           |    <0.001 |
|                       u_srlD                                                                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                       |    <0.001 |
|                       u_srlA                                                                                                           |    <0.001 |
|                       u_srlB                                                                                                           |    <0.001 |
|                       u_srlC                                                                                                           |    <0.001 |
|                       u_srlD                                                                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                |    <0.001 |
|                   DUT                                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                       |    <0.001 |
|                       u_srlA                                                                                                           |    <0.001 |
|                       u_srlB                                                                                                           |    <0.001 |
|                       u_srlC                                                                                                           |    <0.001 |
|                       u_srlD                                                                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                                                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                |    <0.001 |
|                   DUT                                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                       |    <0.001 |
|                       u_srlA                                                                                                           |    <0.001 |
|                       u_srlB                                                                                                           |    <0.001 |
|                       u_srlC                                                                                                           |    <0.001 |
|                       u_srlD                                                                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                                                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                |    <0.001 |
|                   DUT                                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                       |    <0.001 |
|                       u_srlA                                                                                                           |    <0.001 |
|                       u_srlB                                                                                                           |    <0.001 |
|                       u_srlC                                                                                                           |    <0.001 |
|                       u_srlD                                                                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                                                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                |    <0.001 |
|                   DUT                                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                       |    <0.001 |
|                       u_srlA                                                                                                           |    <0.001 |
|                       u_srlB                                                                                                           |    <0.001 |
|                       u_srlC                                                                                                           |    <0.001 |
|                       u_srlD                                                                                                           |    <0.001 |
|           xsdb_memory_read_inst                                                                                                        |    <0.001 |
|     ps8_0_axi_periph                                                                                                                   |     0.001 |
|       s00_couplers                                                                                                                     |     0.001 |
|         auto_pc                                                                                                                        |     0.001 |
|           inst                                                                                                                         |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                                       |     0.001 |
|               RD.ar_channel_0                                                                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                                                                           |    <0.001 |
|                 cmd_translator_0                                                                                                       |    <0.001 |
|                   incr_cmd_0                                                                                                           |    <0.001 |
|                   wrap_cmd_0                                                                                                           |    <0.001 |
|               RD.r_channel_0                                                                                                           |    <0.001 |
|                 rd_data_fifo_0                                                                                                         |    <0.001 |
|                 transaction_fifo_0                                                                                                     |    <0.001 |
|               SI_REG                                                                                                                   |    <0.001 |
|                 ar.ar_pipe                                                                                                             |    <0.001 |
|                 aw.aw_pipe                                                                                                             |    <0.001 |
|                 b.b_pipe                                                                                                               |    <0.001 |
|                 r.r_pipe                                                                                                               |    <0.001 |
|               WR.aw_channel_0                                                                                                          |    <0.001 |
|                 aw_cmd_fsm_0                                                                                                           |    <0.001 |
|                 cmd_translator_0                                                                                                       |    <0.001 |
|                   incr_cmd_0                                                                                                           |    <0.001 |
|                   wrap_cmd_0                                                                                                           |    <0.001 |
|               WR.b_channel_0                                                                                                           |    <0.001 |
|                 bid_fifo_0                                                                                                             |    <0.001 |
|                 bresp_fifo_0                                                                                                           |    <0.001 |
|     rst_ps8_0_49M                                                                                                                      |    <0.001 |
|       U0                                                                                                                               |    <0.001 |
|         EXT_LPF                                                                                                                        |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                    |    <0.001 |
|         SEQ                                                                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                                                                  |    <0.001 |
|     util_ds_buf_0                                                                                                                      |     0.001 |
|       U0                                                                                                                               |     0.001 |
|         USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I                                                                                              |     0.001 |
|     util_ds_buf_1                                                                                                                      |    <0.001 |
|       U0                                                                                                                               |    <0.001 |
|     xlconcat_0                                                                                                                         |     0.000 |
|     xlslice_0                                                                                                                          |     0.000 |
|     xlslice_1                                                                                                                          |     0.000 |
|     xlslice_2                                                                                                                          |     0.000 |
|     xlslice_3                                                                                                                          |     0.000 |
|     zynq_ultra_ps_e_0                                                                                                                  |     2.374 |
|       inst                                                                                                                             |     2.374 |
+----------------------------------------------------------------------------------------------------------------------------------------+-----------+


