*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
    +define+verilog
    -sv
    -f filelist
        ./rtl/timescale.v
        ./rtl/pc_reg.v
        ./rtl/registers.v
        ./rtl/tb.v
        ./rtl/data_memory.v
        ./rtl/mux.v
        ./rtl/define.v
        ./rtl/Adder.v
        ./rtl/cla_adder32.v
        ./rtl/alu.v
        ./rtl/riscv_top.v
        ./rtl/Shifter.v
        ./rtl/instr_decode.v
        ./rtl/instr_memory.v
        ./rtl/alu_control.v
        ./rtl/control.v
        ./rtl/branch_judge.v
        ./rtl/main_control.v
        ./rtl/risc.v
        ./rtl/datapath.v
        ./rtl/mux3.v
        ./rtl/mux5.v

Highest level modules:
tb

Total	0 error(s),   0 warning(s)
