Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\EDL_merged_code_full_working_FSM\EDL_merged_code\uart_jtag.qsys --synthesis=VERILOG --output-directory=D:\EDL_merged_code_full_working_FSM\EDL_merged_code\uart_jtag\synthesis --family="Cyclone IV E" --part=EP4CE22F17C8
Progress: Loading EDL_merged_code/uart_jtag.qsys
Progress: Reading input file
Progress: Adding ju [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module ju
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: uart_jtag.ju: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: uart_jtag: Generating uart_jtag "uart_jtag" for QUARTUS_SYNTH
Info: ju: Starting RTL generation for module 'uart_jtag_ju'
Info: ju:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=uart_jtag_ju --dir=C:/Users/VARADD~1/AppData/Local/Temp/alt9825_4488414332936844526.dir/0002_ju_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/VARADD~1/AppData/Local/Temp/alt9825_4488414332936844526.dir/0002_ju_gen//uart_jtag_ju_component_configuration.pl  --do_build_sim=0  ]
Info: ju: Done RTL generation for module 'uart_jtag_ju'
Info: ju: "uart_jtag" instantiated altera_avalon_jtag_uart "ju"
Info: uart_jtag: Done "uart_jtag" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
