// Seed: 1699014434
module module_0 #(
    parameter id_1 = 32'd13,
    parameter id_2 = 32'd26
) (
    _id_1,
    _id_2,
    id_3
);
  output wire id_3;
  input wire _id_2;
  inout wire _id_1;
  wire [id_2 : id_1] id_4;
  logic id_5 = "";
  assign id_5 = id_2;
  tri id_6;
  assign id_6 = -1 + 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd1,
    parameter id_2 = 32'd76,
    parameter id_3 = 32'd52,
    parameter id_4 = 32'd71
) (
    _id_1[id_1/-1 : id_2],
    _id_2
);
  output wire _id_2;
  output logic [7:0] _id_1;
  wire _id_3;
  wire [id_3 : 1  -  -1] _id_4[id_2 : ""], id_5, id_6, id_7, id_8;
  logic id_9;
  assign id_4 = id_7;
  wire [1  ==  1 : id_4  <<  1] id_10;
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_7
  );
endmodule
