# verilog_regular_projects
 
