// Seed: 2523840254
module module_0 (
    input  uwire id_0,
    output wand  id_1
);
  assign id_1 = id_0 ? id_0 : 1;
  wire id_3;
  logic id_4 = id_4, id_5, id_6;
  wire [-1 : -1 'b0] id_7, id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd57
) (
    input tri0 id_0,
    input tri0 _id_1
    , id_5,
    input wire id_2,
    output supply1 id_3
);
  wire [1  <<  ~  1  &  -1 : 1  -  id_1] id_6;
  logic [7:0] id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  id_19 :
  assert property (@(posedge -1) 1)
  else $signed(82);
  ;
  assign id_7[1<-1] = -1;
endmodule
