<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: gem_registers</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_gem_registers'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_gem_registers')">gem_registers</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.90</td>
<td class="s8 cl rt"><a href="mod397.html#Line" > 84.03</a></td>
<td class="s5 cl rt"><a href="mod397.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod397.html#Toggle" >  5.30</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod397.html#Branch" > 84.26</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_registers.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_registers.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod397.html#inst_tag_31969"  onclick="showContent('inst_tag_31969')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_gem_registers'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod397.html" >gem_registers</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>144</td><td>121</td><td>84.03</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1262</td><td>44</td><td>25</td><td>56.82</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1339</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1638</td><td>39</td><td>39</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1706</td><td>41</td><td>41</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2752</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2780</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
1261                      begin : p_write_register //begin p_write_register
1262       1/1              if (~n_preset)
1263                        begin
1264       1/1                network_config        &lt;= p_network_config_rst_val;
1265       1/1                rx_ptp_unicast        &lt;= 32'h00000000;
1266       1/1                tx_ptp_unicast        &lt;= 32'h00000000;
1267       1/1                tx_pause_quantum      &lt;= 16'hffff;
1268       1/1                stacked_vlantype      &lt;= 17'h00000;
1269       1/1                wol_reg               &lt;= 20'h00000;
1270       1/1                stretch_ratio         &lt;= 16'h0000;
1271       1/1                min_ipg               &lt;= 4'h0;
1272       1/1                ifg_24                &lt;= 1'b0;
1273       1/1                ifg_32                &lt;= 1'b0;
1274       1/1                tx_pfc_pause_reg      &lt;= 16'h0000;
1275       1/1                jumbo_max_length      &lt;= p_edma_jumbo_max_length;
1276       1/1                tw_sys_tx_time        &lt;= 16'h0000;
1277       1/1                soft_config_fifo_en   &lt;= 1'b0;
1278       1/1                tx_lockup_mon_en      &lt;= 1'b0;
1279       1/1                rx_lockup_mon_en      &lt;= 1'b0;
1280       1/1                lockup_recovery_en    &lt;= 1'b0;
1281       1/1                lockup_prescale_val   &lt;= {16{1'b1}};
1282       1/1                tx_mac_lockup_time    &lt;= {11{1'b1}};
1283       1/1                rx_mac_lockup_time    &lt;= {16{1'b1}};
1284                        end
1285                        else
1286                        begin
1287       1/1                if (write_registers) // begin if (write_registers)
1288                          begin
1289       1/1                  case (i_paddr)
1290       1/1                    `gem_network_config       : network_config      &lt;= pwdata;
1291       <font color = "red">0/1     ==>            `gem_tx_pause_quantum     : tx_pause_quantum    &lt;= pwdata[15:0];</font>
1292       <font color = "red">0/1     ==>            `gem_wol_register         : wol_reg             &lt;= pwdata[19:0];</font>
1293                              `gem_stretch_ratio        :
1294                                begin
1295       <font color = "red">0/1     ==>                ifg_24              &lt;= pwdata[31];</font>
1296       <font color = "red">0/1     ==>                ifg_32              &lt;= pwdata[30];</font>
1297       <font color = "red">0/1     ==>                min_ipg             &lt;= pwdata[19:16];</font>
1298       <font color = "red">0/1     ==>                stretch_ratio       &lt;= pwdata[15:0];</font>
1299                                end
1300       <font color = "red">0/1     ==>            `gem_stacked_vlan         : stacked_vlantype    &lt;= {pwdata[31],pwdata[15:0]};</font>
1301       <font color = "red">0/1     ==>            `gem_tx_pfc_pause         : tx_pfc_pause_reg    &lt;= pwdata[15:0];</font>
1302       <font color = "red">0/1     ==>            `gem_rx_ptp_unicast       : rx_ptp_unicast      &lt;= pwdata;</font>
1303       <font color = "red">0/1     ==>            `gem_tx_ptp_unicast       : tx_ptp_unicast      &lt;= pwdata;</font>
1304       <font color = "red">0/1     ==>            `gem_soft_conf_ctrl       : soft_config_fifo_en &lt;= pwdata[0] &amp; (p_edma_host_if_soft_select == 1);</font>
1305       <font color = "red">0/1     ==>            `gem_jumbo_max_length_ad  : jumbo_max_length    &lt;= pwdata[13:0];</font>
1306       <font color = "red">0/1     ==>            `gem_sys_wake_time        : tw_sys_tx_time      &lt;= pwdata[15:0];</font>
1307                              `gem_lockup_config        :
1308                                begin
1309       <font color = "red">0/1     ==>                tx_lockup_mon_en    &lt;= pwdata[30];</font>
1310       <font color = "red">0/1     ==>                rx_lockup_mon_en    &lt;= pwdata[28];</font>
1311       <font color = "red">0/1     ==>                lockup_recovery_en  &lt;= pwdata[27];</font>
1312       <font color = "red">0/1     ==>                lockup_prescale_val &lt;= pwdata[15:0];</font>
1313                                end
1314                              `gem_lockup_config2       :
1315                                begin
1316       <font color = "red">0/1     ==>                tx_mac_lockup_time  &lt;= pwdata[26:16];</font>
1317       <font color = "red">0/1     ==>                rx_mac_lockup_time  &lt;= pwdata[15:0];</font>
1318                                end
1319       1/1                    default : ;
1320                            endcase // case(i_paddr).
1321                          end // end - if(write_registers)
                        MISSING_ELSE
1322                        end //end - if not reset
1323                      end // end - p_write_register.
1324                    
1325                      assign wol_ip_addr          = wol_reg[15:0];
1326                      assign wol_mask             = wol_reg[19:16];
1327                    
1328                      wire  [31:0]  dma_tx_lockup_q_en_int; // Internal padded value written by APB
1329                      wire  [31:0]  dma_tx_lockup_q_en_rd;  // Gated based on number of queues
1330                    
1331                      // Registers for packet buffer DMA specific lockup detect configuration
1332                      generate if (p_edma_tx_pkt_buffer == 1) begin : gen_lockup_cfg_pbuf
1333                        reg         dma_tx_lockup_mon_en_r;
1334                        reg         dma_rx_lockup_mon_en_r;
1335                        reg [10:0]  dma_lockup_time_r;
1336                    
1337                        always @(posedge pclk or negedge n_preset)
1338                        begin
1339       1/1                if (~n_preset)
1340                          begin
1341       1/1                  dma_tx_lockup_mon_en_r  &lt;= 1'b0;
1342       1/1                  dma_rx_lockup_mon_en_r  &lt;= 1'b0;
1343       1/1                  dma_lockup_time_r       &lt;= {11{1'b1}};
1344                          end
1345                          else
1346       1/1                  if (write_registers &amp; (i_paddr == `gem_lockup_config))
1347                            begin
1348       <font color = "red">0/1     ==>            dma_tx_lockup_mon_en_r  &lt;= pwdata[31];</font>
1349       <font color = "red">0/1     ==>            dma_rx_lockup_mon_en_r  &lt;= pwdata[29];</font>
1350       <font color = "red">0/1     ==>            dma_lockup_time_r       &lt;= pwdata[26:16];</font>
1351                            end
                        MISSING_ELSE
1352                        end
1353                    
1354                        if (p_edma_asf_csr_prot == 1'b1) begin : gen_tx_q_en_full
1355                          reg [15:0]  dma_tx_lockup_q_en_r;
1356                          always @(posedge pclk or negedge n_preset)
1357                          begin
1358                            if (~n_preset)
1359                              dma_tx_lockup_q_en_r  &lt;= 16'h0000;
1360                            else
1361                              if (write_registers &amp; (i_paddr == `gem_lockup_config3))
1362                                dma_tx_lockup_q_en_r  &lt;= pwdata[15:0];
1363                          end
1364                          assign dma_tx_lockup_q_en_int = {16'd0,dma_tx_lockup_q_en_r};
1365                        end else begin : gen_tx_q_en_min
1366                          reg [p_edma_queues-1:0] dma_tx_lockup_q_en_r;
1367                          always @(posedge pclk or negedge n_preset)
1368                          begin
1369       1/1                  if (~n_preset)
1370       1/1                    dma_tx_lockup_q_en_r  &lt;= {p_edma_queues{1'b0}};
1371                            else
1372       1/1                    if (write_registers &amp; (i_paddr == `gem_lockup_config3))
1373       <font color = "red">0/1     ==>              dma_tx_lockup_q_en_r  &lt;= pwdata[p_edma_queues-1:0];</font>
                        MISSING_ELSE
1374                          end
1375                          assign dma_tx_lockup_q_en_int = {{(32-p_edma_queues){1'b0}},dma_tx_lockup_q_en_r};
1376                        end
1377                    
1378                        assign dma_tx_lockup_mon_en   = dma_tx_lockup_mon_en_r;
1379                        assign dma_rx_lockup_mon_en   = dma_rx_lockup_mon_en_r;
1380                        assign dma_lockup_time        = dma_lockup_time_r;
1381                      end else begin : gen_no_lockup_cfg_pbuf
1382                        assign dma_tx_lockup_mon_en   = 1'b0;
1383                        assign dma_rx_lockup_mon_en   = 1'b0;
1384                        assign dma_lockup_time        = {11{1'b0}};
1385                        assign dma_tx_lockup_q_en_int = 32'd0;
1386                      end
1387                      endgenerate
1388                    
1389                      genvar loop_q;
1390                      generate for (loop_q = 0; loop_q &lt; 32; loop_q = loop_q + 1) begin : gen_lockup_q_gate
1391                        if (loop_q &lt; p_edma_queues) begin : gen_q_exists
1392                          assign dma_tx_lockup_q_en_rd[loop_q]  = dma_tx_lockup_q_en_int[loop_q];
1393                        end else begin : gen_no_q_exists
1394                          assign dma_tx_lockup_q_en_rd[loop_q]  = 1'b0;
1395                        end
1396                      end
1397                      endgenerate
1398                      assign dma_tx_lockup_q_en = dma_tx_lockup_q_en_rd[p_edma_queues-1:0];
1399                    
1400                      // GPIO only if defined
1401                      // Note that this is not protected.
1402                      generate if (p_gem_user_io == 1) begin : gen_user_io
1403                        genvar  loop_io;
1404                    
1405                        // The IN and OUT can be up to 16-bits wide each. Loop through and pad
1406                        // appropriately.
1407                        for (loop_io = 0; loop_io&lt;16; loop_io = loop_io + 1) begin : gen_loop_io
1408                          if (loop_io &lt; p_gem_user_in_width) begin : gen_in_exist
1409                            assign user_in_rd[loop_io]  = user_in[loop_io];
1410                          end else begin : gen_in_no_exist
1411                            assign user_in_rd[loop_io]  = 1'b0;
1412                          end
1413                          if (loop_io &lt; p_gem_user_out_width) begin : gen_out_exist
1414                            reg user_out_r;
1415                            always @(posedge pclk or negedge n_preset)
1416                            begin
1417                              if (~n_preset)
1418                                user_out_r  &lt;= 1'b0;
1419                              else
1420                                if (write_registers &amp; (i_paddr == `gem_user_io_register))
1421                                  user_out_r  &lt;= pwdata[loop_io];
1422                            end
1423                            assign user_out_rd[loop_io] = user_out_r;
1424                          end else begin : gen_out_no_exist
1425                            assign user_out_rd[loop_io] = 1'b0;
1426                          end
1427                        end
1428                    
1429                      end else begin : gen_no_user_io
1430                        assign user_in_rd   = 16'h0000;
1431                        assign user_out_rd  = 16'h0000;
1432                      end
1433                      endgenerate
1434                    
1435                      // The output always exists, if no GPIO is defined, this output will be 1-bit wide.
1436                      assign user_out = user_out_rd[p_gem_user_out_width-1:0];
1437                    
1438                      // -----------------------------------------------------------------------------
1439                      //  APB register writes for Multi-PFC quantum regs
1440                      // -----------------------------------------------------------------------------
1441                      generate if (p_edma_pfc_multi_quantum == 1) begin : gen_pfc_multi_regs
1442                        reg   [15:0]  tx_pause_quantum_p1_r;  // tx_pause_quantum for pause tx for priority 1
1443                        reg   [15:0]  tx_pause_quantum_p2_r;  // tx_pause_quantum for pause tx for priority 2
1444                        reg   [15:0]  tx_pause_quantum_p3_r;  // tx_pause_quantum for pause tx for priority 3
1445                        reg   [15:0]  tx_pause_quantum_p4_r;  // tx_pause_quantum for pause tx for priority 4
1446                        reg   [15:0]  tx_pause_quantum_p5_r;  // tx_pause_quantum for pause tx for priority 5
1447                        reg   [15:0]  tx_pause_quantum_p6_r;  // tx_pause_quantum for pause tx for priority 6
1448                        reg   [15:0]  tx_pause_quantum_p7_r;  // tx_pause_quantum for pause tx for priority 7
1449                    
1450                        always@(posedge pclk or negedge n_preset)
1451                        begin
1452                          if(~n_preset)
1453                          begin
1454                            tx_pause_quantum_p1_r &lt;= 16'hffff;
1455                            tx_pause_quantum_p2_r &lt;= 16'hffff;
1456                            tx_pause_quantum_p3_r &lt;= 16'hffff;
1457                            tx_pause_quantum_p4_r &lt;= 16'hffff;
1458                            tx_pause_quantum_p5_r &lt;= 16'hffff;
1459                            tx_pause_quantum_p6_r &lt;= 16'hffff;
1460                            tx_pause_quantum_p7_r &lt;= 16'hffff;
1461                          end
1462                          else
1463                          begin
1464                            if (write_registers)
1465                            begin
1466                              case (i_paddr)
1467                                `gem_tx_pause_quantum   : tx_pause_quantum_p1_r &lt;= pwdata[31:16];
1468                                `gem_tx_pause_quantum1  :
1469                                begin
1470                                  tx_pause_quantum_p2_r &lt;= pwdata[15:0];
1471                                  tx_pause_quantum_p3_r &lt;= pwdata[31:16];
1472                                end
1473                                `gem_tx_pause_quantum2  :
1474                                begin
1475                                  tx_pause_quantum_p4_r &lt;= pwdata[15:0];
1476                                  tx_pause_quantum_p5_r &lt;= pwdata[31:16];
1477                                end
1478                                `gem_tx_pause_quantum3  :
1479                                begin
1480                                  tx_pause_quantum_p6_r &lt;= pwdata[15:0];
1481                                  tx_pause_quantum_p7_r &lt;= pwdata[31:16];
1482                                end
1483                                default : ;
1484                              endcase
1485                            end
1486                          end
1487                        end
1488                    
1489                        // Assign register read values
1490                        assign tx_pause_quantum_p1_rd = tx_pause_quantum_p1_r;
1491                        assign tx_pause_quantum_p2_rd = tx_pause_quantum_p2_r;
1492                        assign tx_pause_quantum_p3_rd = tx_pause_quantum_p3_r;
1493                        assign tx_pause_quantum_p4_rd = tx_pause_quantum_p4_r;
1494                        assign tx_pause_quantum_p5_rd = tx_pause_quantum_p5_r;
1495                        assign tx_pause_quantum_p6_rd = tx_pause_quantum_p6_r;
1496                        assign tx_pause_quantum_p7_rd = tx_pause_quantum_p7_r;
1497                    
1498                        // Control output values are controlled by a mux.
1499                        assign tx_pause_quantum_p1  = pfc_ctrl  ? tx_pause_quantum_p1_r : tx_pause_quantum;
1500                        assign tx_pause_quantum_p2  = pfc_ctrl  ? tx_pause_quantum_p2_r : tx_pause_quantum;
1501                        assign tx_pause_quantum_p3  = pfc_ctrl  ? tx_pause_quantum_p3_r : tx_pause_quantum;
1502                        assign tx_pause_quantum_p4  = pfc_ctrl  ? tx_pause_quantum_p4_r : tx_pause_quantum;
1503                        assign tx_pause_quantum_p5  = pfc_ctrl  ? tx_pause_quantum_p5_r : tx_pause_quantum;
1504                        assign tx_pause_quantum_p6  = pfc_ctrl  ? tx_pause_quantum_p6_r : tx_pause_quantum;
1505                        assign tx_pause_quantum_p7  = pfc_ctrl  ? tx_pause_quantum_p7_r : tx_pause_quantum;
1506                    
1507                        // Optional parity protection
1508                        if ((p_edma_asf_csr_prot == 1'b1) ||
1509                            (p_edma_asf_dap_prot == 1'b1)) begin : gen_par
1510                          reg   [3:0] quant_0_par;
1511                          reg   [3:0] quant_1_par;
1512                          reg   [3:0] quant_2_par;
1513                          reg   [3:0] quant_3_par;
1514                    
1515                          // Store associated parity
1516                          always @(posedge pclk or negedge n_preset)
1517                          begin
1518                            if (~n_preset)
1519                            begin
1520                              quant_0_par &lt;= 4'h0;
1521                              quant_1_par &lt;= 4'h0;
1522                              quant_2_par &lt;= 4'h0;
1523                              quant_3_par &lt;= 4'h0;
1524                            end
1525                            else if (write_registers)
1526                            begin
1527                              if (i_paddr == `gem_tx_pause_quantum)
1528                                quant_0_par &lt;= pwdata_par;
1529                              if (i_paddr == `gem_tx_pause_quantum1)
1530                                quant_1_par &lt;= pwdata_par;
1531                              if (i_paddr == `gem_tx_pause_quantum2)
1532                                quant_2_par &lt;= pwdata_par;
1533                              if (i_paddr == `gem_tx_pause_quantum3)
1534                                quant_3_par &lt;= pwdata_par;
1535                            end
1536                          end
1537                    
1538                          // Check the parity constantly
1539                          cdnsdru_asf_parity_check_v1 #(.p_data_width(128)) i_par_chk (
1540                            .odd_par    (1'b0),
1541                            .data_in    ({tx_pause_quantum_p7_r,
1542                                          tx_pause_quantum_p6_r,
1543                                          tx_pause_quantum_p5_r,
1544                                          tx_pause_quantum_p4_r,
1545                                          tx_pause_quantum_p3_r,
1546                                          tx_pause_quantum_p2_r,
1547                                          tx_pause_quantum_p1_r,
1548                                          tx_pause_quantum}),
1549                            .parity_in  ({quant_3_par,
1550                                          quant_2_par,
1551                                          quant_1_par,
1552                                          quant_0_par}),
1553                            .parity_err (pause_par_err)
1554                          );
1555                          assign tx_pause_quantum_par     = quant_0_par[1:0];
1556                          assign tx_pause_quantum_p1_par  = pfc_ctrl  ? quant_0_par[3:2]  : tx_pause_quantum_par;
1557                          assign tx_pause_quantum_p2_par  = pfc_ctrl  ? quant_1_par[1:0]  : tx_pause_quantum_par;
1558                          assign tx_pause_quantum_p3_par  = pfc_ctrl  ? quant_1_par[3:2]  : tx_pause_quantum_par;
1559                          assign tx_pause_quantum_p4_par  = pfc_ctrl  ? quant_2_par[1:0]  : tx_pause_quantum_par;
1560                          assign tx_pause_quantum_p5_par  = pfc_ctrl  ? quant_2_par[3:2]  : tx_pause_quantum_par;
1561                          assign tx_pause_quantum_p6_par  = pfc_ctrl  ? quant_3_par[1:0]  : tx_pause_quantum_par;
1562                          assign tx_pause_quantum_p7_par  = pfc_ctrl  ? quant_3_par[3:2]  : tx_pause_quantum_par;
1563                    
1564                        end else begin : gen_no_par
1565                          assign pause_par_err            = 1'b0;
1566                          assign tx_pause_quantum_par     = 2'b00;
1567                          assign tx_pause_quantum_p1_par  = 2'b00;
1568                          assign tx_pause_quantum_p2_par  = 2'b00;
1569                          assign tx_pause_quantum_p3_par  = 2'b00;
1570                          assign tx_pause_quantum_p4_par  = 2'b00;
1571                          assign tx_pause_quantum_p5_par  = 2'b00;
1572                          assign tx_pause_quantum_p6_par  = 2'b00;
1573                          assign tx_pause_quantum_p7_par  = 2'b00;
1574                        end
1575                    
1576                      end
1577                      else
1578                      begin : gen_no_pfc_multi_regs
1579                    
1580                        // Optional parity protection
1581                        if ((p_edma_asf_csr_prot == 1'b1) ||
1582                            (p_edma_asf_dap_prot == 1'b1)) begin : gen_par
1583                          reg   [1:0] quant_0_par;
1584                    
1585                          // Store associated parity
1586                          always @(posedge pclk or negedge n_preset)
1587                          begin
1588                            if (~n_preset)
1589                              quant_0_par &lt;= 2'h0;
1590                            else if (write_registers &amp; (i_paddr == `gem_tx_pause_quantum))
1591                              quant_0_par &lt;= pwdata_par[1:0];
1592                          end
1593                    
1594                          // Check the parity constantly
1595                          cdnsdru_asf_parity_check_v1 #(.p_data_width(16)) i_par_chk (
1596                            .odd_par    (1'b0),
1597                            .data_in    (tx_pause_quantum),
1598                            .parity_in  (quant_0_par),
1599                            .parity_err (pause_par_err)
1600                          );
1601                          assign tx_pause_quantum_par     = quant_0_par[1:0];
1602                        end else begin : gen_no_par
1603                          assign pause_par_err            = 1'b0;
1604                          assign tx_pause_quantum_par     = 2'b00;
1605                        end
1606                    
1607                        assign tx_pause_quantum_p1_rd = 16'h0000;
1608                        assign tx_pause_quantum_p2_rd = 16'h0000;
1609                        assign tx_pause_quantum_p3_rd = 16'h0000;
1610                        assign tx_pause_quantum_p4_rd = 16'h0000;
1611                        assign tx_pause_quantum_p5_rd = 16'h0000;
1612                        assign tx_pause_quantum_p6_rd = 16'h0000;
1613                        assign tx_pause_quantum_p7_rd = 16'h0000;
1614                    
1615                        assign tx_pause_quantum_p1      = tx_pause_quantum;
1616                        assign tx_pause_quantum_p2      = tx_pause_quantum;
1617                        assign tx_pause_quantum_p3      = tx_pause_quantum;
1618                        assign tx_pause_quantum_p4      = tx_pause_quantum;
1619                        assign tx_pause_quantum_p5      = tx_pause_quantum;
1620                        assign tx_pause_quantum_p6      = tx_pause_quantum;
1621                        assign tx_pause_quantum_p7      = tx_pause_quantum;
1622                        assign tx_pause_quantum_p1_par  = tx_pause_quantum_par;
1623                        assign tx_pause_quantum_p2_par  = tx_pause_quantum_par;
1624                        assign tx_pause_quantum_p3_par  = tx_pause_quantum_par;
1625                        assign tx_pause_quantum_p4_par  = tx_pause_quantum_par;
1626                        assign tx_pause_quantum_p5_par  = tx_pause_quantum_par;
1627                        assign tx_pause_quantum_p6_par  = tx_pause_quantum_par;
1628                        assign tx_pause_quantum_p7_par  = tx_pause_quantum_par;
1629                      end
1630                      endgenerate
1631                    
1632                    
1633                      //------------------------------------------------------------------------------
1634                      // APB register read (main common registers)
1635                      //------------------------------------------------------------------------------
1636                      always @(*)
1637                      begin : p_read_register
1638       1/1              if (read_registers)
1639                        begin
1640       1/1                case (i_paddr)
1641                            //Read Mode
1642       1/1                  `gem_network_control      : prdata_i_nq = network_control &amp; 32'hfff9c19f; // mask out WO regs
1643       1/1                  `gem_network_config       : prdata_i_nq = network_config;
1644       1/1                  `gem_network_status       : prdata_i_nq = network_status;
1645       1/1                  `gem_user_io_register     : prdata_i_nq = {user_in_rd,user_out_rd};
1646                    
1647       1/1                  `gem_pause_time           : prdata_i_nq = {16'h0000,tx_pause_time_pclk};
1648       1/1                  `gem_tx_pause_quantum     : prdata_i_nq = {tx_pause_quantum_p1_rd &amp; {16{p_edma_pfc_multi_quantum == 1}},tx_pause_quantum};
1649       1/1                  `gem_tx_pause_quantum1    : prdata_i_nq = {tx_pause_quantum_p3_rd &amp; {16{p_edma_pfc_multi_quantum == 1}},tx_pause_quantum_p2_rd &amp; {16{p_edma_pfc_multi_quantum == 1}}};
1650       1/1                  `gem_tx_pause_quantum2    : prdata_i_nq = {tx_pause_quantum_p5_rd &amp; {16{p_edma_pfc_multi_quantum == 1}},tx_pause_quantum_p4_rd &amp; {16{p_edma_pfc_multi_quantum == 1}}};
1651       1/1                  `gem_tx_pause_quantum3    : prdata_i_nq = {tx_pause_quantum_p7_rd &amp; {16{p_edma_pfc_multi_quantum == 1}},tx_pause_quantum_p6_rd &amp; {16{p_edma_pfc_multi_quantum == 1}}};
1652       1/1                  `gem_pfc_status           : prdata_i_nq = {23'd0, pfc_negotiate_pclk, rx_pfc_paused_pclk};
1653       1/1                  `gem_wol_register         : prdata_i_nq = {12'h000,wol_mask[3:0], wol_ip_addr[15:0]};
1654       1/1                  `gem_stretch_ratio        : prdata_i_nq = {ifg_24,ifg_32,10'd0,min_ipg,stretch_ratio};
1655       1/1                  `gem_stacked_vlan         : prdata_i_nq = {stacked_vlantype[16], 15'h0000, stacked_vlantype[15:0]};
1656       1/1                  `gem_revision_reg         : prdata_i_nq = `gem_revision_reg_value;
1657                    
1658       1/1                  `gem_rx_ptp_unicast       : prdata_i_nq = rx_ptp_unicast[31:0];
1659       1/1                  `gem_tx_ptp_unicast       : prdata_i_nq = tx_ptp_unicast[31:0];
1660                    
1661                            // Debug Information, Read-only
1662       1/1                  `gem_designcfg_debug1     : prdata_i_nq = gem_designcfg_debug1;
1663       1/1                  `gem_designcfg_debug2     : prdata_i_nq = gem_designcfg_debug2;
1664       1/1                  `gem_designcfg_debug3     : prdata_i_nq = gem_designcfg_debug3;
1665       1/1                  `gem_designcfg_debug4     : prdata_i_nq = gem_designcfg_debug4;
1666       1/1                  `gem_designcfg_debug5     : prdata_i_nq = gem_designcfg_debug5;
1667       1/1                  `gem_designcfg_debug6     : prdata_i_nq = gem_designcfg_debug6;
1668       1/1                  `gem_designcfg_debug7     : prdata_i_nq = gem_designcfg_debug7;
1669       1/1                  `gem_designcfg_debug8     : prdata_i_nq = gem_designcfg_debug8;
1670       1/1                  `gem_designcfg_debug9     : prdata_i_nq = gem_designcfg_debug9;
1671       1/1                  `gem_designcfg_debug10    : prdata_i_nq = gem_designcfg_debug10;
1672       1/1                  `gem_designcfg_debug11    : prdata_i_nq = gem_designcfg_debug11;
1673       1/1                  `gem_designcfg_debug12    : prdata_i_nq = gem_designcfg_debug12;
1674                    
1675       1/1                  `gem_tx_pfc_pause         : prdata_i_nq = {16'h0000,tx_pfc_pause_reg};
1676       1/1                  `gem_soft_conf_ctrl       : prdata_i_nq = {31'd0,soft_config_fifo_en};
1677                    
1678       1/1                  `gem_jumbo_max_length_ad  : prdata_i_nq = {18'h00000,jumbo_max_length};
1679                    
1680       1/1                  `gem_sys_wake_time        : prdata_i_nq = {16'h0000,tw_sys_tx_time};
1681                    
1682       1/1                  `gem_lockup_config        : prdata_i_nq = {dma_tx_lockup_mon_en,tx_lockup_mon_en,
1683                                                                              dma_rx_lockup_mon_en,rx_lockup_mon_en,
1684                                                                              lockup_recovery_en,dma_lockup_time,
1685                                                                              lockup_prescale_val};
1686       1/1                  `gem_lockup_config2       : prdata_i_nq = {5'h00,tx_mac_lockup_time,rx_mac_lockup_time};
1687       1/1                  `gem_lockup_config3       : prdata_i_nq = dma_tx_lockup_q_en_rd;
1688                    
1689       1/1                  default : prdata_i_nq = 32'h00000000;
1690                          endcase
1691                        end
1692                        else
1693       1/1                prdata_i_nq = 32'h00000000;
1694                      end // end block: p_read_register.
1695                    
1696                    
1697                    
1698                      //------------------------------------------------------------------------------
1699                      // Drive perr when address not recognised.
1700                      //------------------------------------------------------------------------------
1701                    
1702                      // perr output is driven when paddr does not match any know address
1703                      // This is a non-standard APB signal.
1704                      always @(posedge pclk or negedge n_preset)
1705                      begin : p_perr
1706       1/1              if (~n_preset)
1707       1/1                perr_nq &lt;= 1'b0;
1708       1/1              else if (psel)
1709       1/1                case (i_paddr)
1710       1/1                  `gem_network_control      : perr_nq &lt;= 1'b0;
1711       1/1                  `gem_network_config       : perr_nq &lt;= 1'b0;
1712       1/1                  `gem_network_status       : perr_nq &lt;= 1'b0;
1713       1/1                  `gem_user_io_register     : perr_nq &lt;= p_gem_user_io == 0;
1714       1/1                  `gem_pause_time           : perr_nq &lt;= 1'b0;
1715       1/1                  `gem_tx_pause_quantum     : perr_nq &lt;= 1'b0;
1716       1/1                  `gem_tx_pause_quantum1    : perr_nq &lt;= p_edma_pfc_multi_quantum == 0;
1717       1/1                  `gem_tx_pause_quantum2    : perr_nq &lt;= p_edma_pfc_multi_quantum == 0;
1718       1/1                  `gem_tx_pause_quantum3    : perr_nq &lt;= p_edma_pfc_multi_quantum == 0;
1719       1/1                  `gem_pfc_status           : perr_nq &lt;= 1'b0;
1720       1/1                  `gem_wol_register         : perr_nq &lt;= 1'b0;
1721       1/1                  `gem_stretch_ratio        : perr_nq &lt;= 1'b0;
1722       1/1                  `gem_stacked_vlan         : perr_nq &lt;= 1'b0;
1723       1/1                  `gem_tx_pfc_pause         : perr_nq &lt;= 1'b0;
1724       1/1                  `gem_rx_ptp_unicast       : perr_nq &lt;= 1'b0;
1725       1/1                  `gem_tx_ptp_unicast       : perr_nq &lt;= 1'b0;
1726       1/1                  `gem_revision_reg         : perr_nq &lt;= 1'b0;
1727       1/1                  `gem_designcfg_debug1     : perr_nq &lt;= 1'b0;
1728       1/1                  `gem_designcfg_debug2     : perr_nq &lt;= 1'b0;
1729       1/1                  `gem_designcfg_debug3     : perr_nq &lt;= 1'b0;
1730       1/1                  `gem_designcfg_debug4     : perr_nq &lt;= 1'b0;
1731       1/1                  `gem_designcfg_debug5     : perr_nq &lt;= 1'b0;
1732       1/1                  `gem_designcfg_debug6     : perr_nq &lt;= 1'b0;
1733       1/1                  `gem_designcfg_debug7     : perr_nq &lt;= 1'b0;
1734       1/1                  `gem_designcfg_debug8     : perr_nq &lt;= 1'b0;
1735       1/1                  `gem_designcfg_debug9     : perr_nq &lt;= 1'b0;
1736       1/1                  `gem_designcfg_debug10    : perr_nq &lt;= 1'b0;
1737       1/1                  `gem_designcfg_debug11    : perr_nq &lt;= 1'b0;
1738       1/1                  `gem_designcfg_debug12    : perr_nq &lt;= 1'b0;
1739       1/1                  `gem_soft_conf_ctrl       : perr_nq &lt;= p_edma_host_if_soft_select == 0;
1740       1/1                  `gem_jumbo_max_length_ad  : perr_nq &lt;= 1'b0;
1741       1/1                  `gem_sys_wake_time        : perr_nq &lt;= 1'b0;
1742       1/1                  `gem_lockup_config        : perr_nq &lt;= 1'b0;
1743       1/1                  `gem_lockup_config2       : perr_nq &lt;= 1'b0;
1744       1/1                  `gem_lockup_config3       : perr_nq &lt;= p_edma_tx_pkt_buffer == 0;
1745       1/1                  default : perr_nq &lt;= 1'b1;
1746                          endcase // case(i_paddr)
1747                        else
1748       1/1                perr_nq &lt;= 1'b0;
1749                      end // block: p_perr_nq.
1750                    
1751                    
1752                      // -----------------------------------------------------------------------------
1753                      //  Instantiate and decode network control register bits.
1754                      // -----------------------------------------------------------------------------
1755                      gem_reg_nwc #(
1756                        .p_edma_pfc_multi_quantum (p_edma_pfc_multi_quantum),
1757                        .p_edma_axi               (p_edma_axi),
1758                        .p_edma_tsu               (p_edma_tsu),
1759                        .p_edma_ext_tsu_timer     (p_edma_ext_tsu_timer),
1760                        .p_edma_rx_pkt_buffer     (p_edma_rx_pkt_buffer),
1761                        .p_edma_no_stats          (p_edma_no_stats),
1762                        .p_edma_no_snapshot       (p_edma_no_snapshot)
1763                      ) i_network_control_reg (
1764                        .pclk                   (pclk),
1765                        .n_preset               (n_preset),
1766                        .i_paddr                (i_paddr),
1767                        .write_registers        (write_registers),
1768                        .pwdata                 (pwdata),
1769                        .disable_rx_pclk        (disable_rx_pclk),
1770                        .disable_tx_pclk        (disable_tx_pclk),
1771                        .tx_lockup_detected     (tx_lockup_detected),
1772                        .rx_lockup_detected     (rx_lockup_detected),
1773                        .dma_tx_lockup_detected (dma_tx_lockup_detected),
1774                        .dma_rx_lockup_detected (dma_rx_lockup_detected),
1775                        .lockup_recovery_en     (lockup_recovery_en),
1776                        .tx_buff_ex_mid_pclk    (tx_buff_ex_mid_pclk),
1777                        .network_control        (network_control)
1778                      );
1779                    
1780                      // Decode bits
1781                      assign ifg_eats_qav_credit  = network_control[30];
1782                      assign two_pt_five_gig      = network_control[29];
1783                      assign sel_mii_on_rgmii     = network_control[28];
1784                      assign oss_correction_field = network_control[27];
1785                      assign ext_rxq_sel_en       = network_control[26];
1786                      assign pfc_ctrl             = network_control[25];
1787                      assign one_step_sync_mode   = network_control[24];
1788                      assign ext_tsu_timer_en     = network_control[23];
1789                      assign store_udp_offset     = network_control[22];
1790                      assign alt_sgmii_mode       = network_control[21];
1791                      assign ptp_unicast_ena      = network_control[20];
1792                      assign tx_lpi_en            = network_control[19];
1793                      assign flush_rx_pkt_pclk    = network_control[18];
1794                      assign tx_pfc_frame_req     = network_control[17];
1795                      assign pfc_enable           = network_control[16];
1796                      assign store_rx_ts          = network_control[15];
1797                      assign stats_read_snap      = network_control[14] &amp; (p_edma_no_stats == 0);
1798                      assign stats_take_snap      = network_control[13] &amp; (p_edma_no_stats == 0);
1799                      assign tx_pause_frame_zero  = network_control[12];
1800                      assign tx_pause_frame_req   = network_control[11];
1801                      assign tx_halt_pclk         = network_control[10] &amp; (p_edma_ext_fifo_interface == 0);
1802                      assign tx_start_pclk        = network_control[9] &amp; (p_edma_ext_fifo_interface == 0);
1803                      assign back_pressure        = network_control[8];
1804                      assign stats_write_en       = network_control[7] &amp; (p_edma_no_stats == 0);
1805                      assign inc_all_stats_regs   = network_control[6] &amp; (p_edma_no_stats == 0);
1806                      assign clear_all_stats_regs = network_control[5] &amp; (p_edma_no_stats == 0);
1807                      assign man_port_en          = network_control[4];
1808                      assign enable_transmit      = network_control[3];
1809                      assign enable_receive       = network_control[2];
1810                      assign loopback_local       = network_control[1];
1811                      assign loopback             = network_control[0];
1812                    
1813                    
1814                      // Optionally duplicate and compare
1815                      generate if (p_edma_asf_csr_prot == 1'b1) begin : gen_duplc_nwc
1816                        wire  [31:0]  network_control_d;
1817                    
1818                        gem_reg_nwc #(
1819                          .p_edma_pfc_multi_quantum (p_edma_pfc_multi_quantum),
1820                          .p_edma_axi               (p_edma_axi),
1821                          .p_edma_tsu               (p_edma_tsu),
1822                          .p_edma_ext_tsu_timer     (p_edma_ext_tsu_timer),
1823                          .p_edma_rx_pkt_buffer     (p_edma_rx_pkt_buffer),
1824                          .p_edma_no_stats          (p_edma_no_stats),
1825                          .p_edma_no_snapshot       (p_edma_no_snapshot)
1826                        ) i_nwc_asf_duplc (
1827                          .pclk                   (pclk),
1828                          .n_preset               (n_preset),
1829                          .i_paddr                (i_paddr),
1830                          .write_registers        (write_registers),
1831                          .pwdata                 (pwdata),
1832                          .disable_rx_pclk        (disable_rx_pclk),
1833                          .disable_tx_pclk        (disable_tx_pclk),
1834                          .tx_lockup_detected     (tx_lockup_detected),
1835                          .rx_lockup_detected     (rx_lockup_detected),
1836                          .dma_tx_lockup_detected (dma_tx_lockup_detected),
1837                          .dma_rx_lockup_detected (dma_rx_lockup_detected),
1838                          .lockup_recovery_en     (lockup_recovery_en),
1839                          .tx_buff_ex_mid_pclk    (tx_buff_ex_mid_pclk),
1840                          .network_control        (network_control_d)
1841                        );
1842                        assign nwc_dplc_err = (network_control != network_control_d);
1843                      end else begin : gen_no_duplc_nwc
1844                        assign nwc_dplc_err = 1'b0;
1845                      end
1846                      endgenerate
1847                    
1848                      // -----------------------------------------------------------------------------
1849                      //  Decode network configuration register bits.
1850                      // -----------------------------------------------------------------------------
1851                      assign uni_direct_en      = network_config[31];
1852                      assign ign_ipg_rx_er      = network_config[30];
1853                      assign rx_bad_preamble    = network_config[29];
1854                      assign stretch_enable     = network_config[28];
1855                      assign sgmii_mode         = network_config[27];
1856                      assign rx_no_crc_check    = network_config[26];
1857                      assign en_half_duplex_rx  = network_config[25];
1858                      assign rx_toe_enable      = network_config[24];
1859                      assign rx_no_pause_frames = network_config[23];
1860                      // want to to be able to use this to indicate 128bit FIFO to top-level in FIFO only configs
1861                      assign dma_bus_width      = ((p_edma_bus_width == 32'd128) || (p_edma_ext_fifo_interface == 1))  ? network_config[22:21] :
1862                                                  (p_edma_bus_width == 32'd64)  ? {1'b0, network_config[21]}
1863                                                                                : 2'b00;
1864                      assign mdc_clock_div      = {network_config[20],
1865                                                   network_config[19],
1866                                                   network_config[18]};
1867                      assign strip_rx_fcs       = network_config[17];
1868                      assign check_rx_length    = network_config[16];
1869                      assign pause_enable       = network_config[13];
1870                      assign retry_test         = network_config[12];
1871                      assign tbi                = network_config[11] &amp;&amp; p_edma_no_pcs == 0;
1872                      assign gigabit            = network_config[10];
1873                      assign ext_match_en       = network_config[9];
1874                      assign rx_1536_en         = network_config[8];
1875                      assign uni_hash_en        = network_config[7];
1876                      assign multi_hash_en      = network_config[6];
1877                      assign no_broadcast       = network_config[5];
1878                      assign copy_all_frames    = network_config[4];
1879                      assign jumbo_enable       = network_config[3];
1880                      assign rm_non_vlan        = network_config[2];
1881                      assign full_duplex        = network_config[1];
1882                      assign half_duplex        = ~full_duplex;
1883                      assign speed              = network_config[0];
1884                    
1885                    
1886                      //------ assign tx_pfc_frame_pri output  -----------
1887                      assign tx_pfc_frame_pri  = tx_pfc_pause_reg[7:0];
1888                      assign tx_pfc_frame_zero = tx_pfc_pause_reg[15:8];
1889                    
1890                    
1891                      // -----------------------------------------------------------------------------
1892                      //  Decode network status register bits.
1893                      // -----------------------------------------------------------------------------
1894                      assign network_status = {21'd0,
1895                                                // force link_fault indication low when the LFSM is disabled
1896                                                link_fault_status_pclk &amp; {link_fault_signal_en,link_fault_signal_en},
1897                                                axi_xaction_out_pclk,
1898                                                lpi_indicate_pclk,
1899                                                pfc_negotiate_pclk,
1900                                                mac_pause_tx_en,
1901                                                mac_pause_rx_en,
1902                                                mac_full_duplex,
1903                                                man_done,
1904                                                mdio_in,
1905                                                pcs_link_state};
1906                    
1907                    
1908                      // -----------------------------------------------------------------------------
1909                      //  Instantiate statistics module
1910                      // -----------------------------------------------------------------------------
1911                      generate if (p_edma_no_stats == 0) begin : gen_stats_reg
1912                        // Instantiate the statistics registers
1913                        gem_reg_stats #(
1914                            .p_edma_no_snapshot   (p_edma_no_snapshot),
1915                            .p_edma_rx_pkt_buffer (p_edma_rx_pkt_buffer)
1916                        ) i_gem_reg_stats (
1917                          .pclk                   (pclk),
1918                          .n_preset               (n_preset),
1919                          .i_paddr                (i_paddr),
1920                          .psel                   (psel),
1921                          .write_registers        (write_registers),
1922                          .read_registers         (read_registers),
1923                          .pwdata                 (pwdata),
1924                          .stats_write_en         (stats_write_en),
1925                          .inc_all_stats_regs     (inc_all_stats_regs),
1926                          .clear_all_stats_regs   (clear_all_stats_regs),
1927                          .stats_take_snap        (stats_take_snap),
1928                          .stats_read_snap        (stats_read_snap),
1929                          .tx_lpi_en              (tx_lpi_en),
1930                          .tx_mac_ok_pclk         (tx_mac_ok_pclk),
1931                          .tx_bytes_pclk          (tx_bytes_pclk),
1932                          .tx_broadcast_pclk      (tx_broadcast_pclk),
1933                          .tx_multicast_pclk      (tx_multicast_pclk),
1934                          .tx_single_col_pclk     (tx_single_col_pclk),
1935                          .tx_multi_col_pclk      (tx_multi_col_pclk),
1936                          .tx_late_col_pclk       (tx_late_col_pclk),
1937                          .tx_late_col_mac_pclk   (tx_late_col_mac_pclk),
1938                          .tx_deferred_pclk       (tx_deferred_pclk),
1939                          .tx_crs_err_pclk        (tx_crs_err_pclk),
1940                          .tx_toomanyretry_pclk   (tx_toomanyretry_pclk),
1941                          .tx_pause_ok_pclk       (tx_pause_ok_pclk),
1942                          .tx_pfc_pause_ok_pclk   (tx_pfc_pause_ok_pclk),
1943                          .tx_underrun_pclk       (tx_underrun_pclk),
1944                          .ok_to_update_rx_stats  (ok_to_update_rx_stats),
1945                          .rx_mac_ok_pclk         (rx_mac_ok_pclk),
1946                          .rx_bytes_pclk          (rx_bytes_pclk),
1947                          .rx_broadcast_pclk      (rx_broadcast_pclk),
1948                          .rx_multicast_pclk      (rx_multicast_pclk),
1949                          .rx_align_err_pclk      (rx_align_err_pclk),
1950                          .rx_crc_err_pclk        (rx_crc_err_pclk),
1951                          .rx_short_err_pclk      (rx_short_err_pclk),
1952                          .rx_long_err_pclk       (rx_long_err_pclk),
1953                          .rx_jabber_err_pclk     (rx_jabber_err_pclk),
1954                          .rx_symbol_err_pclk     (rx_symbol_err_pclk),
1955                          .rx_pause_ok_pclk       (rx_pause_ok_pclk),
1956                          .rx_length_err_pclk     (rx_length_err_pclk),
1957                          .rx_ip_ck_err_pclk      (rx_ip_ck_err_pclk),
1958                          .rx_tcp_ck_err_pclk     (rx_tcp_ck_err_pclk),
1959                          .rx_udp_ck_err_pclk     (rx_udp_ck_err_pclk),
1960                          .rx_dma_pkt_flushed_pclk(rx_dma_pkt_flushed_pclk),
1961                          .rx_overflow_pclk       (rx_overflow_pclk),
1962                          .rx_resource_err_pclk   (rx_resource_err_pclk),
1963                          .lpi_indicate_pclk      (lpi_indicate_pclk),
1964                          .lpi_indicate_del       (lpi_indicate_del),
1965                          .frame_flushed_pclk     (frame_flushed_pclk),
1966                          .prdata_stats           (prdata_stats),
1967                          .perr_stats             (perr_stats)
1968                        );
1969                    
1970                      end
1971                      else
1972                      begin : gen_no_stats_reg
1973                        assign prdata_stats         = 32'h00000000;
1974                        assign perr_stats           = 1'b1;
1975                      end
1976                      endgenerate
1977                    
1978                    
1979                      //------------------------------------------------------------------------------
1980                      // Instantiate registers address filtering
1981                      //------------------------------------------------------------------------------
1982                      gem_reg_filters #(
1983                        .p_num_spec_add_filters (p_num_spec_add_filters),
1984                        .p_parity_prot          (p_edma_asf_csr_prot),
1985                        .p_edma_asf_dap_prot    (p_edma_asf_dap_prot)
1986                      ) i_filters (
1987                        .pclk                   (pclk),
1988                        .n_preset               (n_preset),
1989                        .i_paddr                (i_paddr),
1990                        .psel                   (psel),
1991                        .write_registers        (write_registers),
1992                        .read_registers         (read_registers),
1993                        .pwdata                 (pwdata),
1994                        .pwdata_par             (pwdata_par),
1995                        .hash                   (hash),
1996                        .mask_add1              (mask_add1),
1997                        .spec_type1             (spec_type1),
1998                        .spec_type2             (spec_type2),
1999                        .spec_type3             (spec_type3),
2000                        .spec_type4             (spec_type4),
2001                        .spec_type1_active      (spec_type1_active),
2002                        .spec_type2_active      (spec_type2_active),
2003                        .spec_type3_active      (spec_type3_active),
2004                        .spec_type4_active      (spec_type4_active),
2005                        .spec_add_filter_regs   (spec_add_filter_regs),
2006                        .spec_add_filter_active (spec_add_filter_active),
2007                        .spec_add1_tx           (spec_add1_tx),
2008                        .spec_add1_tx_par       (spec_add1_tx_par),
2009                        .prdata_filters         (prdata_filters),
2010                        .perr_filters           (perr_filters),
2011                        .filt_par_err           (filt_par_err)
2012                      );
2013                    
2014                    
2015                      //------------------------------------------------------------------------------
2016                      // Instantiate registers for screener functionality
2017                      //------------------------------------------------------------------------------
2018                      generate if ((p_num_type1_screeners &gt; 8'd0) || (p_num_type2_screeners &gt; 8'd0))
2019                      begin : gen_scrn
2020                        gem_reg_scrn #(
2021                          .p_num_type1_screeners  (p_num_type1_screeners),
2022                          .p_num_type2_screeners  (p_num_type2_screeners),
2023                          .p_num_scr2_compare_regs(p_num_scr2_compare_regs),
2024                          .p_num_scr2_ethtype_regs(p_num_scr2_ethtype_regs),
2025                          .p_parity_prot          (p_edma_asf_csr_prot)
2026                        ) i_reg_scrn (
2027                          .pclk                (pclk),
2028                          .n_preset            (n_preset),
2029                          .psel                (psel),
2030                          .i_paddr             (i_paddr),
2031                          .write_registers     (write_registers),
2032                          .read_registers      (read_registers),
2033                          .pwdata              (pwdata),
2034                          .pwdata_par          (pwdata_par),
2035                          .screener_type1_regs (screener_type1_regs),
2036                          .screener_type2_regs (screener_type2_regs),
2037                          .scr2_compare_regs   (scr2_compare_regs),
2038                          .scr2_ethtype_regs   (scr2_ethtype_regs),
2039                          .scr2_rate_lim       (scr2_rate_lim),
2040                          .scr_excess_rate_pclk(scr_excess_rate_pclk),
2041                          .prdata_scrn         (prdata_scrn),
2042                          .perr_scrn           (perr_scrn),
2043                          .scrn_par_err        (scrn_par_err)
2044                        );
2045                      end
2046                      else
2047                      begin : gen_no_scrn
2048                        assign screener_type1_regs  = 1'b0;
2049                        assign screener_type2_regs  = 1'b0;
2050                        assign scr2_compare_regs    = 1'b0;
2051                        assign scr2_ethtype_regs    = 1'b0;
2052                        assign prdata_scrn          = 32'h00000000;
2053                        assign perr_scrn            = 1'b1;
2054                        assign scrn_par_err         = 1'b0;
2055                        assign scr2_rate_lim        = 1'b0;
2056                      end
2057                      endgenerate
2058                    
2059                    
2060                      //------------------------------------------------------------------------------
2061                      // Instantiate registers for supporting 802.1CB FRER
2062                      //------------------------------------------------------------------------------
2063                      generate if ((p_gem_has_cb == 1'b1) &amp;&amp; (p_num_type2_screeners &gt; 8'd0))
2064                      begin : gen_cb
2065                        gem_reg_cb #(
2066                          .p_gem_num_cb_streams (p_gem_num_cb_streams),
2067                          .p_parity_prot        (p_edma_asf_csr_prot)
2068                        ) i_reg_cb (
2069                          .pclk               (pclk),
2070                          .n_preset           (n_preset),
2071                          .i_paddr            (i_paddr),
2072                          .psel               (psel),
2073                          .write_registers    (write_registers),
2074                          .read_registers     (read_registers),
2075                          .pwdata             (pwdata),
2076                          .pwdata_par         (pwdata_par),
2077                          .frer_to_pulse      (frer_to_pulse),
2078                          .frer_rogue_pulse   (frer_rogue_pulse),
2079                          .frer_ooo_pulse     (frer_ooo_pulse),
2080                          .frer_err_upd_pulse (frer_err_upd_pulse),
2081                          .frer_err_upd_val   (frer_err_upd_val),
2082                          .frer_to_cnt        (frer_to_cnt),
2083                          .frer_rtag_ethertype(frer_rtag_ethertype),
2084                          .frer_strip_rtag    (frer_strip_rtag),
2085                          .frer_6b_tag        (frer_6b_tag),
2086                          .frer_en_vec_alg    (frer_en_vec_alg),
2087                          .frer_use_rtag      (frer_use_rtag),
2088                          .frer_seqnum_oset   (frer_seqnum_oset),
2089                          .frer_seqnum_len    (frer_seqnum_len),
2090                          .frer_scr_sel_1     (frer_scr_sel_1),
2091                          .frer_scr_sel_2     (frer_scr_sel_2),
2092                          .frer_vec_win_sz    (frer_vec_win_sz),
2093                          .frer_en_elim       (frer_en_elim),
2094                          .frer_en_to         (frer_en_to),
2095                          .prdata_cb          (prdata_cb),
2096                          .perr_cb            (perr_cb),
2097                          .cb_par_err         (cb_par_err)
2098                        );
2099                      end
2100                      else
2101                      begin : gen_no_cb
2102                        assign prdata_cb            = 32'h00000000;
2103                        assign perr_cb              = 1'b1;
2104                        assign frer_to_cnt          = 16'h0000;
2105                        assign frer_rtag_ethertype  = 16'h0000;
2106                        assign frer_strip_rtag      = 1'b0;
2107                        assign frer_6b_tag          = 1'b0;
2108                        assign frer_en_vec_alg      = {p_gem_num_cb_streams{1'b0}};
2109                        assign frer_use_rtag        = {p_gem_num_cb_streams{1'b0}};
2110                        assign frer_seqnum_oset     = {p_gem_num_cb_streams{9'd0}};
2111                        assign frer_seqnum_len      = {p_gem_num_cb_streams{5'd0}};
2112                        assign frer_scr_sel_1       = {p_gem_num_cb_streams{4'd0}};
2113                        assign frer_scr_sel_2       = {p_gem_num_cb_streams{4'd0}};
2114                        assign frer_vec_win_sz      = {p_gem_num_cb_streams{6'd0}};
2115                        assign frer_en_elim         = {p_gem_num_cb_streams{1'b0}};
2116                        assign frer_en_to           = {p_gem_num_cb_streams{1'b0}};
2117                        assign cb_par_err           = 1'b0;
2118                      end
2119                      endgenerate
2120                    
2121                      //------------------------------------------------------------------------------
2122                      // Instantiate per-queue rx flush mechanism registers
2123                      //------------------------------------------------------------------------------
2124                      gem_reg_rx_q_flush # (
2125                        .p_edma_queues  (p_edma_queues),
2126                        .p_parity_prot  (p_edma_asf_csr_prot)
2127                      ) i_reg_rx_q_flush (
2128                        .pclk               (pclk),
2129                        .n_preset           (n_preset),
2130                        .i_paddr            (i_paddr),
2131                        .psel               (psel),
2132                        .write_registers    (write_registers),
2133                        .read_registers     (read_registers),
2134                        .pwdata             (pwdata),
2135                        .pwdata_par         (pwdata_par),
2136                        .rx_q_flush         (rx_q_flush),
2137                        .prdata_rx_q_flush  (prdata_rx_q_flush),
2138                        .perr_rx_q_flush    (perr_rx_q_flush),
2139                        .rx_q_flush_par_err (rx_q_flush_par_err)
2140                      );
2141                    
2142                      //------------------------------------------------------------------------------
2143                      // Instantiate DMA registers
2144                      //------------------------------------------------------------------------------
2145                      generate if (p_edma_ext_fifo_interface == 0) begin  : gen_dma
2146                        gem_reg_dma #(.grouped_params(grouped_params)) i_reg_dma (
2147                          .pclk                     (pclk),
2148                          .n_preset                 (n_preset),
2149                          .i_paddr                  (i_paddr),
2150                          .psel                     (psel),
2151                          .write_registers          (write_registers),
2152                          .read_registers           (read_registers),
2153                          .pwdata                   (pwdata),
2154                          .pwdata_par               (pwdata_par),
2155                          .enable_receive           (enable_receive),
2156                          .tx_go_pclk               (tx_go_pclk),
2157                          .network_config           (network_config),
2158                          .gem_dma_addr_width_is_64b(gem_dma_addr_width_is_64b),
2159                          .tx_dma_descr_ptr         (tx_dma_descr_ptr),
2160                          .rx_dma_descr_ptr         (rx_dma_descr_ptr),
2161                          .rsc_en                   (rsc_en),
2162                          .rsc_clr                  (rsc_clr),
2163                          .tx_disable_q             (tx_disable_q_pad),
2164                          .rx_disable_q             (rx_disable_q_pad),
2165                          .new_receive_q_ptr        (new_receive_q_ptr),
2166                          .new_transmit_q_ptr       (new_transmit_q_ptr),
2167                          .tx_dma_descr_base_addr   (tx_dma_descr_base_addr),
2168                          .tx_dma_descr_base_par    (tx_dma_descr_base_par),
2169                          .rx_dma_descr_base_addr   (rx_dma_descr_base_addr),
2170                          .rx_dma_descr_base_par    (rx_dma_descr_base_par),
2171                          .rx_dma_buffer_size       (rx_dma_buffer_size),
2172                          .rx_dma_buffer_offset     (rx_dma_buffer_offset),
2173                          .ahb_burst_length         (ahb_burst_length),
2174                          .dma_addr_bus_width       (dma_addr_bus_width),
2175                          .endian_swap              (endian_swap),
2176                          .restart_counter_top      (restart_counter_top),
2177                          .max_num_axi_aw2w         (max_num_axi_aw2w),
2178                          .max_num_axi_ar2r         (max_num_axi_ar2r),
2179                          .use_aw2b_fill            (use_aw2b_fill),
2180                          .axi_tx_full_adj_0        (axi_tx_full_adj_0),
2181                          .axi_tx_full_adj_1        (axi_tx_full_adj_1),
2182                          .axi_tx_full_adj_2        (axi_tx_full_adj_2),
2183                          .axi_tx_full_adj_3        (axi_tx_full_adj_3),
2184                          .dma_addr_or_mask         (dma_addr_or_mask),
2185                          .rx_pbuf_size             (rx_pbuf_size),
2186                          .rx_cutthru_threshold     (rx_cutthru_threshold),
2187                          .rx_cutthru               (rx_cutthru),
2188                          .rx_fill_level_low        (rx_fill_level_low),
2189                          .rx_fill_level_high       (rx_fill_level_high),
2190                          .hdr_data_splitting_en    (hdr_data_splitting_en),
2191                          .inf_last_dbuf_size_en    (inf_last_dbuf_size_en),
2192                          .crc_error_report         (crc_error_report),
2193                          .force_discard_on_err     (force_discard_on_err),
2194                          .force_max_ahb_burst_rx   (force_max_ahb_burst_rx),
2195                          .rx_bd_extended_mode_en   (rx_bd_extended_mode_en),
2196                          .rx_bd_ts_mode            (rx_bd_ts_mode),
2197                          .upper_rx_q_base_addr     (upper_rx_q_base_addr),
2198                          .upper_rx_q_base_par      (upper_rx_q_base_par),
2199                          .tx_cutthru_threshold     (tx_cutthru_threshold),
2200                          .tx_cutthru               (tx_cutthru),
2201                          .sel_dpram_fill_lvl_dbg   (sel_dpram_fill_lvl_dbg),
2202                          .dpram_fill_lvl_pclk      (dpram_fill_lvl_pclk),
2203                          .rx_dpram_fill_lvl_pad_pclk (rx_dpram_fill_lvl_pad_pclk),
2204                          .tx_pbuf_size             (tx_pbuf_size),
2205                          .tx_pbuf_tcp_en           (tx_pbuf_tcp_en),
2206                          .force_max_ahb_burst_tx   (force_max_ahb_burst_tx),
2207                          .tx_bd_extended_mode_en   (tx_bd_extended_mode_en),
2208                          .tx_bd_ts_mode            (tx_bd_ts_mode),
2209                          .upper_tx_q_base_addr     (upper_tx_q_base_addr),
2210                          .upper_tx_q_base_par      (upper_tx_q_base_par),
2211                          .tx_pbuf_segments         (tx_pbuf_segments),
2212                          .axi_qos_q_mapping        (axi_qos_q_mapping),
2213                          .prdata_dma               (prdata_dma),
2214                          .perr_dma                 (perr_dma),
2215                          .dma_par_err              (dma_par_err)
2216                        );
2217                      end
2218                      else
2219                      begin : gen_no_dma
2220                        assign rsc_en                 = 14'd0;
2221                        assign tx_disable_q_pad       = 16'd0;
2222                        assign rx_disable_q_pad       = 16'd0;
2223                        assign new_receive_q_ptr      = 1'b0;
2224                        assign new_transmit_q_ptr     = 1'b0;
2225                        assign tx_dma_descr_base_addr = 32'd0;
2226                        assign tx_dma_descr_base_par  = 4'h0;
2227                        assign rx_dma_descr_base_addr = 32'd0;
2228                        assign rx_dma_descr_base_par  = 4'h0;
2229                        assign rx_dma_buffer_size     = 8'd0;
2230                        assign rx_dma_buffer_offset   = 2'b00;
2231                        assign ahb_burst_length       = 5'd0;
2232                        assign dma_addr_bus_width     = 1'b0;
2233                        assign endian_swap            = 2'b00;
2234                        assign restart_counter_top    = 4'd0;
2235                        assign max_num_axi_aw2w       = 8'd0;
2236                        assign max_num_axi_ar2r       = 8'd0;
2237                        assign use_aw2b_fill          = 1'b0;
2238                        assign axi_tx_full_adj_0      = {p_edma_tx_pbuf_addr{1'b0}};
2239                        assign axi_tx_full_adj_1      = {p_edma_tx_pbuf_addr{1'b0}};
2240                        assign axi_tx_full_adj_2      = {p_edma_tx_pbuf_addr{1'b0}};
2241                        assign axi_tx_full_adj_3      = {p_edma_tx_pbuf_addr{1'b0}};
2242                        assign dma_addr_or_mask       = 9'd0;
2243                        assign rx_pbuf_size           = 2'b00;
2244                        assign rx_cutthru_threshold   = {p_edma_rx_pbuf_addr{1'b0}};
2245                        assign rx_cutthru             = 1'b0;
2246                        assign rx_fill_level_low      = 1'b0;
2247                        assign rx_fill_level_high     = 1'b0;
2248                        assign hdr_data_splitting_en  = 1'b0;
2249                        assign inf_last_dbuf_size_en  = 1'b0;
2250                        assign crc_error_report       = 1'b0;
2251                        assign force_discard_on_err   = 1'b0;
2252                        assign force_max_ahb_burst_rx = 1'b0;
2253                        assign rx_bd_extended_mode_en = 1'b0;
2254                        assign rx_bd_ts_mode          = 2'b00;
2255                        assign upper_rx_q_base_addr   = 32'd0;
2256                        assign upper_rx_q_base_par    = 4'h0;
2257                        assign tx_cutthru_threshold   = {p_edma_tx_pbuf_addr{1'b0}};
2258                        assign tx_cutthru             = 1'b0;
2259                        assign sel_dpram_fill_lvl_dbg = 4'd0;
2260                        assign tx_pbuf_size           = 1'b0;
2261                        assign tx_pbuf_tcp_en         = 1'b0;
2262                        assign force_max_ahb_burst_tx = 1'b0;
2263                        assign tx_bd_extended_mode_en = 1'b0;
2264                        assign tx_bd_ts_mode          = 2'b00;
2265                        assign upper_tx_q_base_addr   = 32'd0;
2266                        assign upper_tx_q_base_par    = 4'h0;
2267                        assign tx_pbuf_segments       = {48{1'b0}};
2268                        assign axi_qos_q_mapping      = {(8*p_edma_queues){1'b0}};
2269                        assign prdata_dma             = 32'd0;
2270                        assign perr_dma               = 1'b1;
2271                        assign dma_par_err            = 1'b0;
2272                      end
2273                      endgenerate
2274                      assign tx_disable_queue = tx_disable_q_pad[p_edma_queues-1:0];
2275                      assign rx_disable_queue = rx_disable_q_pad[p_edma_queues-1:0];
2276                    
2277                      //------------------------------------------------------------------------------
2278                      // Instantiate registers for supporting 802.1Qbv EnST
2279                      //------------------------------------------------------------------------------
2280                      generate if ((p_edma_exclude_qbv == 0) &amp;&amp; ((p_edma_tx_pkt_buffer == 1 || p_edma_ext_fifo_interface == 1)))
2281                      begin : gen_enst
2282                        gem_reg_enst #(
2283                          .p_edma_queues(p_edma_queues),
2284                          .p_parity_prot(p_edma_asf_csr_prot)
2285                        ) i_reg_enst (
2286                          .pclk               (pclk),
2287                          .n_preset           (n_preset),
2288                          .i_paddr            (i_paddr),
2289                          .psel               (psel),
2290                          .write_registers    (write_registers),
2291                          .read_registers     (read_registers),
2292                          .pwdata             (pwdata),
2293                          .pwdata_par         (pwdata_par),
2294                          .enst_en            (enst_en),
2295                          .start_time         (start_time),
2296                          .on_time            (on_time),
2297                          .off_time           (off_time),
2298                          .prdata_enst        (prdata_enst),
2299                          .perr_enst          (perr_enst),
2300                          .enst_par_err       (enst_par_err)
2301                        );
2302                      end
2303                      else
2304                      begin : gen_no_enst
2305                        assign enst_en      = 8'h00;
2306                        assign start_time   = {256{1'b0}};
2307                        assign on_time      = {136{1'b0}};
2308                        assign off_time     = {136{1'b0}};
2309                        assign prdata_enst  = 32'h00000000;
2310                        assign perr_enst    = 1'b1;
2311                        assign enst_par_err = 1'b0;
2312                      end
2313                      endgenerate
2314                    
2315                    
2316                      //------------------------------------------------------------------------------
2317                      // Instantiate registers for TSU support
2318                      //------------------------------------------------------------------------------
2319                      generate if (p_edma_tsu == 1)
2320                      begin : gen_tsu
2321                        gem_reg_tsu #(
2322                          .p_edma_tsu_clk       (p_edma_tsu_clk),
2323                          .p_edma_ext_tsu_timer (p_edma_ext_tsu_timer),
2324                          .p_parity_prot        (p_edma_asf_csr_prot),
2325                          .p_dap_prot           (p_edma_asf_dap_prot)
2326                        ) i_reg_tsu (
2327                          .pclk                   (pclk),
2328                          .n_preset               (n_preset),
2329                          .i_paddr                (i_paddr),
2330                          .psel                   (psel),
2331                          .write_registers        (write_registers),
2332                          .read_registers         (read_registers),
2333                          .pwdata                 (pwdata),
2334                          .pwdata_par             (pwdata_par),
2335                          .timer_strobe           (timer_strobe),
2336                          .tsu_timer_cnt_pclk     (tsu_timer_cnt_pclk),
2337                          .tsu_timer_cnt_par_pclk (tsu_timer_cnt_par_pclk),
2338                          .tsu_timer_cnt_pclk_vld (tsu_timer_cnt_pclk_vld),
2339                          .tsu_ptp_tx_timer_in    (tsu_ptp_tx_timer_in),
2340                          .tsu_ptp_tx_timer_par_in(tsu_ptp_tx_timer_par_in),
2341                          .tsu_ptp_rx_timer_in    (tsu_ptp_rx_timer_in),
2342                          .tsu_ptp_rx_timer_par_in(tsu_ptp_rx_timer_par_in),
2343                          .ptp_tx_time_load       (ptp_tx_time_load),
2344                          .ptp_rx_time_load       (ptp_rx_time_load),
2345                          .ptp_tx_ptime_load      (ptp_tx_ptime_load),
2346                          .ptp_rx_ptime_load      (ptp_rx_ptime_load),
2347                          .tsu_timer_sec          (tsu_timer_sec),
2348                          .tsu_timer_nsec         (tsu_timer_nsec),
2349                          .tsu_timer_sec_wr       (tsu_timer_sec_wr),
2350                          .tsu_timer_nsec_wr      (tsu_timer_nsec_wr),
2351                          .tsu_timer_adj_wr       (tsu_timer_adj_wr),
2352                          .tsu_timer_adj_ctrl     (tsu_timer_adj_ctrl),
2353                          .tsu_timer_adj          (tsu_timer_adj),
2354                          .tsu_timer_incr         (tsu_timer_incr),
2355                          .tsu_timer_incr_wr      (tsu_timer_incr_wr),
2356                          .tsu_timer_alt_incr     (tsu_timer_alt_incr),
2357                          .tsu_timer_num_incr     (tsu_timer_num_incr),
2358                          .tsu_timer_nsec_cmp     (tsu_timer_nsec_cmp),
2359                          .tsu_timer_nsec_cmp_wr  (tsu_timer_nsec_cmp_wr),
2360                          .tsu_timer_sec_cmp      (tsu_timer_sec_cmp),
2361                          .prdata_tsu             (prdata_tsu),
2362                          .perr_tsu               (perr_tsu),
2363                          .tsu_par_err            (tsu_par_err),
2364                          .tsu_dap_err            (asf_dap_tsu_err)
2365                        );
2366                      end
2367                      else
2368                      begin : gen_no_tsu
2369                        assign tsu_timer_sec        = {48{1'b0}};
2370                        assign tsu_timer_nsec       = {30{1'b0}};
2371                        assign tsu_timer_sec_wr     = 1'b0;
2372                        assign tsu_timer_nsec_wr    = 1'b0;
2373                        assign tsu_timer_adj_wr     = 1'b0;
2374                        assign tsu_timer_adj_ctrl   = 1'b0;
2375                        assign tsu_timer_adj        = {30{1'b0}};
2376                        assign tsu_timer_incr       = {32{1'b0}};
2377                        assign tsu_timer_incr_wr    = 1'b0;
2378                        assign tsu_timer_alt_incr   = {8{1'b0}};
2379                        assign tsu_timer_num_incr   = {8{1'b0}};
2380                        assign tsu_timer_nsec_cmp   = {22{1'b0}};
2381                        assign tsu_timer_nsec_cmp_wr = 1'b0;
2382                        assign tsu_timer_sec_cmp    = {48{1'b0}};
2383                        assign prdata_tsu           = 32'h00000000;
2384                        assign perr_tsu             = 1'b1;
2385                        assign tsu_par_err          = 1'b0;
2386                        assign asf_dap_tsu_err      = 1'b0;
2387                      end
2388                      endgenerate
2389                    
2390                    
2391                      //------------------------------------------------------------------------------
2392                      // Instantiate PHY management module
2393                      //------------------------------------------------------------------------------
2394                      gem_reg_phy_man i_phy_man (
2395                        .pclk           (pclk),
2396                        .n_preset       (n_preset),
2397                        .i_paddr        (i_paddr),
2398                        .psel           (psel),
2399                        .write_registers(write_registers),
2400                        .read_registers (read_registers),
2401                        .pwdata         (pwdata),
2402                        .man_port_en    (man_port_en),
2403                        .mdc_clock_div  (mdc_clock_div),
2404                        .mdio_in        (mdio_in),
2405                        .mdio_en        (mdio_en),
2406                        .mdio_out       (mdio_out),
2407                        .mdc            (mdc),
2408                        .man_done       (man_done),
2409                        .prdata_phy_man (prdata_phy_man),
2410                        .perr_phy_man   (perr_phy_man)
2411                      );
2412                    
2413                      // Optionally duplicate and compare
2414                      generate if (p_edma_asf_csr_prot == 1'b1) begin : gen_duplc_phyman
2415                        wire          mdio_en_d;
2416                        wire          mdio_out_d;
2417                        wire          man_done_d;
2418                        wire          mdc_d;
2419                        wire  [31:0]  prdata_phy_man_d;
2420                        wire          perr_phy_man_d;
2421                    
2422                        gem_reg_phy_man i_phy_man_asf_duplc (
2423                          .pclk           (pclk),
2424                          .n_preset       (n_preset),
2425                          .i_paddr        (i_paddr),
2426                          .psel           (psel),
2427                          .write_registers(write_registers),
2428                          .read_registers (read_registers),
2429                          .pwdata         (pwdata),
2430                          .man_port_en    (man_port_en),
2431                          .mdc_clock_div  (mdc_clock_div),
2432                          .mdio_in        (mdio_in),
2433                          .mdio_en        (mdio_en_d),
2434                          .mdio_out       (mdio_out_d),
2435                          .mdc            (mdc_d),
2436                          .man_done       (man_done_d),
2437                          .prdata_phy_man (prdata_phy_man_d),
2438                          .perr_phy_man   (perr_phy_man_d)
2439                        );
2440                    
2441                        assign phy_man_dplc_err = ({mdio_en,mdio_out,mdc,man_done,prdata_phy_man,perr_phy_man} !=
2442                                                    {mdio_en_d,mdio_out_d,mdc_d,man_done_d,prdata_phy_man_d,perr_phy_man_d});
2443                      end else begin : gen_no_duplc_phyman
2444                        assign phy_man_dplc_err = 1'b0;
2445                      end
2446                      endgenerate
2447                    
2448                    
2449                      //------------------------------------------------------------------------------
2450                      // Instantiate scheduler registers
2451                      //------------------------------------------------------------------------------
2452                      gem_reg_sched #(
2453                        .p_edma_queues      (p_edma_queues),
2454                        .p_edma_exclude_cbs (p_edma_exclude_cbs),
2455                        .p_edma_spram       (p_edma_spram),
2456                        .p_parity_prot      (p_edma_asf_csr_prot)
2457                      ) i_reg_sched (
2458                        .pclk             (pclk),
2459                        .n_preset         (n_preset),
2460                        .i_paddr          (i_paddr),
2461                        .psel             (psel),
2462                        .write_registers  (write_registers),
2463                        .read_registers   (read_registers),
2464                        .pwdata           (pwdata),
2465                        .pwdata_par       (pwdata_par),
2466                        .speed_mode       (speed_mode),
2467                        .tx_disable_q_pad (tx_disable_q_pad),
2468                        .cbs_q_a_id       (cbs_q_a_id),
2469                        .cbs_q_b_id       (cbs_q_b_id),
2470                        .cbs_enable       (cbs_enable),
2471                        .idleslope_q_a    (idleslope_q_a),
2472                        .idleslope_q_b    (idleslope_q_b),
2473                        .port_tx_rate     (port_tx_rate),
2474                        .dwrr_ets_control (dwrr_ets_control),
2475                        .bw_rate_limit    (bw_rate_limit),
2476                        .prdata_sched     (prdata_sched),
2477                        .perr_sched       (perr_sched),
2478                        .sched_par_err    (sched_par_err)
2479                      );
2480                    
2481                    
2482                      //------------------------------------------------------------------------------
2483                      // Instantiate interrupts and status registers
2484                      //------------------------------------------------------------------------------
2485                      gem_reg_int_sts #(
2486                        .p_edma_irq_read_clear(p_edma_irq_read_clear),
2487                        .p_edma_tx_pkt_buffer (p_edma_tx_pkt_buffer),
2488                        .p_edma_rx_pkt_buffer (p_edma_rx_pkt_buffer),
2489                        .p_edma_queues        (p_edma_queues),
2490                        .p_edma_tsu           (p_edma_tsu),
2491                        .p_edma_axi           (p_edma_axi),
2492                        .p_edma_has_pcs       (p_edma_has_pcs),
2493                        .p_edma_ext_fifo_interface  (p_edma_ext_fifo_interface)
2494                      ) i_reg_int_sts (
2495                        .pclk                   (pclk),
2496                        .n_preset               (n_preset),
2497                        .i_paddr                (i_paddr),
2498                        .psel                   (psel),
2499                        .write_registers        (write_registers),
2500                        .read_registers         (read_registers),
2501                        .pwdata                 (pwdata),
2502                        .gigabit                (gigabit),
2503                        .disable_tx_pclk        (disable_tx_pclk),
2504                        .disable_rx_pclk        (disable_rx_pclk),
2505                        .ext_interrupt_pclk     (ext_interrupt_pclk),
2506                        .tx_frame_too_large_pclk(tx_frame_too_large_pclk),
2507                        .link_fault_signal_en   (link_fault_signal_en),
2508                        .link_fault_status_pclk (link_fault_status_pclk),
2509                        .pcs_link_state         (pcs_link_state),
2510                        .pcs_an_complete        (pcs_an_complete),
2511                        .np_data_int            (np_data_int),
2512                        .tx_late_col_pclk       (tx_late_col_pclk),
2513                        .tx_go_pclk             (tx_go_pclk),
2514                        .tx_ok_pclk             (tx_ok_pclk),
2515                        .tx_ok_mod_pclk         (tx_ok_mod_pclk),
2516                        .rx_ok_pclk             (rx_ok_pclk),
2517                        .rx_ok_mod_pclk         (rx_ok_mod_pclk),
2518                        .tx_coll_occ_pclk       (tx_coll_occ_pclk),
2519                        .tx_toomanyretry_pclk   (tx_toomanyretry_pclk),
2520                        .tx_pause_zero_pclk     (tx_pause_zero_pclk),
2521                        .tx_pause_ok_pclk       (tx_pause_ok_pclk),
2522                        .tx_pfc_pause_ok_pclk   (tx_pfc_pause_ok_pclk),
2523                        .tx_underrun_pclk       (tx_underrun_pclk),
2524                        .tx_buffers_ex_pclk     (tx_buffers_ex_pclk),
2525                        .tx_buff_ex_mid_pclk    (tx_buff_ex_mid_pclk),
2526                        .tx_hresp_notok_pclk    (tx_hresp_notok_pclk),
2527                        .rx_hresp_notok_pclk    (rx_hresp_notok_pclk),
2528                        .rx_buff_not_rdy_pclk   (rx_buff_not_rdy_pclk),
2529                        .rx_dma_overrun_pclk    (rx_dma_overrun_pclk),
2530                        .tx_dma_int_queue       (tx_dma_int_queue),
2531                        .rx_dma_int_queue       (rx_dma_int_queue),
2532                        .man_done               (man_done),
2533                        .dma_tx_lockup_detected (dma_tx_lockup_detected),
2534                        .dma_rx_lockup_detected (dma_rx_lockup_detected),
2535                        .tx_lockup_detected     (tx_lockup_detected),
2536                        .rx_lockup_detected     (rx_lockup_detected),
2537                        .timer_cmp_val_int      (timer_cmp_val_int),
2538                        .tsu_incr_sec_int       (tsu_incr_sec_int),
2539                        .ptp_sync_tx_int        (ptp_sync_tx_int),
2540                        .ptp_del_tx_int         (ptp_del_tx_int),
2541                        .ptp_pdel_req_tx_int    (ptp_pdel_req_tx_int),
2542                        .ptp_pdel_resp_tx_int   (ptp_pdel_resp_tx_int),
2543                        .ptp_sync_rx_int        (ptp_sync_rx_int),
2544                        .ptp_del_rx_int         (ptp_del_rx_int),
2545                        .ptp_pdel_req_rx_int    (ptp_pdel_req_rx_int),
2546                        .ptp_pdel_resp_rx_int   (ptp_pdel_resp_rx_int),
2547                        .wol_pulse              (wol_pulse),
2548                        .lpi_indicate_pclk      (lpi_indicate_pclk),
2549                        .lpi_indicate_del       (lpi_indicate_del),
2550                        .rx_pause_nz_pclk       (rx_pause_nz_pclk),
2551                        .int_moderation         (int_moderation),
2552                        .prdata_ints            (prdata_ints),
2553                        .perr_ints              (perr_ints),
2554                        .ethernet_int           (ethernet_int)
2555                      );
2556                    
2557                      // Optionally duplicate and compare
2558                      generate if (p_edma_asf_csr_prot == 1'b1) begin : gen_duplc_int_sts
2559                        wire  [31:0]  int_moderation_d;
2560                        wire  [31:0]  prdata_ints_d;
2561                        wire          perr_ints_d;
2562                        wire  [15:0]  ethernet_int_d;
2563                    
2564                        gem_reg_int_sts #(
2565                          .p_edma_irq_read_clear(p_edma_irq_read_clear),
2566                          .p_edma_tx_pkt_buffer (p_edma_tx_pkt_buffer),
2567                          .p_edma_rx_pkt_buffer (p_edma_rx_pkt_buffer),
2568                          .p_edma_queues        (p_edma_queues),
2569                          .p_edma_tsu           (p_edma_tsu),
2570                          .p_edma_axi           (p_edma_axi),
2571                          .p_edma_has_pcs       (p_edma_has_pcs),
2572                          .p_edma_ext_fifo_interface  (p_edma_ext_fifo_interface)
2573                        ) i_reg_int_sts_asf_duplc (
2574                          .pclk                   (pclk),
2575                          .n_preset               (n_preset),
2576                          .i_paddr                (i_paddr),
2577                          .psel                   (psel),
2578                          .write_registers        (write_registers),
2579                          .read_registers         (read_registers),
2580                          .pwdata                 (pwdata),
2581                          .gigabit                (gigabit),
2582                          .disable_tx_pclk        (disable_tx_pclk),
2583                          .disable_rx_pclk        (disable_rx_pclk),
2584                          .ext_interrupt_pclk     (ext_interrupt_pclk),
2585                          .tx_frame_too_large_pclk(tx_frame_too_large_pclk),
2586                          .link_fault_signal_en   (link_fault_signal_en),
2587                          .link_fault_status_pclk (link_fault_status_pclk),
2588                          .pcs_link_state         (pcs_link_state),
2589                          .pcs_an_complete        (pcs_an_complete),
2590                          .np_data_int            (np_data_int),
2591                          .tx_late_col_pclk       (tx_late_col_pclk),
2592                          .tx_go_pclk             (tx_go_pclk),
2593                          .tx_ok_pclk             (tx_ok_pclk),
2594                          .tx_ok_mod_pclk         (tx_ok_mod_pclk),
2595                          .rx_ok_pclk             (rx_ok_pclk),
2596                          .rx_ok_mod_pclk         (rx_ok_mod_pclk),
2597                          .tx_coll_occ_pclk       (tx_coll_occ_pclk),
2598                          .tx_toomanyretry_pclk   (tx_toomanyretry_pclk),
2599                          .tx_pause_zero_pclk     (tx_pause_zero_pclk),
2600                          .tx_pause_ok_pclk       (tx_pause_ok_pclk),
2601                          .tx_pfc_pause_ok_pclk   (tx_pfc_pause_ok_pclk),
2602                          .tx_underrun_pclk       (tx_underrun_pclk),
2603                          .tx_buffers_ex_pclk     (tx_buffers_ex_pclk),
2604                          .tx_buff_ex_mid_pclk    (tx_buff_ex_mid_pclk),
2605                          .tx_hresp_notok_pclk    (tx_hresp_notok_pclk),
2606                          .rx_hresp_notok_pclk    (rx_hresp_notok_pclk),
2607                          .rx_buff_not_rdy_pclk   (rx_buff_not_rdy_pclk),
2608                          .rx_dma_overrun_pclk    (rx_dma_overrun_pclk),
2609                          .tx_dma_int_queue       (tx_dma_int_queue),
2610                          .rx_dma_int_queue       (rx_dma_int_queue),
2611                          .man_done               (man_done),
2612                          .dma_tx_lockup_detected (dma_tx_lockup_detected),
2613                          .dma_rx_lockup_detected (dma_rx_lockup_detected),
2614                          .tx_lockup_detected     (tx_lockup_detected),
2615                          .rx_lockup_detected     (rx_lockup_detected),
2616                          .timer_cmp_val_int      (timer_cmp_val_int),
2617                          .tsu_incr_sec_int       (tsu_incr_sec_int),
2618                          .ptp_sync_tx_int        (ptp_sync_tx_int),
2619                          .ptp_del_tx_int         (ptp_del_tx_int),
2620                          .ptp_pdel_req_tx_int    (ptp_pdel_req_tx_int),
2621                          .ptp_pdel_resp_tx_int   (ptp_pdel_resp_tx_int),
2622                          .ptp_sync_rx_int        (ptp_sync_rx_int),
2623                          .ptp_del_rx_int         (ptp_del_rx_int),
2624                          .ptp_pdel_req_rx_int    (ptp_pdel_req_rx_int),
2625                          .ptp_pdel_resp_rx_int   (ptp_pdel_resp_rx_int),
2626                          .wol_pulse              (wol_pulse),
2627                          .lpi_indicate_pclk      (lpi_indicate_pclk),
2628                          .lpi_indicate_del       (lpi_indicate_del),
2629                          .rx_pause_nz_pclk       (rx_pause_nz_pclk),
2630                          .int_moderation         (int_moderation_d),
2631                          .prdata_ints            (prdata_ints_d),
2632                          .perr_ints              (perr_ints_d),
2633                          .ethernet_int           (ethernet_int_d)
2634                        );
2635                        assign int_sts_dplc_err = (int_moderation     != int_moderation_d)    |
2636                                                  (prdata_ints        != prdata_ints_d)       |
2637                                                  (perr_ints          != perr_ints_d)         |
2638                                                  (ethernet_int       != ethernet_int_d);
2639                    
2640                      end else begin : gen_no_duplc_int_sts
2641                        assign int_sts_dplc_err = 1'b0;
2642                      end
2643                      endgenerate
2644                    
2645                    
2646                      //------------------------------------------------------------------------------
2647                      // Instantiate ASF fault logging and reporting module
2648                      //------------------------------------------------------------------------------
2649                      // ASF address bus, with bottom two bits zeroed
2650                      assign i_paddr_asf[6:0] = i_paddr[6:0];
2651                    
2652                      // Select (read/write) ASF fault logging and reporting module
2653                      assign asf_base_addr        = `gem_asf_base_addr;
2654                      assign i_sel_asf            = (write_registers | read_registers) &amp; (i_paddr[11:7] == asf_base_addr[11:7]);
2655                      assign asf_dap_fault        = asf_dap_paddr_err       |     // Checking signals already in pclk
2656                                                    asf_dap_pwdata_err      |     // Checking signals already in pclk
2657                                                    asf_dap_prdata_err      |     // Checking signals already in pclk
2658                                                    asf_dap_rdata_err_pclk  |     // Synchronised to pclk
2659                                                    asf_dap_tsu_err         |     // Checking signals already in pclk
2660                                                    asf_dap_txclk_err_pclk  |     // Synchronised to pclk
2661                                                    asf_dap_rxclk_err_pclk  |     // Synchronised to pclk
2662                                                    asf_dap_dma_err_pclk    |     // Synchronised to pclk
2663                                                    asf_dap_pcs_rx_err      |     // Special case already synchronised in PCS
2664                                                    asf_dap_pcs_tx_err;           // Special case already synchronised in PCS
2665                    
2666                      assign asf_integrity_fault  = asf_integrity_dma_err_pclk |
2667                                                    asf_integrity_tsu_err_pclk |
2668                                                    asf_integrity_tx_sched_err_pclk;
2669                    
2670                      // Assignment of multi-bit sources.
2671                      assign asf_trans_to_fault[0]    = tx_lockup_detected;
2672                      assign asf_trans_to_fault[1]    = rx_lockup_detected;
2673                      assign asf_trans_to_fault[2]    = dma_tx_lockup_detected;
2674                      assign asf_trans_to_fault[3]    = dma_rx_lockup_detected;
2675                      assign asf_trans_to_fault[4]    = asf_host_trans_to_err_pclk;
2676                    
2677                      assign asf_protocol_fault[0]    = rx_crc_err_pclk;
2678                      assign asf_protocol_fault[1]    = rx_short_err_pclk;
2679                      assign asf_protocol_fault[2]    = rx_long_err_pclk;
2680                      assign asf_protocol_fault[3]    = rx_symbol_err_pclk;
2681                      assign asf_protocol_fault[4]    = rx_length_err_pclk;
2682                      assign asf_protocol_fault[5]    = rx_ip_ck_err_pclk;
2683                      assign asf_protocol_fault[6]    = rx_tcp_ck_err_pclk;
2684                      assign asf_protocol_fault[7]    = rx_udp_ck_err_pclk;
2685                      assign asf_protocol_fault[8]    = tx_toomanyretry_pclk;
2686                      assign asf_protocol_fault[15:9] = 7'h00;
2687                      assign asf_protocol_fault[16]   = tx_underrun_pclk;
2688                      assign asf_protocol_fault[17]   = tx_buff_ex_mid_pclk;
2689                      assign asf_protocol_fault[18]   = tx_hresp_notok_pclk;
2690                      assign asf_protocol_fault[19]   = rx_hresp_notok_pclk;
2691                      assign asf_protocol_fault[20]   = rx_overflow_pclk;
2692                      assign asf_protocol_fault[21]   = rx_dma_pkt_flushed_pclk;
2693                    
2694                      // The fault logging module exists for all configurations and will always have protocol
2695                      // check reporting and lockup detect reporting (through trans_to).
2696                      // When ASF is enabled, then a host transaction timeout functionality is added.
2697                      parameter p_trans_to_status_width = (p_edma_tx_pkt_buffer == 1) ? (p_edma_asf_trans_to_prot == 1'b1)  ? 32'd5
2698                                                                                                                            : 32'd4
2699                                                                                      : 32'd2;
2700                      cdnsdru_asf_fault_log_rpt_v2 #(
2701                        .p_add_sram_protect       ((p_edma_asf_dap_prot || p_edma_asf_ecc_sram) &amp;&amp; p_edma_tx_pkt_buffer),
2702                        .p_add_sram_corr_count    (p_edma_asf_ecc_sram &amp;&amp; p_edma_tx_pkt_buffer),
2703                        .p_add_sram_uncorr_count  (1'b0),
2704                        .p_add_dap_parity         (p_edma_asf_dap_prot),
2705                        .p_add_csr_parity         (p_edma_asf_csr_prot),
2706                        .p_add_trans_to           (1'b1),
2707                        .p_add_trans_to_ctrl      (p_edma_asf_trans_to_prot &amp;&amp; p_edma_tx_pkt_buffer),
2708                        .p_trans_to_status_width  (p_trans_to_status_width),
2709                        .p_add_protocol_check     (1'b1),
2710                        .p_protocol_status_width  (32'd22),
2711                        .p_protocol_status_exists (22'h3f01ff),
2712                        .p_add_integrity_check    (p_edma_asf_integrity_prot)
2713                      ) i_reg_asf_fault_log_rpt (
2714                        // system inputs.
2715                        .asf_clk                          (pclk),
2716                        .asf_reset_n                      (n_preset),
2717                        .asf_addr                         (i_paddr_asf),
2718                        .asf_wdata                        (pwdata),
2719                        .asf_wdata_par                    (pwdata_par),
2720                        .asf_write                        (pwrite),
2721                        .asf_sel                          (i_sel_asf),
2722                        .asf_rdata                        (prdata_asf),
2723                        .asf_rdata_par                    (),
2724                        .asf_err                          (asf_err),
2725                        .asf_sram_corr_fault              (asf_sram_corr_fault),
2726                        .asf_sram_corr_fault_status       (asf_sram_corr_fault_status),
2727                        .asf_sram_corr_fault_stats_upd    (asf_sram_corr_fault_stats_upd),
2728                        .asf_sram_uncorr_fault            (asf_sram_uncorr_fault),
2729                        .asf_sram_uncorr_fault_status     (asf_sram_uncorr_fault_status),
2730                        .asf_sram_uncorr_fault_stats_upd  (8'h00),
2731                        .asf_dap_fault                    (asf_dap_fault),
2732                        .asf_csr_fault                    (csr_parity_fault),
2733                        .asf_trans_to_fault               (asf_trans_to_fault[p_trans_to_status_width-1:0]),
2734                        .asf_protocol_fault               (asf_protocol_fault),
2735                        .asf_integrity_fault              (asf_integrity_fault),
2736                        .asf_trans_to_en                  (asf_trans_to_en),
2737                        .asf_trans_to_time                (asf_trans_to_time),
2738                        .asf_sram_corr_err                (asf_sram_corr_err),
2739                        .asf_sram_uncorr_err              (asf_sram_uncorr_err),
2740                        .asf_dap_err                      (asf_dap_err),
2741                        .asf_csr_err                      (asf_csr_err),
2742                        .asf_trans_to_err                 (asf_trans_to_err),
2743                        .asf_protocol_err                 (asf_protocol_err),
2744                        .asf_integrity_err                (asf_integrity_err),
2745                        .asf_int_nonfatal                 (asf_int_nonfatal),
2746                        .asf_int_fatal                    (asf_int_fatal)
2747                      );
2748                    
2749                      // ASF fault logging and reporting not selected
2750                      always @(posedge pclk or negedge n_preset)
2751                      begin
2752       1/1              if (~n_preset)
2753       1/1                i_sel_not_asf &lt;= 1'b0;
2754                        else
2755       1/1                if(((write_registers | read_registers) &amp; (i_paddr[11:7]!=5'h1c)))
2756       1/1                  i_sel_not_asf &lt;= 1'b1;
2757                          else
2758       1/1                  i_sel_not_asf &lt;= 1'b0;
2759                      end
2760                      assign perr_asf = (i_sel_not_asf)? 1'b1:asf_err;
2761                    
2762                      // Combine all prdata sources
2763                      assign prdata_int = prdata_i_nq |
2764                                          prdata_stats |
2765                                          prdata_scrn |
2766                                          prdata_enst |
2767                                          prdata_tsu  |
2768                                          prdata_phy_man |
2769                                          prdata_filters |
2770                                          prdata_sched |
2771                                          prdata_ints |
2772                                          prdata_rx_q_flush |
2773                                          prdata_dma |
2774                                          prdata_cb |
2775                                          prdata_asf;
2776                    
2777                      // Register prdata
2778                      always @(posedge pclk or negedge n_preset)
2779                      begin
2780       1/1              if (~n_preset)
2781       1/1                prdata_i &lt;= 32'h00000000;
2782                        else
2783       1/1                prdata_i &lt;= prdata_int;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod397.html" >gem_registers</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1205
 EXPRESSION ((ifg_32 &amp;&amp; (min_ipg == 4'b0)) ? 4'd8 : ((ifg_24 &amp;&amp; (min_ipg == 4'b0)) ? 4'd6 : ((min_ipg &gt; 4'h3) ? min_ipg : 4'd3)))
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1205
 SUB-EXPRESSION (ifg_32 &amp;&amp; (min_ipg == 4'b0))
                 ---1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1205
 SUB-EXPRESSION ((ifg_24 &amp;&amp; (min_ipg == 4'b0)) ? 4'd6 : ((min_ipg &gt; 4'h3) ? min_ipg : 4'd3))
                 --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1205
 SUB-EXPRESSION (ifg_24 &amp;&amp; (min_ipg == 4'b0))
                 ---1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1205
 SUB-EXPRESSION ((min_ipg &gt; 4'h3) ? min_ipg : 4'd3)
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1241
 EXPRESSION (gem_designcfg_debug6[23] &amp;&amp; (p_edma_ext_fifo_interface == 1'b0))
             ------------1-----------    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2760
 EXPRESSION (i_sel_not_asf ? 1'b1 : asf_err)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod397.html" >gem_registers</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">350</td>
<td class="rt">23</td>
<td class="rt">6.57  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">6956</td>
<td class="rt">369</td>
<td class="rt">5.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3478</td>
<td class="rt">243</td>
<td class="rt">6.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3478</td>
<td class="rt">126</td>
<td class="rt">3.62  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">350</td>
<td class="rt">23</td>
<td class="rt">6.57  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">6956</td>
<td class="rt">369</td>
<td class="rt">5.30  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">3478</td>
<td class="rt">243</td>
<td class="rt">6.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">3478</td>
<td class="rt">126</td>
<td class="rt">3.62  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>paddr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>perr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mdio_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mdio_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mdio_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mdc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ethernet_int[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ethernet_int[15:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>loopback</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>half_duplex</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>speed_mode[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>speed_mode[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_sync_tx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_del_tx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_pdel_req_tx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_pdel_resp_tx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_sync_rx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_del_rx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_pdel_req_rx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_pdel_resp_rx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_tx_time_load</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_rx_time_load</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_tx_ptime_load</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_rx_ptime_load</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_timer_sec[47:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_nsec[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_sec_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_nsec_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_adj_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_adj_ctrl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_adj[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_incr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_incr_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_alt_incr[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_num_incr[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_nsec_cmp[21:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_nsec_cmp_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_sec_cmp[47:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>timer_strobe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_ptp_tx_timer_in[77:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_ptp_rx_timer_in[77:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_ptp_tx_timer_par_in[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_ptp_rx_timer_par_in[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>one_step_sync_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>oss_correction_field</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ext_tsu_timer_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>store_rx_ts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_incr_sec_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>timer_cmp_val_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_ok_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_ok_mod_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_mac_ok_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_bytes_pclk[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_bytes_pclk[13:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_broadcast_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_multicast_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_single_col_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_multi_col_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_late_col_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_late_col_mac_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_deferred_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_crs_err_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_coll_occ_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_toomanyretry_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_pause_zero_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_pause_ok_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_pfc_pause_ok_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_pause_time_pclk[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_underrun_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_buffers_ex_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_buff_ex_mid_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_hresp_notok_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr[30:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_go_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ok_to_update_rx_stats</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_ok_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_ok_mod_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_mac_ok_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_bytes_pclk[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_bytes_pclk[13:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_broadcast_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_multicast_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_align_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_crc_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_short_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_long_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_jabber_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_symbol_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_pause_ok_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_pause_nz_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_length_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_ip_ck_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_tcp_ck_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_udp_ck_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_pkt_flushed_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_overflow_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_buff_not_rdy_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_resource_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_hresp_notok_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[26:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_int_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_int_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_overrun_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_frame_too_large_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_xaction_out_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>disable_tx_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>disable_rx_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pfc_negotiate_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_pfc_paused_pclk[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lpi_indicate_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lpi_indicate_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wol_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ext_interrupt_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pcs_link_state</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pcs_an_complete</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>np_data_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mac_pause_tx_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mac_pause_rx_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mac_full_duplex</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_base_addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dma_descr_base_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dma_descr_base_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_descr_base_addr[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_descr_base_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_descr_base_addr[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_descr_base_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_descr_base_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_buffer_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_buffer_size[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_buffer_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_buffer_size[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_buffer_size[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_buffer_offset[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>new_receive_q_ptr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>new_transmit_q_ptr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_start_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_halt_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>flush_rx_pkt_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hdr_data_splitting_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>inf_last_dbuf_size_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>crc_error_report</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_burst_length[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_burst_length[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_burst_length[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_burst_length[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>endian_swap[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enable_transmit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>enable_receive</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_bus_width[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_pbuf_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_pbuf_size[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_cutthru_threshold[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_cutthru</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_fill_level_low</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_fill_level_high</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pbuf_size</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pbuf_tcp_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_cutthru_threshold[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_cutthru</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>alt_sgmii_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sgmii_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uni_direct_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>back_pressure</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ign_ipg_rx_er</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_bad_preamble</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stretch_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stretch_ratio[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>min_ifg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_no_crc_check</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_byte_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>retry_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum_par[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum_p1[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum_p1_par[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum_p2[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum_p2_par[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum_p3[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum_p3_par[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum_p4[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum_p4_par[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum_p5[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum_p5_par[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum_p6[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum_p6_par[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum_p7[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_quantum_p7_par[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_frame_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_frame_zero</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pfc_frame_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pfc_frame_pri[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pfc_frame_pri_par</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pfc_frame_zero[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_lpi_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifg_eats_qav_credit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pause_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_1536_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>jumbo_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>check_rx_length</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>strip_rx_fcs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>store_udp_offset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_cnt_pclk[77:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_timer_cnt_par_pclk[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_timer_cnt_pclk_vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pfc_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ptp_unicast_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_ptp_unicast[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_ptp_unicast[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full_duplex</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>loopback_local</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>en_half_duplex_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_no_pause_frames</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_toe_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ext_match_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uni_hash_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>multi_hash_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>no_broadcast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>copy_all_frames</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rm_non_vlan</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hash[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spec_add_filter_regs[47:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spec_add_filter_regs[494:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spec_add_filter_active[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spec_add_filter_active[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spec_add1_tx[47:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spec_add1_tx_par[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask_add1[47:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spec_type1[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spec_type2[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spec_type3[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spec_type4[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spec_type1_active</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spec_type2_active</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spec_type3_active</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spec_type4_active</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stacked_vlantype[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wol_ip_addr[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wol_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pbuf_segments[47:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_disable_queue</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_disable_queue</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_addr_or_mask[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>screener_type1_regs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>screener_type2_regs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>scr2_compare_regs[43:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>scr2_ethtype_regs[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>force_discard_on_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>force_max_ahb_burst_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>force_max_ahb_burst_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cbs_q_a_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cbs_q_b_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cbs_enable[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>idleslope_q_a[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>idleslope_q_b[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>port_tx_rate[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dwrr_ets_control[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bw_rate_limit[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>jumbo_max_length[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ext_rxq_sel_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_moderation[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tw_sys_tx_time[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>soft_config_fifo_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>max_num_axi_aw2w[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>max_num_axi_ar2r[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>use_aw2b_fill</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rsc_en[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rsc_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upper_tx_q_base_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>upper_tx_q_base_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>upper_rx_q_base_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>upper_rx_q_base_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_addr_bus_width</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_bd_extended_mode_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_bd_ts_mode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_bd_extended_mode_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_bd_ts_mode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sel_mii_on_rgmii</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sel_dpram_fill_lvl_dbg[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dpram_fill_lvl_pclk[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dpram_fill_lvl_pclk[15:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dpram_fill_lvl_pad_pclk[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dpram_fill_lvl_pad_pclk[15:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_tx_full_adj_0[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_tx_full_adj_1[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_tx_full_adj_2[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_tx_full_adj_3[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>restart_counter_top[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enst_en[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>start_time[255:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>on_time[135:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>off_time[135:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>link_fault_signal_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>link_fault_status_pclk[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_dap_paddr_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_dap_prdata_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_csr_pcs_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_csr_mmsl_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_dap_pcs_tx_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_dap_pcs_rx_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_sram_corr_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_sram_corr_fault_stats_upd[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_sram_corr_fault_status[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_sram_uncorr_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_sram_uncorr_fault_status[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_dap_txclk_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_dap_rxclk_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_dap_dma_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_integrity_dma_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_integrity_tsu_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_integrity_tx_sched_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_host_trans_to_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_dap_rdata_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_lockup_detected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_lockup_detected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_tx_lockup_detected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_rx_lockup_detected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_lockup_mon_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_lockup_mon_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_tx_lockup_mon_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_rx_lockup_mon_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_tx_lockup_q_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lockup_prescale_val[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_lockup_time[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_mac_lockup_time[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_mac_lockup_time[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_to_cnt[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_rtag_ethertype[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_strip_rtag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_6b_tag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_en_vec_alg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_use_rtag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_seqnum_oset[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_seqnum_len[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_scr_sel_1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_scr_sel_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_vec_win_sz[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_en_elim</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_en_to</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_to_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>frer_rogue_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>frer_ooo_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>frer_err_upd_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>frer_err_upd_val[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_q_flush[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frame_flushed_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scr2_rate_lim</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>scr_excess_rate_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_qos_q_mapping[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_trans_to_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_trans_to_time[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_sram_corr_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_sram_uncorr_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_dap_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_csr_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_trans_to_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_protocol_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_integrity_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_int_nonfatal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_int_fatal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod397.html" >gem_registers</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">108</td>
<td class="rt">91</td>
<td class="rt">84.26 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">1205</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2760</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">1262</td>
<td class="rt">16</td>
<td class="rt">4</td>
<td class="rt">25.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1638</td>
<td class="rt">37</td>
<td class="rt">37</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1706</td>
<td class="rt">38</td>
<td class="rt">38</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2752</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2780</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1339</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1205         assign min_ifg = (ifg_32 && (min_ipg == 4'h0)) ? 4'd8 :    // multiply min_ifg by 4 to get min IPG in bytes
                                                            <font color = "red">-1-</font>  
                                                            <font color = "red">==></font>  
1206                          (ifg_24 && (min_ipg == 4'h0)) ? 4'd6 :
                                                            <font color = "red">-2-</font>  
                                                            <font color = "red">==></font>  
1207                          (min_ipg > 4'h3)              ? min_ipg : // range 3 to 15 (equivalent to 16 to 60 bytes in increments of 4)
                                                            <font color = "red">-3-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2760         assign perr_asf = (i_sel_not_asf)? 1'b1:asf_err;
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1262           if (~n_preset)
               <font color = "green">-1-</font>  
1263           begin
1264             network_config        <= p_network_config_rst_val;
           <font color = "green">      ==></font>
1265             rx_ptp_unicast        <= 32'h00000000;
1266             tx_ptp_unicast        <= 32'h00000000;
1267             tx_pause_quantum      <= 16'hffff;
1268             stacked_vlantype      <= 17'h00000;
1269             wol_reg               <= 20'h00000;
1270             stretch_ratio         <= 16'h0000;
1271             min_ipg               <= 4'h0;
1272             ifg_24                <= 1'b0;
1273             ifg_32                <= 1'b0;
1274             tx_pfc_pause_reg      <= 16'h0000;
1275             jumbo_max_length      <= p_edma_jumbo_max_length;
1276             tw_sys_tx_time        <= 16'h0000;
1277             soft_config_fifo_en   <= 1'b0;
1278             tx_lockup_mon_en      <= 1'b0;
1279             rx_lockup_mon_en      <= 1'b0;
1280             lockup_recovery_en    <= 1'b0;
1281             lockup_prescale_val   <= {16{1'b1}};
1282             tx_mac_lockup_time    <= {11{1'b1}};
1283             rx_mac_lockup_time    <= {16{1'b1}};
1284           end
1285           else
1286           begin
1287             if (write_registers) // begin if (write_registers)
                 <font color = "green">-2-</font>  
1288             begin
1289               case (i_paddr)
                   <font color = "red">-3-</font>  
1290                 `gem_network_config       : network_config      <= pwdata;
           <font color = "green">          ==></font>
1291                 `gem_tx_pause_quantum     : tx_pause_quantum    <= pwdata[15:0];
           <font color = "red">          ==></font>
1292                 `gem_wol_register         : wol_reg             <= pwdata[19:0];
           <font color = "red">          ==></font>
1293                 `gem_stretch_ratio        :
1294                   begin
1295                     ifg_24              <= pwdata[31];
           <font color = "red">              ==></font>
1296                     ifg_32              <= pwdata[30];
1297                     min_ipg             <= pwdata[19:16];
1298                     stretch_ratio       <= pwdata[15:0];
1299                   end
1300                 `gem_stacked_vlan         : stacked_vlantype    <= {pwdata[31],pwdata[15:0]};
           <font color = "red">          ==></font>
1301                 `gem_tx_pfc_pause         : tx_pfc_pause_reg    <= pwdata[15:0];
           <font color = "red">          ==></font>
1302                 `gem_rx_ptp_unicast       : rx_ptp_unicast      <= pwdata;
           <font color = "red">          ==></font>
1303                 `gem_tx_ptp_unicast       : tx_ptp_unicast      <= pwdata;
           <font color = "red">          ==></font>
1304                 `gem_soft_conf_ctrl       : soft_config_fifo_en <= pwdata[0] & (p_edma_host_if_soft_select == 1);
           <font color = "red">          ==></font>
1305                 `gem_jumbo_max_length_ad  : jumbo_max_length    <= pwdata[13:0];
           <font color = "red">          ==></font>
1306                 `gem_sys_wake_time        : tw_sys_tx_time      <= pwdata[15:0];
           <font color = "red">          ==></font>
1307                 `gem_lockup_config        :
1308                   begin
1309                     tx_lockup_mon_en    <= pwdata[30];
           <font color = "red">              ==></font>
1310                     rx_lockup_mon_en    <= pwdata[28];
1311                     lockup_recovery_en  <= pwdata[27];
1312                     lockup_prescale_val <= pwdata[15:0];
1313                   end
1314                 `gem_lockup_config2       :
1315                   begin
1316                     tx_mac_lockup_time  <= pwdata[26:16];
           <font color = "red">              ==></font>
1317                     rx_mac_lockup_time  <= pwdata[15:0];
1318                   end
1319                 default : ;
           <font color = "green">          ==></font>
1320               endcase // case(i_paddr).
1321             end // end - if(write_registers)
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h004 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h03c </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0b8 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0bc </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0c0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0c4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0d4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0d8 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h04c </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h048 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h060 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h068 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h06c </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1638           if (read_registers)
               <font color = "green">-1-</font>  
1639           begin
1640             case (i_paddr)
                 <font color = "green">-2-</font>  
1641               //Read Mode
1642               `gem_network_control      : prdata_i_nq = network_control & 32'hfff9c19f; // mask out WO regs
           <font color = "green">        ==></font>
1643               `gem_network_config       : prdata_i_nq = network_config;
           <font color = "green">        ==></font>
1644               `gem_network_status       : prdata_i_nq = network_status;
           <font color = "green">        ==></font>
1645               `gem_user_io_register     : prdata_i_nq = {user_in_rd,user_out_rd};
           <font color = "green">        ==></font>
1646       
1647               `gem_pause_time           : prdata_i_nq = {16'h0000,tx_pause_time_pclk};
           <font color = "green">        ==></font>
1648               `gem_tx_pause_quantum     : prdata_i_nq = {tx_pause_quantum_p1_rd & {16{p_edma_pfc_multi_quantum == 1}},tx_pause_quantum};
           <font color = "green">        ==></font>
1649               `gem_tx_pause_quantum1    : prdata_i_nq = {tx_pause_quantum_p3_rd & {16{p_edma_pfc_multi_quantum == 1}},tx_pause_quantum_p2_rd & {16{p_edma_pfc_multi_quantum == 1}}};
           <font color = "green">        ==></font>
1650               `gem_tx_pause_quantum2    : prdata_i_nq = {tx_pause_quantum_p5_rd & {16{p_edma_pfc_multi_quantum == 1}},tx_pause_quantum_p4_rd & {16{p_edma_pfc_multi_quantum == 1}}};
           <font color = "green">        ==></font>
1651               `gem_tx_pause_quantum3    : prdata_i_nq = {tx_pause_quantum_p7_rd & {16{p_edma_pfc_multi_quantum == 1}},tx_pause_quantum_p6_rd & {16{p_edma_pfc_multi_quantum == 1}}};
           <font color = "green">        ==></font>
1652               `gem_pfc_status           : prdata_i_nq = {23'd0, pfc_negotiate_pclk, rx_pfc_paused_pclk};
           <font color = "green">        ==></font>
1653               `gem_wol_register         : prdata_i_nq = {12'h000,wol_mask[3:0], wol_ip_addr[15:0]};
           <font color = "green">        ==></font>
1654               `gem_stretch_ratio        : prdata_i_nq = {ifg_24,ifg_32,10'd0,min_ipg,stretch_ratio};
           <font color = "green">        ==></font>
1655               `gem_stacked_vlan         : prdata_i_nq = {stacked_vlantype[16], 15'h0000, stacked_vlantype[15:0]};
           <font color = "green">        ==></font>
1656               `gem_revision_reg         : prdata_i_nq = `gem_revision_reg_value;
           <font color = "green">        ==></font>
1657       
1658               `gem_rx_ptp_unicast       : prdata_i_nq = rx_ptp_unicast[31:0];
           <font color = "green">        ==></font>
1659               `gem_tx_ptp_unicast       : prdata_i_nq = tx_ptp_unicast[31:0];
           <font color = "green">        ==></font>
1660       
1661               // Debug Information, Read-only
1662               `gem_designcfg_debug1     : prdata_i_nq = gem_designcfg_debug1;
           <font color = "green">        ==></font>
1663               `gem_designcfg_debug2     : prdata_i_nq = gem_designcfg_debug2;
           <font color = "green">        ==></font>
1664               `gem_designcfg_debug3     : prdata_i_nq = gem_designcfg_debug3;
           <font color = "green">        ==></font>
1665               `gem_designcfg_debug4     : prdata_i_nq = gem_designcfg_debug4;
           <font color = "green">        ==></font>
1666               `gem_designcfg_debug5     : prdata_i_nq = gem_designcfg_debug5;
           <font color = "green">        ==></font>
1667               `gem_designcfg_debug6     : prdata_i_nq = gem_designcfg_debug6;
           <font color = "green">        ==></font>
1668               `gem_designcfg_debug7     : prdata_i_nq = gem_designcfg_debug7;
           <font color = "green">        ==></font>
1669               `gem_designcfg_debug8     : prdata_i_nq = gem_designcfg_debug8;
           <font color = "green">        ==></font>
1670               `gem_designcfg_debug9     : prdata_i_nq = gem_designcfg_debug9;
           <font color = "green">        ==></font>
1671               `gem_designcfg_debug10    : prdata_i_nq = gem_designcfg_debug10;
           <font color = "green">        ==></font>
1672               `gem_designcfg_debug11    : prdata_i_nq = gem_designcfg_debug11;
           <font color = "green">        ==></font>
1673               `gem_designcfg_debug12    : prdata_i_nq = gem_designcfg_debug12;
           <font color = "green">        ==></font>
1674       
1675               `gem_tx_pfc_pause         : prdata_i_nq = {16'h0000,tx_pfc_pause_reg};
           <font color = "green">        ==></font>
1676               `gem_soft_conf_ctrl       : prdata_i_nq = {31'd0,soft_config_fifo_en};
           <font color = "green">        ==></font>
1677       
1678               `gem_jumbo_max_length_ad  : prdata_i_nq = {18'h00000,jumbo_max_length};
           <font color = "green">        ==></font>
1679       
1680               `gem_sys_wake_time        : prdata_i_nq = {16'h0000,tw_sys_tx_time};
           <font color = "green">        ==></font>
1681       
1682               `gem_lockup_config        : prdata_i_nq = {dma_tx_lockup_mon_en,tx_lockup_mon_en,
           <font color = "green">        ==></font>
1683                                                                 dma_rx_lockup_mon_en,rx_lockup_mon_en,
1684                                                                 lockup_recovery_en,dma_lockup_time,
1685                                                                 lockup_prescale_val};
1686               `gem_lockup_config2       : prdata_i_nq = {5'h00,tx_mac_lockup_time,rx_mac_lockup_time};
           <font color = "green">        ==></font>
1687               `gem_lockup_config3       : prdata_i_nq = dma_tx_lockup_q_en_rd;
           <font color = "green">        ==></font>
1688       
1689               default : prdata_i_nq = 32'h00000000;
           <font color = "green">        ==></font>
1690             endcase
1691           end
1692           else
1693             prdata_i_nq = 32'h00000000;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h004 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h008 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h00c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h038 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h03c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h260 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h264 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h268 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h26c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0b8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0bc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0c0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0fc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0d4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0d8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h280 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h284 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h288 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h28c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h290 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h294 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h298 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h29c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h2a0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h2a4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h2a8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h2ac </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0c4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h04c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h048 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h060 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h068 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h06c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h070 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1706           if (~n_preset)
               <font color = "green">-1-</font>  
1707             perr_nq <= 1'b0;
           <font color = "green">      ==></font>
1708           else if (psel)
                    <font color = "green">-2-</font>  
1709             case (i_paddr)
                 <font color = "green">-3-</font>  
1710               `gem_network_control      : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1711               `gem_network_config       : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1712               `gem_network_status       : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1713               `gem_user_io_register     : perr_nq <= p_gem_user_io == 0;
           <font color = "green">        ==></font>
1714               `gem_pause_time           : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1715               `gem_tx_pause_quantum     : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1716               `gem_tx_pause_quantum1    : perr_nq <= p_edma_pfc_multi_quantum == 0;
           <font color = "green">        ==></font>
1717               `gem_tx_pause_quantum2    : perr_nq <= p_edma_pfc_multi_quantum == 0;
           <font color = "green">        ==></font>
1718               `gem_tx_pause_quantum3    : perr_nq <= p_edma_pfc_multi_quantum == 0;
           <font color = "green">        ==></font>
1719               `gem_pfc_status           : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1720               `gem_wol_register         : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1721               `gem_stretch_ratio        : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1722               `gem_stacked_vlan         : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1723               `gem_tx_pfc_pause         : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1724               `gem_rx_ptp_unicast       : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1725               `gem_tx_ptp_unicast       : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1726               `gem_revision_reg         : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1727               `gem_designcfg_debug1     : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1728               `gem_designcfg_debug2     : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1729               `gem_designcfg_debug3     : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1730               `gem_designcfg_debug4     : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1731               `gem_designcfg_debug5     : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1732               `gem_designcfg_debug6     : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1733               `gem_designcfg_debug7     : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1734               `gem_designcfg_debug8     : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1735               `gem_designcfg_debug9     : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1736               `gem_designcfg_debug10    : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1737               `gem_designcfg_debug11    : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1738               `gem_designcfg_debug12    : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1739               `gem_soft_conf_ctrl       : perr_nq <= p_edma_host_if_soft_select == 0;
           <font color = "green">        ==></font>
1740               `gem_jumbo_max_length_ad  : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1741               `gem_sys_wake_time        : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1742               `gem_lockup_config        : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1743               `gem_lockup_config2       : perr_nq <= 1'b0;
           <font color = "green">        ==></font>
1744               `gem_lockup_config3       : perr_nq <= p_edma_tx_pkt_buffer == 0;
           <font color = "green">        ==></font>
1745               default : perr_nq <= 1'b1;
           <font color = "green">        ==></font>
1746             endcase // case(i_paddr)
1747           else
1748             perr_nq <= 1'b0;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h004 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h008 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h00c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h038 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h03c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h260 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h264 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h268 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h26c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0b8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0bc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0c0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0c4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0d4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0d8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0fc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h280 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h284 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h288 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h28c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h290 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h294 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h298 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h29c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h2a0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h2a4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h2a8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h2ac </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h04c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h048 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h060 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h068 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h06c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h070 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2752           if (~n_preset)
               <font color = "green">-1-</font>  
2753             i_sel_not_asf <= 1'b0;
           <font color = "green">      ==></font>
2754           else
2755             if(((write_registers | read_registers) & (i_paddr[11:7]!=5'h1c)))
                 <font color = "green">-2-</font>  
2756               i_sel_not_asf <= 1'b1;
           <font color = "green">        ==></font>
2757             else
2758               i_sel_not_asf <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2780           if (~n_preset)
               <font color = "green">-1-</font>  
2781             prdata_i <= 32'h00000000;
           <font color = "green">      ==></font>
2782           else
2783             prdata_i <= prdata_int;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1339             if (~n_preset)
                 <font color = "green">-1-</font>  
1340             begin
1341               dma_tx_lockup_mon_en_r  <= 1'b0;
           <font color = "green">        ==></font>
1342               dma_rx_lockup_mon_en_r  <= 1'b0;
1343               dma_lockup_time_r       <= {11{1'b1}};
1344             end
1345             else
1346               if (write_registers & (i_paddr == `gem_lockup_config))
                   <font color = "red">-2-</font>  
1347               begin
1348                 dma_tx_lockup_mon_en_r  <= pwdata[31];
           <font color = "red">          ==></font>
1349                 dma_rx_lockup_mon_en_r  <= pwdata[29];
1350                 dma_lockup_time_r       <= pwdata[26:16];
1351               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1369               if (~n_preset)
                   <font color = "green">-1-</font>  
1370                 dma_tx_lockup_q_en_r  <= {p_edma_queues{1'b0}};
           <font color = "green">          ==></font>
1371               else
1372                 if (write_registers & (i_paddr == `gem_lockup_config3))
                     <font color = "red">-2-</font>  
1373                   dma_tx_lockup_q_en_r  <= pwdata[p_edma_queues-1:0];
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_gem_registers">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
