# ARMv7指令介绍

## 介绍

编码标识

- T1, T2, T3....表示第几个Thumb编码
- A1, A2, A3....表示第几个ARM编码
- E1, E2, E3....表示第几个ThumbEE编码


## ADC

### 立即数
加进位（立即数）将立即数和进位标志值与寄存器值相加，并将结果写入目标寄存器。它可以选择根据结果更新条件标志。

T1(ARMv6T2, ARMv7) `ADC{S}<c> <Rd>, <Rn>, #<const>`
```text
  15 14 13 12 11   10  9   8 7 6 5   4   3 2 1 0 
+----------------+---+---+---------+---+--------+
| 1   1  1  1  0 | 1 | 0 | 1 0 1 0 | S |  Rn    |
+----------------+---+---+---------+---+--------+

  15 14 13 12  11 10 9 8  7 6 5   4   3 2 1 0 
+---+---------+----------+--------------------+
| 0 | imm3    | Rd       | imm8               |
+---+---------+----------+--------------------+
```

A1(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `ADC{S}<c> <Rd>, <Rn>, #<const>`

```text
  31 30 29 28 27 26   25  24 23 22 21  20  19 18 17 16  15 14 13 12          0 
+------------+------+---+------------+---+------------+-------------+--------+
| cond       | 0  0 | 1 | 0  1  0  1 | S |  Rn        | Rd          | imm12  |
+------------+------+---+------------+---+------------+-------------+--------+
```

### 寄存器

T1(ARMv6T2, ARMv7) `ADC<c> <Rdn>, <Rm>` or `ADCS <Rdn>, <Rm>`
```text
  15 14 13 12 11 10   9 8 7 6   5 4 3   2 1 0 
+-------------------+---------+-------+--------+
| 0   1  0  0  0  1 | 0 1 0 1 | Rm    |  Rdn   |
+-------------------+---------+-------+--------+
```

T2(ARMv6T2, ARMv7) `ADC{S}<c>.W <Rd>, <Rn>, <Rm>{, <shift>}`
```text
  15 14 13 12 11   10  9   8 7 6 5   4   3 2 1 0 
+----------------+---+---+---------+---+--------+
| 1   1  1  1  0 | 0 | 1 | 1 0 1 0 | S |  Rn    |
+----------------+---+---+---------+---+--------+

  15 14 13 12  11 10 9 8   7 6    5 4    3 2 1 0 
+---+---------+----------+------+------+--------+
| 0 | imm3    | Rd       | imm2 | type |  Rm    |
+---+---------+----------+------+------+--------+
```

A1(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `ADC{S}<c> <Rd>, <Rn>, <Rm>{, <shift>}`

```text
  31 30 29 28 27 26   25  24 23 22 21  20  19 18 17 16  15 14 13 12   11 10 9 8 7  6 5    4   3 2 1 0 
+------------+------+---+------------+---+------------+-------------+------------+------+---+--------+
| cond       | 0  0 | 0 | 0  1  0  1 | S |  Rn        | Rd          | imm5       | type | 0 | Rm     |
+------------+------+---+------------+---+------------+-------------+------------+------+---+--------+
```

### 寄存器移位

A1(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `ADC{S}<c> <Rd>, <Rn>, <Rm>, <type> <Rs>`

```text
  31 30 29 28 27 26   25  24 23 22 21  20  19 18 17 16  15 14 13 12   11 10 9 8 7   6 5    4   3 2 1 0 
+------------+------+---+------------+---+------------+-------------+----------+---+------+---+--------+
| cond       | 0  0 | 0 | 0  1  0  1 | S |  Rn        | Rd          | Rs       | 0 | type | 1 | Rm     |
+------------+------+---+------------+---+------------+-------------+----------+---+------+---+--------+
```

## ADD
加法指令

### 立即数

T1(ARMv4T, ARMv5T*, ARMv6*, ARMv7) `ADDS <Rd>, <Rn>, #<imm3>` or `ADD<c> <Rd>, <Rn>, #<imm3>`
```text
  15 14 13  12 11   10  9  8 7 6   5 4 3   2 1 0 
+----------+------+---+---+------+-------+--------+
| 0   0  0 | 1  1 | 1 | 0 | imm3 | Rn    |  Rd    |
+----------+------+---+---+------+-------+--------+
```

T2(ARMv4T, ARMv5T*, ARMv6*, ARMv7) `ADDS <Rdn>, #<imm8>` or `ADD<c> <Rdn>, #<imm8>`
```text
  15 14 13  12 11   10 9 8   7 6 5 4 3 2 1 0 
+----------+------+--------+----------------+
| 0   0  1 | 1  0 | Rdn    | imm8           |
+----------+------+--------+----------------+
```

T3(ARMv6T2, ARMv7) `ADD{S}<c>.W <Rd>, <Rn>, #<const>`

```text
  15 14 13 12 11   10  9   8 7 6 5   4   3 2 1 0 
+----------------+---+---+---------+---+--------+
| 1   1  1  1  0 | 1 | 0 | 1 0 0 0 | S |  Rn    |
+----------------+---+---+---------+---+--------+

  15 14 13 12  11 10 9 8  7 6 5   4   3 2 1 0 
+---+---------+----------+--------------------+
| 0 | imm3    | Rd       | imm8               |
+---+---------+----------+--------------------+
```

T4(ARMv6T2, ARMv7) `ADDW<c> <Rd>, <Rn>, #<imm12>`

```text
  15 14 13 12 11   10  9   8 7 6 5   4   3 2 1 0 
+----------------+---+---+---------+---+--------+
| 1   1  1  1  0 | 1 | 1 | 0 0 0 0 | 0 |  Rn    |
+----------------+---+---+---------+---+--------+

  15 14 13 12  11 10 9 8  7 6 5   4   3 2 1 0 
+---+---------+----------+--------------------+
| 0 | imm3    | Rd       | imm8               |
+---+---------+----------+--------------------+
```

A1(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `ADD{S}<c> <Rd>, <Rn>, #<const>`

```text
  31 30 29 28 27 26   25  24 23 22 21  20  19 18 17 16  15 14 13 12          0 
+------------+------+---+------------+---+------------+-------------+--------+
| cond       | 0  0 | 1 | 0  1  0  0 | S |  Rn        | Rd          | imm12  |
+------------+------+---+------------+---+------------+-------------+--------+
```

### 寄存器

T1(ARMv4T, ARMv5T*, ARMv6*, ARMv7) `ADDS <Rd>, <Rn>, <Rm>` or `ADD<c> <Rd>, <Rn>, <Rm>`
```text
  15 14 13  12 11   10  9  8 7 6   5 4 3   2 1 0 
+----------+------+---+---+------+-------+--------+
| 0   0  0 | 1  1 | 0 | 0 | Rm   | Rn    |  Rd    |
+----------+------+---+---+------+-------+--------+
```

T2(ARMv4T, ARMv5T*, ARMv6*, ARMv7)  `ADD<c> <Rdn>, <Rm>`
```text
  15 14 13 12 11  10  9 8    7  6 5 4 3   2 1 0 
+-------------------+-----+----+-------+--------+
| 0   1  0  0  0  1 | 0 0 | DN | Rm    |  Rdn   |
+-------------------+-----+----+-------+--------+
```

T3(ARMv6T2, ARMv7) `ADD{S}<c>.W <Rd>, <Rn>, <Rm>{, <shift>}`

```text
  15 14 13 12 11   10  9   8 7 6 5   4   3 2 1 0 
+----------------+------+---------+---+--------+
| 1   1  1  0  1 | 0  1 | 1 0 0 0 | S |  Rn    |
+----------------+------+---------+---+--------+

  15 14 13 12  11 10 9 8   7 6    5 4    3 2 1 0 
+---+---------+----------+------+------+--------+
| 0 | imm3    | Rd       | imm2 | type |  Rm    |
+---+---------+----------+------+------+--------+
```

A1(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `ADD{S}<c> <Rd>, <Rn>, <Rm>{, <shift>}`

```text
  31 30 29 28 27 26   25  24 23 22 21  20  19 18 17 16  15 14 13 12   11 10 9 8 7   6 5    4   3 2 1 0 
+------------+------+---+------------+---+------------+-------------+-------------+------+---+--------+
| cond       | 0  0 | 0 | 0  1  0  0 | S |  Rn        | Rd          | imm5        | type | 0 | Rm     |
+------------+------+---+------------+---+------------+-------------+-------------+------+---+--------+
```

### 寄存器移位

A1(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `ADD{S}<c> <Rd>, <Rn>, <Rm>, <type> <Rs>`

```text
  31 30 29 28 27 26   25  24 23 22 21  20  19 18 17 16  15 14 13 12   11 10 9 8 7   6 5    4   3 2 1 0 
+------------+------+---+------------+---+------------+-------------+----------+---+------+---+--------+
| cond       | 0  0 | 0 | 0  1  0  0 | S |  Rn        | Rd          | Rs       | 0 | type | 1 | Rm     |
+------------+------+---+------------+---+------------+-------------+----------+---+------+---+--------+
```

### SP加立即数
T1(ARMv4T, ARMv5T*, ARMv6*, ARMv7) `ADD<c> <Rd>, SP, #<imm>`
```text
  15 14 13 12  11  10 9 8     7 6 5   4   3 2 1 0 
+------------+---+----------+--------------------+
| 0  0  1  0 | 1 | Rd       | imm8               |
+------------+---+----------+--------------------+
```

T2(ARMv4T, ARMv5T*, ARMv6*, ARMv7) `ADD<c> SP, SP, #<imm>`
```text
  15 14 13 12  11  10 9 8    7    6 5 4 3 2 1 0 
+------------+-------------+----+---------------+
| 1  0  1  1 | 0  0  0  0  |  0 | imm7          |
+------------+-------------+----+---------------+
```

T3(ARMv6T2, ARMv7) `ADD{S}<c>.W <Rd>, SP, #<const>`

```text
  15 14 13 12 11   10  9   8 7 6 5   4   3 2 1 0 
+----------------+---+---+---------+---+---------+
| 1   1  1  1  0 | 1 | 0 | 1 0 0 0 | S | 1 1 0 1 |
+----------------+---+---+---------+---+---------+

  15 14 13 12  11 10 9 8  7 6 5   4   3 2 1 0 
+---+---------+----------+--------------------+
| 0 | imm3    | Rd       | imm8               |
+---+---------+----------+--------------------+
```


T4(ARMv6T2, ARMv7) `ADDW<c> <Rd>, SP, #<imm12>`

```text
  15 14 13 12 11   10  9   8 7 6 5   4   3 2 1 0 
+----------------+---+---+---------+---+---------+
| 1   1  1  1  0 | 1 | 1 | 0 0 0 0 | 0 | 1 1 0 1 |
+----------------+---+---+---------+---+---------+

  15 14 13 12  11 10 9 8  7 6 5   4   3 2 1 0 
+---+---------+----------+--------------------+
| 0 | imm3    | Rd       | imm8               |
+---+---------+----------+--------------------+
```


A1(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `ADD{S}<c> <Rd>, SP, #<const>`

```text
  31 30 29 28 27 26   25  24 23 22 21  20  19 18 17 16  15 14 13 12          0 
+------------+------+---+------------+---+-------------+-------------+--------+
| cond       | 0  0 | 1 | 0  1  0  0 | S |  1  1  0  1 | Rd          | imm12  |
+------------+------+---+------------+---+-------------+-------------+--------+
```

### SP加寄存器

T1(ARMv4T, ARMv5T*, ARMv6*, ARMv7)  `ADD<c> <Rdm>, SP, <Rdm>`
```text
  15 14 13 12 11  10  9 8    7  6 5 4 3   2 1 0 
+-------------------+-----+----+---------+--------+
| 0   1  0  0  0  1 | 0 0 | DN | 1 1 0 1 |  Rdn   |
+-------------------+-----+----+---------+--------+
```

T2(ARMv4T, ARMv5T*, ARMv6*, ARMv7)  `ADD<c> SP, <Rn>`
```text
  15 14 13 12 11  10  9 8    7  6 5 4 3    2 1 0 
+-------------------+-----+----+---------+--------+
| 0   1  0  0  0  1 | 0 0 | 1  | Rm      | 1 0 1  |
+-------------------+-----+----+---------+--------+
```

T3(ARMv6T2, ARMv7) `ADD{S}<c>.W <Rd>, SP, <Rm>{, <shift>}`

```text
  15 14 13 12 11   10  9   8 7 6 5   4   3 2 1 0 
+----------------+------+---------+---+----------+
| 1   1  1  0  1 | 0  1 | 1 0 0 0 | S |  1 1 0 1 |
+----------------+------+---------+---+----------+

  15 14 13 12  11 10 9 8   7 6    5 4    3 2 1 0 
+---+---------+----------+------+------+--------+
| 0 | imm3    | Rd       | imm2 | type |  Rm    |
+---+---------+----------+------+------+--------+
```

A1(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `ADD{S}<c> <Rd>, SP, <Rm>{, <shift>}`

```text
  31 30 29 28 27 26   25  24 23 22 21  20  19 18 17 16  15 14 13 12   11 10 9 8 7   6 5    4   3 2 1 0 
+------------+------+---+------------+---+------------+-------------+-------------+------+---+--------+
| cond       | 0  0 | 0 | 0  1  0  0 | S |  1 1 0 1   | Rd          | imm5        | type | 0 | Rm     |
+------------+------+---+------------+---+------------+-------------+-------------+------+---+--------+
```

## ADR
将一个直接值加到PC值上，形成一个PC相对地址，并将结果写到目标寄存器。

T1(ARMv4T, ARMv5T*, ARMv6*, ARMv7) `ADR<c> <Rd>, <label>`
```text
  15 14 13 12  11   10 9 8   7 6 5 4 3 2 1 0 
+-------------+---+--------+----------------+
| 1   0  1  0 | 0 | Rd     | imm8           |
+-------------+---+--------+----------------+
```

T2(ARMv6T2, ARMv7) `ADR<c>.W <Rd>, <label>`
label在adr指令前面
```text
  15 14 13 12 11   10  9   8 7 6 5   4   3 2 1 0 
+----------------+---+------------+---+---------+
| 1   1  1  1  0 | 1 | 1  0 1 0 1 | 0 | 1 1 1 1 |
+----------------+---+------------+---+---------+

  15 14 13 12  11 10 9 8  7 6 5   4   3 2 1 0 
+---+---------+----------+--------------------+
| 0 | imm3    | Rd       | imm8               |
+---+---------+----------+--------------------+
```

T3(ARMv6T2, ARMv7) `ADR<c>.W <Rd>, <label>`

label在adr指令后面
```text
  15 14 13 12 11   10  9   8 7 6 5   4   3 2 1 0 
+----------------+---+------------+---+---------+
| 1   1  1  1  0 | 1 | 1  0 0 0 0 | 0 | 1 1 1 1 |
+----------------+---+------------+---+---------+

  15 14 13 12  11 10 9 8  7 6 5   4   3 2 1 0 
+---+---------+----------+--------------------+
| 0 | imm3    | Rd       | imm8               |
+---+---------+----------+--------------------+
```

A1(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `ADR<c> <Rd>, <label>`
label在adr指令后面
```text
  31 30 29 28 27 26   25  24 23 22 21  20  19 18 17 16  15 14 13 12          0 
+------------+------+---+------------+---+-------------+-------------+--------+
| cond       | 0  0 | 1 | 0  1  0  0 | 0 |  1  1  1  1 | Rd          | imm12  |
+------------+------+---+------------+---+-------------+-------------+--------+
```

A2(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `ADR<c> <Rd>, <label>`
label在adr指令前面
```text
  31 30 29 28 27 26   25  24 23 22 21  20  19 18 17 16  15 14 13 12          0 
+------------+------+---+------------+---+-------------+-------------+--------+
| cond       | 0  0 | 1 | 0  0  1  0 | 0 |  1  1  1  1 | Rd          | imm12  |
+------------+------+---+------------+---+-------------+-------------+--------+
```

## AND

### 立即数

T1(ARMv6T2, ARMv7) `AND{S}<c> <Rd>, <Rn>, #<const>`
```text
  15 14 13 12 11   10  9   8 7 6 5   4   3 2 1 0 
+----------------+---+---+---------+---+---------+
| 1   1  1  1  0 | 1 | 0 | 0 0 0 0 | S | Rn      |
+----------------+---+---+---------+---+---------+

  15 14 13 12  11 10 9 8  7 6 5   4   3 2 1 0 
+---+---------+----------+--------------------+
| 0 | imm3    | Rd       | imm8               |
+---+---------+----------+--------------------+
```

A1(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `AND{S}<c> <Rd>, <Rn>, #<const>`
```text
  31 30 29 28 27 26   25  24 23 22 21  20  19 18 17 16  15 14 13 12          0 
+------------+------+---+------------+---+-------------+-------------+--------+
| cond       | 0  0 | 1 | 0  0  0  0 | S | Rn          | Rd          | imm12  |
+------------+------+---+------------+---+-------------+-------------+--------+
```

### 寄存器

T1(ARMv4T, ARMv5T*, ARMv6*, ARMv7) `ANDS <Rdn>, <Rm>` or `AND<c> <Rdn>, <Rm>`
```text
  15 14 13 12 11 10   9 8 7 6   5 4 3   2 1 0 
+-------------------+---------+-------+--------+
| 0  1  0  0  0  0  | 0 0 0 0 | Rm    |  Rdn   |
+-------------------+---------+-------+--------+
```

T2(ARMv6T2, ARMv7) `AND{S}<c>.W <Rd>, <Rn>, <Rm>{, <shift>}`

```text
  15 14 13 12 11   10  9   8 7 6 5   4   3 2 1 0 
+----------------+------+---------+---+----------+
| 1   1  1  0  1 | 0  1 | 1 0 0 0 | S |  Rn      |
+----------------+------+---------+---+----------+

  15 14 13 12  11 10 9 8   7 6    5 4    3 2 1 0 
+---+---------+----------+------+------+--------+
| 0 | imm3    | Rd       | imm2 | type |  Rm    |
+---+---------+----------+------+------+--------+
```

A1(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `AND{S}<c> <Rd>, <Rn>, <Rm>{, <shift>}`

```text
  31 30 29 28 27 26   25  24 23 22 21  20  19 18 17 16  15 14 13 12   11 10 9 8 7   6 5    4   3 2 1 0 
+------------+------+---+------------+---+------------+-------------+-------------+------+---+--------+
| cond       | 0  0 | 0 | 0  0  0  0 | S |  Rn        | Rd          | imm5        | type | 0 | Rm     |
+------------+------+---+------------+---+------------+-------------+-------------+------+---+--------+
```

### 寄存器移位

A1(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `AND{S}<c> <Rd>, <Rn>, <Rm>, <type> <Rs>`

```text
  31 30 29 28 27 26   25  24 23 22 21  20  19 18 17 16  15 14 13 12   11 10 9 8   7   6 5    4   3 2 1 0 
+------------+------+---+------------+---+------------+-------------+-----------+---+------+---+--------+
| cond       | 0  0 | 0 | 0  0  0  0 | S |  Rn        | Rd          | Rs        | 0 | type | 1 | Rm     |
+------------+------+---+------------+---+------------+-------------+-----------+---+------+---+--------+
```

## ASR
算术右移

### 立即数

T1(ARMv4T, ARMv5T*, ARMv6*, ARMv7) `ADDS <Rd>, <Rn>, #<imm3>` or `ADD<c> <Rd>, <Rn>, #<imm3>`
```text
  15 14 13  12 11   10 9 8 7 6   5 4 3   2 1 0 
+----------+------+-----------+-------+--------+
| 0   0  0 | 1  0 | imm5      | Rm    |  Rd    |
+----------+------+-----------+-------+--------+
```

T2(ARMv6T2, ARMv7) `ASR{S}<c>.W <Rd>, <Rm>, #<imm>`

```text
  15 14 13 12 11   10  9   8 7 6 5  4   3 2 1 0 
+----------------+------+---------+---+---------+
| 1   1  1  0  1 | 0  1 | 0 0 1 0 | S | 1 1 1 1 |
+----------------+------+---------+---+---------+

  15 14 13 12  11 10 9 8   7 6    5 4   3 2 1 0 
+---+---------+----------+------+-----+--------+
| 0 | imm3    | Rd       | imm2 | 1 0 | Rm     |
+---+---------+----------+------+-----+--------+
```

A1(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `ASR{S}<c> <Rd>, <Rm>, #<imm>`

```text
  31 30 29 28 27 26   25  24 23 22 21  20  19 18 17 16  15 14 13 12   11 10 9 8 7   6 5  4   3 2 1 0 
+------------+------+---+------------+---+------------+-------------+-------------+--------+--------+
| cond       | 0  0 | 0 | 1  1  0  1 | S |  0 0 0 0   | Rd          | imm5        | 1 0  0 | Rm     |
+------------+------+---+------------+---+------------+-------------+-------------+--------+--------+
```

## 寄存器

T1(ARMv4T, ARMv5T*, ARMv6*, ARMv7) `ASRS <Rdn>, <Rm>` or `ASR<c> <Rdn>, <Rm>`
```text
  15 14 13 12 11 10   9 8 7 6   5 4 3   2 1 0 
+-------------------+---------+-------+--------+
| 0   1  0  0  0  0 | 0 1 0 0 | Rm    |  Rdn   |
+-------------------+---------+-------+--------+
```

T2(ARMv6T2, ARMv7) `ASR{S}<c>.W <Rd>, <Rn>, <Rm>`

```text
  15 14 13 12 11   10  9 8   7   6 5   4   3 2 1 0 
+----------------+---------+---+-----+---+--------+
| 1   1  1  1  1 | 0  1  0 | 0 | 1 0 | S | Rn     |
+----------------+---------+---+-----+---+--------+

  15 14 13 12  11 10 9 8  7   6 5 4   3 2 1 0 
+------------+----------+---+-------+--------+
| 1  1  1  1 | Rd       | 0 | 0 0 0 | Rm     |
+------------+----------+---+-------+--------+
```

A1(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `ASR{S}<c> <Rd>, <Rn>, <Rm>`

```text
  31 30 29 28 27 26   25  24 23 22 21  20  19 18 17 16  15 14 13 12   11 10 9 8   7 6 5 4   3 2 1 0 
+------------+------+---+------------+---+------------+-------------+-----------+---------+--------+
| cond       | 0  0 | 0 | 1  1  0  1 | S |  0 0 0 0   | Rd          | Rm        | 0 1 0 1 | Rn     |
+------------+------+---+------------+---+------------+-------------+-----------+---------+--------+
```

## B
跳转

T1(ARMv4T, ARMv5T*, ARMv6*, ARMv7) `B<c> <label>`
```text
  15 14 13 12  11 10 9 8   7 6 5 4 3 2 1 0 
+-------------+----------+----------------+
| 1   1  0  1 | cond     | imm8           |
+-------------+----------+----------------+
```

T2(ARMv4T, ARMv5T*, ARMv6*, ARMv7) `B<c> <label>`
```text
  15 14 13 12 11  10 9 8 7 6 5 4 3 2 1 0 
+----------------+-----------------------+
| 1   1  1  0  0 | imm11                 |
+----------------+-----------------------+
```

T3(ARMv6T2, ARMv7) `B<c>.W <label>`

```text
  15 14 13 12 11   10  9 8 7 6   5 4 3 2 1 0 
+----------------+---+---------+-------------+
| 1   1  1  1  0 | S | cond    | imm6        |
+----------------+---+---------+-------------+

  15 14  13  12  11    10 9 8  7 6 5 4 3 2 1 0 
+------+----+---+----+------------------------+
| 1  0 | J1 | 0 | J2 |  imm11                 |
+------+----+---+----+------------------------+
```

T4(ARMv6T2, ARMv7) `B<c>.W <label>`

```text
  15 14 13 12 11   10  9 8 7 6  5 4 3 2 1 0 
+----------------+---+----------------------+
| 1   1  1  1  0 | S | imm10                |
+----------------+---+----------------------+

  15 14  13  12  11    10 9 8  7 6 5 4 3 2 1 0 
+------+----+---+----+------------------------+
| 1  0 | J1 | 1 | J2 |  imm11                 |
+------+----+---+----+------------------------+
```

A1(ARMv4*, ARMv5T*, ARMv6*, ARMv7) `B<c> <label`
```text
  31 30 29 28  27 26 25 24   23 22 21  20  19 18 17 16  15 14 13 12          0 
+------------+-------------+----------------------------------------+
| cond       | 1  0  1  0  | imm24                                  |
+------------+-------------+----------------------------------------+
```

## BFC
清除寄存器的位

T1(ARMv6T2, ARMv7) `BFC<c> <Rd>, #<lsb>, #<width>`
```text
  15 14 13 12 11   10  9 8   7 6 5   4   3 2 1 0 
+----------------+---+-----+-------+---+---------+
| 1   1  1  1  0 | 0 | 1 1 | 0 1 1 | 0 | 1 1 1 1 |
+----------------+---+-----+-------+---+---------+

  15 14 13 12  11 10 9 8   7 6    5   4 3 2 1 0 
+---+---------+----------+------+---+----------+
| 0 | imm3    | Rd       | imm2 | 0 | msb      |
+---+---------+----------+------+---+----------+
```

A1(ARMv6T2, ARMv7) `BFC<c> <Rd>, #<lsb>, #<width>`

```text
  31 30 29 28 27 26 25  24 23 22 21  20  19 18 17 16  15 14 13 12   11 10 9 8 7   6 5 4   3 2 1 0 
+------------+---------------------+----------------+-------------+-------------+-------+---------+
| cond       | 0  1  1  1  1  1  0 | msb            | Rd          | lsb         | 0 0 1 | 1 1 1 1 |
+------------+---------------------+----------------+-------------+-------------+-------+---------+
```

## BFI

位复制

T1(ARMv6T2, ARMv7) `BFI<c> <Rd>, <Rn>, #<lsb>, #<width>`
```text
  15 14 13 12 11   10  9 8   7 6 5   4   3 2 1 0 
+----------------+---+-----+-------+---+---------+
| 1   1  1  1  0 | 0 | 1 1 | 0 1 1 | 0 | Rn      |
+----------------+---+-----+-------+---+---------+

  15 14 13 12  11 10 9 8   7 6    5   4 3 2 1 0 
+---+---------+----------+------+---+----------+
| 0 | imm3    | Rd       | imm2 | 0 | msb      |
+---+---------+----------+------+---+----------+
```

A1(ARMv6T2, ARMv7) `BFI<c> <Rd>, <Rn>, #<lsb>, #<width>`

```text
  31 30 29 28 27 26 25  24 23 22 21  20  19 18 17 16  15 14 13 12   11 10 9 8 7   6 5 4   3 2 1 0 
+------------+---------------------+----------------+-------------+-------------+-------+---------+
| cond       | 0  1  1  1  1  1  0 | msb            | Rd          | lsb         | 0 0 1 | Rn      |
+------------+---------------------+----------------+-------------+-------------+-------+---------+
```

