Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Apr 17 02:16:01 2021
| Host         : DESKTOP-T6L3BRT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           21 |
| No           | No                    | Yes                    |              10 |            6 |
| No           | Yes                   | No                     |              77 |           28 |
| Yes          | No                    | No                     |              95 |           27 |
| Yes          | No                    | Yes                    |              10 |            5 |
| Yes          | Yes                   | No                     |             108 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                  Enable Signal                                 |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | accelerometer/ADXL_Control/CE_Cnt_Num_Reads                                    | accelerometer/ADXL_Control/Reset_Cnt_Num_Reads        |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG | accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0             | accelerometer/RESET_INT_reg_n_0                       |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG | accelerometer/ADXL_Control/Cmd_Reg[0]_3                                        | accelerometer/ADXL_Control/Cmd_Reg[0][6]_i_1_n_0      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG | accelerometer/ADXL_Control/Cmd_Reg[1][6]_i_2_n_0                               | accelerometer/ADXL_Control/Cmd_Reg[1]0_in[7]          |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                                                                | accelerometer/ADXL_Control/SPI_Interface/SCLK_2X_DIV0 |                2 |              6 |         3.00 |
|  clock_IBUF_BUFG | accelerometer/ADXL_Control/Cmd_Reg[2]_2                                        | accelerometer/ADXL_Control/Cmd_Reg[2]_4[7]            |                1 |              6 |         6.00 |
|  clock_IBUF_BUFG | accelerometer/ADXL_Control/D_Send[6]_i_1_n_0                                   | accelerometer/RESET_INT_reg_n_0                       |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG | accelerometer/ADXL_Control/SPI_Interface/MOSI_REG[7]_i_1_n_0                   |                                                       |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | accelerometer/ADXL_Control/SPI_Interface/EN_LOAD_DOUT                          |                                                       |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | accelerometer/ADXL_Control/SPI_Interface/SHIFT_TICK_IN                         |                                                       |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG |                                                                                | accelerometer/RESET_INT_reg_n_0                       |                4 |              9 |         2.25 |
|  clock_IBUF_BUFG |                                                                                | accelerometer/Accel_Calculation/ACCEL_X_CLIP[6]       |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                                                                | accelerometer/Accel_Calculation/ACCEL_Y_CLIP[8]       |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG | vga/Display/down_fpga[0]                                                       |                                                       |                3 |              9 |         3.00 |
|  vga/clk25       |                                                                                | reset_IBUF                                            |                6 |             10 |         1.67 |
|  vga/clk25       | vga/Display/vPos                                                               | reset_IBUF                                            |                5 |             10 |         2.00 |
|  clock_IBUF_BUFG | vga/Display/E[0]                                                               |                                                       |                4 |             10 |         2.50 |
|  clock_IBUF_BUFG |                                                                                | accelerometer/ADXL_Control/Cnt_SS_Inactive0           |                3 |             11 |         3.67 |
|  clock_IBUF_BUFG |                                                                                | reset_IBUF                                            |                4 |             12 |         3.00 |
|  clock_IBUF_BUFG |                                                                                | accelerometer/ADXL_Control/Reset_Sample_Rate_Div      |                9 |             21 |         2.33 |
|  clock_IBUF_BUFG | accelerometer/ADXL_Control/Data_Ready                                          | accelerometer/RESET_INT_reg_n_0                       |                5 |             22 |         4.40 |
|  clock_IBUF_BUFG | accelerometer/ADXL_Control/Q[0]                                                | accelerometer/RESET_INT_reg_n_0                       |                6 |             24 |         4.00 |
|  clock_IBUF_BUFG | accelerometer/ADXL_Control/CE_Cnt_Num_Reads                                    | accelerometer/ADXL_Control/ACCEL_X_SUM0               |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG |                                                                                |                                                       |               21 |             53 |         2.52 |
|  clock_IBUF_BUFG | accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_Spi_SendRec_reg[1] |                                                       |               14 |             58 |         4.14 |
+------------------+--------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


