 
****************************************
Report : area
Design : core
Version: U-2022.12
Date   : Tue Apr 23 22:54:35 2024
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'core' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    fsa0m_a_generic_core_tt1p8v25c (File: /home/raid7_2/user11/r1921084/ICD/final/02_SYN/fsa0m_a_generic_core_tt1p8v25c.db)

Number of ports:                           56
Number of nets:                           818
Number of cells:                         1163
Number of combinational cells:           1147
Number of sequential cells:                14
Number of macros/black boxes:               0
Number of buf/inv:                        317
Number of references:                      19

Combinational area:              27210.758570
Buf/Inv area:                     3374.783964
Noncombinational area:             831.196808
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 28041.955378
Total area:                 undefined
1
