REGWEN0<=WREN AND DECOUT(0);
REGWEN1<=WREN AND DECOUT(1);
REGWEN2<=WREN AND DECOUT(2);
REGWEN3<=WREN AND DECOUT(3);
REGWEN4<=WREN AND DECOUT(4);
REGWEN5<=WREN AND DECOUT(5);
REGWEN6<=WREN AND DECOUT(6);
REGWEN7<=WREN AND DECOUT(7);
REGWEN8<=WREN AND DECOUT(8);
REGWEN9<=WREN AND DECOUT(9);
REGWEN10<=WREN AND DECOUT(10);
REGWEN11<=WREN AND DECOUT(11);
REGWEN12<=WREN AND DECOUT(12);
REGWEN13<=WREN AND DECOUT(13);
REGWEN14<=WREN AND DECOUT(14);
REGWEN15<=WREN AND DECOUT(15);
REGWEN16<=WREN AND DECOUT(16);
REGWEN17<=WREN AND DECOUT(17);
REGWEN18<=WREN AND DECOUT(18);
REGWEN19<=WREN AND DECOUT(19);
REGWEN20<=WREN AND DECOUT(20);
REGWEN21<=WREN AND DECOUT(21);
REGWEN22<=WREN AND DECOUT(22);
REGWEN23<=WREN AND DECOUT(23);
REGWEN24<=WREN AND DECOUT(24);
REGWEN25<=WREN AND DECOUT(25);
REGWEN26<=WREN AND DECOUT(26);
REGWEN27<=WREN AND DECOUT(27);
REGWEN28<=WREN AND DECOUT(28);
REGWEN29<=WREN AND DECOUT(29);
REGWEN30<=WREN AND DECOUT(30);
REGWEN31<=WREN AND DECOUT(31);


decoder : Decoder5x32 port map (Input=>AWR,
Output=>DECOUT
);