#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Mar 25 16:08:32 2025
# Process ID: 2504
# Current directory: E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.runs/synth_1
# Command line: vivado.exe -log cpu_top_soc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_top_soc.tcl
# Log file: E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.runs/synth_1/cpu_top_soc.vds
# Journal file: E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.runs/synth_1\vivado.jou
# Running On: DESKTOP-0D9DK5P, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 12, Host memory: 33854 MB
#-----------------------------------------------------------
source cpu_top_soc.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 437.277 ; gain = 164.957
Command: synth_design -top cpu_top_soc -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26284
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 884.336 ; gain = 422.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top_soc' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/cpu_top_soc.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/pc_reg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/pc_reg.v:2]
INFO: [Synth 8-6157] synthesizing module 'iF' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if.v:2]
INFO: [Synth 8-6155] done synthesizing module 'iF' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if.v:2]
INFO: [Synth 8-6157] synthesizing module 'if_id' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if_id.v:4]
INFO: [Synth 8-6157] synthesizing module 'dff_set_hold' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set_hold' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if_id.v:4]
INFO: [Synth 8-6157] synthesizing module 'id' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.v:3]
INFO: [Synth 8-226] default block is never used [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.v:43]
INFO: [Synth 8-226] default block is never used [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.v:71]
INFO: [Synth 8-6155] done synthesizing module 'id' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.v:3]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id_ex.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_set_hold__parameterized0' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set_hold__parameterized0' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_set_hold__parameterized1' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set_hold__parameterized1' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_set_hold__parameterized2' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
	Parameter DW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set_hold__parameterized2' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id_ex.v:2]
INFO: [Synth 8-6157] synthesizing module 'ex' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.v:3]
INFO: [Synth 8-226] default block is never used [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.v:101]
INFO: [Synth 8-226] default block is never used [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.v:159]
INFO: [Synth 8-6155] done synthesizing module 'ex' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.v:3]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_set' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v:2]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_set__parameterized0' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v:2]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set__parameterized0' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_set__parameterized1' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v:2]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set__parameterized1' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem.v:2]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem_wb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem_wb.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/writeback/wb.v:2]
INFO: [Synth 8-6155] done synthesizing module 'wb' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/writeback/wb.v:2]
INFO: [Synth 8-6157] synthesizing module 'control' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/control.v:1]
INFO: [Synth 8-6157] synthesizing module 'regs' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/regs.v:2]
INFO: [Synth 8-6155] done synthesizing module 'regs' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/regs.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'rom' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:2]
INFO: [Synth 8-6157] synthesizing module 'ram' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/RAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/RAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top_soc' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/cpu_top_soc.v:1]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port mem_addr_i[31] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[30] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[29] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[28] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[27] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[26] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[25] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[24] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[23] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[22] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[21] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[20] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[19] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[18] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[17] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[16] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[15] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr_i[14] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[19] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[18] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[17] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[16] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[15] in module ex is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.488 ; gain = 587.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.488 ; gain = 587.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.488 ; gain = 587.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
WARNING: [Synth 8-327] inferring latch for variable 'mem_data_o_reg' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.v:122]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1156.070 ; gain = 693.910
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 44    
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 48    
	   7 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 15    
	  10 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	  10 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 49    
	  10 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6851] RAM (u_ram/memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (u_ram/memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.469 ; gain = 829.309
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.469 ; gain = 829.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.469 ; gain = 829.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1291.469 ; gain = 829.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1291.469 ; gain = 829.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1291.469 ; gain = 829.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1291.469 ; gain = 829.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1291.469 ; gain = 829.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1291.469 ; gain = 829.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1291.469 ; gain = 829.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4122 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1291.469 ; gain = 829.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1291.469 ; gain = 829.309
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1291.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1344.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6ebec65
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1344.031 ; gain = 906.754
INFO: [Common 17-1381] The checkpoint 'E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.runs/synth_1/cpu_top_soc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_top_soc_utilization_synth.rpt -pb cpu_top_soc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 16:08:56 2025...
