Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: uart_rtl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_rtl.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_rtl"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : uart_rtl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Xilinx\14.1\UART_youtube\vhdl2_rtl.vhd" into library work
Parsing entity <tx_rtl>.
Parsing architecture <main> of entity <tx_rtl>.
Parsing VHDL file "C:\Xilinx\14.1\UART_youtube\split_rtl.vhd" into library work
Parsing entity <split_rtl>.
Parsing architecture <Behavioral> of entity <split_rtl>.
Parsing VHDL file "C:\Xilinx\14.1\UART_youtube\segment_rtl.vhd" into library work
Parsing entity <segment_rtl>.
Parsing architecture <Behavioral> of entity <segment_rtl>.
Parsing VHDL file "C:\Xilinx\14.1\UART_youtube\rx_rtl.vhd" into library work
Parsing entity <rx_rtl>.
Parsing architecture <main> of entity <rx_rtl>.
WARNING:HDLCompiler:1369 - "C:\Xilinx\14.1\UART_youtube\rx_rtl.vhd" Line 28: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "C:\Xilinx\14.1\UART_youtube\debouncer_rtl.vhd" into library work
Parsing entity <debouncer_rtl>.
Parsing architecture <Behavioral> of entity <debouncer_rtl>.
Parsing VHDL file "C:\Xilinx\14.1\UART_youtube\vhdl1_rtl.vhd" into library work
Parsing entity <uart_rtl>.
Parsing architecture <main> of entity <uart_rtl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <uart_rtl> (architecture <main>) from library <work>.

Elaborating entity <tx_rtl> (architecture <main>) from library <work>.

Elaborating entity <rx_rtl> (architecture <main>) from library <work>.

Elaborating entity <segment_rtl> (architecture <Behavioral>) from library <work>.

Elaborating entity <debouncer_rtl> (architecture <Behavioral>) from library <work>.

Elaborating entity <split_rtl> (architecture <Behavioral>) from library <work>.
WARNING:Xst:2972 - "C:\Xilinx\14.1\UART_youtube\vhdl1_rtl.vhd" line 76. All outputs of instance <c4> of block <debouncer_rtl> are unconnected in block <uart_rtl>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_rtl>.
    Related source file is "C:\Xilinx\14.1\UART_youtube\vhdl1_rtl.vhd".
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_12> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Xilinx\14.1\UART_youtube\vhdl1_rtl.vhd" line 76: Output port <o_switch> of the instance <c4> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_start>.
    Found 8-bit register for signal <ledg>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <uart_rtl> synthesized.

Synthesizing Unit <tx_rtl>.
    Related source file is "C:\Xilinx\14.1\UART_youtube\vhdl2_rtl.vhd".
    Found 1-bit register for signal <busy>.
    Found 10-bit register for signal <datafll>.
    Found 13-bit register for signal <prscl>.
    Found 1-bit register for signal <tx_line>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <tx_flg>.
    Found 13-bit adder for signal <prscl[12]_GND_5_o_add_2_OUT> created at line 43.
    Found 4-bit adder for signal <index[3]_GND_5_o_add_7_OUT> created at line 50.
    Found 1-bit 10-to-1 multiplexer for signal <index[3]_X_5_o_Mux_5_o> created at line 48.
    Found 13-bit comparator lessequal for signal <prscl[12]_PWR_5_o_LessThan_2_o> created at line 42
    Found 4-bit comparator lessequal for signal <index[3]_PWR_5_o_LessThan_7_o> created at line 49
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <tx_rtl> synthesized.

Synthesizing Unit <rx_rtl>.
    Related source file is "C:\Xilinx\14.1\UART_youtube\rx_rtl.vhd".
    Found 13-bit register for signal <prscl>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <rx_flg>.
    Found 10-bit register for signal <datafll>.
    Found 8-bit register for signal <data>.
    Found 4-bit register for signal <index>.
    Found 13-bit adder for signal <prscl[12]_GND_6_o_add_4_OUT> created at line 40.
    Found 4-bit adder for signal <index[3]_GND_6_o_add_8_OUT> created at line 46.
    Found 13-bit comparator lessequal for signal <prscl[12]_PWR_6_o_LessThan_4_o> created at line 39
    Found 4-bit comparator greater for signal <index[3]_PWR_6_o_LessThan_8_o> created at line 45
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <rx_rtl> synthesized.

Synthesizing Unit <segment_rtl>.
    Related source file is "C:\Xilinx\14.1\UART_youtube\segment_rtl.vhd".
    Summary:
	no macro.
Unit <segment_rtl> synthesized.

Synthesizing Unit <split_rtl>.
    Related source file is "C:\Xilinx\14.1\UART_youtube\split_rtl.vhd".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram>, simulation mismatch.
    Found 3x8-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 2-bit register for signal <count_r>.
    Found 8-bit register for signal <out_put>.
    Found 2-bit register for signal <flag>.
    Found finite state machine <FSM_0> for signal <flag>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <count_r[1]_GND_9_o_add_5_OUT> created at line 39.
    Found 2-bit comparator greater for signal <count_r[1]_PWR_10_o_LessThan_4_o> created at line 37
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <split_rtl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 3x8-bit single-port RAM                               : 1
# Adders/Subtractors                                   : 5
 13-bit adder                                          : 2
 2-bit adder                                           : 1
 4-bit adder                                           : 2
# Registers                                            : 17
 1-bit register                                        : 6
 10-bit register                                       : 2
 13-bit register                                       : 2
 2-bit register                                        : 1
 4-bit register                                        : 2
 8-bit register                                        : 4
# Comparators                                          : 5
 13-bit comparator lessequal                           : 2
 2-bit comparator greater                              : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 15
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 10
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <tx_flg> in Unit <c1> is equivalent to the following FF/Latch, which will be removed : <busy> 
INFO:Xst:2261 - The FF/Latch <rx_flg> in Unit <c2> is equivalent to the following FF/Latch, which will be removed : <busy> 
WARNING:Xst:1710 - FF/Latch <datafll_0> (without init value) has a constant value of 0 in block <c1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datafll_9> (without init value) has a constant value of 1 in block <c1>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <rx_rtl>.
The following registers are absorbed into counter <prscl>: 1 register on signal <prscl>.
Unit <rx_rtl> synthesized (advanced).

Synthesizing (advanced) Unit <split_rtl>.
INFO:Xst:3231 - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <count_r[1]_PWR_10_o_LessThan_4_o_0> | high     |
    |     addrA          | connected to signal <count_r>       |          |
    |     diA            | connected to signal <in_put>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <split_rtl> synthesized (advanced).

Synthesizing (advanced) Unit <tx_rtl>.
The following registers are absorbed into counter <prscl>: 1 register on signal <prscl>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <tx_rtl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 3x8-bit single-port distributed RAM                   : 1
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 1
 4-bit adder                                           : 1
# Counters                                             : 3
 13-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Comparators                                          : 5
 13-bit comparator lessequal                           : 2
 2-bit comparator greater                              : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 14
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 10
 4-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <datafll_0> (without init value) has a constant value of 0 in block <tx_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datafll_9> (without init value) has a constant value of 1 in block <tx_rtl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <tx_flg> in Unit <tx_rtl> is equivalent to the following FF/Latch, which will be removed : <busy> 
INFO:Xst:2261 - The FF/Latch <rx_flg> in Unit <rx_rtl> is equivalent to the following FF/Latch, which will be removed : <busy> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <c5/FSM_0> on signal <flag[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
-------------------

Optimizing unit <uart_rtl> ...

Optimizing unit <tx_rtl> ...

Optimizing unit <rx_rtl> ...

Optimizing unit <split_rtl> ...
WARNING:Xst:1293 - FF/Latch <flag_FSM_FFd1> has a constant value of 0 in block <split_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_put_0> (without init value) has a constant value of 0 in block <split_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_put_1> (without init value) has a constant value of 0 in block <split_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_put_2> (without init value) has a constant value of 0 in block <split_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_put_3> (without init value) has a constant value of 0 in block <split_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_put_4> (without init value) has a constant value of 0 in block <split_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_put_5> (without init value) has a constant value of 0 in block <split_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_put_6> (without init value) has a constant value of 0 in block <split_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_put_7> (without init value) has a constant value of 0 in block <split_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Mram_ram1> is unconnected in block <split_rtl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Mram_ram2> is unconnected in block <split_rtl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Mram_ram3> is unconnected in block <split_rtl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Mram_ram4> is unconnected in block <split_rtl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Mram_ram5> is unconnected in block <split_rtl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Mram_ram6> is unconnected in block <split_rtl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Mram_ram7> is unconnected in block <split_rtl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Mram_ram8> is unconnected in block <split_rtl>.
WARNING:Xst:2677 - Node <count_r_0> of sequential type is unconnected in block <split_rtl>.
WARNING:Xst:2677 - Node <count_r_1> of sequential type is unconnected in block <split_rtl>.
WARNING:Xst:2677 - Node <flag_FSM_FFd2> of sequential type is unconnected in block <split_rtl>.
WARNING:Xst:1710 - FF/Latch <tx_data_0> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_1> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_2> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_3> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_4> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_5> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_6> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_7> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1/datafll_8> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1/datafll_7> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1/datafll_6> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1/datafll_5> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1/datafll_4> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1/datafll_3> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1/datafll_2> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1/datafll_1> (without init value) has a constant value of 0 in block <uart_rtl>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_rtl, actual ratio is 1.
FlipFlop c1/tx_flg has been replicated 1 time(s)
FlipFlop c2/rx_flg has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart_rtl.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 179
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 24
#      LUT2                        : 6
#      LUT3                        : 6
#      LUT4                        : 41
#      LUT5                        : 8
#      LUT6                        : 39
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 67
#      FD                          : 41
#      FD_1                        : 8
#      FDE                         : 14
#      FDRE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 1
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              59  out of  11440     0%  
 Number of Slice LUTs:                  127  out of   5720     2%  
    Number used as Logic:               127  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    130
   Number with an unused Flip Flop:      71  out of    130    54%  
   Number with an unused LUT:             3  out of    130     2%  
   Number of fully used LUT-FF pairs:    56  out of    130    43%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  20  out of    200    10%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
c2/rx_flg                          | NONE(ledg_0)           | 8     |
clk_100                            | BUFGP                  | 59    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.821ns (Maximum Frequency: 207.426MHz)
   Minimum input arrival time before clock: 5.710ns
   Maximum output required time after clock: 8.613ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100'
  Clock period: 4.821ns (frequency: 207.426MHz)
  Total number of paths / destination ports: 1434 / 81
-------------------------------------------------------------------------
Delay:               4.821ns (Levels of Logic = 3)
  Source:            c2/prscl_4 (FF)
  Destination:       c2/data_7 (FF)
  Source Clock:      clk_100 rising
  Destination Clock: clk_100 rising

  Data Path: c2/prscl_4 to c2/data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.259  c2/prscl_4 (c2/prscl_4)
     LUT6:I0->O            8   0.254   1.172  c2/GND_6_o_prscl[12]_equal_7_o<12>2 (c2/GND_6_o_prscl[12]_equal_7_o<12>1)
     LUT6:I3->O            8   0.235   1.052  c2/_n009121 (c2/_n00912)
     LUT4:I2->O            1   0.250   0.000  c2/data_7_rstpot (c2/data_7_rstpot)
     FD:D                      0.074          c2/data_7
    ----------------------------------------
    Total                      4.821ns (1.338ns logic, 3.483ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100'
  Total number of paths / destination ports: 43 / 30
-------------------------------------------------------------------------
Offset:              5.710ns (Levels of Logic = 4)
  Source:            uart_rxd (PAD)
  Destination:       c2/prscl_0 (FF)
  Destination Clock: clk_100 rising

  Data Path: uart_rxd to c2/prscl_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.328   1.557  uart_rxd_IBUF (uart_rxd_IBUF)
     LUT5:I0->O            1   0.254   0.910  c2/_n00752_SW1 (N11)
     LUT6:I3->O           13   0.235   1.098  c2/_n00753 (c2/_n0075)
     LUT4:I3->O            1   0.254   0.000  c2/prscl_0_rstpot (c2/prscl_0_rstpot)
     FD:D                      0.074          c2/prscl_0
    ----------------------------------------
    Total                      5.710ns (2.145ns logic, 3.565ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c2/rx_flg'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            ledg_7 (FF)
  Destination:       ledg<7> (PAD)
  Source Clock:      c2/rx_flg falling

  Data Path: ledg_7 to ledg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.525   0.681  ledg_7 (ledg_7)
     OBUF:I->O                 2.912          ledg_7_OBUF (ledg<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100'
  Total number of paths / destination ports: 124 / 8
-------------------------------------------------------------------------
Offset:              8.613ns (Levels of Logic = 4)
  Source:            c2/data_3 (FF)
  Destination:       segs<4> (PAD)
  Source Clock:      clk_100 rising

  Data Path: c2/data_3 to segs<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.525   1.469  c2/data_3 (c2/data_3)
     LUT5:I0->O            6   0.254   1.152  c3/segs<1>11 (c3/segs<1>1)
     LUT4:I0->O            1   0.254   1.112  c3/segs<4>1 (c3/segs<4>)
     LUT5:I0->O            1   0.254   0.681  c3/segs<4>3 (segs_4_OBUF)
     OBUF:I->O                 2.912          segs_4_OBUF (segs<4>)
    ----------------------------------------
    Total                      8.613ns (4.199ns logic, 4.414ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock c2/rx_flg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |         |         |    1.637|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    4.821|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.19 secs
 
--> 

Total memory usage is 4499484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :    7 (   0 filtered)

