Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 14 22:50:29 2023
| Host         : COJTHW108 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file kadai3_timing_summary_routed.rpt -pb kadai3_timing_summary_routed.pb -rpx kadai3_timing_summary_routed.rpx -warn_on_violation
| Design       : kadai3
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  99          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (99)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (356)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (99)
-------------------------
 There are 99 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (356)
--------------------------------------------------
 There are 356 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  375          inf        0.000                      0                  375           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           375 Endpoints
Min Delay           375 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fifo1/DOUT_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_12_15/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.271ns  (logic 2.360ns (28.534%)  route 5.911ns (71.466%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  u_fifo1/DOUT_reg[12]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_fifo1/DOUT_reg[12]/Q
                         net (fo=23, routed)          2.024     2.502    u_fifo1/mDOUT[12]
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.295     2.797 r  u_fifo1/MEM_reg_0_7_6_11_i_43/O
                         net (fo=4, routed)           1.247     4.044    u_fifo1/ml/S28
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.152     4.196 r  u_fifo1/MEM_reg_0_7_6_11_i_28/O
                         net (fo=2, routed)           1.236     5.432    u_fifo1/C48
    SLICE_X6Y16          LUT3 (Prop_lut3_I1_O)        0.348     5.780 r  u_fifo1/MEM_reg_0_7_6_11_i_14/O
                         net (fo=2, routed)           0.461     6.241    u_fifo1/C69
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.153     6.394 r  u_fifo1/MEM_reg_0_7_6_11_i_3/O
                         net (fo=1, routed)           0.468     6.862    u_fifo1/ml/S7A
    SLICE_X4Y16          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.611     7.473 r  u_fifo1/MEM_reg_0_7_6_11_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.473    u_fifo1/MEM_reg_0_7_6_11_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.796 r  u_fifo1/MEM_reg_0_7_12_15_i_1/O[1]
                         net (fo=1, routed)           0.475     8.271    u_fifo2/MEM_reg_0_7_12_15/DIA1
    SLICE_X4Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo1/DOUT_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_12_15/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.237ns  (logic 2.276ns (27.631%)  route 5.961ns (72.369%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  u_fifo1/DOUT_reg[12]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_fifo1/DOUT_reg[12]/Q
                         net (fo=23, routed)          2.024     2.502    u_fifo1/mDOUT[12]
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.295     2.797 r  u_fifo1/MEM_reg_0_7_6_11_i_43/O
                         net (fo=4, routed)           1.247     4.044    u_fifo1/ml/S28
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.152     4.196 r  u_fifo1/MEM_reg_0_7_6_11_i_28/O
                         net (fo=2, routed)           1.236     5.432    u_fifo1/C48
    SLICE_X6Y16          LUT3 (Prop_lut3_I1_O)        0.348     5.780 r  u_fifo1/MEM_reg_0_7_6_11_i_14/O
                         net (fo=2, routed)           0.461     6.241    u_fifo1/C69
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.153     6.394 r  u_fifo1/MEM_reg_0_7_6_11_i_3/O
                         net (fo=1, routed)           0.468     6.862    u_fifo1/ml/S7A
    SLICE_X4Y16          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.611     7.473 r  u_fifo1/MEM_reg_0_7_6_11_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.473    u_fifo1/MEM_reg_0_7_6_11_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.712 r  u_fifo1/MEM_reg_0_7_12_15_i_1/O[2]
                         net (fo=1, routed)           0.525     8.237    u_fifo2/MEM_reg_0_7_12_15/DIB0
    SLICE_X4Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo1/DOUT_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_6_11/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.175ns  (logic 2.080ns (25.444%)  route 6.095ns (74.556%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT2=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  u_fifo1/DOUT_reg[12]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_fifo1/DOUT_reg[12]/Q
                         net (fo=23, routed)          2.024     2.502    u_fifo1/mDOUT[12]
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.295     2.797 r  u_fifo1/MEM_reg_0_7_6_11_i_43/O
                         net (fo=4, routed)           1.247     4.044    u_fifo1/ml/S28
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.152     4.196 r  u_fifo1/MEM_reg_0_7_6_11_i_28/O
                         net (fo=2, routed)           1.236     5.432    u_fifo1/C48
    SLICE_X6Y16          LUT3 (Prop_lut3_I1_O)        0.348     5.780 r  u_fifo1/MEM_reg_0_7_6_11_i_14/O
                         net (fo=2, routed)           0.461     6.241    u_fifo1/C69
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.153     6.394 r  u_fifo1/MEM_reg_0_7_6_11_i_3/O
                         net (fo=1, routed)           0.468     6.862    u_fifo1/ml/S7A
    SLICE_X4Y16          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.654     7.516 r  u_fifo1/MEM_reg_0_7_6_11_i_1/O[3]
                         net (fo=1, routed)           0.659     8.175    u_fifo2/MEM_reg_0_7_6_11/DIC1
    SLICE_X2Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo1/DOUT_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_12_15/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.165ns  (logic 2.256ns (27.629%)  route 5.909ns (72.371%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  u_fifo1/DOUT_reg[12]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_fifo1/DOUT_reg[12]/Q
                         net (fo=23, routed)          2.024     2.502    u_fifo1/mDOUT[12]
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.295     2.797 r  u_fifo1/MEM_reg_0_7_6_11_i_43/O
                         net (fo=4, routed)           1.247     4.044    u_fifo1/ml/S28
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.152     4.196 r  u_fifo1/MEM_reg_0_7_6_11_i_28/O
                         net (fo=2, routed)           1.236     5.432    u_fifo1/C48
    SLICE_X6Y16          LUT3 (Prop_lut3_I1_O)        0.348     5.780 r  u_fifo1/MEM_reg_0_7_6_11_i_14/O
                         net (fo=2, routed)           0.461     6.241    u_fifo1/C69
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.153     6.394 r  u_fifo1/MEM_reg_0_7_6_11_i_3/O
                         net (fo=1, routed)           0.468     6.862    u_fifo1/ml/S7A
    SLICE_X4Y16          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.611     7.473 r  u_fifo1/MEM_reg_0_7_6_11_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.473    u_fifo1/MEM_reg_0_7_6_11_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.692 r  u_fifo1/MEM_reg_0_7_12_15_i_1/O[0]
                         net (fo=1, routed)           0.473     8.165    u_fifo2/MEM_reg_0_7_12_15/DIA0
    SLICE_X4Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo1/DOUT_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_12_15/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.124ns  (logic 2.352ns (28.951%)  route 5.772ns (71.049%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  u_fifo1/DOUT_reg[12]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_fifo1/DOUT_reg[12]/Q
                         net (fo=23, routed)          2.024     2.502    u_fifo1/mDOUT[12]
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.295     2.797 r  u_fifo1/MEM_reg_0_7_6_11_i_43/O
                         net (fo=4, routed)           1.247     4.044    u_fifo1/ml/S28
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.152     4.196 r  u_fifo1/MEM_reg_0_7_6_11_i_28/O
                         net (fo=2, routed)           1.236     5.432    u_fifo1/C48
    SLICE_X6Y16          LUT3 (Prop_lut3_I1_O)        0.348     5.780 r  u_fifo1/MEM_reg_0_7_6_11_i_14/O
                         net (fo=2, routed)           0.461     6.241    u_fifo1/C69
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.153     6.394 r  u_fifo1/MEM_reg_0_7_6_11_i_3/O
                         net (fo=1, routed)           0.468     6.862    u_fifo1/ml/S7A
    SLICE_X4Y16          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.611     7.473 r  u_fifo1/MEM_reg_0_7_6_11_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.473    u_fifo1/MEM_reg_0_7_6_11_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.788 r  u_fifo1/MEM_reg_0_7_12_15_i_1/O[3]
                         net (fo=1, routed)           0.336     8.124    u_fifo2/MEM_reg_0_7_12_15/DIB1
    SLICE_X4Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo1/DOUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_6_11/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 1.872ns (26.510%)  route 5.189ns (73.490%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  u_fifo1/DOUT_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_fifo1/DOUT_reg[0]/Q
                         net (fo=15, routed)          1.470     1.948    u_fifo1/mDOUT[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I3_O)        0.295     2.243 r  u_fifo1/MEM_reg_0_7_0_5_i_37/O
                         net (fo=2, routed)           1.000     3.243    u_fifo1/ml/S15
    SLICE_X2Y15          LUT3 (Prop_lut3_I2_O)        0.124     3.367 r  u_fifo1/MEM_reg_0_7_0_5_i_29/O
                         net (fo=3, routed)           0.822     4.189    u_fifo1/C45
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     4.313 r  u_fifo1/MEM_reg_0_7_0_5_i_21/O
                         net (fo=2, routed)           0.640     4.953    u_fifo1/S0__0
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.124     5.077 r  u_fifo1/MEM_reg_0_7_0_5_i_11/O
                         net (fo=1, routed)           0.617     5.693    u_fifo1/ml/S76
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.097 r  u_fifo1/MEM_reg_0_7_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.097    u_fifo1/MEM_reg_0_7_0_5_i_6_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.420 r  u_fifo1/MEM_reg_0_7_6_11_i_1/O[1]
                         net (fo=1, routed)           0.641     7.061    u_fifo2/MEM_reg_0_7_6_11/DIB1
    SLICE_X2Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo1/DOUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_6_11/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.979ns  (logic 1.768ns (25.333%)  route 5.211ns (74.667%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  u_fifo1/DOUT_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_fifo1/DOUT_reg[0]/Q
                         net (fo=15, routed)          1.470     1.948    u_fifo1/mDOUT[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I3_O)        0.295     2.243 r  u_fifo1/MEM_reg_0_7_0_5_i_37/O
                         net (fo=2, routed)           1.000     3.243    u_fifo1/ml/S15
    SLICE_X2Y15          LUT3 (Prop_lut3_I2_O)        0.124     3.367 r  u_fifo1/MEM_reg_0_7_0_5_i_29/O
                         net (fo=3, routed)           0.822     4.189    u_fifo1/C45
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     4.313 r  u_fifo1/MEM_reg_0_7_0_5_i_21/O
                         net (fo=2, routed)           0.640     4.953    u_fifo1/S0__0
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.124     5.077 r  u_fifo1/MEM_reg_0_7_0_5_i_11/O
                         net (fo=1, routed)           0.617     5.693    u_fifo1/ml/S76
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.097 r  u_fifo1/MEM_reg_0_7_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.097    u_fifo1/MEM_reg_0_7_0_5_i_6_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.316 r  u_fifo1/MEM_reg_0_7_6_11_i_1/O[0]
                         net (fo=1, routed)           0.663     6.979    u_fifo2/MEM_reg_0_7_6_11/DIB0
    SLICE_X2Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo1/DOUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_6_11/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.976ns  (logic 1.788ns (25.630%)  route 5.188ns (74.370%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  u_fifo1/DOUT_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_fifo1/DOUT_reg[0]/Q
                         net (fo=15, routed)          1.470     1.948    u_fifo1/mDOUT[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I3_O)        0.295     2.243 r  u_fifo1/MEM_reg_0_7_0_5_i_37/O
                         net (fo=2, routed)           1.000     3.243    u_fifo1/ml/S15
    SLICE_X2Y15          LUT3 (Prop_lut3_I2_O)        0.124     3.367 r  u_fifo1/MEM_reg_0_7_0_5_i_29/O
                         net (fo=3, routed)           0.822     4.189    u_fifo1/C45
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     4.313 r  u_fifo1/MEM_reg_0_7_0_5_i_21/O
                         net (fo=2, routed)           0.640     4.953    u_fifo1/S0__0
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.124     5.077 r  u_fifo1/MEM_reg_0_7_0_5_i_11/O
                         net (fo=1, routed)           0.617     5.693    u_fifo1/ml/S76
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.097 r  u_fifo1/MEM_reg_0_7_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.097    u_fifo1/MEM_reg_0_7_0_5_i_6_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.336 r  u_fifo1/MEM_reg_0_7_6_11_i_1/O[2]
                         net (fo=1, routed)           0.640     6.976    u_fifo2/MEM_reg_0_7_6_11/DIC0
    SLICE_X2Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo1/DOUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_6_11/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.849ns  (logic 1.592ns (23.245%)  route 5.257ns (76.755%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  u_fifo1/DOUT_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_fifo1/DOUT_reg[0]/Q
                         net (fo=15, routed)          1.470     1.948    u_fifo1/mDOUT[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I3_O)        0.295     2.243 r  u_fifo1/MEM_reg_0_7_0_5_i_37/O
                         net (fo=2, routed)           1.000     3.243    u_fifo1/ml/S15
    SLICE_X2Y15          LUT3 (Prop_lut3_I2_O)        0.124     3.367 r  u_fifo1/MEM_reg_0_7_0_5_i_29/O
                         net (fo=3, routed)           0.822     4.189    u_fifo1/C45
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     4.313 r  u_fifo1/MEM_reg_0_7_0_5_i_21/O
                         net (fo=2, routed)           0.640     4.953    u_fifo1/S0__0
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.124     5.077 r  u_fifo1/MEM_reg_0_7_0_5_i_11/O
                         net (fo=1, routed)           0.617     5.693    u_fifo1/ml/S76
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     6.140 r  u_fifo1/MEM_reg_0_7_0_5_i_6/O[3]
                         net (fo=1, routed)           0.708     6.849    u_fifo2/MEM_reg_0_7_6_11/DIA1
    SLICE_X2Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo1/DOUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_6_11/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.704ns  (logic 1.820ns (27.146%)  route 4.884ns (72.854%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  u_fifo1/DOUT_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_fifo1/DOUT_reg[0]/Q
                         net (fo=15, routed)          1.470     1.948    u_fifo1/mDOUT[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I3_O)        0.295     2.243 r  u_fifo1/MEM_reg_0_7_0_5_i_37/O
                         net (fo=2, routed)           1.000     3.243    u_fifo1/ml/S15
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.152     3.395 r  u_fifo1/MEM_reg_0_7_0_5_i_23/O
                         net (fo=4, routed)           1.157     4.552    u_fifo1/S45
    SLICE_X5Y15          LUT5 (Prop_lut5_I1_O)        0.348     4.900 r  u_fifo1/MEM_reg_0_7_0_5_i_12/O
                         net (fo=1, routed)           0.404     5.304    u_fifo1/ml/S75
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     5.851 r  u_fifo1/MEM_reg_0_7_0_5_i_6/O[2]
                         net (fo=1, routed)           0.853     6.704    u_fifo2/MEM_reg_0_7_6_11/DIA0
    SLICE_X2Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fifo1/FULL_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo1/WPTR_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (59.102%)  route 0.129ns (40.898%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  u_fifo1/FULL_reg/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_fifo1/FULL_reg/Q
                         net (fo=6, routed)           0.129     0.270    u_fifo1/FULL_OBUF
    SLICE_X0Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.315 r  u_fifo1/WPTR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.315    u_fifo1/WPTR[0]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  u_fifo1/WPTR_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo1/RPTR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo1/RPTR_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  u_fifo1/RPTR_reg[0]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_fifo1/RPTR_reg[0]/Q
                         net (fo=24, routed)          0.118     0.282    u_fifo1/RPTR[0]
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.045     0.327 r  u_fifo1/RPTR[1]_i_1/O
                         net (fo=1, routed)           0.000     0.327    u_fifo1/RPTR[1]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  u_fifo1/RPTR_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo1/RPTR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo1/RPTR_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.213ns (64.446%)  route 0.118ns (35.554%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  u_fifo1/RPTR_reg[0]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_fifo1/RPTR_reg[0]/Q
                         net (fo=24, routed)          0.118     0.282    u_fifo1/RPTR[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I0_O)        0.049     0.331 r  u_fifo1/RPTR[2]_i_1/O
                         net (fo=1, routed)           0.000     0.331    u_fifo1/RPTR[2]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  u_fifo1/RPTR_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo2/WPTR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_6_11/RAMA/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.128ns (38.693%)  route 0.203ns (61.307%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  u_fifo2/WPTR_reg[2]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_fifo2/WPTR_reg[2]/Q
                         net (fo=29, routed)          0.203     0.331    u_fifo2/MEM_reg_0_7_6_11/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo2/WPTR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_6_11/RAMA_D1/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.128ns (38.693%)  route 0.203ns (61.307%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  u_fifo2/WPTR_reg[2]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_fifo2/WPTR_reg[2]/Q
                         net (fo=29, routed)          0.203     0.331    u_fifo2/MEM_reg_0_7_6_11/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo2/WPTR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_6_11/RAMB/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.128ns (38.693%)  route 0.203ns (61.307%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  u_fifo2/WPTR_reg[2]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_fifo2/WPTR_reg[2]/Q
                         net (fo=29, routed)          0.203     0.331    u_fifo2/MEM_reg_0_7_6_11/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo2/WPTR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_6_11/RAMB_D1/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.128ns (38.693%)  route 0.203ns (61.307%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  u_fifo2/WPTR_reg[2]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_fifo2/WPTR_reg[2]/Q
                         net (fo=29, routed)          0.203     0.331    u_fifo2/MEM_reg_0_7_6_11/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo2/WPTR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_6_11/RAMC/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.128ns (38.693%)  route 0.203ns (61.307%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  u_fifo2/WPTR_reg[2]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_fifo2/WPTR_reg[2]/Q
                         net (fo=29, routed)          0.203     0.331    u_fifo2/MEM_reg_0_7_6_11/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo2/WPTR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_6_11/RAMC_D1/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.128ns (38.693%)  route 0.203ns (61.307%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  u_fifo2/WPTR_reg[2]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_fifo2/WPTR_reg[2]/Q
                         net (fo=29, routed)          0.203     0.331    u_fifo2/MEM_reg_0_7_6_11/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  u_fifo2/MEM_reg_0_7_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo2/WPTR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo2/MEM_reg_0_7_6_11/RAMD/ADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.128ns (38.693%)  route 0.203ns (61.307%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  u_fifo2/WPTR_reg[2]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_fifo2/WPTR_reg[2]/Q
                         net (fo=29, routed)          0.203     0.331    u_fifo2/MEM_reg_0_7_6_11/ADDRD2
    SLICE_X2Y19          RAMS32                                       r  u_fifo2/MEM_reg_0_7_6_11/RAMD/ADR2
  -------------------------------------------------------------------    -------------------





