\BOOKMARK [0][-]{chapter*.2}{List of Figures}{}% 1
\BOOKMARK [0][-]{chapter*.3}{List of Tables}{}% 2
\BOOKMARK [0][-]{section*.5}{Acronyms}{}% 3
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 4
\BOOKMARK [0][-]{chapter.2}{System Model}{}% 5
\BOOKMARK [1][-]{section.2.1}{LTE}{chapter.2}% 6
\BOOKMARK [1][-]{section.2.2}{LTE Waveform Processing}{chapter.2}% 7
\BOOKMARK [2][-]{subsection.2.2.1}{Transmission}{section.2.2}% 8
\BOOKMARK [2][-]{subsection.2.2.2}{Reception}{section.2.2}% 9
\BOOKMARK [2][-]{subsection.2.2.3}{Antenna}{section.2.2}% 10
\BOOKMARK [0][-]{chapter.3}{Channel Estimation}{}% 11
\BOOKMARK [1][-]{section.3.1}{OFDM}{chapter.3}% 12
\BOOKMARK [2][-]{subsection.3.1.1}{Cyclic Prefix}{section.3.1}% 13
\BOOKMARK [2][-]{subsection.3.1.2}{Pilot assisted channel estimation}{section.3.1}% 14
\BOOKMARK [1][-]{section.3.2}{MIMO Channel Estimation}{chapter.3}% 15
\BOOKMARK [2][-]{subsection.3.2.1}{Maximum Ratio Combiner}{section.3.2}% 16
\BOOKMARK [2][-]{subsection.3.2.2}{Zero Forcing}{section.3.2}% 17
\BOOKMARK [2][-]{subsection.3.2.3}{MMSE}{section.3.2}% 18
\BOOKMARK [0][-]{chapter.4}{Potential Hardware Setups}{}% 19
\BOOKMARK [1][-]{section.4.1}{Software Defined Radios USRP}{chapter.4}% 20
\BOOKMARK [2][-]{subsection.4.1.1}{PCIe-8371}{section.4.1}% 21
\BOOKMARK [2][-]{subsection.4.1.2}{Host}{section.4.1}% 22
\BOOKMARK [1][-]{section.4.2}{MIMO Application Framework \(MIMO AFW\)}{chapter.4}% 23
\BOOKMARK [2][-]{subsection.4.2.1}{USRP 2940}{section.4.2}% 24
\BOOKMARK [2][-]{subsection.4.2.2}{PXIe-7976}{section.4.2}% 25
\BOOKMARK [2][-]{subsection.4.2.3}{CDA-2990}{section.4.2}% 26
\BOOKMARK [2][-]{subsection.4.2.4}{CPS-8910}{section.4.2}% 27
\BOOKMARK [2][-]{subsection.4.2.5}{PXIe-1085}{section.4.2}% 28
\BOOKMARK [2][-]{subsection.4.2.6}{PXIe-6674T}{section.4.2}% 29
\BOOKMARK [2][-]{subsection.4.2.7}{PXIe-8135}{section.4.2}% 30
\BOOKMARK [2][-]{subsection.4.2.8}{Implementation Advantages and Disadvantages}{section.4.2}% 31
\BOOKMARK [1][-]{section.4.3}{LTE Application Framework}{chapter.4}% 32
\BOOKMARK [2][-]{subsection.4.3.1}{Hardware Requirements}{section.4.3}% 33
\BOOKMARK [2][-]{subsection.4.3.2}{Software Requirements}{section.4.3}% 34
\BOOKMARK [2][-]{subsection.4.3.3}{Implementation Advantages and Disadvantages}{section.4.3}% 35
\BOOKMARK [0][-]{chapter.5}{Experimantal Setup}{}% 36
\BOOKMARK [1][-]{section.5.1}{LTE Application Framework}{chapter.5}% 37
\BOOKMARK [1][-]{section.5.2}{Application Example}{chapter.5}% 38
\BOOKMARK [0][-]{chapter.6}{Results}{}% 39
\BOOKMARK [1][-]{section.6.1}{Data Loss}{chapter.6}% 40
\BOOKMARK [0][-]{chapter.7}{Conclusion and Outlook}{}% 41
\BOOKMARK [1][-]{section.7.1}{FPGA File Port}{chapter.7}% 42
\BOOKMARK [1][-]{section.7.2}{Experiment with structured Channel}{chapter.7}% 43
\BOOKMARK [0][-]{appendix.A}{Schematic Octoclock}{}% 44
\BOOKMARK [0][-]{appendix.B}{Troubleshooting}{}% 45
\BOOKMARK [1][-]{section.B.1}{Boot Order}{appendix.B}% 46
\BOOKMARK [1][-]{section.B.2}{Synchronisation of the USRPs}{appendix.B}% 47
\BOOKMARK [0][-]{appendix.C}{Bibliography}{}% 48
