# Copyright 2011-2021 IBM Corporation
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
---
- Name: category
  Description: String indicating if the instruction the instruction category
  Default: "Unknown"
  Values:
    ADD_V0: "B"
    ADDO_V0: "B"
    ADDx_V0: "B"
    ADDOx_V0: "B"
    ADDC_V0: "B"
    ADDCO_V0: "B"
    ADDCx_V0: "B"
    ADDCOx_V0: "B"
    ADDE_V0: "B"
    ADDEO_V0: "B"
    ADDEx_V0: "B"
    ADDEOx_V0: "B"
    ADDG6S_V0: "BCDA"
    ADDI_V0: "B"
    ADDI_V1: "B"
    ADDIC_V0: "B"
    ADDICx_V0: "B"
    ADDIS_V0: "B"
    ADDIS_V1: "B"
    ADDME_V0: "B"
    ADDMEO_V0: "B"
    ADDMEx_V0: "B"
    ADDMEOx_V0: "B"
    ADDZE_V0: "B"
    ADDZEO_V0: "B"
    ADDZEx_V0: "B"
    ADDZEOx_V0: "B"
    AND_V0: "B"
    ANDx_V0: "B"
    ANDC_V0: "B"
    ANDCx_V0: "B"
    ANDIx_V0: "B"
    ANDISx_V0: "B"
    B_V0: "B"
    BL_V0: "B"
    BA_V0: "B"
    BLA_V0: "B"
    BC_V0: "B"
    BCL_V0: "B"
    BCA_V0: "B"
    BCLA_V0: "B"
    BCCTR_V0: "B"
    BCCTRL_V0: "B"
    BCLR_V0: "B"
    BCLRL_V0: "B"
    BPERMD_V0: "64"
    CBCDTD_V0: "BCDA"
    CDTBCD_V0: "BCDA"
    CMP_V0: "B"
    CMPB_V0: "B"
    CMPI_V0: "B"
    CMPL_V0: "B"
    CMPLI_V0: "B"
    CNTLZD_V0: "64"
    CNTLZDx_V0: "64"
    CNTLZW_V0: "B"
    CNTLZWx_V0: "B"
    CRAND_V0: "B"
    CRANDC_V0: "B"
    CREQV_V0: "B"
    CRNAND_V0: "B"
    CRNOR_V0: "B"
    CROR_V0: "B"
    CRORC_V0: "B"
    CRXOR_V0: "B"
    DADD_V0: "DFP"
    DADDx_V0: "DFP"
    DADDQ_V0: "DFP"
    DADDQx_V0: "DFP"
    DCBF_V0: "B"
    DCBST_V0: "B"
    DCBT_V0: "B"
    DCBT_V1: "B"
    DCBTST_V0: "B"
    DCBZ_V0: "B"
    DCBZ_V1: "B"
    DCFFIX_V0: "DFP"
    DCFFIXx_V0: "DFP"
    DCFFIXQ_V0: "DFP"
    DCFFIXQx_V0: "DFP"
    DCMPO_V0: "DFP"
    DCMPOQ_V0: "DFP"
    DCMPU_V0: "DFP"
    DCMPUQ_V0: "DFP"
    DCTDP_V0: "DFP"
    DCTDPx_V0: "DFP"
    DCTFIX_V0: "DFP"
    DCTFIXx_V0: "DFP"
    DCTFIXQ_V0: "DFP"
    DCTFIXQx_V0: "DFP"
    DCTQPQ_V0: "DFP"
    DCTQPQx_V0: "DFP"
    DDEDPD_V0: "DFP"
    DDEDPDx_V0: "DFP"
    DDEDPDQ_V0: "DFP"
    DDEDPDQx_V0: "DFP"
    DDIV_V0: "DFP"
    DDIVx_V0: "DFP"
    DDIVQ_V0: "DFP"
    DDIVQx_V0: "DFP"
    DENBCD_V0: "DFP"
    DENBCDx_V0: "DFP"
    DENBCDQ_V0: "DFP"
    DENBCDQx_V0: "DFP"
    DIEX_V0: "DFP"
    DIEXx_V0: "DFP"
    DIEXQ_V0: "DFP"
    DIEXQx_V0: "DFP"
    DIVD_V0: "64"
    DIVDO_V0: "64"
    DIVDx_V0: "64"
    DIVDOx_V0: "64"
    DIVDE_V0: "64"
    DIVDEO_V0: "64"
    DIVDEx_V0: "64"
    DIVDEOx_V0: "64"
    DIVDEU_V0: "64"
    DIVDEUO_V0: "64"
    DIVDEUx_V0: "64"
    DIVDEUOx_V0: "64"
    DIVDU_V0: "64"
    DIVDUO_V0: "64"
    DIVDUx_V0: "64"
    DIVDUOx_V0: "64"
    DIVW_V0: "B"
    DIVWO_V0: "B"
    DIVWx_V0: "B"
    DIVWOx_V0: "B"
    DIVWE_V0: "B"
    DIVWEO_V0: "B"
    DIVWEx_V0: "B"
    DIVWEOx_V0: "B"
    DIVWEU_V0: "B"
    DIVWEUO_V0: "B"
    DIVWEUx_V0: "B"
    DIVWEUOx_V0: "B"
    DIVWU_V0: "B"
    DIVWUO_V0: "B"
    DIVWUx_V0: "B"
    DIVWUOx_V0: "B"
    DLMZB_V0: "LMV"
    DLMZBx_V0: "LMV"
    DMUL_V0: "DFP"
    DMULx_V0: "DFP"
    DMULQ_V0: "DFP"
    DMULQx_V0: "DFP"
    DOZE_V0: "S"
    DQUA_V0: "DFP"
    DQUAx_V0: "DFP"
    DQUAI_V0: "DFP"
    DQUAIx_V0: "DFP"
    DQUAIQ_V0: "DFP"
    DQUAIQx_V0: "DFP"
    DQUAQ_V0: "DFP"
    DQUAQx_V0: "DFP"
    DRDPQ_V0: "DFP"
    DRDPQx_V0: "DFP"
    DRINTN_V0: "DFP"
    DRINTNx_V0: "DFP"
    DRINTNQ_V0: "DFP"
    DRINTNQx_V0: "DFP"
    DRINTX_V0: "DFP"
    DRINTXx_V0: "DFP"
    DRINTXQ_V0: "DFP"
    DRINTXQx_V0: "DFP"
    DRRND_V0: "DFP"
    DRRNDx_V0: "DFP"
    DRRNDQ_V0: "DFP"
    DRRNDQx_V0: "DFP"
    DRSP_V0: "DFP"
    DRSPx_V0: "DFP"
    DSCLI_V0: "DFP"
    DSCLIx_V0: "DFP"
    DSCLIQ_V0: "DFP"
    DSCLIQx_V0: "DFP"
    DSCRI_V0: "DFP"
    DSCRIx_V0: "DFP"
    DSCRIQ_V0: "DFP"
    DSCRIQx_V0: "DFP"
    DSN_V0: "DS"
    DSUB_V0: "DFP"
    DSUBx_V0: "DFP"
    DSUBQ_V0: "DFP"
    DSUBQx_V0: "DFP"
    DTSTDC_V0: "DFP"
    DTSTDCQ_V0: "DFP"
    DTSTDG_V0: "DFP"
    DTSTDGQ_V0: "DFP"
    DTSTEX_V0: "DFP"
    DTSTEXQ_V0: "DFP"
    DTSTSF_V0: "DFP"
    DTSTSFQ_V0: "DFP"
    DXEX_V0: "DFP"
    DXEXx_V0: "DFP"
    DXEXQ_V0: "DFP"
    DXEXQx_V0: "DFP"
    ECIWX_V0: "EC"
    ECOWX_V0: "EC"
    EIEIO_V0: "S"
    EQV_V0: "B"
    EQVx_V0: "B"
    EXTSB_V0: "B"
    EXTSBx_V0: "B"
    EXTSH_V0: "B"
    EXTSHx_V0: "B"
    EXTSW_V0: "64"
    EXTSWx_V0: "64"
    FABS_V0: "FP[R]"
    FABSx_V0: "FP[R]"
    FADD_V0: "FP[R]"
    FADDx_V0: "FP[R]"
    FADDS_V0: "FP[R]"
    FADDSx_V0: "FP[R]"
    FCFID_V0: "FP[R]"
    FCFIDx_V0: "FP[R]"
    FCFIDS_V0: "FP"
    FCFIDSx_V0: "FP"
    FCFIDU_V0: "FP"
    FCFIDUx_V0: "FP"
    FCFIDUS_V0: "FP"
    FCFIDUSx_V0: "FP"
    FCMPO_V0: "FP"
    FCMPU_V0: "FP"
    FCPSGN_V0: "FP[R]"
    FCPSGNx_V0: "FP[R]"
    FCTID_V0: "FP[R]"
    FCTIDx_V0: "FP[R]"
    FCTIDU_V0: "FP"
    FCTIDUx_V0: "FP"
    FCTIDUZ_V0: "FP"
    FCTIDUZx_V0: "FP"
    FCTIDZ_V0: "FP[R]"
    FCTIDZx_V0: "FP[R]"
    FCTIW_V0: "FP[R]"
    FCTIWx_V0: "FP[R]"
    FCTIWU_V0: "FP"
    FCTIWUx_V0: "FP"
    FCTIWUZ_V0: "FP"
    FCTIWUZx_V0: "FP"
    FCTIWZ_V0: "FP[R]"
    FCTIWZx_V0: "FP[R]"
    FDIV_V0: "FP[R]"
    FDIVx_V0: "FP[R]"
    FDIVS_V0: "FP[R]"
    FDIVSx_V0: "FP[R]"
    FMADD_V0: "FP[R]"
    FMADDx_V0: "FP[R]"
    FMADDS_V0: "FP[R]"
    FMADDSx_V0: "FP[R]"
    FMR_V0: "FP[R]"
    FMRx_V0: "FP[R]"
    FMSUB_V0: "FP[R]"
    FMSUBx_V0: "FP[R]"
    FMSUBS_V0: "FP[R]"
    FMSUBSx_V0: "FP[R]"
    FMUL_V0: "FP[R]"
    FMULx_V0: "FP[R]"
    FMULS_V0: "FP[R]"
    FMULSx_V0: "FP[R]"
    FNABS_V0: "FP[R]"
    FNABSx_V0: "FP[R]"
    FNEG_V0: "FP[R]"
    FNEGx_V0: "FP[R]"
    FNMADD_V0: "FP[R]"
    FNMADDx_V0: "FP[R]"
    FNMADDS_V0: "FP[R]"
    FNMADDSx_V0: "FP[R]"
    FNMSUB_V0: "FP[R]"
    FNMSUBx_V0: "FP[R]"
    FNMSUBS_V0: "FP[R]"
    FNMSUBSx_V0: "FP[R]"
    FRE_V0: "FP[R]"
    FREx_V0: "FP[R]"
    FRES_V0: "FP[R]"
    FRESx_V0: "FP[R]"
    FRIM_V0: "FP[R].in"
    FRIMx_V0: "FP[R].in"
    FRIN_V0: "FP[R].in"
    FRINx_V0: "FP[R].in"
    FRIP_V0: "FP[R].in"
    FRIPx_V0: "FP[R].in"
    FRIZ_V0: "FP[R].in"
    FRIZx_V0: "FP[R].in"
    FRSP_V0: "FP[R]"
    FRSPx_V0: "FP[R]"
    FRSQRTE_V0: "FP[R].in"
    FRSQRTEx_V0: "FP[R].in"
    FRSQRTES_V0: "FP[R].in"
    FRSQRTESx_V0: "FP[R].in"
    FSEL_V0: "FP[R]"
    FSELx_V0: "FP[R]"
    FSQRT_V0: "FP[R]"
    FSQRTx_V0: "FP[R]"
    FSQRTS_V0: "FP[R]"
    FSQRTSx_V0: "FP[R]"
    FSUB_V0: "FP[R]"
    FSUBx_V0: "FP[R]"
    FSUBS_V0: "FP[R]"
    FSUBSx_V0: "FP[R]"
    FTDIV_V0: "FP"
    FTSQRT_V0: "FP"
    HRFID_V0: "S"
    ICBI_V0: "B"
    ISEL_V0: "B"
    ISYNC_V0: "B"
    LBARX_V0: "B"
    LBDX_V0: "DS"
    LBZ_V0: "B"
    LBZCIX_V0: "S"
    LBZU_V0: "B"
    LBZUX_V0: "B"
    LBZX_V0: "B"
    LD_V0: "64"
    LD_V1: "64"
    LDARX_V0: "64"
    LDBRX_V0: "64"
    LDCIX_V0: "S"
    LDDX_V0: "DS"
    LDU_V0: "64"
    LDUX_V0: "64"
    LDX_V0: "64"
    LFD_V0: "FP"
    LFDDX_V0: "DS"
    LFDP_V0: "FP.out"
    LFDPX_V0: "FP.out"
    LFDU_V0: "FP"
    LFDUX_V0: "FP"
    LFDX_V0: "FP"
    LFIWAX_V0: "FP"
    LFIWAX_V1: "FP"
    LFIWZX_V0: "FP"
    LFIWZX_V1: "FP"
    LFS_V0: "FP"
    LFSU_V0: "FP"
    LFSUX_V0: "FP"
    LFSX_V0: "FP"
    LHA_V0: "B"
    LHARX_V0: "B"
    LHAU_V0: "B"
    LHAUX_V0: "B"
    LHAX_V0: "B"
    LHBRX_V0: "B"
    LHDX_V0: "DS"
    LHZ_V0: "B"
    LHZCIX_V0: "S"
    LHZU_V0: "B"
    LHZUX_V0: "B"
    LHZX_V0: "B"
    LMW_V0: "B"
    LQ_V0: "LSQ"
    LSWI_V0: "MA"
    LSWX_V0: "MA"
    LVEBX_V0: "V"
    LVEHX_V0: "V"
    LVEWX_V0: "V"
    LVSL_V0: "V"
    LVSL_V1: "V"
    LVSR_V0: "V"
    LVSR_V1: "V"
    LVX_V0: "V"
    LVX_V1: "V"
    LVXL_V0: "V"
    LWA_V0: "64"
    LWARX_V0: "B"
    LWARX_V1: "B"
    LWAUX_V0: "64"
    LWAX_V0: "64"
    LWBRX_V0: "B"
    LWDX_V0: "DS"
    LWZ_V0: "B"
    LWZ_V1: "B"
    LWZCIX_V0: "S"
    LWZU_V0: "B"
    LWZUX_V0: "B"
    LWZX_V0: "B"
    LXSDX_V0: "VSX"
    LXSDX_V1: "VSX"
    LXVD2X_V0: "VSX"
    LXVD2X_V1: "VSX"
    LXVDSX_V0: "VSX"
    LXVDSX_V1: "VSX"
    LXVW4X_V0: "VSX"
    MACCHW_V0: "LMA"
    MACCHWO_V0: "LMA"
    MACCHWx_V0: "LMA"
    MACCHWOx_V0: "LMA"
    MACCHWS_V0: "LMA"
    MACCHWSO_V0: "LMA"
    MACCHWSx_V0: "LMA"
    MACCHWSOx_V0: "LMA"
    MACCHWSU_V0: "LMA"
    MACCHWSUO_V0: "LMA"
    MACCHWSUx_V0: "LMA"
    MACCHWSUOx_V0: "LMA"
    MACCHWU_V0: "LMA"
    MACCHWUO_V0: "LMA"
    MACCHWUx_V0: "LMA"
    MACCHWUOx_V0: "LMA"
    MACHHW_V0: "LMA"
    MACHHWO_V0: "LMA"
    MACHHWx_V0: "LMA"
    MACHHWOx_V0: "LMA"
    MACHHWS_V0: "LMA"
    MACHHWSO_V0: "LMA"
    MACHHWSx_V0: "LMA"
    MACHHWSOx_V0: "LMA"
    MACHHWSU_V0: "LMA"
    MACHHWSUO_V0: "LMA"
    MACHHWSUx_V0: "LMA"
    MACHHWSUOx_V0: "LMA"
    MACHHWU_V0: "LMA"
    MACHHWUO_V0: "LMA"
    MACHHWUx_V0: "LMA"
    MACHHWUOx_V0: "LMA"
    MACLHW_V0: "LMA"
    MACLHWO_V0: "LMA"
    MACLHWx_V0: "LMA"
    MACLHWOx_V0: "LMA"
    MACLHWS_V0: "LMA"
    MACLHWSO_V0: "LMA"
    MACLHWSx_V0: "LMA"
    MACLHWSOx_V0: "LMA"
    MACLHWSU_V0: "LMA"
    MACLHWSUO_V0: "LMA"
    MACLHWSUx_V0: "LMA"
    MACLHWSUOx_V0: "LMA"
    MACLHWU_V0: "LMA"
    MACLHWUO_V0: "LMA"
    MACLHWUx_V0: "LMA"
    MACLHWUOx_V0: "LMA"
    MCRF_V0: "B"
    MCRFS_V0: "FP"
    MFCR_V0: "B"
    MFFS_V0: "FP[R]"
    MFFSx_V0: "FP[R]"
    MFMSR_V0: "B"
    MFOCRF_V0: "B"
    MFSPR_V0: "B"
    MFSPR_V1: "B"
    MFSR_V0: "S"
    MFSRIN_V0: "S"
    MFTB_V0: "S.out"
    MFVSCR_V0: "V"
    MTCRF_V0: "B"
    MTFSB0_V0: "FP[R]"
    MTFSB0x_V0: "FP[R]"
    MTFSB1_V0: "FP[R]"
    MTFSB1x_V0: "FP[R]"
    MTFSF_V0: "FP[R]"
    MTFSFx_V0: "FP[R]"
    MTFSFI_V0: "FP[R]"
    MTFSFIx_V0: "FP[R]"
    MTMSR_V0: "S"
    MTMSRD_V0: "S"
    MTOCRF_V0: "B"
    MTSPR_V0: "B"
    MTSPR_V1: "B"
    MTSPR_V2: "B"
    MTSR_V0: "S"
    MTSRIN_V0: "S"
    MTVSCR_V0: "V"
    MULCHW_V0: "LMA"
    MULCHWx_V0: "LMA"
    MULCHWU_V0: "LMA"
    MULCHWUx_V0: "LMA"
    MULHD_V0: "64"
    MULHDx_V0: "64"
    MULHDU_V0: "64"
    MULHDUx_V0: "64"
    MULHHW_V0: "LMA"
    MULHHWx_V0: "LMA"
    MULHHWU_V0: "LMA"
    MULHHWUx_V0: "LMA"
    MULHW_V0: "B"
    MULHWx_V0: "B"
    MULHWU_V0: "B"
    MULHWUx_V0: "B"
    MULLD_V0: "64"
    MULLDO_V0: "64"
    MULLDx_V0: "64"
    MULLDOx_V0: "64"
    MULLHW_V0: "LMA"
    MULLHWx_V0: "LMA"
    MULLHWU_V0: "LMA"
    MULLHWUx_V0: "LMA"
    MULLI_V0: "B"
    MULLW_V0: "B"
    MULLWO_V0: "B"
    MULLWx_V0: "B"
    MULLWOx_V0: "B"
    NAND_V0: "B"
    NANDx_V0: "B"
    NAP_V0: "S"
    NEG_V0: "B"
    NEGO_V0: "B"
    NEGx_V0: "B"
    NEGOx_V0: "B"
    NMACCHW_V0: "LMA"
    NMACCHWO_V0: "LMA"
    NMACCHWx_V0: "LMA"
    NMACCHWOx_V0: "LMA"
    NMACCHWS_V0: "LMA"
    NMACCHWSO_V0: "LMA"
    NMACCHWSx_V0: "LMA"
    NMACCHWSOx_V0: "LMA"
    NMACHHW_V0: "LMA"
    NMACHHWO_V0: "LMA"
    NMACHHWx_V0: "LMA"
    NMACHHWOx_V0: "LMA"
    NMACHHWS_V0: "LMA"
    NMACHHWSO_V0: "LMA"
    NMACHHWSx_V0: "LMA"
    NMACHHWSOx_V0: "LMA"
    NMACLHW_V0: "LMA"
    NMACLHWO_V0: "LMA"
    NMACLHWx_V0: "LMA"
    NMACLHWOx_V0: "LMA"
    NMACLHWS_V0: "LMA"
    NMACLHWSO_V0: "LMA"
    NMACLHWSx_V0: "LMA"
    NMACLHWSOx_V0: "LMA"
    NOR_V0: "B"
    NORx_V0: "B"
    OR_V0: "B"
    ORx_V0: "B"
    ORC_V0: "B"
    ORCx_V0: "B"
    ORI_V0: "B"
    ORI_V1: "B"
    ORIS_V0: "B"
    POPCNTB_V0: "B"
    POPCNTD_V0: "B"
    POPCNTW_V0: "B"
    PRTYD_V0: "64"
    PRTYW_V0: "B"
    RFID_V0: "S"
    RLDCL_V0: "64"
    RLDCLx_V0: "64"
    RLDCR_V0: "64"
    RLDCRx_V0: "64"
    RLDIC_V0: "64"
    RLDICx_V0: "64"
    RLDICL_V0: "64"
    RLDICLx_V0: "64"
    RLDICR_V0: "64"
    RLDICRx_V0: "64"
    RLDIMI_V0: "64"
    RLDIMIx_V0: "64"
    RLWIMI_V0: "B"
    RLWIMIx_V0: "B"
    RLWINM_V0: "B"
    RLWINMx_V0: "B"
    RLWNM_V0: "B"
    RLWNMx_V0: "B"
    RVWINKLE_V0: "S"
    SC_V0: "B"
    SLBFEEx_V0: "S"
    SLBIA_V0: "S"
    SLBIE_V0: "S"
    SLBMFEE_V0: "S"
    SLBMFEV_V0: "S"
    SLBMTE_V0: "S"
    SLD_V0: "64"
    SLDx_V0: "64"
    SLEEP_V0: "S"
    SLW_V0: "B"
    SLWx_V0: "B"
    SRAD_V0: "64"
    SRADx_V0: "64"
    SRADI_V0: "64"
    SRADIx_V0: "64"
    SRAW_V0: "B"
    SRAWx_V0: "B"
    SRAWI_V0: "B"
    SRAWIx_V0: "B"
    SRD_V0: "64"
    SRDx_V0: "64"
    SRW_V0: "B"
    SRWx_V0: "B"
    STB_V0: "B"
    STBCIX_V0: "S"
    STBCXx_V0: "B"
    STBDX_V0: "DS"
    STBU_V0: "B"
    STBUX_V0: "B"
    STBX_V0: "B"
    STD_V0: "64"
    STDBRX_V0: "64"
    STDCIX_V0: "S"
    STDCXx_V0: "64"
    STDCXx_V1: "64"
    STDDX_V0: "DS"
    STDU_V0: "64"
    STDUX_V0: "64"
    STDX_V0: "64"
    STFD_V0: "FP"
    STFDDX_V0: "DS"
    STFDP_V0: "FP.out"
    STFDPX_V0: "FP.out"
    STFDU_V0: "FP"
    STFDUX_V0: "FP"
    STFDX_V0: "FP"
    STFDX_V1: "FP"
    STFIWX_V0: "FP"
    STFIWX_V1: "FP"
    STFS_V0: "FP"
    STFSU_V0: "FP"
    STFSUX_V0: "FP"
    STFSX_V0: "FP"
    STH_V0: "B"
    STHBRX_V0: "B"
    STHCIX_V0: "S"
    STHCXx_V0: "B"
    STHDX_V0: "DS"
    STHU_V0: "B"
    STHUX_V0: "B"
    STHX_V0: "B"
    STMW_V0: "B"
    STQ_V0: "LSQ"
    STSWI_V0: "MA"
    STSWX_V0: "MA"
    STVEBX_V0: "V"
    STVEHX_V0: "V"
    STVEWX_V0: "V"
    STVX_V0: "V"
    STVXL_V0: "V"
    STW_V0: "B"
    STW_V1: "B"
    STWBRX_V0: "B"
    STWCIX_V0: "S"
    STWCXx_V0: "B"
    STWCXx_V1: "B"
    STWDX_V0: "DS"
    STWU_V0: "B"
    STWUX_V0: "B"
    STWX_V0: "B"
    STXSDX_V0: "VSX"
    STXSDX_V1: "VSX"
    STXVD2X_V0: "VSX"
    STXVD2X_V1: "VSX"
    STXVW4X_V0: "VSX"
    SUBF_V0: "B"
    SUBFO_V0: "B"
    SUBFx_V0: "B"
    SUBFOx_V0: "B"
    SUBFC_V0: "B"
    SUBFCO_V0: "B"
    SUBFCx_V0: "B"
    SUBFCOx_V0: "B"
    SUBFE_V0: "B"
    SUBFEO_V0: "B"
    SUBFEx_V0: "B"
    SUBFEOx_V0: "B"
    SUBFIC_V0: "B"
    SUBFME_V0: "B"
    SUBFMEO_V0: "B"
    SUBFMEx_V0: "B"
    SUBFMEOx_V0: "B"
    SUBFZE_V0: "B"
    SUBFZEO_V0: "B"
    SUBFZEx_V0: "B"
    SUBFZEOx_V0: "B"
    SYNC_V0: "B"
    TD_V0: "64"
    TDI_V0: "64"
    TLBIA_V0: "S"
    TLBIE_V0: "S"
    TLBIEL_V0: "S"
    TLBSYNC_V0: "B"
    TW_V0: "B"
    TWI_V0: "B"
    VADDCUW_V0: "V"
    VADDFP_V0: "V"
    VADDSBS_V0: "V"
    VADDSHS_V0: "V"
    VADDSWS_V0: "V"
    VADDUBM_V0: "V"
    VADDUBS_V0: "V"
    VADDUHM_V0: "V"
    VADDUHS_V0: "V"
    VADDUWM_V0: "V"
    VADDUWS_V0: "V"
    VAND_V0: "V"
    VANDC_V0: "V"
    VAVGSB_V0: "V"
    VAVGSH_V0: "V"
    VAVGSW_V0: "V"
    VAVGUB_V0: "V"
    VAVGUH_V0: "V"
    VAVGUW_V0: "V"
    VCFSX_V0: "V"
    VCFUX_V0: "V"
    VCMPBFP_V0: "V"
    VCMPBFPx_V0: "V"
    VCMPEQFP_V0: "V"
    VCMPEQFPx_V0: "V"
    VCMPEQUB_V0: "V"
    VCMPEQUBx_V0: "V"
    VCMPEQUH_V0: "V"
    VCMPEQUHx_V0: "V"
    VCMPEQUW_V0: "V"
    VCMPEQUWx_V0: "V"
    VCMPGEFP_V0: "V"
    VCMPGEFPx_V0: "V"
    VCMPGTFP_V0: "V"
    VCMPGTFPx_V0: "V"
    VCMPGTSB_V0: "V"
    VCMPGTSBx_V0: "V"
    VCMPGTSH_V0: "V"
    VCMPGTSHx_V0: "V"
    VCMPGTSW_V0: "V"
    VCMPGTSWx_V0: "V"
    VCMPGTUB_V0: "V"
    VCMPGTUBx_V0: "V"
    VCMPGTUH_V0: "V"
    VCMPGTUHx_V0: "V"
    VCMPGTUW_V0: "V"
    VCMPGTUWx_V0: "V"
    VCTSXS_V0: "V"
    VCTUXS_V0: "V"
    VEXPTEFP_V0: "V"
    VLOGEFP_V0: "V"
    VMADDFP_V0: "V"
    VMAXFP_V0: "V"
    VMAXSB_V0: "V"
    VMAXSH_V0: "V"
    VMAXSW_V0: "V"
    VMAXUB_V0: "V"
    VMAXUH_V0: "V"
    VMAXUW_V0: "V"
    VMHADDSHS_V0: "V"
    VMHRADDSHS_V0: "V"
    VMINFP_V0: "V"
    VMINSB_V0: "V"
    VMINSH_V0: "V"
    VMINSW_V0: "V"
    VMINUB_V0: "V"
    VMINUH_V0: "V"
    VMINUW_V0: "V"
    VMLADDUHM_V0: "V"
    VMRGHB_V0: "V"
    VMRGHH_V0: "V"
    VMRGHW_V0: "V"
    VMRGLB_V0: "V"
    VMRGLH_V0: "V"
    VMRGLW_V0: "V"
    VMSUMMBM_V0: "V"
    VMSUMSHM_V0: "V"
    VMSUMSHS_V0: "V"
    VMSUMUBM_V0: "V"
    VMSUMUHM_V0: "V"
    VMSUMUHS_V0: "V"
    VMULESB_V0: "V"
    VMULESH_V0: "V"
    VMULEUB_V0: "V"
    VMULEUH_V0: "V"
    VMULOSB_V0: "V"
    VMULOSH_V0: "V"
    VMULOUB_V0: "V"
    VMULOUH_V0: "V"
    VNMSUBFP_V0: "V"
    VNOR_V0: "V"
    VOR_V0: "V"
    VPERM_V0: "V"
    VPKPX_V0: "V"
    VPKSHSS_V0: "V"
    VPKSHUS_V0: "V"
    VPKSWSS_V0: "V"
    VPKSWUS_V0: "V"
    VPKUHUM_V0: "V"
    VPKUHUS_V0: "V"
    VPKUWUM_V0: "V"
    VPKUWUS_V0: "V"
    VREFP_V0: "V"
    VRFIM_V0: "V"
    VRFIN_V0: "V"
    VRFIP_V0: "V"
    VRFIZ_V0: "V"
    VRLB_V0: "V"
    VRLH_V0: "V"
    VRLW_V0: "V"
    VRSQRTEFP_V0: "V"
    VSEL_V0: "V"
    VSL_V0: "V"
    VSLB_V0: "V"
    VSLDOI_V0: "V"
    VSLH_V0: "V"
    VSLO_V0: "V"
    VSLW_V0: "V"
    VSPLTB_V0: "V"
    VSPLTH_V0: "V"
    VSPLTISB_V0: "V"
    VSPLTISH_V0: "V"
    VSPLTISW_V0: "V"
    VSPLTW_V0: "V"
    VSR_V0: "V"
    VSRAB_V0: "V"
    VSRAH_V0: "V"
    VSRAW_V0: "V"
    VSRB_V0: "V"
    VSRH_V0: "V"
    VSRO_V0: "V"
    VSRW_V0: "V"
    VSUBCUW_V0: "V"
    VSUBFP_V0: "V"
    VSUBSBS_V0: "V"
    VSUBSHS_V0: "V"
    VSUBSWS_V0: "V"
    VSUBUBM_V0: "V"
    VSUBUBS_V0: "V"
    VSUBUHM_V0: "V"
    VSUBUHS_V0: "V"
    VSUBUWM_V0: "V"
    VSUBUWS_V0: "V"
    VSUM2SWS_V0: "V"
    VSUM4SBS_V0: "V"
    VSUM4SHS_V0: "V"
    VSUM4UBS_V0: "V"
    VSUMSWS_V0: "V"
    VUPKHPX_V0: "V"
    VUPKHSB_V0: "V"
    VUPKHSH_V0: "V"
    VUPKLPX_V0: "V"
    VUPKLSB_V0: "V"
    VUPKLSH_V0: "V"
    VXOR_V0: "V"
    WAIT_V0: "WT"
    XOR_V0: "B"
    XORx_V0: "B"
    XORI_V0: "B"
    XORIS_V0: "B"
    XSABSDP_V0: "VSX"
    XSADDDP_V0: "VSX"
    XSCMPODP_V0: "VSX"
    XSCMPUDP_V0: "VSX"
    XSCPSGNDP_V0: "VSX"
    XSCVDPSP_V0: "VSX"
    XSCVDPSXDS_V0: "VSX"
    XSCVDPSXWS_V0: "VSX"
    XSCVDPUXDS_V0: "VSX"
    XSCVDPUXWS_V0: "VSX"
    XSCVSPDP_V0: "VSX"
    XSCVSXDDP_V0: "VSX"
    XSCVUXDDP_V0: "VSX"
    XSDIVDP_V0: "VSX"
    XSMADDADP_V0: "VSX"
    XSMADDMDP_V0: "VSX"
    XSMAXDP_V0: "VSX"
    XSMINDP_V0: "VSX"
    XSMSUBADP_V0: "VSX"
    XSMSUBMDP_V0: "VSX"
    XSMULDP_V0: "VSX"
    XSNABSDP_V0: "VSX"
    XSNEGDP_V0: "VSX"
    XSNMADDADP_V0: "VSX"
    XSNMADDMDP_V0: "VSX"
    XSNMSUBADP_V0: "VSX"
    XSNMSUBMDP_V0: "VSX"
    XSRDPI_V0: "VSX"
    XSRDPIC_V0: "VSX"
    XSRDPIM_V0: "VSX"
    XSRDPIP_V0: "VSX"
    XSRDPIZ_V0: "VSX"
    XSREDP_V0: "VSX"
    XSRSQRTEDP_V0: "VSX"
    XSSQRTDP_V0: "VSX"
    XSSUBDP_V0: "VSX"
    XSTDIVDP_V0: "VSX"
    XSTSQRTDP_V0: "VSX"
    XVABSDP_V0: "VSX"
    XVABSSP_V0: "VSX"
    XVADDDP_V0: "VSX"
    XVADDSP_V0: "VSX"
    XVCMPEQDP_V0: "VSX"
    XVCMPEQDPx_V0: "VSX"
    XVCMPEQSP_V0: "VSX"
    XVCMPEQSPx_V0: "VSX"
    XVCMPGEDP_V0: "VSX"
    XVCMPGEDPx_V0: "VSX"
    XVCMPGESP_V0: "VSX"
    XVCMPGESPx_V0: "VSX"
    XVCMPGTDP_V0: "VSX"
    XVCMPGTDPx_V0: "VSX"
    XVCMPGTSP_V0: "VSX"
    XVCMPGTSPx_V0: "VSX"
    XVCPSGNDP_V0: "VSX"
    XVCPSGNSP_V0: "VSX"
    XVCVDPSP_V0: "VSX"
    XVCVDPSXDS_V0: "VSX"
    XVCVDPSXWS_V0: "VSX"
    XVCVDPUXDS_V0: "VSX"
    XVCVDPUXWS_V0: "VSX"
    XVCVSPDP_V0: "VSX"
    XVCVSPSXDS_V0: "VSX"
    XVCVSPSXWS_V0: "VSX"
    XVCVSPUXDS_V0: "VSX"
    XVCVSPUXWS_V0: "VSX"
    XVCVSXDDP_V0: "VSX"
    XVCVSXDSP_V0: "VSX"
    XVCVSXWDP_V0: "VSX"
    XVCVSXWSP_V0: "VSX"
    XVCVUXDDP_V0: "VSX"
    XVCVUXDSP_V0: "VSX"
    XVCVUXWDP_V0: "VSX"
    XVCVUXWSP_V0: "VSX"
    XVDIVDP_V0: "VSX"
    XVDIVSP_V0: "VSX"
    XVMADDADP_V0: "VSX"
    XVMADDASP_V0: "VSX"
    XVMADDMDP_V0: "VSX"
    XVMADDMSP_V0: "VSX"
    XVMAXDP_V0: "VSX"
    XVMAXSP_V0: "VSX"
    XVMINDP_V0: "VSX"
    XVMINSP_V0: "VSX"
    XVMSUBADP_V0: "VSX"
    XVMSUBASP_V0: "VSX"
    XVMSUBMDP_V0: "VSX"
    XVMSUBMSP_V0: "VSX"
    XVMULDP_V0: "VSX"
    XVMULSP_V0: "VSX"
    XVNABSDP_V0: "VSX"
    XVNABSSP_V0: "VSX"
    XVNEGDP_V0: "VSX"
    XVNEGSP_V0: "VSX"
    XVNMADDADP_V0: "VSX"
    XVNMADDASP_V0: "VSX"
    XVNMADDMDP_V0: "VSX"
    XVNMADDMSP_V0: "VSX"
    XVNMSUBADP_V0: "VSX"
    XVNMSUBASP_V0: "VSX"
    XVNMSUBMDP_V0: "VSX"
    XVNMSUBMSP_V0: "VSX"
    XVRDPI_V0: "VSX"
    XVRDPIC_V0: "VSX"
    XVRDPIM_V0: "VSX"
    XVRDPIP_V0: "VSX"
    XVRDPIZ_V0: "VSX"
    XVREDP_V0: "VSX"
    XVRESP_V0: "VSX"
    XVRSPI_V0: "VSX"
    XVRSPIC_V0: "VSX"
    XVRSPIM_V0: "VSX"
    XVRSPIP_V0: "VSX"
    XVRSPIZ_V0: "VSX"
    XVRSQRTEDP_V0: "VSX"
    XVRSQRTESP_V0: "VSX"
    XVSQRTDP_V0: "VSX"
    XVSQRTSP_V0: "VSX"
    XVSUBDP_V0: "VSX"
    XVSUBSP_V0: "VSX"
    XVTDIVDP_V0: "VSX"
    XVTDIVSP_V0: "VSX"
    XVTSQRTDP_V0: "VSX"
    XVTSQRTSP_V0: "VSX"
    XXLAND_V0: "VSX"
    XXLANDC_V0: "VSX"
    XXLNOR_V0: "VSX"
    XXLOR_V0: "VSX"
    XXLXOR_V0: "VSX"
    XXMRGHW_V0: "VSX"
    XXMRGLW_V0: "VSX"
    XXPERMDI_V0: "VSX"
    XXSEL_V0: "VSX"
    XXSLDWI_V0: "VSX"
    XXSPLTW_V0: "VSX"
    ISEL_V1: "B"
    STFSX_V1: "FP"
    STFDX_V1: "FP"
    STFSUX_V1: "FP"
