// Seed: 2326545174
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input uwire id_2,
    output supply1 id_3
);
  assign id_3 = -1;
  assign id_3 = id_2 - id_2;
  struct packed {
    logic id_5;
    logic id_6;
    logic id_7;
  } id_8;
  ;
  always #id_9 begin : LABEL_0
    begin : LABEL_1
      id_8.id_6 <= 1 & id_1;
      $unsigned(67);
      ;
    end
  end
endmodule
module module_1 (
    input  wor   id_0,
    output tri1  id_1,
    input  uwire id_2
);
  assign id_1 = 1;
  wire [1 : 1] id_4[1 : 1];
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_1 = -1'b0;
  assign id_1 = -1;
  logic id_5;
  ;
endmodule
