// Seed: 2180974736
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  parameter id_6 = -1;
  tri id_7, id_8, id_9;
  assign id_2 = id_8;
  wire id_10;
  always id_3 = id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = -1;
  bit id_8;
  reg id_9;
  tri id_10;
  always id_9 <= id_8;
  assign id_4 = -1;
  bit id_11, id_12;
  wire id_13;
  assign id_10 = 1;
  wire id_14, id_15;
  assign id_8 = id_12;
  assign id_3 = id_5;
  module_0 modCall_1 (
      id_5,
      id_15,
      id_4,
      id_4,
      id_4
  );
endmodule
