# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/PWM.vhd" \
"../../../../casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd" \
"../../../../casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/controlador.vhd" \
"../../../../casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/decodificador.vhd" \
"../../../../casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/div.vhd" \
"../../../../casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/div_4.vhd" \
"../../../../casi_ultimo.srcs/sources_1/new/debouncer.vhd" \
"../../../../casi_ultimo.ip_user_files/bd/design_1/ip/design_1_PWM_0_0/sim/design_1_PWM_0_0.vhd" \
"../../../../casi_ultimo.ip_user_files/bd/design_1/ip/design_1_ROM_0_0/sim/design_1_ROM_0_0.vhd" \
"../../../../casi_ultimo.ip_user_files/bd/design_1/ip/design_1_controlador_0_0/sim/design_1_controlador_0_0.vhd" \
"../../../../casi_ultimo.ip_user_files/bd/design_1/ip/design_1_decodificador_0_0/sim/design_1_decodificador_0_0.vhd" \
"../../../../casi_ultimo.ip_user_files/bd/design_1/ip/design_1_div_0_0/sim/design_1_div_0_0.vhd" \
"../../../../casi_ultimo.ip_user_files/bd/design_1/ip/design_1_div_4_0_0/sim/design_1_div_4_0_0.vhd" \
"../../../../casi_ultimo.ip_user_files/bd/design_1/ip/design_1_debouncer_0_0/sim/design_1_debouncer_0_0.vhd" \
"../../../../casi_ultimo.ip_user_files/bd/design_1/ip/design_1_debouncer_1_0/sim/design_1_debouncer_1_0.vhd" \
"../../../../casi_ultimo.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../casi_ultimo.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../casi_ultimo.srcs/sim_Fin/new/test_bench.vhd" \

# Do not sort compile order
nosort
