================================================================================ 
Commit: 8d02add3e8983ae992fabac5f9ba63aa2f0c809f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:47:07 2024 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen and License file for ARL.4052.81 label.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: d6249994ba5fd0d69e59c204702f52f356f53ec2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:35:31 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4052_81

Hsd-es-id: N/A"
Original commit date: Wed Jan 31 11:08:56 2024 -0800
Original commit hash: f13b97dc0a9c0dc7de3e993384602d086cc00349

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f4daa20c611152b5fda694e8fc4a7e8bead701bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:35:28 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4052_80

Hsd-es-id: N/A"
Original commit date: Tue Jan 30 00:11:34 2024 -0800
Original commit hash: 27ae0bf0a304905057034f66a3e3ec57d044f296

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d393c42f44b6bdf9be281fb4268d5ae8268de8f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:35:25 2024 +0530 
-------------------------------------------------------------------------------- 
Update BiosId VERSION_MINOR to 79

[Feature Description]
Update BiosId VERSION_MINOR to 79

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: NA
Original commit date: Tue Jan 30 00:04:08 2024 -0800
Change-Id: I02d8fff83611a70dc167838fd7e9a40b3ef00d8b
Original commit hash: eeed26050044cc68cd799f6f94cbcd4c044918a9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3decb2fb31cc02ba9f673f377b1287e499e569df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:35:21 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_100

Hsd-es-id: N/A"
Original commit date: Mon Jan 29 23:05:28 2024 -0800
Original commit hash: c0ca33a6e19f8991e2134c6b17a459fe6c10ce21

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 35e268c1722f0587dfe947e76a338652eb09066f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:35:18 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-Hx][BR] BIOS changes to expose number of TCP connectors

[Feature Description]
Need below changes in BIOS to accommodate below config.

ARL-Hx 5* - iTBT Enabled
2 Ports - dTBT 0 and 1 disabled in BIOS
BIOS is expected to expose 2 Connectors as dTBT is completed disabled
Reports 2 ports based on 1 x PD AIC

ARL-Hx 3* - dTBT 0 Enabled on IOE
2 Ports - iTBT and dTBT1 disabled in BIOS
BIOS is expected to expose 2 connectors as iTBT and dTBT1
is disabled in BIOS set-up
Need to remove PD AIC for iTBT as well to avoid EC reporting 2 ports

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
ARL-Hx

Hsd-es-id: 15015163261
Original commit date: Fri Jan 19 00:46:41 2024 +0800
Change-Id: I8c035c6fcb77a49eaa2443d2f54e59630b1e40eb
Original commit hash: 322e267ce0e6a336d3d98341f8f7bf973ed21afd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSbgaErb.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c

================================================================================ 
Commit: c4c57c5ebf530ad4e00baaabd6a199afb3cc862f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:35:14 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_99

Hsd-es-id: N/A"
Original commit date: Mon Jan 29 19:14:47 2024 -0800
Original commit hash: 4708c7faedcce5f65661d985fbc6ca9a21eaa88f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1e27277a675bd0cfefa40e440c3924a0e3121628 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:35:10 2024 +0530 
-------------------------------------------------------------------------------- 
[DTBT] Change _OFF Method delay to 500ms

[Feature Description]
BR require the delay reduced to 500ms to avoid
causing the device downgrade to USB2.0 device.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ARL

Hsd-es-id: 15015214420
Original commit date: Wed Jan 24 14:37:12 2024 +0800
Change-Id: Iea940ffee0403e18121a1e9663fc5cf85d9fab68
Original commit hash: d3b3d69ea8534cb60356b01d3ae1f0fdd9e72148

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: fe9c1f42794de174edd767e943524163a853c352 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:35:07 2024 +0530 
-------------------------------------------------------------------------------- 
[TCSS] Adjust check IOM lock bits flow

[Issue Description]
The state of IOM lock bits check missed update
to TCSS hob when TBT was disabled.

[Resolution]
Adjust the flow of IOM lock bits check. Check
and update TCSS hob after IOM SW configure lock.

Package/Module:
MeteorLakePlatSamplePkg,
ClientOneSiliconPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15015116277
Original commit date: Tue Jan 16 17:13:52 2024 +0800
Change-Id: I0334c983f35fa115f3c85a2d5e53520de82a90d1
Original commit hash: 2d30f018881bcac72d538723bcfa41a97efc9111

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: ac71a52cecad6ea2f29d7bfab46bcaa9cdf390ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:35:03 2024 +0530 
-------------------------------------------------------------------------------- 
[USB4] Platform default support two level of TBT dock

[Feature Description]
- Constraint TBT daisy chain to 2 tier
- Create build PCD for flexibility tunneling depth value
if have more bus reservation case.

Package/Module:
PlatformSamplePkg/Features/Usb4Cm

[Impacted Platform]
P/H/Hx

Hsd-es-id: 15014871546
Original commit date: Wed Dec 13 16:44:30 2023 +0800
Change-Id: I28afef332a1edb8d5a71cf4f59a43f0ad65731d4
Original commit hash: 0eb5061bce1331d0c36b75a8d4edc36887962350

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigLayer.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformInfo.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpPath.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpTunnel.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Cm.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 1431b68efd900905e875e1816d2ef037e6eb94f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:34:59 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Type C Connectors UPC capability support enabled

[Feature Description]
BIOS shall support ACPI rev.6.5 Chapter 9.12 _UPC capabilities
related to USBC retimer. Benefits to Customers by having this
change is Improve Type-C connector mapping and user experience
on Windows ecosystem. Help user connect the docking station on
correct Type-C capable port for best Thunderbolt/USB4 docking
experience. For example, OS will send UI notification on desktop
if a user connects a Thunderbolt dock to non-TBT port (sub-optimal
performance), the notification will help user connect to right
Thunderbolt/USB4 port for optimal user experience.

Package/Module:
MeteorLakeBoardPkg,
MeteorLakePlatSamplePkg,
ClientOneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 16022280556
Original commit date: Mon Dec 4 15:53:41 2023 +0800
Change-Id: I51b144669d8184c2453958edc58893afd9284f14
Original commit hash: 24a08ac60b2cf43825f99dead53de76a86d678ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
ClientOneSiliconPkg/IpBlock/Usb/AcpiTables/PchXhci.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlHDdr5SODimmAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSDdr5SODimm2DpcAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSbgaErb.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5MemSolderDowndTBTRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvpBom2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5T4SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPGcs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xBep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xT3Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSSD02Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1D01Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1DOC04Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU2D03Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5CammRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdArlHDdr5SODimmErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5GcsFab2.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdArlHDdr5SODimmPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlMLp5xConf1PpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/ArlH/SkuIdArlHDdr5SODimmAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xBep.dsc
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
MeteorLakePlatSamplePkg/Features/UsbTypeC/Include/UsbTypeC.h
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: 07dd48b62fd29d92fb4d43a2116483ce55172a55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:34:51 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Update the Type-C port map

[Feature Description]
Update the Type-C port map to support
the _UPC for DTBT.

Package/Module:
MeteorLakeBoardPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
ARL

Hsd-es-id: 16022280556
Original commit date: Mon Dec 4 17:05:10 2023 +0800
Change-Id: Id3b5ed4aebb6d9e97c5e26c0984d03006f60db4a
Original commit hash: 53733db972ce5e390f05cd2d1c69d32ff7c509a2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: 47f8669d57937cebcfb710dc7b58d95d9474c1a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:34:47 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_98

Hsd-es-id: N/A"
Original commit date: Mon Jan 29 17:59:25 2024 -0800
Original commit hash: 9192dbbd9299670911a0160b115f3b194b0d78ff

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dca2a78bd6f59bae01b4120296cbc9f4985cbd6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:34:43 2024 +0530 
-------------------------------------------------------------------------------- 
Fix the method error reported by FWTS tool

[Issue Description]
Enable the _BTP support for LNL battery participant, but method:
\_SB_.PC00.LPCB.H_EC.BAT1._BTP returned values, it was expected
to return nothing.

[Resolution]
Remove the return() code for _BTP method.

Package/Module: EcFeaturePkg/Bat1Real

[Impacted Platform]
ALL

Hsd-es-id: 15015084491
Original commit date: Wed Jan 10 11:10:02 2024 +0530
Change-Id: Ib5651816154947455cd59b918b2cfe4a934bbd24
Original commit hash: cb377bdc3038c01f92db4d06ee0f7defb2e7a77a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/Bat1Real.asl

================================================================================ 
Commit: aa09c3959e9f52491be241fa5e9abc8d307cb731 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:34:39 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] HiiConfigRoutingProtocolTest is getting failed on SCT test

[Issue Description]
When the SCT test is kept for HiiConfigRoutingProtocol test,
ExtractConfig and RouteConfig Function tests are failing
with status of Device Error Buffer too small respectively.

[Resolution]
Allocated runtime memory buffer to construct HII_CFG_NAME header.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16022250838
Original commit date: Thu Nov 16 17:36:12 2023 +0530
Change-Id: I2b384f7b6475b9634993886b86b148e5dbacbcd9
Original commit hash: 37e290544e8c6dc635098052074503a439c82820

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Setup.c

================================================================================ 
Commit: 2c10d26e49fef561a6df09b89be2f97d2c3911d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:34:32 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-H] [MTL-U] [MTL-S] [HID]: HEBC value option missing in BIOS

[Issue Description] or [Feature Description]
HEBC value option missing in setup page

[Resolution]
Removed "HebcValueSupport" condition as it supports for all SKUs.
So enabled by default at HFR

Package/Module:
MeteorlakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22019142074
Original commit date: Tue Nov 28 14:44:27 2023 +0530
Change-Id: I50f884f404e411110fbb61b028bb33e09f81a47f
Original commit hash: 28f72bb574a608846bcc4ee063e815d4f2bc0b8f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSimicsBoardsConfigPatchTable.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 797ab9ab95ac5861e37dd8e26dbef0ea4670e0f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:34:27 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][CNV] Enable BT LE audio as default in the BIOS code.

[Feature Description]
Set BT LE audio default enable,
and set it enable/disable while BtAudioOffload is enable/disable.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15014953429
Original commit date: Wed Dec 20 14:50:38 2023 +0800
Change-Id: I0ee556037238037894a7ec4f3504adbc0dfb4b41
Original commit hash: 297328d321403cf24cda6dbc840fc77cde282fa8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 1a95a238dfa34e979bf51e7fe3dc71ac984a946b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:34:22 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_97

Hsd-es-id: N/A"
Original commit date: Mon Jan 29 14:21:38 2024 -0800
Original commit hash: bca00b71ae879d5c59c378a869e98e136db8ca31

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4e68110198c9a0f5853d49a92605bdd001f014a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:34:18 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.8.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jan 24 14:42:01 2024 +0800
Change-Id: Id75191123bbbfa23785c727a93cae84dd3a1f310
Original commit hash: 9bd461fb5faecc670fcd39f449a11d9807498bb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55dfeb5ebe5f268fcf03e9c2fa87af37cb65c810 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:34:15 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Early RdTC is failing for some memory combinations

[Issue Description]
When MC1CH0 is disabled but MC0CH0 is still enabled,
FirstPopCh for MC1 should be CH1.
ReadB2BTATOverride is using FirstPopCh from FirstController in
Controller loop causing non-populated channel (CH0) being selected for
MC1 when restoring the CR.

[Resolution]
Remove looping of Controller when reading RDRDsg and RDRDdg.
Read from FirstController, FirstChannel since we only need to save
one CR.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 16023099744
Original commit date: Tue Jan 9 16:38:30 2024 +0800
Change-Id: I497f9b9f4ea083adf57454d2bf7329c838381d55
Original commit hash: d0fe30419474379c84fa8b94c8b414185f0de021

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 67cdd5ab5312b98fdaa552097cd39f9b63cd1fa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:34:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.8.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jan 24 14:41:47 2024 +0800
Change-Id: Ib7d9e5e814063275b0f7d230b775fc0e8dc950c9
Original commit hash: f3f71c5e1eeb45a6389a502aed6113faa144fd38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 08804a2faf0b3aa13675ebd063a2b330672ab230 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:34:08 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5 LP5] update GsmMccRefreshAbrRelease for memory bandwidth

[Feature Description]
update GsmMccRefreshAbrRelease to improve memory bandwidth
GsmMccRefreshAbrRelease = 6 for all MTL.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5 LP5

Hsd-es-id: 15015168760
Original commit date: Thu Dec 21 09:13:15 2023 +0800
Change-Id: I0c8b5a8d7ce0a8ff3cd953fd5ccb398638725fc4
Original commit hash: 968e2b071f49c1e5cf5a49993724782087977a8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c

================================================================================ 
Commit: 39466511bfd67caaf9248831418564f6b2c83bdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:34:04 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.8.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jan 24 14:41:30 2024 +0800
Change-Id: I34420a02e0972e857654c7bad221b8ada933ec82
Original commit hash: 95589f2fddef655f5fe20e04ee5d442fec23753c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: da153da29abe30fde9923f877de837015469d432 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:33:58 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Zero Margin for VT in 2R 1DPC

[Feature Description]
Remove IsSodimm to change Group A RttCa, RttCa and RttClk
from 480ohm to 0 ohm for 1DPC 2R SODIMM

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015167147
Original commit date: Fri Jan 19 09:41:56 2024 +0800
Change-Id: I282e4c2d076c084ccd1efdfa026bb2af9d72ee90
Original commit hash: e43deeb408b565e06d58e036c85f08e1116ebc2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 03a5f201322aec97b8b4b56872cd5bc526d0fc51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:33:54 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_96

Hsd-es-id: N/A"
Original commit date: Mon Jan 22 23:53:48 2024 -0800
Original commit hash: 714a4ee595028e621cf59b107355fd99c3357185

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 637ca1ee1840172cdc182f76261d3f460ce2822d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:33:50 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Cat error observing while checking CS.

[Issue Description]
Cat error observing while checking CS.

[Resolution]
Allow PSF power gating in C3 and deeper states

Package/Module: PeiMtlSocInitLib

[Impacted Platform]
S, Hx

Hsd-es-id: 16022879103
Original commit date: Thu Jan 18 23:07:45 2024 -0800
Change-Id: Ie0d9a1299946cc14091822a7a1c6b606a96bbb44
Original commit hash: a4611cae1c7baa5a32d36b6a9bbf4ac07740dc36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 877fd619f18fd20a10ca02c5338ee5847cb235c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:33:47 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_95

Hsd-es-id: N/A"
Original commit date: Sun Jan 21 14:55:23 2024 -0800
Original commit hash: 59c06a8b21ba4eb17a4c53303f9f7ac19d69c9c9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d986ca13403b2d58c85c7aba6ba263215882a048 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:33:43 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_94

Hsd-es-id: N/A"
Original commit date: Thu Jan 18 23:01:11 2024 -0800
Original commit hash: 1932710ec4baa950602218150eb336b8ca9a54bb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dec58fa317ef50e066cbd7067bd0250d462dbb63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:33:39 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.8.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 15 16:46:31 2024 +0800
Change-Id: If766444d70ea5d872499c7403e7fca52a24e8110
Original commit hash: f87e532054fd2a624fddc74ded11c11493dccf94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b168b29cd5390629830c92255e2d3c287990a98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:33:35 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 15 16:46:15 2024 +0800
Change-Id: I1b494c313b0410cbb7af0d1ba2d2d573741fcf75
Original commit hash: 938817bd789eb54925cfac593c5cc1f3a252288f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1a151c5d01bbe2b36cd96bef84f65a3fcf429598 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:33:32 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update Sagv settings and MR10 for SoDimm 1DPC 2R

[Feature Description]
Update Sagv settings for SoDimm 1DPC 2R:
4000G4, 5600G4, 5200G2, 5600G2, to follow Udimm config.
update MR10 to 68p0

Package/Module: C1S/Ipblock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015113681
Original commit date: Fri Jan 12 15:46:44 2024 +0800
Change-Id: Ic98c10c9338b103ab9804da08d213e5c13652a42
Original commit hash: 9335dce8eed087d66327a6be81585836db2cf47f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 667cdcd594de714f97d3d418ab246569a8f5d7b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:33:27 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 15 16:45:53 2024 +0800
Change-Id: I35e220b324e97d11d671ba25755f4f831ec5815a
Original commit hash: 9cbe84b503b79d01df736fcc8d29de2ab2db3060

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 421957e3eba5578380a7c31b705d323b11b9a44e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:33:24 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | Ddr5] Set Mr10 VrefDqCalibration to 68p0 for 1DPC 1R

[Feature Description]
Unmatched write timing centering causing margin degradation
during RMT per Task,
thus Set Mr10 VrefDqCalibration to 68p0 for 1DPC 1R

Package/Module: C1S/Ipblock/MemoryInit/Mtl

[Impacted Platform]
MTL-S ARL-S

Hsd-es-id: 16023069082
Original commit date: Fri Jan 12 14:45:23 2024 +0800
Change-Id: I3203fd9ed8b2396a9f225ca1de8bed2c410ae3a7
Original commit hash: 0d61eb110debe62c9f9553dfbbcec3752b85b94f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 86609cc70c47be032c3736622feb0708df887f94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:33:19 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 22:03:19 2024 +0800
Change-Id: Iff128413b9cce134ed651818eae5c8c0e13fd905
Original commit hash: 41403de4e7ecd86d17dba12e9fc2f7c203d2d27d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a4e9ad9699319de9bcc179f35db1144f61cb63d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:33:16 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Optimize Early ReadMPR 2D

[Feature Description]
During cold boot, Early ReadMPR 2D spends too much time
With one DDR5 ECC memory module, MRC finishes trainings
in 88785ms for freq 4800. Early ReadMPR 2D uses 79599ms.

Optimize by:
1) Sweep in 2 directions from the initial RxVref value.
At the beginning of sweep, search the first successful
Vref where all bytes have non-zero margin. Then, continue
search.
2) Stop when the line shows all zero margin;
3) Stop when (the max byte margin + 20) is smaller
than the min byte margin of the best line.

Early ReadMPR Timing Centering 2D, Early Write Timing
Centering 2D, Early Read Timing Centering 2D can benefit
from it.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL ALL.

Hsd-es-id: 16022806343
Original commit date: Wed Dec 13 10:23:11 2023 +0800
Change-Id: I8c6b5d48c41ec5404c86f5bd568c4eafccb2e348
Original commit hash: c5b3798cb99d1b6fcdb4b6c8253d427840f9b634

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 58804d9b73b06ed0667f037daec61acca1675042 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:33:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 22:02:43 2024 +0800
Change-Id: I96639f687ee02887e923fe2dd3e3d6bc9006e747
Original commit hash: 7d059872924d6df77136ed2e02097f0307616734

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f1c011c09b18db56db4cafe1e54c04c9dcf37ec8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:33:08 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5 DDR5] Ca Parity Pattern Rotation Mrc Input

[Feature Description]
For validation to balance between CMD-T margins and boot time, an
MRC input knob for Ca parity pattern rotation has been requested. This
will determine whether or not the legacy ca parity pattern will be used
when finding the ca edges. The knob will be implemented in MRC set
overrides.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019294138
Original commit date: Fri Jan 5 10:11:12 2024 -0800
Change-Id: Icfb646d4cdf3f6955b8a585ab88644cf976cf37c
Original commit hash: 10d2b59dd11e914d996885b642e1daa07a8460aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 33f853da212c62a870874c816df1babd5244c569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:33:02 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:39:41 2024 +0800
Change-Id: I472f0a72f465af80756603f055ce993baa76f45a
Original commit hash: 269f6a4db9f644ed13fd50428a58f00262771c33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 89d0b2c0d106131af46148916599491e33a28c3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:59 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Fix COV Failure

[Issue Description]
2DPC CKD commit causes COV failure

[Resolution]
1. Change Channel loop from MAX_CHANNEL to MAX_DDR5_CHANNEL in Sweep2D
so that it will not overrun the array of PiToCkdScale
2. Change Is2CkdDimmPerChannel size from MAX_CHANNEL to
MAX_DDR5_CHANNEL
3. Initialize NewCsDelay to 0
4. Only use the return of Controller from MrcGetDdr5ClkIndex when it's
not returning MRC_UINT32_MAX
5. Initialize PhyCkdClkDelay to 0
6. Remove Channel = MAX_CHANNEL; in MrcDdr5PiToCkdScale since break
will exit Channel Loop
7. Change TotalRanksInChannel from UINT16 to INT16

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15015031108
Original commit date: Wed Jan 3 16:27:51 2024 +0800
Change-Id: I04f3c499ce95d905155788b8f467c4bce021bae4
Original commit hash: c76133b2cb407d15274c59926e7feb12546bfa2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h

================================================================================ 
Commit: 4519014c8454b68969b806e501dda896a0cd73df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:55 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:39:25 2024 +0800
Change-Id: I569c089576a90fabb886541a6985635ebb8a7436
Original commit hash: f76173fb3f3bdeec989891ed6969605b5241ffe0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 961232118f8c7486f83c1df16a5968694f57907a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:52 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S ARL-H | DDR5] Partial CKD DIMM Support

[Feature Description]
When mixed CKD and non-CKD DIMMs, operate the CKD DIMM in BypassMode
Disable IsCkdSupported to skip CKD code
Default PLL Mode (CKD Control Word 0) is in BypassMode

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15012207279
Original commit date: Mon Dec 18 10:50:41 2023 +0800
Change-Id: Ia6d7ab63fc113020cacc3a7345ceaa183cc9d50e
Original commit hash: 5907a90527f67f3b1398a3a174ecb685a840fb2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 6b5fd68736ba7f01ff7dfc7f85730862ce79899f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:48 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:39:11 2024 +0800
Change-Id: Id14ec2bc894dde9a9000ab03fd0e6e7f90780d80
Original commit hash: 8413e668b7de3cd362994b1f61dbfecca3563ddb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 96556c3d730d2b81c4e970aef5a2975b4f17b230 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:44 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] DDR5 CCC ODT revert from previous check-in

[Feature Description]
Revert previously changed DDR5 CCC ODT due to unexpected failures

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 22019253174
Original commit date: Tue Dec 26 12:45:25 2023 -0800
Change-Id: I720c6022f134da488bce4596b973d613907026e4
Original commit hash: 80185eee58b9d05e1e9013f0fa2d38b67ba86aad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 32d55f3857bc95264e6002b7f44617a7ec84bd9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:40 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:38:52 2024 +0800
Change-Id: I97c1df383bb8ac346820b754e855a746a4ba7d5d
Original commit hash: faf0697cd19ab0884d151f63fed3bfd010cbfab3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 40ff4fa56e495559ef1d076fff6bb402032902d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:37 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL | DDR5 LP5] Default disable RMT and RMT per bit

[Feature Description]
Disabling RMT and RMT per bit by default to align with ADR/ RPL and
previous platforms for release builds.
Enabling RMT and RMT per bit by default to align with ADR/ RPL and
previous platforms for debug builds.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
MeteorLakeFspPkg/Upd
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 22019205566
Original commit date: Wed Dec 13 15:44:15 2023 -0700
Change-Id: Icb2ea68f932f4abef850e773de8b9b5ac27ce2b4
Original commit hash: a3edd1df2d1be48e01e9744669b3b7438bf078db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 1216104a4074c10d2d955cf104ca4fc4a9e6b80e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:31 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:38:32 2024 +0800
Change-Id: Ice4bfbe6b515f2d82776a1dd84cefa4715a13bc9
Original commit hash: 9f957990040d93ae1865fa4708a948a0a8bc05c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0c5c383a684aff5601f40a0bbb8a643cd3c30b7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:27 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] CS & CA Vref sweep range increase & ODT change

[Feature Description]
- Update ECT VrefCS/CA_OP[6:0] sweep range from 29 (83%) to 70 (62.5%)
- DDR5 OdtCs Group_A from 480 to 0 (Disable/Off) for 1R/2R

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019187262
Original commit date: Mon Dec 11 18:03:29 2023 -0800
Change-Id: Id1245a27ecd73359bce45e3c53748dcc924e556f
Original commit hash: e747066b8c9c44b7d31f5afdd5e07741e13529ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 16c64ef0fb10ec5e627ff1352a7b7b540595cc2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:23 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:38:15 2024 +0800
Change-Id: I263de65792d1218cd0a1512d50791958c24bdea1
Original commit hash: 76b8f79818dfc31cfc841a715af8759e507dfb68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0025d2d3bc15f65627eb5976d0caa7900dc57f9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:19 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] OEM DDR5 2R 16Gb 1anm P-Die not running Max...

[Issue Description]
Running with MRC Debug version and installing OEM DDR5 2R 16Gb 1anm
P-Die the system is not running at Max Freq of 5200, instead it only
reaches to Max Freq = 4800.

[Resolution]
Added a mutual exclusive checking for OEM DDR5 2R 16Gb 1anm P-Die
configuration before checking for DIMM Approved for 5600 Max Freq.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019205897
Original commit date: Tue Dec 12 13:56:58 2023 -0800
Change-Id: I65d6ad88b906353865117f909e6d57fe3ebbb273
Original commit hash: 1bc8705277262bd3848751fd6a6e2dbc0691a697

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 59786d8fbd4edc81a37188428ddfa2414f719db9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:16 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:38:01 2024 +0800
Change-Id: I6fbcabaff47f51c581df900c42974b61512a158f
Original commit hash: 4db3dc16a283335c605b697c556c294a1fa1aa87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03d21cbe9645f490ccd16faa42b80e3d11ccefc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:12 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP5] pTRR Removed from Row Hammer Flow

[Issue Description]
Setting Inputs->ExtInputs->RhSelect to RhPtrr does not configure pTRR
in the row hammer flow.

[Resolution]
Restore programming flow for pTTR back into the Row Hammer flow.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019172143
Original commit date: Sun Dec 10 23:36:15 2023 -0700
Change-Id: Iad9550f522832d5b0169a237363ff75f20c9f052
Original commit hash: 1f931081ef1de6f143934290a20684b6cf51b714

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.h

================================================================================ 
Commit: 759a93a4d2be0f2467946a75040adfc26007e81d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:08 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:37:21 2024 +0800
Change-Id: I9c07c84a840699b0907f85b6fbef2a5ba0b1f087
Original commit hash: 583ea96c1cdb2232c9161e52433ba5a562eb0134

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 99ee2e16aac26358c5979490b2a67470633aa033 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:04 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.6.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:12:13 2023 +0800
Change-Id: Ibdea5151cbc8d07a3573c73ff4789e7151b1b9e4
Original commit hash: c9b2a6176db35770a21fd23f7cf80edddd75c771

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0fa3f542f94ee55e18e10702cce6faf91e4b2512 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:32:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:11:25 2023 +0800
Change-Id: I615c0a1a89ea7117e55d9bc32aea36892feac34b
Original commit hash: c3acfd87f26e73eb465671790ace598be30a17b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 495d16ebd6a356df7a6bab055a93a6940e55805e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:31:56 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] CKD Training - Shifting for 2 CKD DIMMs on same channel

[Feature Description]
CKD Training for shifting of CKD DIMMs on the same channel on subsequent
SAGV points other than the first SAGV point

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S DDR5

Hsd-es-id: 22019015463
Original commit date: Tue Oct 10 11:35:23 2023 -0700
Change-Id: I616de2c11914f72d02be774c509b12405b51042f
Original commit hash: 100e4d759c881281518b2c4d8d19cb7eae917f57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h

================================================================================ 
Commit: 7fff94f88bbe4e1d8cd1e1d9854cd7073035cd1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:31:52 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:11:10 2023 +0800
Change-Id: I4be51be54d4cab759a93e29d286f45955392d937
Original commit hash: 8a74224cdee76fd47ee7431a7f089f81905bc1c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 736221070aba3caa22b3f663d0a465f24319e9e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:31:49 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] CKD Training - Calculate and Shift Ctl/Clk/Cmd

[Feature Description]
Updated Sweep2D:
1. Added the initial shift limits for CTL and CLK
2. Call new function to determine the shift values
3. Shift CA based on the Ideal CA value for all Ranks in MC/Ch
where Ideal CA value is the composite eye if not the first SAGV
4. Shift corresponding CTL and CLK for first SAGV
5. Shift CKD only for first SAGV
6. Updated MrcCsPerPinNormalize to be called for each Sweep2D call
7. Save/Restore CKDShift for Fastboot

Additional Changes:
- Removed unused call table task from full BIOS build to reduce code
size: MrcVccClkFFOffsetCorrection

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S DDR5

Hsd-es-id: 22016466833
Original commit date: Fri Sep 22 17:53:43 2023 -0700
Change-Id: Id2b8e5c1ae37e393f5dd5010fe9d96884b5e2365
Original commit hash: 34118d8e0b11d815e5b1b05ba316a95520bbe4af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: b534359f1f1501765296970360b2841a002d0c4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:31:43 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:10:58 2023 +0800
Change-Id: Iaa8fd7493eec19dd5c15d0fc1ca1b07380ebb1b0
Original commit hash: c8f4ce36388d4cbeee8f75a73d0a853cf5104748

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 824ddeabde7bdb263e022b2f47de39340d48f365 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:31:39 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] CKD Training - Helper functions

[Feature Description]
Added input parameter to EarlyCaTraining to include Pi to CKD scale
Added MrcGetDdr5ClkIndex function to return Physical MC/Ch/Rank that CLK
resides in
Added MrcCccLimits function to gather the Left and Right Shift Limits
for CLK/CS
Added MrcCccDelays function to keep CLK/CS PI shifting within the Limits
from MrcCccLimits and updates the Limits based on the shift
Added MrcGetDelayInCkdSteps function to calculate the CKD Steps based on
CKD shift in PI ticks
Updated Sweep2D:
1. Input parameter for PiToCkdScale as optional
2. Removed CLK/CTL shifting between CSTM and CATM

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016466831
Original commit date: Wed Jan 4 19:24:29 2023 -0800
Change-Id: I2dc53e96e1bc6a969aa28e98d066244ef219e3ac
Original commit hash: 25ce9e25eb3bbc5a14e34e1522df7682dff523a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h

================================================================================ 
Commit: 7c7b45056781dec2407fa6931fc0ed3f8bec73b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:31:35 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:10:46 2023 +0800
Change-Id: I8b8c14ac6aa558f206abdc75f95c092a353caeaf
Original commit hash: ca89bde58abf6d011b9bd4bf1e0585a0387fa83f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 49c13a1344478b03412d7f8e57d06d5da54ffe28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:31:32 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] CKD training - Pi to CKD Scale per CKD DIMM

[Feature Description]
Add function to determine the scale factor between PiCode and RW Delay
per CKD DIMM
Add function to get the actual PI Shift over expected PI Shift
Skip Functional Dcc for DDR5 CLK if CKD is enabled
Add CkdGetSet to support multicast CKD control word
Save/Restore CKD Buffer

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S DDR5

Hsd-es-id: 22014764602
Original commit date: Wed Jan 4 18:56:50 2023 -0800
Change-Id: I84c8402362087daf2df0d82e3f576f531643b95c
Original commit hash: c8bf156823d6fdeeca744ed0f6d6a4710dd74daa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h

================================================================================ 
Commit: 161c1a298118ebbe6311f28186ae4444e5f67754 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:31:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:10:33 2023 +0800
Change-Id: Ife3537fdca1f62824b3fd2e59085227cb8a6dd75
Original commit hash: 9575784d811eaa491fc6c73aaa88fe3771aec9fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 38775de2fe5f62f7ea70b89b582a594992381ad8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:31:23 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] CKD Training - Refactor EarlyCsTrainSweep1D

[Feature Description]
Refactor EarlyCsTrainSweep1D to not do a composite eye for CmdIteration
and keep the individual rank's result with RankSamples array.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016466828
Original commit date: Wed Jan 4 18:41:21 2023 -0800
Change-Id: Ib49649939051ac6f7f8afbb46b3f7ca1d023f596
Original commit hash: ee585d48ca3a52a276a6d7f91f376bc6f0e5f0b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 9747c5035972870ab03d92ca55677870286287a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:31:18 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:09:09 2023 +0800
Change-Id: I8181626d09c451998da4f1dcf84ed603462756c1
Original commit hash: 1d08e3f8806c530254dff72daef001d9dd4a9101

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 950c6c0ae1fda6dff8511f73910c9a015c82a314 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:31:15 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | ARL | DDR5] RefreshPanicWm need equal 3 or bigger.

[Issue Description]

Dq Dqs swizzle training fails when Refresh Watermarks=Low.

[Resolution]
Need remove the default config of GsmMctRefreshPanicWm
in MrcMaintenanceDefaults as it erases the initial config.
Set REFRESH_PANIC_WM_LOW to 3.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-P SODIMM, MTL-S, ARL-HX, ARL-S.

Hsd-es-id: 15014838944
Original commit date: Mon Nov 20 12:40:33 2023 +0800
Change-Id: I16f27714b859d8afda1368b44a07c28cb76e970b
Original commit hash: 85a64bc42d4c615661d99b9927133023b7797105

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.h

================================================================================ 
Commit: 0adad598facb469dc283a3612bfe8db64559bd6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:31:10 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:08:54 2023 +0800
Change-Id: Ib506c30930f1859e4a61bfa3ef8e044c3741c157
Original commit hash: be6a0eb51c68d7ca299a7ee42f2ce666e85e189a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8e368bf48dac8439de1808a3a5905a7549b0e884 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:31:07 2024 +0530 
-------------------------------------------------------------------------------- 
Add SaMemCfgCrcForSave to process PPR auto disable

[Feature Description]
MTL MemConfig has only one copy. Both Inputs and
the original one points to it.
When PprRunOnce=TRUE, PPR might be auto disabled.

MRC need ColdBootRequired can detect the change in
the original MemConfig, and also records the new
CRC after PPR might be auto disabled.

Later on, other fields might have similar use cases.

Add SaMemCfgCrcForSave to record the CRC of MemConfig
after it's overridden before ColdBootRequired is called.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL.

Hsd-es-id: 22019181502
Original commit date: Thu Nov 30 11:15:28 2023 +0800
Change-Id: If1aff1b90c1efba693cebd47c4faf01c7006b3d9
Original commit hash: db3c4d8caed2d06f215860f1f98a2a4115345e2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 639dcbac40a8f022f5054016f2b6bbf607aa986a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:31:03 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 10:31:36 2023 +0800
Change-Id: I48062cb2b9f6b30bf91616ed817a881e91845fa7
Original commit hash: 735adb9058927ded13cf65a7b2e02a579aabf95d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4ec0d8c00258bf4dea3eb72f6f2a7d9148a8591b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:31:00 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PPV Kill Checks Option

[Feature Description]
Added an option to enable PPV Kill condition checks.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018946067
Original commit date: Mon Oct 9 16:03:11 2023 -0700
Change-Id: I2b1e84d6b4ca6a5101d837b20a45081247d8cf37
Original commit hash: 3038d7f1028c501eaa7adc342a98d93364a61358

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 82c2a673b39ef7242ba847a7f90f18bb48f23eaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:30:52 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 10:01:25 2023 +0800
Change-Id: I07e5cfb774a8cce5e55becc89fee6a3be54bab0e
Original commit hash: 992c79007af5457f78f9fe66ba70c063d63beed8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7c2762afbdb2d894137883bcd0f99b00afde770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:30:46 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | LP5] Remove CKE_ON toggle WCK Always_on mode when freq switches

[Feature Description]
MRC should be using the function WCK mode instead of the MrcSafeMode
bits.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019084511
Original commit date: Tue Nov 14 10:28:04 2023 -0800
Change-Id: I110f0122ee7939089af49619b89654e7538a98c3
Original commit hash: 7456882b4faaa94c72f63c93a50641884ea6a0a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 0cca2ee58bc75a79b540d3b11e1249f17a2eb199 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:30:40 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 10:01:11 2023 +0800
Change-Id: I79b5fe6fb8e30aa470846fcd14faf050529db969
Original commit hash: c2962e9a04d9eb8e48df191aad545b877330b87b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 63662f7e3b5fe4ef27025464c5b28dcd0c029791 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:30:36 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S | DDR5] PwrMeter Overrides reports invalid values on SAGV

[Issue Description]
When SAGV is enabled, the Power Meter constant overrides are not
being applied properly for Sagv points 1,2 and 3. Rank information
being wiped out on every sagv iteration.

[Resolution]
Save and Restore the rank information for every sagv transition.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019099267
Original commit date: Mon Nov 13 13:12:46 2023 -0800
Change-Id: If2ddf27cc55665bcdb4e7981282802a413b6d496
Original commit hash: f438edf69c74355f64c743caf40a17fc78cdd9c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h

================================================================================ 
Commit: 7c0672e5efcc60f72038aef2f40911d2a2e96412 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:30:32 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 10:00:58 2023 +0800
Change-Id: I32dcf84b864d7f9683897096361fb91a12426ddb
Original commit hash: 1686a61b86d5a3f4fddd29b1deab15a197ecc847

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3a54226f1ec671dca64e59d53cef397d6879037a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:30:28 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Add new Power Meter Override config

[Feature Description]
Added a new configuration for the Power Meter Constant
override table for 5200 G2 1R and 2R

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019099241
Original commit date: Tue Nov 14 15:58:24 2023 -0800
Change-Id: Id7242a6592e1bd9e993353c239802fff19bd4ee9
Original commit hash: 07366e5f8bb15718d242d6567ce004cb8fde327a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: dd5820b183d0eed873b7a2c377622869416a0be4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:30:23 2024 +0530 
-------------------------------------------------------------------------------- 
Reduce the Intensive Post Code Update Request when DXE Core Not Found

[Issue Description]
- In EDK-II DxeLoad.c (DxeIplFindDxeCore) there exist an infinite-loop
to find the DxeCore in all the possible FVs.
- In release BIOS, system would not stop to search when no further FV
found and would cause the infinite progress code signal.
- In following EDK-II platform, it would be converted into postcode
(PostCodeDebugFeaturePkg/Library/PostCodeMapLib/PostCodeMapLib.c)
and would have intensive request cause the EC busy to handle
the post code update.
- This change is used to mitigate the number of post code update request
to reduce the EC loading.

[Resolution]
- Register the progress code callback function to add additional timeout
- Add the additional 500ms timeout to reduce the traffic
- When the progress code is DXE core not found, execute the timeout
- Others do not do any operation and make the behavior as-is

Package/Module:
CapsuleFeaturePkg/PlatformInitRecoveryPei

[Impacted Platform]
ALL

Hsd-es-id: 16021094925
Original commit date: Wed Jan 10 15:03:39 2024 +0800
Change-Id: Ia23dc8c3158b197e048748af7cea80c459873b72
Original commit hash: 5ab2fb61e5542105d242e1b504e7f6bad37d5eeb

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.inf
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/ProgressCodeCallbackInternalPei.h
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/ProgressCodeCallbackPei.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/ProgressCodeCallbackPei.h

================================================================================ 
Commit: 578977665a46516343f0bfccba26d39a64d6ba8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:30:18 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_93

Hsd-es-id: N/A"
Original commit date: Thu Jan 18 15:34:09 2024 -0800
Original commit hash: 62bbaf4b00ff04c741405a04966ff85046dc985f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f3392ea061e6725487f875b0274647d12f92ac2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:30:13 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][MTLS][ARLS] and onward PCIe TC/VC mapping new requirement

[Feature Description]
If ( RP is enabled for 1 VC):
Map TC[0-7] to VC0 (vc0ctl.tvm=0x7f)
If ( RP is enabled for 2 VC):
Map TC0 to VC0
Map TC[1-7] to VC1

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 14021335789
Original commit date: Wed Jan 10 06:03:37 2024 +0530
Change-Id: I691fb328490020f82e12d84a27a09750b2971db0
Original commit hash: ce3095da33c74667abfb86a5bac39d4222491ceb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: ece976e41de544a8faa8625b2bf3ee655353222a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:30:08 2024 +0530 
-------------------------------------------------------------------------------- 
Integrate DisCo SDCA 2.1 Tables for Cirrus Codec 4 and 6 spkr

[Feature Description]
Implement DisCo tables of the latest configurations for Cirrus Codec.
Add a separate configuration for 4 speaker and 6 speaker config.

Package/Module:
Features/Audio/SndwDevTopologyFeaturePkg
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18035844887
Original commit date: Thu Dec 21 13:21:14 2023 +0100
Change-Id: I9369fd4bf572e612f930bda863d8edc7f80ed3f1
Original commit hash: 3424b8c2ccb5f51555ef1ad928e4864dbb5d97db

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySsdtDesktop.inf
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_all_endpoints.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_no_capture.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_no_capture_no_spk.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_no_spk.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_6spk_Cohen_mic_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/CS35L56_DSD.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/CS35L56_PDP.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/CS42L43_DSD.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/CS_HID_headset_buttons.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Cirrus_Topology_4_Jamerson_1_Cohen.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Cirrus_Topology_6_Jamerson_1_Cohen.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Cohen_Amp.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Cohen_SimpleMic.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Cohen_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Cohen_UAJ_capture_disable.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Cohen_UAJ_capture_enable.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/EnableProcessingModules.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/SdcaSmartAmp_CJAM3556_RefStream_common.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Sidecar_Cohen_Tweeter_Jamerson_Woofer.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/SndwDevTopologySt06Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/SndwDevTopologySt07Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/common4ch.h
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/common6ch.h
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/sb_pc00_hdas_ppms_cirrus_aec.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/sb_pc00_hdas_ppms_waves.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySsdtMobile.inf
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_all_endpoints.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_no_capture.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_no_capture_no_spk.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_no_spk.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_6spk_Cohen_mic_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/CS35L56_DSD.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/CS35L56_PDP.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/CS42L43_DSD.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/CS_HID_headset_buttons.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Cirrus_Topology_4_Jamerson_1_Cohen.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Cirrus_Topology_6_Jamerson_1_Cohen.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Cohen_Amp.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Cohen_SimpleMic.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Cohen_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Cohen_UAJ_capture_disable.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Cohen_UAJ_capture_enable.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/EnableProcessingModules.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/SdcaSmartAmp_CJAM3556_RefStream_common.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Sidecar_Cohen_Tweeter_Jamerson_Woofer.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/SndwDevTopologySt06Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/SndwDevTopologySt07Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/common4ch.h
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/common6ch.h
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/sb_pc00_hdas_ppms_cirrus_aec.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/sb_pc00_hdas_ppms_waves.asl
Features/Audio/SndwDevTopologyFeaturePkg/IncludePrivate/SndwAcx.h
Features/Audio/SndwDevTopologyFeaturePkg/Readme.md
Features/Audio/SndwDevTopologyFeaturePkg/SndwInstallDevTopology/SndwInstallDevTopology.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 756cce82d2ef091522f1bfb8443738a34992c3ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:30:03 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Extend WDT interval to 1000 seconds

[Feature Description]
When CUSTOM_PROFILE is selected, memory trainings might spend
lots of time. The current WDT interval is only 60 seconds.
It's not enough. Board is reset before MRC finishes trainings.

Extend WDT interval to 1000 seconds

Package/Module: MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib

[Impacted Platform]
S, HX.

Hsd-es-id: 15015083108
Original commit date: Tue Jan 9 16:21:57 2024 +0800
Change-Id: I437761c8ad20aeb4019728d8aab3cf2a2806c31f
Original commit hash: c1e4584dd12b60bc7cb0b6f016e663c72f494de5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h

================================================================================ 
Commit: a8cf3ade9b37c40a947dbf70af9a2934cb64304d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:29:59 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] WWAN firmware update using Telephony tool is failing

[Issue Description]
WWAN firmware update using Telephony tool is failing

[Resolution]
ACPI GPIO method implement to correct path for WWAN/GaP reset function

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16022968393
Original commit date: Mon Jan 8 12:54:39 2024 +0800
Change-Id: I1e2fd77b3dd8906dbc2463e403f19ae10423836c
Original commit hash: 1607e4cc72012581e218c02a6e1e20145707ebf1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wwan.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl

================================================================================ 
Commit: 044edd4519d0dce1f3d1d2d00d1cb4748980ee49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:29:53 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_92

Hsd-es-id: N/A"
Original commit date: Thu Jan 18 13:34:56 2024 -0800
Original commit hash: 7c6142ec58674259bea2d912ef6dde92883417b3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4871ea76ae925c6f515a8da4469ac201595295ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:29:50 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][MTP-S] SSID/SVID are not programmed on MTP-S PCH PCI device.

[Issue Description]
BIOS doesn't program SSID/SVID for bus 0x80.

[Resolution]
Program SSID/SVID for bus 0x80.
Remove unused library PeiSiSsidLib.

Package/Module:
ClientOneSiliconPkg/Product/MeteorLake
ClientOneSiliconPkg/Library/PeiSiSsidLib

[Impacted Platform]
ALL

Hsd-es-id: 13011538977
Original commit date: Wed Jan 17 09:44:06 2024 +0800
Change-Id: Ib0ba3424dede62d4db5e3ba54b1dded84efb8332
Original commit hash: daef974de9204391cff08eadeb62fb1874bb566d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: 11310139b10b37b52f5971b6646229b5096370df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:29:46 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Audio glitches observed behind type-c Dock

[Issue Description]
Audio glitches observed behind type-c Dock with BT and USB Headset.

[Resolution]
Debug determined that Tpoweron scale value is not programmed
correctly.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18036106067
Original commit date: Thu Jan 4 09:12:58 2024 +0100
Change-Id: I46ea380182694a3bc70c48547a510c1e222c2b5b
Original commit hash: 5fc3f58a550658793069c3e0a3e450a8c8931bc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/DmiSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: bb8c2882b0392353a95c9ea17499d3b541ceb28c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:29:42 2024 +0530 
-------------------------------------------------------------------------------- 
SUT going to default settings with GCC BIOS

[Issue Description]
SUT going to default settings with GCC BIOS

[Resolution]
Disable BIOS Guard for GCC Build

Package/Module: MeteorLakeBoards

[Impacted Platform]
S, Hx

Hsd-es-id: 16022790147
Original commit date: Mon Jan 8 15:47:34 2024 -0800
Change-Id: Iffcf1ef3e702feb086b578edf6ddd1c8c1ff7d01
Original commit hash: 86719d2a33c458cf621f7d731555ed2514643f69

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 3786747fcea365708222e1921b1162101366632b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:29:39 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][HSTI] ACS test causes boot-time issues

[Issue Description]
HSTI ACS ECH Capability Enabled and Correct Configuration test
attempts to read ACS ECH on all PMC devices regardless of its location.

[Resolution]
Limit the test execution to only Bus 0
Also improve debug logging

Package/Module: PlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 14021310163
Original commit date: Thu Jan 11 03:20:08 2024 -0800
Change-Id: Ib2cea72021eb55cfa3b239a13841c9dd0f9b922d
Original commit hash: a14afe404662969ffbd1ab5becd6008909632cea

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c

================================================================================ 
Commit: 8223f966d6a7d80d51deeae7f33f933068b2937e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:29:35 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_91

Hsd-es-id: N/A"
Original commit date: Thu Jan 11 12:58:34 2024 -0800
Original commit hash: 48c736e19b2d974f62d994f1ee3d5eb80e374c18

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0e737fefe2f364511014f14cccda543604dc4bf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:29:31 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Enable SPI DMA

[Issue Description]
SUT hangs/loops on hitting PC: AC10 after provisioning TPM

[Resolution]
Enable SPI DMA

Package/Module: PeiMtlSocInitLib

[Impacted Platform]
S

Hsd-es-id: 16022772649
Original commit date: Thu Jan 11 12:13:10 2024 -0800
Change-Id: Ifac2516fe8db9c62283f06a44659823e4b87ba30
Original commit hash: 9fb3a102d070c8b45bcfc365c4cb92f44f1db620

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 55ee8e268407e10d3168872b99b21ee3620c36b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 22:29:17 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_90

Hsd-es-id: N/A"
Original commit date: Thu Jan 4 11:57:20 2024 -0800
Original commit hash: c98779c8b33d1d05c6ce9f6c0ba854fed4c8676a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
