// Seed: 4022825944
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_2;
  assign id_4#(
      .id_3(1),
      .id_6(1),
      .id_3(1)
  ) = 1'b0 <-> 1 && id_6 && 1;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_3, id_4, id_5, id_6, id_7;
endmodule
