#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002a220a11ee0 .scope module, "tb_main" "tb_main" 2 3;
 .timescale -9 -12;
v000002a220a77780_0 .var "E", 0 0;
v000002a220a775a0_0 .net "LD_AC", 0 0, v000002a220ac6bf0_0;  1 drivers
v000002a220a77960_0 .net "LD_DR1", 0 0, v000002a2209f4c70_0;  1 drivers
v000002a220a77a00_0 .net "LD_DR2", 0 0, v000002a220acbe10_0;  1 drivers
v000002a220a77460_0 .net "LD_R1", 0 0, v000002a220a76950_0;  1 drivers
v000002a220a77640_0 .net "LD_R2", 0 0, v000002a220a76090_0;  1 drivers
v000002a220a776e0_0 .net "LD_R3", 0 0, v000002a220a76130_0;  1 drivers
v000002a220a77aa0_0 .net "LD_outr", 0 0, v000002a220a76770_0;  1 drivers
v000002a220a79ab0_0 .net "T", 1 0, v000002a220a78e00_0;  1 drivers
v000002a220a7a410_0 .var "clk", 0 0;
v000002a220a79470_0 .net "outr", 3 0, v000002a220a77320_0;  1 drivers
v000002a220a7a730_0 .var "rst", 0 0;
v000002a220a79fb0_0 .net "sel_A", 2 0, v000002a220a764f0_0;  1 drivers
v000002a220a793d0_0 .net "sel_B", 0 0, v000002a220a76a90_0;  1 drivers
v000002a220a79b50_0 .net "sel_DR1", 0 0, v000002a220a763b0_0;  1 drivers
v000002a220a79f10_0 .net "sel_DR2", 0 0, v000002a220a76db0_0;  1 drivers
S_000002a220a12070 .scope module, "uut" "main" 2 21, 3 1 0, S_000002a220a11ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 2 "T";
    .port_info 4 /OUTPUT 1 "LD_R1";
    .port_info 5 /OUTPUT 1 "LD_R2";
    .port_info 6 /OUTPUT 1 "LD_R3";
    .port_info 7 /OUTPUT 1 "LD_DR1";
    .port_info 8 /OUTPUT 1 "LD_DR2";
    .port_info 9 /OUTPUT 1 "LD_AC";
    .port_info 10 /OUTPUT 1 "LD_outr";
    .port_info 11 /OUTPUT 3 "sel_A";
    .port_info 12 /OUTPUT 1 "sel_B";
    .port_info 13 /OUTPUT 4 "outr";
    .port_info 14 /OUTPUT 1 "sel_DR1";
    .port_info 15 /OUTPUT 1 "sel_DR2";
v000002a220a787c0_0 .net "E", 0 0, v000002a220a77780_0;  1 drivers
v000002a220a782c0_0 .net "LD_AC", 0 0, v000002a220ac6bf0_0;  alias, 1 drivers
v000002a220a78360_0 .net "LD_DR1", 0 0, v000002a2209f4c70_0;  alias, 1 drivers
v000002a220a78ea0_0 .net "LD_DR2", 0 0, v000002a220acbe10_0;  alias, 1 drivers
v000002a220a778c0_0 .net "LD_R1", 0 0, v000002a220a76950_0;  alias, 1 drivers
v000002a220a78220_0 .net "LD_R2", 0 0, v000002a220a76090_0;  alias, 1 drivers
v000002a220a77f00_0 .net "LD_R3", 0 0, v000002a220a76130_0;  alias, 1 drivers
v000002a220a77500_0 .net "LD_outr", 0 0, v000002a220a76770_0;  alias, 1 drivers
v000002a220a770a0_0 .net "T", 1 0, v000002a220a78e00_0;  alias, 1 drivers
v000002a220a78400_0 .net "clk", 0 0, v000002a220a7a410_0;  1 drivers
v000002a220a77140_0 .net "outr", 3 0, v000002a220a77320_0;  alias, 1 drivers
v000002a220a784a0_0 .net "rst", 0 0, v000002a220a7a730_0;  1 drivers
v000002a220a78900_0 .net "sel_A", 2 0, v000002a220a764f0_0;  alias, 1 drivers
v000002a220a789a0_0 .net "sel_B", 0 0, v000002a220a76a90_0;  alias, 1 drivers
v000002a220a771e0_0 .net "sel_DR1", 0 0, v000002a220a763b0_0;  alias, 1 drivers
v000002a220a773c0_0 .net "sel_DR2", 0 0, v000002a220a76db0_0;  alias, 1 drivers
S_000002a220a0dad0 .scope module, "cu_inst" "cu" 3 21, 4 1 0, S_000002a220a12070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 2 "T";
    .port_info 2 /OUTPUT 3 "sel_A";
    .port_info 3 /OUTPUT 1 "sel_B";
    .port_info 4 /OUTPUT 1 "LD_R1";
    .port_info 5 /OUTPUT 1 "LD_R2";
    .port_info 6 /OUTPUT 1 "LD_R3";
    .port_info 7 /OUTPUT 1 "LD_DR1";
    .port_info 8 /OUTPUT 1 "LD_DR2";
    .port_info 9 /OUTPUT 1 "LD_AC";
    .port_info 10 /OUTPUT 1 "LD_outr";
    .port_info 11 /OUTPUT 1 "sel_DR1";
    .port_info 12 /OUTPUT 1 "sel_DR2";
v000002a220a1c4c0_0 .net "E", 0 0, v000002a220a77780_0;  alias, 1 drivers
v000002a220ac6bf0_0 .var "LD_AC", 0 0;
v000002a2209f4c70_0 .var "LD_DR1", 0 0;
v000002a220acbe10_0 .var "LD_DR2", 0 0;
v000002a220a76950_0 .var "LD_R1", 0 0;
v000002a220a76090_0 .var "LD_R2", 0 0;
v000002a220a76130_0 .var "LD_R3", 0 0;
v000002a220a76770_0 .var "LD_outr", 0 0;
v000002a220a76e50_0 .net "T", 1 0, v000002a220a78e00_0;  alias, 1 drivers
v000002a220a764f0_0 .var "sel_A", 2 0;
v000002a220a76a90_0 .var "sel_B", 0 0;
v000002a220a763b0_0 .var "sel_DR1", 0 0;
v000002a220a76db0_0 .var "sel_DR2", 0 0;
E_000002a2209ed580 .event anyedge, v000002a220a1c4c0_0, v000002a220a76e50_0;
S_000002a220a0dc60 .scope module, "dp_inst" "datapath" 3 30, 5 1 0, S_000002a220a12070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "LD_R1";
    .port_info 4 /INPUT 1 "LD_R2";
    .port_info 5 /INPUT 1 "LD_R3";
    .port_info 6 /INPUT 1 "LD_DR1";
    .port_info 7 /INPUT 1 "LD_DR2";
    .port_info 8 /INPUT 1 "LD_AC";
    .port_info 9 /INPUT 1 "LD_outr";
    .port_info 10 /INPUT 3 "sel_A";
    .port_info 11 /INPUT 1 "sel_B";
    .port_info 12 /OUTPUT 4 "outr";
L_000002a220a12490 .functor BUFZ 4, v000002a220a76310_0, C4<0000>, C4<0000>, C4<0000>;
v000002a220a761d0_0 .var "AC", 3 0;
v000002a220a76450_0 .net "ALU_out", 3 0, L_000002a220a7a050;  1 drivers
v000002a220a769f0_0 .net "B1", 3 0, L_000002a220a79790;  1 drivers
v000002a220a76590_0 .net "B2", 3 0, L_000002a220a12490;  1 drivers
v000002a220a76630_0 .var "DR1", 3 0;
v000002a220a76b30_0 .var "DR2", 3 0;
v000002a220a76810_0 .net "E", 0 0, v000002a220a77780_0;  alias, 1 drivers
v000002a220a76bd0_0 .net "LD_AC", 0 0, v000002a220ac6bf0_0;  alias, 1 drivers
v000002a220a76c70_0 .net "LD_DR1", 0 0, v000002a2209f4c70_0;  alias, 1 drivers
v000002a220a768b0_0 .net "LD_DR2", 0 0, v000002a220acbe10_0;  alias, 1 drivers
v000002a220a76d10_0 .net "LD_R1", 0 0, v000002a220a76950_0;  alias, 1 drivers
v000002a220a766d0_0 .net "LD_R2", 0 0, v000002a220a76090_0;  alias, 1 drivers
v000002a220a76ef0_0 .net "LD_R3", 0 0, v000002a220a76130_0;  alias, 1 drivers
v000002a220a76270_0 .net "LD_outr", 0 0, v000002a220a76770_0;  alias, 1 drivers
v000002a220a76f90_0 .var "R1", 3 0;
v000002a220a76310_0 .var "R2", 3 0;
v000002a220a785e0_0 .var "R3", 3 0;
L_000002a220ad0118 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002a220a77c80_0 .net/2u *"_ivl_10", 2 0, L_000002a220ad0118;  1 drivers
v000002a220a78540_0 .net *"_ivl_12", 0 0, L_000002a220a7aa50;  1 drivers
L_000002a220ad0160 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002a220a78f40_0 .net/2u *"_ivl_14", 2 0, L_000002a220ad0160;  1 drivers
v000002a220a78860_0 .net *"_ivl_16", 0 0, L_000002a220a7a550;  1 drivers
L_000002a220ad01a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002a220a78040_0 .net/2u *"_ivl_18", 2 0, L_000002a220ad01a8;  1 drivers
L_000002a220ad0088 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002a220a78680_0 .net/2u *"_ivl_2", 2 0, L_000002a220ad0088;  1 drivers
v000002a220a77fa0_0 .net *"_ivl_20", 0 0, L_000002a220a798d0;  1 drivers
L_000002a220ad01f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002a220a78c20_0 .net/2u *"_ivl_22", 3 0, L_000002a220ad01f0;  1 drivers
v000002a220a780e0_0 .net *"_ivl_24", 3 0, L_000002a220a7a0f0;  1 drivers
v000002a220a78ae0_0 .net *"_ivl_26", 3 0, L_000002a220a79290;  1 drivers
v000002a220a77d20_0 .net *"_ivl_28", 3 0, L_000002a220a7a4b0;  1 drivers
v000002a220a77820_0 .net *"_ivl_30", 3 0, L_000002a220a7ac30;  1 drivers
v000002a220a78cc0_0 .net *"_ivl_4", 0 0, L_000002a220a7a910;  1 drivers
L_000002a220ad00d0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002a220a78d60_0 .net/2u *"_ivl_6", 2 0, L_000002a220ad00d0;  1 drivers
v000002a220a78a40_0 .net *"_ivl_8", 0 0, L_000002a220a79830;  1 drivers
v000002a220a77dc0_0 .net "clk", 0 0, v000002a220a7a410_0;  alias, 1 drivers
v000002a220a77320_0 .var "outr", 3 0;
v000002a220a78180_0 .net "rst", 0 0, v000002a220a7a730_0;  alias, 1 drivers
v000002a220a78720_0 .net "sel_A", 2 0, v000002a220a764f0_0;  alias, 1 drivers
v000002a220a77280_0 .net "sel_B", 0 0, v000002a220a76a90_0;  alias, 1 drivers
E_000002a2209ecd00 .event posedge, v000002a220a77dc0_0;
L_000002a220a7a050 .arith/sum 4, v000002a220a76630_0, v000002a220a76b30_0;
L_000002a220a7a910 .cmp/eq 3, v000002a220a764f0_0, L_000002a220ad0088;
L_000002a220a79830 .cmp/eq 3, v000002a220a764f0_0, L_000002a220ad00d0;
L_000002a220a7aa50 .cmp/eq 3, v000002a220a764f0_0, L_000002a220ad0118;
L_000002a220a7a550 .cmp/eq 3, v000002a220a764f0_0, L_000002a220ad0160;
L_000002a220a798d0 .cmp/eq 3, v000002a220a764f0_0, L_000002a220ad01a8;
L_000002a220a7a0f0 .functor MUXZ 4, L_000002a220ad01f0, v000002a220a77320_0, L_000002a220a798d0, C4<>;
L_000002a220a79290 .functor MUXZ 4, L_000002a220a7a0f0, v000002a220a761d0_0, L_000002a220a7a550, C4<>;
L_000002a220a7a4b0 .functor MUXZ 4, L_000002a220a79290, v000002a220a785e0_0, L_000002a220a7aa50, C4<>;
L_000002a220a7ac30 .functor MUXZ 4, L_000002a220a7a4b0, v000002a220a76310_0, L_000002a220a79830, C4<>;
L_000002a220a79790 .functor MUXZ 4, L_000002a220a7ac30, v000002a220a76f90_0, L_000002a220a7a910, C4<>;
S_000002a2209f82a0 .scope module, "sequence_inst" "sequence_counter" 3 18, 6 1 0, S_000002a220a12070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 2 "T";
v000002a220a78b80_0 .net "E", 0 0, v000002a220a77780_0;  alias, 1 drivers
v000002a220a77b40_0 .var "E_prev", 0 0;
v000002a220a78e00_0 .var "T", 1 0;
v000002a220a77be0_0 .net "clk", 0 0, v000002a220a7a410_0;  alias, 1 drivers
v000002a220a77e60_0 .net "rst", 0 0, v000002a220a7a730_0;  alias, 1 drivers
    .scope S_000002a2209f82a0;
T_0 ;
    %wait E_000002a2209ecd00;
    %load/vec4 v000002a220a77e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a220a78e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a220a77b40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a220a77b40_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v000002a220a78b80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a220a78e00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002a220a78b80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.5, 4;
    %load/vec4 v000002a220a78e00_0;
    %assign/vec4 v000002a220a78e00_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v000002a220a78e00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a220a78e00_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v000002a220a78e00_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002a220a78e00_0, 0;
T_0.8 ;
T_0.6 ;
T_0.3 ;
    %load/vec4 v000002a220a78b80_0;
    %assign/vec4 v000002a220a77b40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002a220a0dad0;
T_1 ;
    %wait E_000002a2209ed580;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002a220a764f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220a76a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220a76950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220a76090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220a76130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a2209f4c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220acbe10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220ac6bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220a76770_0, 0, 1;
    %load/vec4 v000002a220a1c4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002a220a764f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a220a76770_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002a220a764f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220a76a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220a76950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220a76090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220a76130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a2209f4c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220acbe10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220ac6bf0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002a220a76e50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002a220a764f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a220a76a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a2209f4c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a220acbe10_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000002a220a76e50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002a220a764f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a220a76950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a220ac6bf0_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000002a220a76e50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002a220a764f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a220a76130_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000002a220a76e50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002a220a764f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a220a76090_0, 0, 1;
T_1.8 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002a220a0dc60;
T_2 ;
    %wait E_000002a2209ecd00;
    %load/vec4 v000002a220a78180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a220a76f90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a220a76310_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a220a785e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a220a76630_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a220a76b30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a220a761d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a220a77320_0, 0;
T_2.0 ;
    %load/vec4 v000002a220a76810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002a220a769f0_0;
    %assign/vec4 v000002a220a77320_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002a220a76c70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.6, 4;
    %load/vec4 v000002a220a768b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000002a220a769f0_0;
    %assign/vec4 v000002a220a76630_0, 0;
    %load/vec4 v000002a220a76590_0;
    %assign/vec4 v000002a220a76b30_0, 0;
T_2.4 ;
    %load/vec4 v000002a220a76d10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.9, 4;
    %load/vec4 v000002a220a76bd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v000002a220a76450_0;
    %assign/vec4 v000002a220a761d0_0, 0;
    %load/vec4 v000002a220a769f0_0;
    %assign/vec4 v000002a220a76f90_0, 0;
T_2.7 ;
    %load/vec4 v000002a220a76ef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v000002a220a769f0_0;
    %assign/vec4 v000002a220a785e0_0, 0;
T_2.10 ;
    %load/vec4 v000002a220a766d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002a220a769f0_0;
    %assign/vec4 v000002a220a76310_0, 0;
T_2.12 ;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a220a11ee0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000002a220a7a410_0;
    %inv;
    %store/vec4 v000002a220a7a410_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a220a11ee0;
T_4 ;
    %vpi_call 2 41 "$dumpfile", "main_wave.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a220a11ee0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220a7a410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a220a7a730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220a77780_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220a7a730_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002a220a76f90_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002a220a76310_0, 0, 4;
    %delay 70000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a220a77780_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a220a77780_0, 0, 1;
    %delay 60000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_main.v";
    "main.v";
    "control_unit.v";
    "datapath.v";
    "sequence_counter.v";
