# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim work.dlx_testbench(tb)
# vsim work.dlx_testbench(tb) 
# Start time: 12:43:44 on Sep 15,2021
# ** Error: (vsim-7) Failed to open info file "/home/ms21.42/Desktop/DLX_vhd_fully_synthesizable/test_bench_and_memory/TB_romem/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: (vopt-7) Failed to open info file "/home/ms21.42/Desktop/DLX_vhd_fully_synthesizable/test_bench_and_memory/TB_romem/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# Optimization failed
# ** Error: (vopt-1933) Unable to create temporary directory /home/ms21.42/Desktop/DLX_vhd_fully_synthesizable/test_bench_and_memory/TB_romem/work/_tempmsg
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 12:43:44 on Sep 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.rwmem(beh)
# vsim work.rwmem(beh) 
# Start time: 12:44:02 on Sep 15,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.rwmem(beh)#1
# ** Fatal: (vsim-3350) Generic "file_path" has not been given a value.
#    Time: 0 ns  Iteration: 0  Instance: /rwmem File: /home/ms21.42/Desktop/DLX_vhd_fully_synthesizable/test_bench_and_memory/TB_rwmem/rwmem.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 12:44:03 on Sep 15,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
