
Cadence Innovus(TM) Implementation System.
Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postroute -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postroute_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/route.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postroute}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
Date:		Fri Oct 10 16:19:53 2025
Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[16:19:53.185801] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu

		invs	Innovus Implementation System	25.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
Type 'man IMPOAX-124' for more detail.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Type 'man IMPOAX-332' for more detail.
INFO: OA features are disabled in this session.


Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w.

Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[INFO] Loading Pegasus 24.13 fill procedures
Info: Process UID = 3171798 / a3ebc9c4-c34e-421d-b549-b746b5668054 / ZZpXpM2EeD

**INFO:  MMMC transition support version v31-84 

#@ Processing -execute option
@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postroute_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/route.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postroute}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
init_flow summary:
  Flow script        : 
  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
  Flow               : flow:flow_current
  From               : implementation.postroute.block_start
  To                 : implementation.postroute.innovus_to_quantus
  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
  Working directory  : .
  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2
  Run tag            : 
  Branch name        : 
  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postroute_2
  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute_2
reading previous metrics...
Sourcing flow scripts...
Sourcing flow scripts done.
Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
#@ Begin verbose flow_step activate_views
@flow 2: apply {{} {
    set db [get_db flow_starting_db]
    set flow [lindex [get_db flow_hier_path] end]
    set setup_views [get_feature -obj $flow setup_views]
    set hold_views [get_feature -obj $flow hold_views]
    set leakage_view [get_feature -obj $flow leakage_view]
    set dynamic_view [get_feature -obj $flow dynamic_view]
  
    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
      #- use read_db args for DB types and set_analysis_views for TCL
      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
        set cmd "set_analysis_view"
        if {$setup_views ne ""} {
          append cmd " -setup [list $setup_views]"
        } else {
          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold [list $hold_views]"
        } else {
          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage [list $leakage_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
          }
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic [list $dynamic_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
          }
        }
        eval $cmd
      } elseif {[llength [get_db analysis_views]] == 0} {
        set cmd "set_flowkit_read_db_args"
        if {$setup_views ne ""} {
          append cmd " -setup_views [list $setup_views]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold_views [list $hold_views]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage_view [list $leakage_view]"
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic_view [list $dynamic_view]"
        }
        eval $cmd
      } else {
      }
    }
  }}
#@ End verbose flow_step activate_views
#@ Begin verbose flow_step init_mcpu
@flow 2: apply {{} {
    # Multi host/cpu attributes
    #-----------------------------------------------------------------------------
    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
    # the specified dist script.  This connects the number of CPUs being reserved
    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
    # a typical environment variable exported by distribution platforms and is
    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
    } else {
      set max_cpus 1
    }
    switch -glob [get_db program_short_name] {
      default       {}
      joules*       -
      genus*        -
      innovus*      -
      tempus*       -
      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
    }
if {[get_feature opt_signoff]} {
      if {[is_flow -inside flow:opt_signoff]} {
        set_multi_cpu_usage -verbose -remote_host 1
        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
        set_distributed_hosts -local
      }
}
  }}
set_multi_cpu_usage -local_cpu 1
#@ End verbose flow_step init_mcpu
End steps for plugin point Cadence.plugin.flowkit.read_db.pre
#% Begin load design ... (date=10/10 16:20:30, mem=2128.5M)
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:19:11 2025'.
**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
Type 'man IMPOAX-124' for more detail.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Type 'man IMPOAX-332' for more detail.
Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
Read 109 cells in library 'sky130_tt_1.8_25' 
Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
ff_v1.98_0C tt_v1.8_25C ss_v1.62_125C
Nominal_25C

Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/lef/sky130_scl_9T.tlef ...

Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/lef/sky130_scl_9T.lef ...
Set DBUPerIGU to M2 pitch 460.

Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/viewDefinition.tcl
% Begin Load netlist data ... (date=10/10 16:20:34, mem=2146.1M)
*** Begin netlist parsing (mem=2146.1M) ***
Created 110 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.v.bin'

*** Memory Usage v#1 (Current mem = 2154.051M, initial mem = 958.316M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2154.1M) ***
% End Load netlist data ... (date=10/10 16:20:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=2154.0M, current mem=2154.0M)
Top level cell is top_lvl.
Hooked 110 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top_lvl ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 119 modules.
** info: there are 1027 stdCell insts.
** info: there are 1027 stdCell insts with at least one signal pin.
** info: there are 2 macros.

*** Memory Usage v#1 (Current mem = 2185.805M, initial mem = 958.316M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/gui.pref.tcl ...
**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
Effort level <high> specified for tdgp_reg2reg_default path_group
Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
Change floorplan default-technical-site to 'CoreSite'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 87
Total number of sequential cells: 19
Total number of tristate cells: 3
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.fp.gz (mem = 2492.3M).
% Begin Load floorplan data ... (date=10/10 16:20:36, mem=2492.8M)
*info: reset 1513 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 1025800 1301800)
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
 ... processed partition successfully.
Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:19:09 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2493.8M, current mem=2493.8M)
There are 9 nets with weight being set
There are 9 nets with bottomPreferredRoutingLayer being set
There are 25 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=10/10 16:20:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=2495.2M, current mem=2495.1M)
Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.route.congmap.gz ...
% Begin Load SymbolTable ... (date=10/10 16:20:36, mem=2495.1M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=10/10 16:20:37, total cpu=0:00:00.1, real=0:00:01.0, peak res=2497.5M, current mem=2497.5M)
Loading place ...
% Begin Load placement data ... (date=10/10 16:20:37, mem=2497.5M)
Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:19:09 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2498.7M) ***
Total net length = 1.139e+05 (4.240e+04 7.147e+04) (ext = 2.700e+04)
% End Load placement data ... (date=10/10 16:20:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=2498.8M, current mem=2498.8M)
Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:19:09 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2499.1M) ***
% Begin Load routing data ... (date=10/10 16:20:37, mem=2499.1M)
Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.route.gz.
Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:19:09 2025 Format: 23.1) ...
*** Total 1465 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2500.2M) ***
% End Load routing data ... (date=10/10 16:20:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=2500.2M, current mem=2499.4M)
Loading Drc markers ...
... 1 markers are loaded ...
... 0 geometry drc markers are loaded ...
... 1 antenna drc markers are loaded ...
TAT_INFO: ::restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2502.8M) ***
Reading dirtyarea snapshot file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.db.da.gz (Create by Innovus v25.11-s102_1 on Fri Oct 10 16:19:10 2025, version: 8).
ff_v1.98_0C_Nominal_25 tt_v1.8_25C_Nominal_25 ss_v1.62_125C_Nominal_25
Change floorplan default-technical-site to 'CoreSite'.
Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/extraction/' ...
Extraction setup Started for TopCell top_lvl 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.techData.gz' ...
Completed (cpu: 0:00:00.3 real: 0:00:01.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: tt_v1.8_25C_Nominal_25_func
    RC-Corner Name        : Nominal_25C
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
Restored Grid density data
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=10/10 16:20:39, mem=2520.3M)
source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl_power_constraints.tcl
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=10/10 16:20:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=2543.4M, current mem=2543.4M)
ff_v1.98_0C_Nominal_25 tt_v1.8_25C_Nominal_25 ss_v1.62_125C_Nominal_25
% Begin load AAE data ... (date=10/10 16:20:39, mem=2555.1M)
**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=2572.964844 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=10/10 16:20:39, total cpu=0:00:00.7, real=0:00:01.0, peak res=2573.0M, current mem=2573.0M)
Restoring CCOpt config...
  Extracting original clock gating for core_clock...
    clock_tree core_clock contains 90 sinks and 0 clock gates.
  Extracting original clock gating for core_clock done.
  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 87
Total number of sequential cells: 19
Total number of tristate cells: 3
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
timing_aocv_enable_gba_combine_launch_capture
timing_enable_backward_compatible_latch_thru_mt_mode
timing_enable_separate_device_slew_effect_sensitivities
#% End load design ... (date=10/10 16:20:40, total cpu=0:00:07.8, real=0:00:10.0, peak res=2585.6M, current mem=2577.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
*** Message Summary: 147 warning(s), 2 error(s)

UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   read_db
Sourcing flow scripts...
Sourcing flow scripts done.
reading previous metrics...
Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
#@ Begin verbose flow_step activate_views
@flow 2: apply {{} {
    set db [get_db flow_starting_db]
    set flow [lindex [get_db flow_hier_path] end]
    set setup_views [get_feature -obj $flow setup_views]
    set hold_views [get_feature -obj $flow hold_views]
    set leakage_view [get_feature -obj $flow leakage_view]
    set dynamic_view [get_feature -obj $flow dynamic_view]
  
    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
      #- use read_db args for DB types and set_analysis_views for TCL
      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
        set cmd "set_analysis_view"
        if {$setup_views ne ""} {
          append cmd " -setup [list $setup_views]"
        } else {
          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold [list $hold_views]"
        } else {
          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage [list $leakage_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
          }
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic [list $dynamic_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
          }
        }
        eval $cmd
      } elseif {[llength [get_db analysis_views]] == 0} {
        set cmd "set_flowkit_read_db_args"
        if {$setup_views ne ""} {
          append cmd " -setup_views [list $setup_views]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold_views [list $hold_views]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage_view [list $leakage_view]"
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic_view [list $dynamic_view]"
        }
        eval $cmd
      } else {
      }
    }
  }}
#@ End verbose flow_step activate_views
#@ Begin verbose flow_step init_mcpu
@flow 2: apply {{} {
    # Multi host/cpu attributes
    #-----------------------------------------------------------------------------
    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
    # the specified dist script.  This connects the number of CPUs being reserved
    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
    # a typical environment variable exported by distribution platforms and is
    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
    } else {
      set max_cpus 1
    }
    switch -glob [get_db program_short_name] {
      default       {}
      joules*       -
      genus*        -
      innovus*      -
      tempus*       -
      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
    }
if {[get_feature opt_signoff]} {
      if {[is_flow -inside flow:opt_signoff]} {
        set_multi_cpu_usage -verbose -remote_host 1
        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
        set_distributed_hosts -local
      }
}
  }}
set_multi_cpu_usage -local_cpu 1
#@ End verbose flow_step init_mcpu
End steps for plugin point Cadence.plugin.flowkit.read_db.post
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   init_flow
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   postroute
#@ Begin verbose flow_step implementation.postroute.block_start
@@flow 2: set_db flow_write_db_common false
#@ End verbose flow_step implementation.postroute.block_start
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          48.53             53                                      block_start
#@ Begin verbose flow_step implementation.postroute.init_innovus.init_innovus_yaml
@flow 2: if {[get_feature report_lec]} {...}
@flow 8: # Design attributes  [get_db -category design]
@flow 9: #-------------------------------------------------------------------------------
@@flow 10: set_db design_process_node 130
**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
@@flow 11: set_db design_top_routing_layer met5
@@flow 12: set_db design_bottom_routing_layer met1
@@flow 13: set_db design_flow_effort standard
@@flow 14: set_db design_power_effort none
@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
@flow 17: #-------------------------------------------------------------------------------
@@flow 18: set_db timing_analysis_cppr           both
@@flow 19: set_db timing_analysis_type           ocv
@@flow 20: set_db timing_analysis_aocv 0
@@flow 21: set_db timing_analysis_socv 0
@flow 22: if {[get_feature report_pba]} {...}
@flow 26: # Extraction attributes  [get_db -category extract_rc]
@flow 27: #-------------------------------------------------------------------------------
@flow 28: if {[is_flow -after route.block_finish]} {
@@flow 29: set_db delaycal_enable_si           true
AAE_INFO: switching set_db delaycal_enable_si from false to true ...
AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
@@flow 30: set_db extract_rc_engine            post_route
@flow 31: }
@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
@flow 34: #-------------------------------------------------------------------------------
@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
@flow 37: # Optimization attributes  [get_db -category opt]
@flow 38: #-------------------------------------------------------------------------------
@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
@flow 42: # Clock attributes  [get_db -category cts]
@flow 43: #-------------------------------------------------------------------------------
@@flow 44: set_db cts_target_skew auto
@@flow 45: set_db cts_target_max_transition_time_top 100
@@flow 46: set_db cts_target_max_transition_time_trunk 100
@@flow 47: set_db cts_target_max_transition_time_leaf 100
@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
@@flow 51: set_db cts_clock_gating_cells ICGX1
@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
@flow 54: # Filler attributes  [get_db -category add_fillers]
@flow 55: #-------------------------------------------------------------------------------
@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
@flow 58: # Routing attributes  [get_db -category route]
@flow 59: #-------------------------------------------------------------------------------
#@ End verbose flow_step implementation.postroute.init_innovus.init_innovus_yaml
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           7.94              8                                      init_innovus_yaml
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   init_innovus
#@ Begin verbose flow_step implementation.postroute.init_innovus.init_innovus_user
@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
@flow 3: #-----------------------------------------------------------------------------
@flow 5: # Extraction attributes  [get_db -category extract_rc]
@flow 6: #-----------------------------------------------------------------------------
@flow 8: # Floorplan attributes  [get_db -category floorplan]
@flow 9: #-----------------------------------------------------------------------------
@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
@flow 12: # Placement attributes  [get_db -category place]
@flow 13: #-----------------------------------------------------------------------------
@flow 15: # Optimization attributes  [get_db -category opt]
@flow 16: #-----------------------------------------------------------------------------
@flow 18: # Clock attributes  [get_db -category cts]
@flow 19: #-----------------------------------------------------------------------------
@flow 21: # Routing attributes  [get_db -category route]
@flow 22: #-----------------------------------------------------------------------------
#@ End verbose flow_step implementation.postroute.init_innovus.init_innovus_user
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           6.75              6                                      init_innovus_user
#@ Begin verbose flow_step implementation.postroute.run_opt_postroute
@flow 2: #- perform postroute and SI based setup optimization
@@flow 3: opt_design -post_route -setup -hold -report_dir debug -report_prefix [get_db flow_report_name]
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2693.0M, totSessionCpu=0:01:10 **
*** opt_design #1 [begin] () : totSession cpu/real = 0:01:10.4/0:01:13.4 (1.0), mem = 2693.2M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:10.4/0:01:13.4 (1.0), mem = 2693.2M
**INFO: User settings:
delaycal_enable_high_fanout                                                         true
delaycal_enable_ideal_seq_async_pins                                                false
delaycal_enable_si                                                                  true
delaycal_eng_enablepreplacedflow                                                    false
delaycal_ignore_net_load                                                            false
delaycal_socv_accuracy_mode                                                         low
setAnalysisMode -monteCarlo                                                         false
setDelayCalMode -enable_hier_save_restore_flow                                      false
setDelayCalMode -engine                                                             aae
design_bottom_routing_layer                                                         met1
design_flow_effort                                                                  standard
design_power_effort                                                                 none
design_process_node                                                                 130
design_top_routing_layer                                                            met5
extract_rc_assume_metal_fill                                                        0.0
extract_rc_coupled                                                                  true
extract_rc_coupling_cap_threshold                                                   0.4
extract_rc_engine                                                                   post_route
extract_rc_pre_place_site_size                                                      4.6
extract_rc_pre_place_wire_length_slope                                              1.9
extract_rc_pre_place_wire_length_y0                                                 2.0
extract_rc_relative_cap_threshold                                                   1.0
extract_rc_shrink_factor                                                            1.0
extract_rc_total_cap_threshold                                                      0.0
multibit_aware_seq_mapping                                                          auto
opt_drv                                                                             true
opt_drv_margin                                                                      0.0
opt_leakage_to_dynamic_ratio                                                        0.5
opt_multi_bit_flop_name_prefix                                                      CDN_MBIT_
opt_multi_bit_flop_name_separator                                                   _MB_
opt_new_inst_prefix                                                                 postroute_
opt_preserve_all_sequential                                                         false
opt_resize_flip_flops                                                               true
opt_setup_target_slack                                                              0.0
opt_skew_eco_route                                                                  false
opt_view_pruning_hold_target_slack_auto_flow                                        0
opt_view_pruning_hold_views_active_list                                             { tt_v1.8_25C_Nominal_25_func }
opt_view_pruning_hold_views_persistent_list                                         { tt_v1.8_25C_Nominal_25_func}
opt_view_pruning_setup_views_active_list                                            { tt_v1.8_25C_Nominal_25_func }
opt_view_pruning_setup_views_persistent_list                                        { tt_v1.8_25C_Nominal_25_func}
opt_view_pruning_tdgr_setup_views_persistent_list                                   { tt_v1.8_25C_Nominal_25_func}
extract_rc_model_file                                                               /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/misc/rc_model.bin
route_detail_use_lef_pin_taper_rule                                                 true
route_exp_design_mode_bottom_routing_layer                                          1
route_exp_design_mode_top_routing_layer                                             5
route_extract_third_party_compatible                                                false
route_global_exp_timing_driven_std_delay                                            37.6
route_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
route_re_insert_filler_cell_list                                                    {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
route_re_insert_filler_cell_list_from_file                                          false
setNanoRouteMode -timingEngine                                                      .timing_file_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56.tif.gz
setActiveLogicViewMode -keepHighFanoutCriticalInsts                                 false
getAnalysisMode -monteCarlo                                                         false
getDelayCalMode -enable_hier_save_restore_flow                                      false
getDelayCalMode -engine                                                             aae
getImportMode -config                                                               true
get_power_analysis_mode -honor_net_activity_for_tcf                                 false
get_power_analysis_mode -honor_sublevel_activity                                    true
getNanoRouteMode -timingEngine                                                      .timing_file_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56.tif.gz
getAnalysisMode -monteCarlo                                                         false
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
ff_v1.98_0C tt_v1.8_25C ss_v1.62_125C
Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
      (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
      SynthesisEngine workers will not check out additional licenses.
**opt_design ... cpu = 0:00:01, real = 0:00:34, mem = 2821.6M, totSessionCpu=0:01:12 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2822.0M, init mem=2824.9M)
Pre-route DRC Violation:    458
*info: Placed = 9173           (Fixed = 8)
*info: Unplaced = 0           
Placement Density:100.00%(628509/628509)
Placement Density (including fixed std cells):100.00%(628509/628509)
Finished check_place (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=2829.8M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
#optDebug: { P: 130 W: 2201 FE: standard PE: none LDR: 0.5}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Include MVT Delays for Hold Opt
Multi-VT timing optimization disabled based on library information.
**INFO: Using Advanced Metric Collection system.
*** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:02.0/0:00:35.1 (0.1), totSession cpu/real = 0:01:12.4/0:01:48.5 (0.7), mem = 2831.1M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Fri Oct 10 16:21:43 2025
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2847.57 (MB), peak = 2847.57 (MB)
#Start routing data preparation on Fri Oct 10 16:21:43 2025
#
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2862.14 (MB), peak = 2862.14 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner Nominal_25C /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 (real) 
#(i=5, n=5 1000)
#metal1 -> met1 (1)
#metal2 -> met2 (2)
#metal3 -> met3 (3)
#metal4 -> met4 (4)
#metal5 -> met5 (5)
#SADV-On
# Corner(s) : 
#Nominal_25C [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#
#layer[5] tech width 1600 != ict width 800.0
#
#layer[5] tech spc 1600 != ict spc 800.0
#total pattern=35 [5, 90]
#Reading previously stored rc_model file ( /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/misc/rc_model.bin ) ...
#found CAPMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile
#found RESMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 24.1.0-s290
#number model r/c [1,1] [5,90] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2869.07 (MB), peak = 2872.10 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.37 (MB)
#Total memory = 2869.43 (MB)
#Peak memory = 2872.10 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 19 hboxes with single thread on machine with  Xeon 2.80GHz 56320KB Cache 88CPU...
#Process 0 special clock nets for rc extraction
#Total 1161 nets were built. 585 nodes added to break long wires. 0 net(s) have incomplete routes.
#Start inst blockage merging.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:05 .
#   Increased memory =    63.34 (MB), total memory =  2932.84 (MB), peak memory =  2932.84 (MB)
#Register nets and terms for rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b56680543vWjVY.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2888.95 (MB), peak = 2932.95 (MB)
#RC Statistics: 6641 Res, 4625 Ground Cap, 3961 XCap (Edge to Edge)
#WARNING (NREX-102) Net n_5 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED232 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED292 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED230 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED231 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED229 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED228 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED227 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED226 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED223 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED216 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED221 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED220 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED217 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED218 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED219 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED225 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED224 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED299 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED293 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (EMS-27) Message (NREX-102) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#RC V/H edge ratio: 0.67, Avg V/H Edge Length: 13852.72 (4121), Avg L-Edge Length: 15574.31 (1801)
#Nets and terms are pre-registered for rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b56680543vWjVY.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 7914 nodes, 6753 edges, and 10006 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2886.32 (MB), peak = 2932.95 (MB)
Restoring parasitic data from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b56680543vWjVY.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2886.574M)
Following multi-corner parasitics specified:
	/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b56680543vWjVY.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell top_lvl has rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b56680543vWjVY.rcdb.d specified
Cell top_lvl, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 2888.438M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 26.30 (MB)
#Total memory = 2888.44 (MB)
#Peak memory = 2932.95 (MB)
#
#585 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(22824495)
#Finish Net Signature in MT(50647168)
#Finish SNet Signature in MT (78406149)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.80GHz 56320KB Cache 88CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2883.14 (MB), peak memory =  2932.95 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2883.14 (MB), peak memory =  2932.95 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2883.14 (MB), peak memory =  2932.95 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2883.14 (MB), peak memory =  2932.95 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2883.14 (MB), peak memory =  2932.95 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -1.25 (MB), total memory =  2883.14 (MB), peak memory =  2932.95 (MB)
Reading RCDB with compressed RC data.
Deleted 1077 physical insts (cell FILL1 / prefix -).
Suspended 549 physical insts (cell FILL2 / prefix -).
Suspended 666 physical insts (cell FILL4 / prefix -).
Suspended 410 physical insts (cell FILL8 / prefix -).
Suspended 458 physical insts (cell FILL16 / prefix -).
Suspended 429 physical insts (cell FILL32 / prefix -).
Suspended 4555 physical insts (cell FILL64 / prefix -).
**Info: (IMPSP-2075): Transparent Filler is started (7067)!

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
*** BuildHoldData #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:18.8/0:01:55.0 (0.7), mem = 2887.7M
AAE_INFO: switching set_db delaycal_enable_si from true to false ...
AAE_INFO: The setting is changed from true to false in set_db delaycal_enable_si
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2919.3)
Total number of fetched objects 1463
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3346.84 CPU=0:00:45.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3335.49 CPU=0:00:47.5 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:47.9 real=0:00:04.0 totSessionCpu=0:02:07 mem=3117.3M)
Done building cte hold timing graph (HoldAware) cpu=0:00:48.1 real=0:00:05.0 totSessionCpu=0:02:07 mem=3117.3M ***
AAE_INFO: switching set_db delaycal_enable_si from false to true ...
AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3145.15)
Total number of fetched objects 1463
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1513,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3171.62 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3171.62 CPU=0:00:00.7 REAL=0:00:01.0)
Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.AAE_ET0wPe/.AAE_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3169.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3169.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3120.88)
Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 45. 
Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1463. 
Total number of fetched objects 1463
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1513,  16.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3132.07 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3132.07 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:04.0 totSessionCpu=0:02:10 mem=3129.5M)
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 tt_v1.8_25C_Nominal_25_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.040  |  0.040  |  0.065  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   120   |   117   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (5)       |   -0.013   |      1 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.829%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (opt_design #1) : cpu/real = 0:00:51.1/0:00:08.3 (6.1), totSession cpu/real = 0:02:09.9/0:02:03.4 (1.1), mem = 3137.8M
**opt_design ... cpu = 0:01:00, real = 0:00:50, mem = 3129.9M, totSessionCpu=0:02:10 **
OPTC: m4 20.0 50.0 [ 65.0 20.0 50.0 ]
OPTC: view 50.0:65.0 [ 0.0500 ]
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (opt_design #1) : totSession cpu/real = 0:02:10.6/0:02:04.1 (1.1), mem = 3131.2M
Running CCOpt-PRO on entire clock network
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Net route status summary:
  Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=9, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock:  1504 (unrouted=352, trialRouted=0, noStatus=0, routed=1152, fixed=0, [crossesIlmBoundary=0, tooFewTerms=352, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 8 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Initializing placement interface...
    Use check_library -place or consult logv if problems occur.
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Initializing placement interface done.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[PSP]    Load db... (mem=-1.7M)
[PSP]    Read data from FE... (mem=-1.7M)
[PSP]    Done Read data from FE (cpu=0.002s, mem=-1.7M)

[PSP]    Done Load db (cpu=0.002s, mem=-1.7M)

[PSP]    Constructing placeable region... (mem=-1.7M)
[PSP]    Compute region effective width... (mem=-1.7M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=-1.7M)

[PSP]    Done Constructing placeable region (cpu=0.001s, mem=-1.7M)

  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default attributes:
      Public non-default attributes:
        cts_adjacent_rows_legal: true (default: false)
        cts_buffer_cells is set for at least one object
        cts_cell_density is set for at least one object
        cts_cell_halo_rows: 0 (default: 1)
        cts_cell_halo_sites: 0 (default: 4)
        cts_clock_gating_cells is set for at least one object
        cts_inverter_cells is set for at least one object
        cts_logic_cells is set for at least one object
        cts_primary_delay_corner: tt_v1.8_25C_Nominal_25 (default: )
        cts_skew_group_target_insertion_delay is set for at least one object
        cts_target_max_transition_time is set for at least one object
        cts_target_max_transition_time_sdc is set for at least one object
        cts_target_skew is set for at least one object
      Private non-default attributes:
        cts_allow_non_fterm_identical_swaps: false (default: true)
        cts_clock_nets_detailed_routed: true (default: false)
        cts_force_design_routing_status: 1 (default: auto)
        cts_last_virtual_delay_scaling_factor is set for at least one object
        cts_post_route_enable_post_commit_delay_update: true (default: false)
        cts_use_accurate_downstream_capacitance_in_optimization: true (default: false)
    Route type trimming info:
      No route type modifications were made.
    Library trimming buffers in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 3 cells
    Original list had 3 cells:
    CLKBUFX8 CLKBUFX4 CLKBUFX2 
    Library trimming was not able to trim any cells:
    CLKBUFX8 CLKBUFX4 CLKBUFX2 
    Library trimming inverters in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 4 cells
    Original list had 4 cells:
    CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
    Library trimming was not able to trim any cells:
    CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
**WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type leaf. CTS will proceed using 0.599ns.
**WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type trunk. CTS will proceed using 0.599ns.
    Clock tree balancer configuration for clock_tree core_clock:
    Non-default attributes:
      Public non-default attributes:
        cts_cell_density: 1 (default: 0.75)
      No private non-default attributes
    For power domain auto-default:
      Buffers:     CLKBUFX8 CLKBUFX4 CLKBUFX2
      Inverters:   CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1
      Unblocked area available for placement of any clock cells in power_domain auto-default: 628509.132um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Mask Constraint: 0; Source: cts_route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    For timing_corner tt_v1.8_25C_Nominal_25:both, late and power domain auto-default:
      Slew time target (leaf):    0.600ns
      Slew time target (trunk):   0.600ns
      Slew time target (top):     100.000ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.183ns
      Buffer max distance: 2277.858um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=2277.858um, saturatedSlew=0.419ns, speed=4723.886um per ns, cellArea=9.197um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=1965.116um, saturatedSlew=0.384ns, speed=5150.350um per ns, cellArea=8.722um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group core_clock/func:
     Created from constraint modes: {[func]}
      Sources:                     pin clk
      Total number of sinks:       90
      Delay constrained sinks:     90
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner tt_v1.8_25C_Nominal_25:both.late:
      Skew target:                 0.183ns
    Primary reporting skew groups are:
    skew_group core_clock/func with 90 clock sinks
    Found 0/8 (0.000%) clock tree instances with fixed placement status.
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    tt_v1.8_25C_Nominal_25:both.late
    
    Cap constraints are active in the following delay corners:
    
    tt_v1.8_25C_Nominal_25:both.late
    
    Transition constraint summary:
    
    ----------------------------------------------------------------------------------------------------------
    Delay corner                                  Target (ns)    Num pins    Target source       Clock tree(s)
    ----------------------------------------------------------------------------------------------------------
    tt_v1.8_25C_Nominal_25:both.late (primary)         -            -               -                  -
                        -                            0.150          86       liberty explicit    all
                        -                            0.500           4       liberty explicit    all
                        -                            0.600          16       liberty explicit    all
                        -                            0.600           2       tool modified       all
    ----------------------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ------------------------------------------------------------------------------------------------------------------
    Delay corner                                  Limit (pF)    Num nets    Target source                Clock tree(s)
    ------------------------------------------------------------------------------------------------------------------
    tt_v1.8_25C_Nominal_25:both.late (primary)        -            -                    -                      -
                        -                           0.165          1        library_or_sdc_constraint    all
                        -                           0.645          2        library_or_sdc_constraint    all
                        -                           0.716          6        library_or_sdc_constraint    all
    ------------------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=6, i=2, icg=0, dcg=0, l=0, total=8
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=34.279um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=159.970um^2
      hp wire lengths  : top=0.000um, trunk=1334.920um, leaf=1876.800um, total=3211.720um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUFX8: 6 
       Invs: CLKINVX8: 2 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=6, i=2, icg=0, dcg=0, l=0, total=8
    sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=125.690um^2, i=34.279um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=159.970um^2
    cell capacitance : b=0.033pF, i=0.042pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.076pF
    sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=0.195pF, leaf=0.415pF, total=0.611pF
    wire lengths     : top=0.000um, trunk=1341.220um, leaf=2439.420um, total=3780.640um
    hp wire lengths  : top=0.000um, trunk=1334.920um, leaf=1876.800um, total=3211.720um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.600ns count=4 avg=0.047ns sd=0.044ns min=0.010ns max=0.110ns {4 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.033ns min=0.083ns max=0.144ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 1 <= 0.150ns}
    Leaf  : target=0.500ns count=1 avg=0.168ns sd=0.000ns min=0.168ns max=0.168ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX8: 6 
     Invs: CLKINVX8: 2 
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group core_clock/func: insertion delay [min=0.306, max=0.378, avg=0.342, sd=0.016, skn=-0.905, kur=1.779], skew [0.072 vs 0.183], 100% {0.306, 0.378} (wid=0.021 ws=0.011) (gid=0.364 gs=0.072)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 9, tested: 9, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=6, i=2, icg=0, dcg=0, l=0, total=8
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=34.279um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=159.970um^2
      cell capacitance : b=0.033pF, i=0.042pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.076pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.195pF, leaf=0.415pF, total=0.611pF
      wire lengths     : top=0.000um, trunk=1341.220um, leaf=2439.420um, total=3780.640um
      hp wire lengths  : top=0.000um, trunk=1334.920um, leaf=1876.800um, total=3211.720um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.600ns count=4 avg=0.047ns sd=0.044ns min=0.010ns max=0.110ns {4 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.033ns min=0.083ns max=0.144ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 1 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.168ns sd=0.000ns min=0.168ns max=0.168ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUFX8: 6 
       Invs: CLKINVX8: 2 
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group core_clock/func: insertion delay [min=0.306, max=0.378], skew [0.072 vs 0.183]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=6, i=2, icg=0, dcg=0, l=0, total=8
    sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=125.690um^2, i=34.279um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=159.970um^2
    cell capacitance : b=0.033pF, i=0.042pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.076pF
    sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=0.195pF, leaf=0.415pF, total=0.611pF
    wire lengths     : top=0.000um, trunk=1341.220um, leaf=2439.420um, total=3780.640um
    hp wire lengths  : top=0.000um, trunk=1334.920um, leaf=1876.800um, total=3211.720um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.600ns count=4 avg=0.047ns sd=0.044ns min=0.010ns max=0.110ns {4 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.033ns min=0.083ns max=0.144ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 1 <= 0.150ns}
    Leaf  : target=0.500ns count=1 avg=0.168ns sd=0.000ns min=0.168ns max=0.168ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX8: 6 
     Invs: CLKINVX8: 2 
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group core_clock/func: insertion delay [min=0.306, max=0.378, avg=0.342, sd=0.016, skn=-0.905, kur=1.779], skew [0.072 vs 0.183], 100% {0.306, 0.378} (wid=0.021 ws=0.011) (gid=0.364 gs=0.072)
  Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
PRO done.
Net route status summary:
  Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=9, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock:  1504 (unrouted=352, trialRouted=0, noStatus=0, routed=1152, fixed=0, [crossesIlmBoundary=0, tooFewTerms=352, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.8 real=0:00:01.8)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (opt_design #1) : cpu/real = 0:00:01.8/0:00:01.9 (1.0), totSession cpu/real = 0:02:12.5/0:02:05.9 (1.1), mem = 3145.7M
**INFO: Start fixing DRV (Mem = 3141.59M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
*** DrvOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:02:12.9/0:02:06.4 (1.1), mem = 3141.6M
Info: 9 clock nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
**INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 0.00% for fanout, on top of margin 0.00%
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
** INFO: Initializing Glitch Interface
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     8|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0|  2.83%|          |         |
|     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       1|       0|       0|  2.84%| 0:00:00.0|  3171.1M|
|     1|     1|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       1|       0|       0|  2.84%| 0:00:00.0|  3171.4M|
|     1|     1|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       3|       0|       0|  2.84%| 0:00:00.0|  3172.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       1|  2.85%| 0:00:00.0|  3172.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0|  2.85%| 0:00:00.0|  3172.5M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          9 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=3172.5M) ***

*** DrvOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:14.3/0:02:07.8 (1.1), mem = 3164.7M
**INFO: Triggering refine place with 0 non-legal commits and 3 dirty legal commits
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:02:14 mem=3164.9M) ***
Move report: Detail placement moved 1 insts, mean move: 5.52 um, max move: 5.52 um 
	Max move on inst (postroute_FE_PDC2_LTIEHI_NET): (274.62, 216.20) --> (276.00, 212.06)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3181.4MB
Summary Report:
Instances moved: 1 (out of 1026 movable)
Instances flipped: 0
Mean displacement: 5.52 um
Max displacement: 5.52 um (Instance: postroute_FE_PDC2_LTIEHI_NET) (274.62, 216.2) -> (276, 212.06)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
Physical-only instances moved: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3181.4MB
*** Finished place_detail (0:02:14 mem=3181.4M) ***
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:01:04, real = 0:00:54, mem = 3176.9M, totSessionCpu=0:02:14 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 3176.88M).
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=3176.9M)
------------------------------------------------------------------

Setup views included:
 tt_v1.8_25C_Nominal_25_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.039  |  0.039  |  0.064  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   120   |   117   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.842%
------------------------------------------------------------------
**opt_design ... cpu = 0:01:04, real = 0:00:55, mem = 3177.6M, totSessionCpu=0:02:15 **
** INFO: Initializing Glitch Interface
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold
HoldOpt: Enabling setup slack weighting
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:15 mem=3177.7M ***
*** BuildHoldData #2 [begin] (opt_design #1) : totSession cpu/real = 0:02:15.1/0:02:08.6 (1.1), mem = 3177.7M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
OPTC: user 20.0 (reset)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3197.52)
Total number of fetched objects 1468
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1518,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3220.55 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3220.55 CPU=0:00:00.6 REAL=0:00:00.0)
Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.AAE_ET0wPe/.AAE_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3220.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3220.5M)

Executing IPO callback for view pruning ..

Active hold views:
 tt_v1.8_25C_Nominal_25_func
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3169.01)
Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 45. 
Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1468. 
Total number of fetched objects 1468
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1518,  18.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3178.49 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3178.49 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:02:17 mem=3174.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:02:17 mem=3174.0M ***
Done building hold timer [689 node(s), 706 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:02:18 mem=3180.0M ***
OPTC: m4 20.0 50.0 [ 65.0 20.0 50.0 ]
OPTC: view 50.0:65.0 [ 0.0500 ]
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:02:18 mem=3490.9M ***
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 78.5 ps, libStdDelay = 37.6 ps, minBufSize = 9522000 (5.0)
*Info: worst delay setup view: tt_v1.8_25C_Nominal_25_func
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 tt_v1.8_25C_Nominal_25_func
Hold views included:
 tt_v1.8_25C_Nominal_25_func

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.039  |  0.039  |  0.064  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   120   |   117   |   103   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.011  |  0.128  | -0.011  |
|           TNS (ns):| -0.016  |  0.000  | -0.016  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|   120   |   117   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.842%
------------------------------------------------------------------
**INFO: Optimization is fixing the slack violation with the following view based weighting factors
slack weights for setup views:
    tt_v1.8_25C_Nominal_25_func: 1.000
**opt_design ... cpu = 0:01:09, real = 0:00:59, mem = 3216.7M, totSessionCpu=0:02:19 **
*** BuildHoldData #2 [finish] (opt_design #1) : cpu/real = 0:00:04.0/0:00:04.2 (1.0), totSession cpu/real = 0:02:19.1/0:02:12.8 (1.0), mem = 3216.7M
*** HoldOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:02:19.1/0:02:12.8 (1.0), mem = 3216.7M
*info: Run opt_design holdfix with 1 thread.
Info: 9 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:02:19 mem=3219.0M density=2.845% ***

OptDebug: Start of Hold Fixing (weighted):
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.064|0.000|
|reg2reg   |0.040|0.000|
|HEPG      |0.040|0.000|
|All Paths |0.040|0.000|
+----------+-----+-----+


Phase I ......
Executing transform: LegalResize
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|   0|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3219.5M|
|   1|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3220.7M|
|   2|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3220.7M|
|   3|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3220.7M|
|   4|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3220.7M|
|   5|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3220.7M|
|   6|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3220.7M|
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+

OptDebug: After FlopOpt (weighted):
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.064|0.000|
|reg2reg   |0.040|0.000|
|HEPG      |0.040|0.000|
|All Paths |0.040|0.000|
+----------+-----+-----+

HoldOpt setup target adjustment in phase 1 = 0.0
Executing transform: AddBuffer + LegalResize
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|   0|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3220.7M|
|   1|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3229.0M|
|   2|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3229.0M|
|   3|    -0.011|     -0.01|       1|          0|       1(     0)|    2.85%|   0:00:00.0|  3229.1M|
|   4|    -0.011|     -0.01|       1|          0|       0(     0)|    2.85%|   0:00:00.0|  3230.1M|
|   5|    -0.011|     -0.01|       1|          0|       0(     0)|    2.85%|   0:00:00.0|  3230.1M|
|   6|     0.001|      0.00|       0|          1|       0(     0)|    2.85%|   0:00:00.0|  3230.4M|
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 1 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 1 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

OptDebug: After Phase I (weighted):
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.064|0.000|
|reg2reg   |0.040|0.000|
|HEPG      |0.040|0.000|
|All Paths |0.040|0.000|
+----------+-----+-----+

OptDebug: End of Hold Fixing (weighted):
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.064|0.000|
|reg2reg   |0.040|0.000|
|HEPG      |0.040|0.000|
|All Paths |0.040|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          9 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finished Core Fixing (fixHold) cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:02:20 mem=3186.8M density=2.847% ***

*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'CLKBUFX2' used
*info:
*info: Total 1 instances resized
*info:       in which 0 FF resizing
*info:

Starting Hold Area Reclaim
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -strictCheck -legal -force -holdBufferReclaimMode -postRoute -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 9 clock nets excluded from IPO operation.
 holdBufferReclaimMode 1
Active setup view: tt_v1.8_25C_Nominal_25_func
Active hold view: tt_v1.8_25C_Nominal_25_func
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
*** AreaOpt #1 [begin] (HoldOpt #1 / opt_design #1) : totSession cpu/real = 0:02:19.9/0:02:13.6 (1.0), mem = 3187.0M
** INFO: Initializing Glitch Interface
Reclaim Optimization WNS Slack 0.040  TNS Slack 0.000 Density 2.85
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    2.85%|        -|   0.040|   0.000|   0:00:00.0| 3187.4M|
|    2.85%|        0|   0.040|   0.000|   0:00:00.0| 3189.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.040  TNS Slack 0.000 Density 2.85
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          9 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** AreaOpt #1 [finish] (HoldOpt #1 / opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:20.0/0:02:13.7 (1.0), mem = 3190.2M
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3189.34M, totSessionCpu=0:02:20).
**INFO: total 0 insts unmarked don't touch
**INFO: total 0 insts, 0 nets unmarked don't touch
Total 0 insts deleted in Hold Area Reclaim
Total 4 insts excluded for Hold Area Reclaim [recoveryON]
Total 6 insts considered for Hold Area Reclaim
Finished Hold Area Reclaim
Capturing unweighted ref hold timing for Post Route hold recovery....
*** Finish Post Route Hold Fixing (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:02:20 mem=3189.3M density=2.847%) ***
**INFO: total 2 insts, 0 nets marked don't touch
**INFO: total 2 insts, 0 nets marked don't touch DB property
**INFO: total 2 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:20.3/0:02:14.0 (1.0), mem = 3181.0M
**INFO: Skipping refine place as no non-legal commits were detected (2 dirty legal commits)
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:01:10, real = 0:01:00, mem = 3177.0M, totSessionCpu=0:02:20 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=3180.99M, totSessionCpu=0:02:21).
**opt_design ... cpu = 0:01:10, real = 0:01:01, mem = 3181.0M, totSessionCpu=0:02:21 **

** INFO: Initializing Glitch Interface
Skipping pre eco harden opt
GigaOpt Checkpoint: Internal prLA -highEffortPathGroups -force   -noNdrAssignment
Default Rule : ""
Non Default Rules :
Worst Slack : 0.040 ns

Start Layer Assignment ...
WNS(0.040ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Selected 0 cadidates out of 1519.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 35 (2.3%)

Set Prefer Layer Routing Effort ...
Total Net(1517) IPOed(0) PreferLayer(0) -> MediumEffort(0)

GigaOpt Checkpoint: Internal prLA  -force   -noNdrAssignment
Default Rule : ""
Non Default Rules :
Worst Slack : 0.040 ns

Start Layer Assignment ...
WNS(0.040ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Selected 0 cadidates out of 1519.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 4 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 40 (2.7%)
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:02:21 mem=3181.4M) ***
Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3181.3MB
Summary Report:
Instances moved: 0 (out of 1027 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances moved: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3181.3MB
*** Finished place_detail (0:02:21 mem=3181.3M) ***
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 tt_v1.8_25C_Nominal_25_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.039  |  0.039  |  0.064  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   120   |   117   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.843%
------------------------------------------------------------------
**opt_design ... cpu = 0:01:11, real = 0:01:01, mem = 3180.9M, totSessionCpu=0:02:21 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
**Info: (IMPSP-2055): Transparent Filler Flow is ON !

**Info: (IMPSP-2075): Transparent Filler is finished (1)!


Total 7067 restored filler insts, overlapped: 8, violated: 52,  60 are deleted!

TransFiller Info: Number of restored fillers: 7067
                  Number of being kept:       7007
                  Keeping Rate:               99.151%
*INFO: Adding fillers to top-module.
*INFO:   Added 4 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 5 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 3 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 5 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 4 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 673 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 694 filler insts added - prefix FILLER (CPU: 0:00:01.5).
For 694 new insts, 
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
Finished add_fillers (CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3176.4MB)
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven false           # bool, default=false
-route_with_si_driven false               # bool, default=false
Existing Dirty Nets : 8
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 8
*** EcoRoute #1 [begin] (opt_design #1) : totSession cpu/real = 0:02:23.4/0:02:17.1 (1.0), mem = 3176.5M

route_global_detail

#Start route_global_detail on Fri Oct 10 16:22:11 2025
#
#NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
#Total number of routable nets = 1167.
#Total number of nets in the design = 1519.
#9 routable nets do not have any wires.
#1158 routable nets have routed wires.
#9 nets will be global routed.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#29 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Oct 10 16:22:12 2025
#
#Rebuild pin access data for design.
#WARNING (NRDB-1028) Some option affecting pin access calculation is set by the user. Pin access is to be recalculated. This incurs runtime.
#Initial pin access analysis.
#Detail pin access analysis.
#Done pin access analysis.
# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Processed 500/0 dirty instances, 5/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(32 insts marked dirty, reset pre-exisiting dirty flag on 7 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3188.00 (MB), peak = 3513.49 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3197.77 (MB), peak = 3513.49 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Oct 10 16:22:12 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 18.79 (MB)
#Total memory = 3197.77 (MB)
#Peak memory = 3513.49 (MB)
#
#
#Start global routing on Fri Oct 10 16:22:12 2025
#
#
#Start global routing initialization on Fri Oct 10 16:22:12 2025
#
#Number of eco nets is 9
#
#Start global routing data preparation on Fri Oct 10 16:22:12 2025
#
#Start routing resource analysis on Fri Oct 10 16:22:12 2025
#
#Routing resource analysis is done on Fri Oct 10 16:22:12 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  met1           H        1359        1470       15792    43.03%
#  met2           V        1015        1214       15792    42.74%
#  met3           H        1039        1077       15792    42.74%
#  met4           V         771         897       15792    42.74%
#  met5           H         231         124       15792    12.40%
#  --------------------------------------------------------------
#  Total                   4415      49.20%       78960    36.73%
#
#  24 nets (1.58%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Oct 10 16:22:12 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3199.06 (MB), peak = 3513.49 (MB)
#
#
#Global routing initialization is done on Fri Oct 10 16:22:12 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3199.06 (MB), peak = 3513.49 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3200.55 (MB), peak = 3513.49 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3200.55 (MB), peak = 3513.49 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
#Total number of routable nets = 1167.
#Total number of nets in the design = 1519.
#
#1167 routable nets have routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#29 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               8  
#------------------------------------------------
#        Total                  1               8  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------------
#        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
#---------------------------------------------------------------
#      Default                 24              6            1137  
#---------------------------------------------------------------
#        Total                 24              6            1137  
#---------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon  Flow/Cap
#  ----------------------------------------------
#  met1          0(0.00%)   (0.00%)     0.16  
#  met2          0(0.00%)   (0.00%)     0.21  
#  met3          0(0.00%)   (0.00%)     0.14  
#  met4          0(0.00%)   (0.00%)     0.03  
#  met5          0(0.00%)   (0.00%)     0.01  
#  ----------------------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 24
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      25978| 3843|
#  met2 ( 2V) |      62574| 1760|
#  met3 ( 3H) |      45732|  718|
#  met4 ( 4V) |      17617|  168|
#  met5 ( 5H) |       2403|    0|
#-------------+-----------+-----+
#  Total      |     154304| 6489|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 117315 um.
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.33 (MB)
#Total memory = 3201.10 (MB)
#Peak memory = 3513.49 (MB)
#
#Finished global routing on Fri Oct 10 16:22:12 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3199.82 (MB), peak = 3513.49 (MB)
#Start Track Assignment.
#Done with 3 horizontal wires in 5 hboxes and 6 vertical wires in 4 hboxes.
#Done with 1 horizontal wires in 5 hboxes and 0 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 24
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      25978| 3843|
#  met2 ( 2V) |      62580| 1760|
#  met3 ( 3H) |      45721|  718|
#  met4 ( 4V) |      17620|  168|
#  met5 ( 5H) |       2403|    0|
#-------------+-----------+-----+
#  Total      |     154302| 6489|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 117315 um.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3200.03 (MB), peak = 3513.49 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 21.11 (MB)
#Total memory = 3200.03 (MB)
#Peak memory = 3513.49 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.95% of the total area was rechecked for DRC, and 1.14% required routing.
#   number of violations = 0
#32 out of 8736 instances (0.4%) need to be verified(marked ipoed), dirty area = 0.0%.
#7.22% of the total area is being checked for drcs
#7.2% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3208.64 (MB), peak = 3513.49 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 24
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      25950| 3842|
#  met2 ( 2V) |      62571| 1760|
#  met3 ( 3H) |      45752|  718|
#  met4 ( 4V) |      17626|  168|
#  met5 ( 5H) |       2404|    0|
#-------------+-----------+-----+
#  Total      |     154303| 6488|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 117315 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#Total number of net violated process antenna rule = 2
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.29 (MB)
#Total memory = 3209.32 (MB)
#Peak memory = 3513.49 (MB)
#
#start routing for process antenna violation fix ...
#- start antenna fix number of process antenna vio = 2.
#- start antenna fix number of net violated process antenna rule = 2.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3210.06 (MB), peak = 3513.49 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 24
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      25950| 3842|
#  met2 ( 2V) |      62569| 1764|
#  met3 ( 3H) |      45754|  718|
#  met4 ( 4V) |      17623|  170|
#  met5 ( 5H) |       2407|    0|
#-------------+-----------+-----+
#  Total      |     154304| 6494|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 117315 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 24
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      25950| 3842|
#  met2 ( 2V) |      62569| 1764|
#  met3 ( 3H) |      45754|  718|
#  met4 ( 4V) |      17623|  170|
#  met5 ( 5H) |       2407|    0|
#-------------+-----------+-----+
#  Total      |     154304| 6494|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 117315 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Oct 10 16:22:15 2025
#
#
#Start Post Route Wire Spread.
#Done with 70 horizontal wires in 9 hboxes and 164 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 24
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      25971| 3842|
#  met2 ( 2V) |      62661| 1764|
#  met3 ( 3H) |      45782|  718|
#  met4 ( 4V) |      17632|  170|
#  met5 ( 5H) |       2407|    0|
#-------------+-----------+-----+
#  Total      |     154452| 6494|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 117315 um.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3210.17 (MB), peak = 3513.49 (MB)
#CELL_VIEW top_lvl,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 24
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      25971| 3842|
#  met2 ( 2V) |      62661| 1764|
#  met3 ( 3H) |      45782|  718|
#  met4 ( 4V) |      17632|  170|
#  met5 ( 5H) |       2407|    0|
#-------------+-----------+-----+
#  Total      |     154452| 6494|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 117315 um.
#route_detail Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 10.14 (MB)
#Total memory = 3210.17 (MB)
#Peak memory = 3513.49 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -42.87 (MB)
#Total memory = 3134.15 (MB)
#Peak memory = 3513.49 (MB)
#Number of warnings = 1
#Total number of warnings = 23
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Oct 10 16:22:15 2025
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  route_global_detail       | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:00|     00:00:00|         1.0|
#  Global Routing            | 00:00:00|     00:00:00|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:00:02|     00:00:02|         1.0|
#  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
#  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
#  Entire Command            | 00:00:04|     00:00:04|         1.0|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (opt_design #1) : cpu/real = 0:00:03.8/0:00:04.3 (0.9), totSession cpu/real = 0:02:27.2/0:02:21.4 (1.0), mem = 3134.1M
**opt_design ... cpu = 0:01:17, real = 0:01:08, mem = 3132.1M, totSessionCpu=0:02:27 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #6 PostEcoSummary
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Fri Oct 10 16:22:16 2025
#
# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3137.44 (MB), peak = 3513.49 (MB)
#Start routing data preparation on Fri Oct 10 16:22:16 2025
#
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3151.89 (MB), peak = 3513.49 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner Nominal_25C /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 (real) 
#(i=5, n=5 1000)
#metal1 -> met1 (1)
#metal2 -> met2 (2)
#metal3 -> met3 (3)
#metal4 -> met4 (4)
#metal5 -> met5 (5)
#SADV-On
# Corner(s) : 
#Nominal_25C [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#
#layer[5] tech width 1600 != ict width 800.0
#
#layer[5] tech spc 1600 != ict spc 800.0
#total pattern=35 [5, 90]
#Reading previously stored rc_model file ( /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/misc/rc_model.bin ) ...
#found CAPMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile
#found RESMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 24.1.0-s290
#number model r/c [1,1] [5,90] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3152.98 (MB), peak = 3513.49 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3152.98 (MB)
#Peak memory = 3513.49 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 19 hboxes with single thread on machine with  Xeon 2.80GHz 56320KB Cache 88CPU...
#Process 0 special clock nets for rc extraction
#Total 1167 nets were built. 577 nodes added to break long wires. 0 net(s) have incomplete routes.
#Start inst blockage merging.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
#   Increased memory =    75.73 (MB), total memory =  3228.71 (MB), peak memory =  3513.49 (MB)
#Register nets and terms for rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054SjQHNC.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3171.48 (MB), peak = 3513.49 (MB)
#RC Statistics: 6687 Res, 4665 Ground Cap, 4013 XCap (Edge to Edge)
#WARNING (NREX-102) Net n_5 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED232 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED292 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED230 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED231 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED229 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED228 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED227 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED226 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED223 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED216 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED221 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED220 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED217 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED218 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED219 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED225 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED224 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED299 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED293 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (EMS-27) Message (NREX-102) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#RC V/H edge ratio: 0.66, Avg V/H Edge Length: 13647.55 (4138), Avg L-Edge Length: 15819.05 (1840)
#Nets and terms are pre-registered for rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054SjQHNC.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 7966 nodes, 6799 edges, and 10126 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3161.46 (MB), peak = 3513.49 (MB)
Restoring parasitic data from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054SjQHNC.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3161.465M)
Following multi-corner parasitics specified:
	/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054SjQHNC.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell top_lvl has rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054SjQHNC.rcdb.d specified
Cell top_lvl, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 3163.680M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 10.16 (MB)
#Total memory = 3162.05 (MB)
#Peak memory = 3513.49 (MB)
#
#577 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(54556436)
#Finish Net Signature in MT(110355722)
#Finish SNet Signature in MT (138114703)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.80GHz 56320KB Cache 88CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3142.30 (MB), peak memory =  3513.49 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3142.30 (MB), peak memory =  3513.49 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3142.30 (MB), peak memory =  3513.49 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3142.30 (MB), peak memory =  3513.49 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3142.30 (MB), peak memory =  3513.49 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.05 (MB), total memory =  3142.30 (MB), peak memory =  3513.49 (MB)
**opt_design ... cpu = 0:01:23, real = 0:01:14, mem = 3142.3M, totSessionCpu=0:02:34 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3172.05)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
Total number of fetched objects 1469
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1519,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3197.14 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3197.14 CPU=0:00:00.8 REAL=0:00:01.0)
Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.AAE_ET0wPe/.AAE_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3197.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3197.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3187.06)
Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 41. 
Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1469. 
Total number of fetched objects 1469
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1519,  16.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3195.8 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3195.8 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:02:36 mem=3188.5M)
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 tt_v1.8_25C_Nominal_25_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.040  |  0.040  |  0.064  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   120   |   117   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.843%
       (98.976% with Fillers)
------------------------------------------------------------------
**opt_design ... cpu = 0:01:25, real = 0:01:17, mem = 3189.3M, totSessionCpu=0:02:36 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**opt_design ... cpu = 0:01:26, real = 0:01:17, mem = 3189.3M, totSessionCpu=0:02:36 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -recovery -evaluateHoldTiming
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:36 mem=3189.6M ***
*** BuildHoldData #3 [begin] (opt_design #1) : totSession cpu/real = 0:02:36.4/0:02:30.8 (1.0), mem = 3189.6M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
OPTC: user 20.0 (reset)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3212.05)
Total number of fetched objects 1469
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1519,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3230.54 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3230.54 CPU=0:00:00.6 REAL=0:00:01.0)
Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.AAE_ET0wPe/.AAE_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3230.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3230.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3185.33)
Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 41. 
Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1469. 
Total number of fetched objects 1469
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1519,  17.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3191.9 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3191.9 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:02:38 mem=3190.3M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:02:38 mem=3190.3M ***
OPTC: m4 20.0 50.0 [ 65.0 20.0 50.0 ]
OPTC: view 50.0:65.0 [ 0.0500 ]
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:02:39 mem=3316.8M ***
Setting latch borrow mode to budget during optimization.
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 2 insts, 0 nets marked don't touch
**INFO: total 2 insts, 0 nets marked don't touch DB property
**INFO: total 2 insts, 0 nets unmarked don't touch
*** BuildHoldData #3 [finish] (opt_design #1) : cpu/real = 0:00:03.5/0:00:03.6 (1.0), totSession cpu/real = 0:02:39.9/0:02:34.5 (1.0), mem = 3232.1M
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:04, real=0:00:04, mem=3232.36M, totSessionCpu=0:02:40).
**opt_design ... cpu = 0:01:30, real = 0:01:21, mem = 3232.4M, totSessionCpu=0:02:40 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
OPTC: user 20.0 (reset)
Reported timing to dir debug
**opt_design ... cpu = 0:01:30, real = 0:01:22, mem = 3235.6M, totSessionCpu=0:02:41 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3209.95)
Total number of fetched objects 1469
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1519,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3233.47 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3233.47 CPU=0:00:00.7 REAL=0:00:01.0)
Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.AAE_ET0wPe/.AAE_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3233.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3233.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3195.35)
Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 41. 
Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1469. 
Total number of fetched objects 1469
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1519,  17.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3202.26 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3202.26 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:02:43 mem=3189.0M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
     opt_design Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 tt_v1.8_25C_Nominal_25_func 
Hold views included:
 tt_v1.8_25C_Nominal_25_func

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.040  |  0.040  |  0.064  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   120   |   117   |   103   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.128  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   120   |   117   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.843%
       (98.976% with Fillers)
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |     0.040 |    0.040 |           |        0 |        2.83 | 0:00:09  |        3130 |    1 |   0 |
| ccopt_pro          |           |          |           |          |             | 0:00:03  |        3160 |      |     |
| drv_eco_fixing     |     0.040 |    0.040 |         0 |        0 |        2.85 | 0:00:01  |        3177 |    0 |   0 |
| initial_summary_2  |     0.039 |    0.039 |           |        0 |        2.84 | 0:00:04  |        3217 |    0 |   0 |
| hold_fixing        |     0.040 |    0.040 |         0 |        0 |        2.85 | 0:00:01  |        3181 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3181 |      |     |
| pre_route_summary  |     0.039 |    0.039 |           |        0 |        2.84 | 0:00:00  |        3181 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:05  |        3132 |      |     |
| post_route_summary |     0.040 |    0.040 |           |        0 |        2.84 | 0:00:03  |        3189 |    0 |   0 |
| initial_summary_3  |     0.040 |    0.040 |           |        0 |             | 0:00:04  |        3232 |      |     |
| final_summary      |     0.040 |    0.040 |           |        0 |        2.84 | 0:00:07  |        3248 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**opt_design ... cpu = 0:01:35, real = 0:01:28, mem = 3247.9M, totSessionCpu=0:02:45 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute
Info: final physical memory for 2 CRR processes is 954.02MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   IMPOPT-306           1  Found placement violations in the postRo...
WARNING   IMPCCOPT-2427        2  The cts_target_maximum_transition_time %...
WARNING   NREX-102           352  Net %s is not extracted due to %s. The r...
*** Message Summary: 357 warning(s), 0 error(s)

*** opt_design #1 [finish] () : cpu/real = 0:01:35.4/0:01:38.6 (1.0), totSession cpu/real = 0:02:45.8/0:02:52.0 (1.0), mem = 3248.6M
#@ End verbose flow_step implementation.postroute.run_opt_postroute
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         102.98            106          0.000 ns          0.040 ns  run_opt_postroute
#@ Begin verbose flow_step implementation.postroute.remove_blockages_halos
@flow 2: apply {{} {
    delete_place_halo -all_blocks
    delete_obj [get_db place_blockages]
    delete_route_blockages -type all
    delete_route_halo -all_blocks
  }}
#@ End verbose flow_step implementation.postroute.remove_blockages_halos
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           7.95              8                                      remove_blockages_halos
#@ Begin verbose flow_step implementation.postroute.fix_antenna
@flow 2: apply {{} {
    delete_markers
    check_antenna
    set antennaMList [get_db markers]
    set antenna_iter 0
    set max_antenna_iter 4
    while { ([llength $antennaMList] > 0) && ($antenna_iter < $max_antenna_iter) } {
      puts "Found [llength $antennaMList] antenna markers. Starting route_eco to fix antennas (iteration $antenna_iter)"
      route_global_detail
      delete_markers
      check_antenna
      set antennaMList [get_db markers]
      incr antenna_iter
    }
    puts "Antenna fixing completed after $antenna_iter iterations. Remaining antennas are [llength $antennaMList]."
  }}
Deleted 0 marker(s)
 *** Starting Verify Antenna (MEM: 3340.5) ***

Report File: top_lvl.verify_antenna.rpt
  VERIFY Antenna ...... Starting Verification
  VERIFY Antenna ...... Using new threading
Verification Complete: 0 Violations
 *** End Verify Antenna (CPU: 0:00:00.2  ELAPSED TIME: 0:00:00.0  MEM: -75.0M) ***

******* DONE VERIFY ANTENNA ********
Antenna fixing completed after 0 iterations. Remaining antennas are 0.
#@ End verbose flow_step implementation.postroute.fix_antenna
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           7.86              8                                      fix_antenna
#@ Begin verbose flow_step implementation.postroute.fix_drc
@flow 2: apply {{} {
    delete_markers
    check_drc -limit 100000
    set drcMList [get_db markers]
    set drc_iter 0
    set max_drc_iter 4
    while { ([llength $drcMList] > 0) && ($drc_iter < $max_drc_iter) } {
      puts "Found [llength $drcMList] DRC markers. Starting route_eco to fix DRCs (iteration $drc_iter)"
      route_eco -fix_drc
      delete_markers
      check_drc -limit 100000
      set drcMList [get_db markers]
      incr drc_iter
    }
    puts "DRC fixing completed after $drc_iter iterations. Remaining DRCs are [llength $drcMList]."
    if { ([llength $drcMList] > 0) } {
      delete_routes -regular_wire_with_drc
      route_global_detail
      check_drc -limit 100000
      set drcMList [get_db markers]
      puts "Last round of DRC fixing completed after $drc_iter iterations. Remaining DRCs are [llength $drcMList]."
    }
  }}
Deleted 0 marker(s)
#-limit 100000                           # int, default=100000, user setting
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3298.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:00.5  ELAPSED TIME: 0:00:02.0  MEM: 2.7M) ***

DRC fixing completed after 0 iterations. Remaining DRCs are 0.
#@ End verbose flow_step implementation.postroute.fix_drc
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           8.25              8                                      fix_drc
#@ Begin verbose flow_step implementation.postroute.block_finish
@flow 2: apply {{} {
    #- Make sure flow_report_name is reset from any reports executed during the flow
    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
    #- Set DB for handoff to Innovus
    if {[is_flow -inside flow:syn_opt]} {
      set_db flow_write_db_common true
    }
  
    #- Set value for SPEF output file generation
    if {[get_db flow_branch] ne ""} {
      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
    } else {
      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
    }
    set_db flow_spef_directory $out_dir
  
    #- Store non-default root attributes to metrics
    catch {report_obj -tcl} flow_root_config
    if {[dict exists $flow_root_config root:/]} {
      set flow_root_config [dict get $flow_root_config root:/]
    } elseif {[dict exists $flow_root_config root:]} {
      set flow_root_config [dict get $flow_root_config root:]
    } else {
    }
    foreach key [dict keys $flow_root_config] {
      if {[string length [dict get $flow_root_config $key]] > 200} {
        dict set flow_root_config $key "\[long value truncated\]"
      }
    }
    set_metric -name flow.root_config -value $flow_root_config
  }}
#@ End verbose flow_step implementation.postroute.block_finish
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           7.88              7                                      block_finish
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=10/10 16:23:22, mem=3291.7M)
ff_v1.98_0C tt_v1.8_25C ss_v1.62_125C
Nominal_25C
% Begin Save ccopt configuration ... (date=10/10 16:23:22, mem=3291.7M)
% End Save ccopt configuration ... (date=10/10 16:23:22, total cpu=0:00:00.1, real=0:00:01.0, peak res=3292.1M, current mem=3292.1M)
% Begin Save netlist data ... (date=10/10 16:23:23, mem=3292.1M)
Writing Binary DB to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/10 16:23:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=3292.1M, current mem=3292.1M)
Saving symbol-table file ...
Saving congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.route.congmap.gz ...
% Begin Save AAE data ... (date=10/10 16:23:23, mem=3292.7M)
Saving AAE Data ...
% End Save AAE data ... (date=10/10 16:23:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=3292.7M, current mem=3292.7M)
Saving preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=10/10 16:23:25, mem=3291.9M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=10/10 16:23:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=3292.4M, current mem=3292.4M)
Saving PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:23:25 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3292.5M) ***
*info - save blackBox cells to lef file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=10/10 16:23:26, mem=3292.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/10 16:23:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=3293.0M, current mem=3293.0M)
% Begin Save routing data ... (date=10/10 16:23:26, mem=3293.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3294.1M) ***
% End Save routing data ... (date=10/10 16:23:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=3293.1M, current mem=3293.1M)
Saving property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3296.3M) ***
#Saving pin access data to file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.apa ...
#
Saving preRoute extracted patterns in file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.techData.gz' ...
Saving preRoute extraction data in directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/extraction/' ...
% Begin Save power constraints data ... (date=10/10 16:23:27, mem=3296.0M)
% End Save power constraints data ... (date=10/10 16:23:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=3296.0M, current mem=3296.0M)
Nominal_25C
Nominal_25C
Nominal_25C
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
Generated self-contained design postroute.enc_2
#% End save design ... (date=10/10 16:23:27, total cpu=0:00:03.7, real=0:00:05.0, peak res=3324.3M, current mem=3307.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
*** Message Summary: 3 warning(s), 0 error(s)

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_db
#@ Begin verbose flow_step implementation.postroute.write_output_files
@@flow 2: write_stream -merge [get_flow_config std_cells]/gds/sky130_scl_9T.gds ./output/[get_db designs .name].gds
Parse flat map file 'streamOut.map'
Merge file: ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds has version number: 5
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Convert 0 swires and 0 svias from compressed groups
Convert 0 swires and 0 svias from compressed groups
Scanning GDS file ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds to register cell name ......
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 24
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    107                             COMP
    108                          DIEAREA
    100                             met5
    98                              met5
    97                              met5
    95                              met5
    94                              met5
    93                              met5
    92                              met5
    91                              via4
    90                              via4
    99                              met5
    89                              via4
    88                              via4
    101                             met5
    87                              via4
    96                              met5
    86                              via4
    85                              via4
    79                              met4
    77                              met4
    76                              met4
    74                              met4
    73                              met4
    72                              met4
    32                              met2
    31                              met2
    58                              met3
    30                              met2
    29                              met2
    55                              met3
    28                               via
    1                               mcon
    27                               via
    25                               via
    16                              met1
    33                              met2
    23                               via
    14                              met1
    17                              met1
    3                               mcon
    53                              met3
    4                               mcon
    15                              met1
    5                               mcon
    51                              met3
    2                               mcon
    12                              met1
    6                               mcon
    56                              met3
    7                               mcon
    8                               met1
    34                              met2
    9                               met1
    26                               via
    36                              met2
    10                              met1
    37                              met2
    11                              met1
    24                               via
    38                              met2
    22                               via
    49                              via2
    13                              met1
    35                              met2
    43                              via2
    70                              via3
    59                              met3
    45                              via2
    46                              via2
    57                              met3
    47                              via2
    48                              via2
    50                              met3
    52                              met3
    44                              via2
    54                              met3
    64                              via3
    75                              met4
    65                              via3
    80                              met4
    66                              via3
    67                              via3
    78                              met4
    68                              via3
    69                              via3
    71                              met4
    105                             met5
    104                             met5
    103                             met5
    102                             met5
    84                              met4
    83                              met4
    82                              met4
    42                              met2
    41                              met2
    40                              met2
    39                              met2
    63                              met3
    61                              met3
    18                              met1
    19                              met1
    20                              met1
    21                              met1
    60                              met3
    62                              met3
    81                              met4


Stream Out Information Processed for GDS version 5:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           8736

Ports/Pins                            38
    metal layer met2                  12
    metal layer met3                  10
    metal layer met4                   9
    metal layer met5                   7

Nets                               15160
    metal layer met1                2424
    metal layer met2                7990
    metal layer met3                3504
    metal layer met4                1115
    metal layer met5                 127

    Via Instances                   6494

Special Nets                        1278
    metal layer met1                1105
    metal layer met4                 109
    metal layer met5                  64

    Via Instances                  11637

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                1207
    metal layer met1                 249
    metal layer met2                 754
    metal layer met3                 108
    metal layer met4                  82
    metal layer met5                  14


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging GDS file ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds ......
	****** Merge file: ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds has version number: 5.
	****** Merge file: ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
**WARN: (IMPOGDS-217):	Master cell: sky130_sram_2kbyte_1rw1r_32x512_8 not found in merged file(s) and will therefore not be included in the resulting write_stream file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-218):	Number of master cells not found after merging: 1

######Streamout is finished!
@@flow 3: write_lef_abstract ./output/[get_db designs .name].lef
@@flow 4: redirect -variable views {report_analysis_views}
@flow 5: foreach {-> view} [regexp -all -inline {Analysis View:\s+(\S+)} $views] {
        set_analysis_view -dynamic $view -leakage $view -setup $view -hold $view
        write_timing_model ./output/[get_db designs .name]__${view}.lib -view $view -post_check
    }
The system is switching to MMMC mode. Existing timing, extraction and delay/sdf information from single mode will be reset. Please respecify spef for specific RC corners and/or sdf information for specific views.
Extraction setup Started for TopCell top_lvl 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Completed (cpu: 0:00:00.0 real: 0:00:00.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: tt_v1.8_25C_Nominal_25_func
    RC-Corner Name        : Nominal_25C
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Reading timing constraints file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.mmmcIhM42S/modes/func/func.sdc' ...
Current (total cpu=0:03:31, real=0:03:43, peak res=3513.5M, current mem=3196.4M)
top_lvl
INFO (CTE): Constraints read successfully.
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_clock_uncertainty                             | 1              | 0              
set_max_transition                                | 38             | 0              
set_propagated_clock                              | 1              | 0              
set_clock_transition                              | 4              | 0              
get_clocks                                        | 5              | 0              
create_clock                                      | 1              | 0              
set_load                                          | 76             | 0              
set_units                                         | 1              | 0              
get_ports                                         | 116            | 0              
set_clock_gating_check                            | 2              | 0              
current_design                                    | 1              | 0              
------------------------------------------------------------------------------------
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3208.1M, current mem=3208.1M)
Current (total cpu=0:03:32, real=0:03:43, peak res=3513.5M, current mem=3208.1M)
Reading latency file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.mmmcIhM42S/views/tt_v1.8_25C_Nominal_25_func/latency.sdc' ...
Total number of combinational cells: 87
Total number of sequential cells: 19
Total number of tristate cells: 3
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3223.08)
Total number of fetched objects 1469
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1519,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3241.07 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3241.07 CPU=0:00:00.6 REAL=0:00:00.0)
Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.AAE_Yq8aoC/.AAE_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3241.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3241.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3227.19)
Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 41. 
Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1469. 
Total number of fetched objects 1469
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1519,  20.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3235.18 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3235.18 CPU=0:00:00.4 REAL=0:00:00.0)
***********************************************************
* Valus version 25.11-s013_1                              *
* Copyright (c) Cadence Design Systems, Inc. 1996 - 2015. *
* All rights reserved.                                    *
***********************************************************

Validating ./output/top_lvl__tt_v1.8_25C_Nominal_25_func.lib ... 



 Info
        Number of Error Messages: 0
        Number of Warning Messages: 0

--- Ending "Valus Library Validation Solution" ---
TAMODEL Cpu User Time =    4.0 sec
TAMODEL Memory Usage  =    0.0 MB
TAMODEL Cpu User Time =    4.0 sec
TAMODEL Memory Usage  =    0.0 MB
Ending "etm_extraction" (total cpu=0:00:05.9, real=0:00:07.0, peak res=3228.2M, current mem=3228.2M)
Ending "etm_generation" (total cpu=0:00:08.5, real=0:00:09.0, peak res=3228.2M, current mem=3193.8M)
#@ End verbose flow_step implementation.postroute.write_output_files
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          17.36             19                                      write_output_files
#@ Begin verbose flow_step implementation.postroute.write_output_screenshot
@flow 2: set inputstring [get_db flow_starting_db]
@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
@flow 4: set filename [file tail $stepname]
@flow 5: set rootname [file rootname $filename]
@flow 6: set outfile "./output/screenshots/${rootname}.gif"
@flow 7: # Define the directory name
@flow 8: set dirName "output/screenshots"
@flow 10: # Check if the directory exists
@flow 11: if {![file exists $dirName]} {...
@flow 15: } else {
@flow 16: puts "Directory '$dirName' already exists."
Directory 'output/screenshots' already exists.
@flow 17: }
@@flow 18: write_to_gif $outfile
#@ End verbose flow_step implementation.postroute.write_output_screenshot
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           8.09              8                                      write_output_screenshot
#@ Begin verbose flow_step implementation.postroute.schedule_postroute_report_postroute
@@flow 2: schedule_flow -flow report_postroute -include_in_metrics
#@ End verbose flow_step implementation.postroute.schedule_postroute_report_postroute
#@ Begin verbose flow_step implementation.postroute.innovus_to_tempus
@flow 2: apply {{} {
    #- initialize sta analysis_views
    if {([get_feature -obj flow:sta setup_views] ne "") || ([get_feature -obj flow:sta hold_views] ne "")} {
      set cmd "set_analysis_view"
      if {[get_feature -obj flow:sta setup_views] ne ""} {
        set cmd "$cmd -setup [list [get_db analysis_views [get_feature -obj flow:sta setup_views]]]"
      } else {
        set cmd "$cmd -setup [list [get_db analysis_views -if .is_setup]]"
      }
      if {[get_feature -obj flow:sta hold_views] ne ""} {
        set cmd "$cmd -hold [list [get_db analysis_views [get_feature -obj flow:sta hold_views]]]"
      } else {
        set cmd "$cmd -hold [list [get_db analysis_views -if .is_hold]]"
      }
      eval "$cmd -leakage [get_db analysis_views -if .is_leakage] -dynamic [get_db analysis_views -if .is_dynamic]"
    }
    #- write design and library information
    if {[get_db flow_branch] ne ""} {
      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
    } else {
      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
    }
    if {[llength [get_db -u rc_corners .cap_table_file]] > 0} {
      write_design -tempus -signoff_eco $out_dir
    } else {
      write_design -tempus $out_dir
    }
  
    #- write init_design sequence for STA flow
    set FH [open [file join $out_dir init_sta.tcl] w]
    puts $FH {#dataVar is dir where this script is found}
    puts $FH {set dataVar [file dirname [file normalize [info script]]]}
    if {![string is space [get_flow_config -quiet init_physical_files oa_ref_libs]]} {
      puts $FH "cd [get_db flow_startup_directory]"
    }
    puts $FH "source -quiet [file join  \$dataVar [get_db current_design .name].tempus_setup.tcl]"
    if {![string is space [get_flow_config -quiet init_physical_files oa_ref_libs]]} {
      puts $FH "cd \[get_db flow_working_directory\]"
    }
    puts $FH "set_db flow_report_name [get_db flow_report_name]"
    puts $FH "set_db flow_spef_directory [get_db flow_spef_directory]"
    close $FH
  }}
Writing Netlist "dbs/postroute/top_lvl.v.gz" ...
No power domain defined, nothing done.
#@ End verbose flow_step implementation.postroute.innovus_to_tempus
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          14.62             15                                      innovus_to_tempus
#@ Begin verbose flow_step implementation.postroute.innovus_to_quantus
@flow 2: apply {{} {
    #- determine required rc_corners
    set setup_views {}
    set hold_views {}
    set leakage_views {}
    set dynamic_views {}
  
    if {([get_feature -obj flow:sta setup_views] ne "")} {
      lappend setup_views [get_feature -obj flow:sta setup_views]
    } else {
      lappend setup_views [get_db [get_db analysis_views -if .is_setup] .name]
    }
    if {([get_feature -obj flow:sta hold_views] ne "")} {
      lappend hold_views [get_feature -obj flow:sta hold_views]
    } else {
      lappend hold_views [get_db [get_db analysis_views -if .is_hold] .name]
    }
    if {([get_feature -obj flow:sta leakage_view] ne "")} {
      lappend leakage_views [get_feature -obj flow:sta leakage_view]
    } else {
      lappend leakage_views [get_db [get_db analysis_views -if .is_leakage] .name]
    }
    if {([get_feature -obj flow:sta dynamic_view] ne "")} {
      lappend dynamic_views [get_feature -obj flow:sta dynamic_view]
    } else {
      lappend dynamic_views [get_db [get_db analysis_views -if .is_dynamic] .name]
    }
  if {[get_feature report_static_ir]} {
      if {([get_feature -obj flow:ir_static setup_views] ne "")} {
        lappend setup_views [get_feature -obj flow:ir_static setup_views]
      } else {
        lappend setup_views [get_db [get_db analysis_views -if .is_setup] .name]
      }
      if {([get_feature -obj flow:ir_static hold_views] ne "")} {
        lappend hold_views [get_feature -obj flow:ir_static hold_views]
      } else {
        lappend hold_views [get_db [get_db analysis_views -if .is_hold] .name]
      }
      if {([get_feature -obj flow:ir_static leakage_view] ne "")} {
        lappend leakage_views [get_feature -obj flow:ir_static leakage_view]
      } else {
        lappend leakage_views [get_db [get_db analysis_views -if .is_leakage] .name]
      }
      if {([get_feature -obj flow:ir_static dynamic_view] ne "")} {
        lappend dynamic_views [get_feature -obj flow:ir_static dynamic_view]
      } else {
        lappend dynamic_views [get_db [get_db analysis_views -if .is_dynamic] .name]
      }
  }
  if {[get_feature report_dynamic_ir]} {
      if {([get_feature -obj flow:ir_dynamic setup_views] ne "")} {
        lappend setup_views [get_feature -obj flow:ir_dynamic setup_views]
      } else {
        lappend setup_views [get_db [get_db analysis_views -if .is_setup] .name]
      }
      if {([get_feature -obj flow:ir_dynamic hold_views] ne "")} {
        lappend hold_views [get_feature -obj flow:ir_dynamic hold_views]
      } else {
        lappend hold_views [get_db [get_db analysis_views -if .is_hold] .name]
      }
      if {([get_feature -obj flow:ir_dynamic leakage_view] ne "")} {
        lappend leakage_views [get_feature -obj flow:ir_dynamic leakage_view]
      } else {
        lappend leakage_views [get_db [get_db analysis_views -if .is_leakage] .name]
      }
      if {([get_feature -obj flow:ir_dynamic dynamic_view] ne "")} {
        lappend dynamic_views [get_feature -obj flow:ir_dynamic dynamic_view]
      } else {
        lappend dynamic_views [get_db [get_db analysis_views -if .is_dynamic] .name]
      }
  }
  
    #- create output location
    if {![file exists [get_db flow_spef_directory]]} {
      file mkdir [get_db flow_spef_directory]
    }
  
    #- write extraction command file
    set views [get_db -u analysis_views [join "$setup_views $hold_views $leakage_views $dynamic_views"]]
    set corners [lsort -u [concat [get_db -u $views .delay_corner.late_rc_corner]  [get_db -u $views .delay_corner.early_rc_corner]]]
  
    if {$corners ne ""} {
      write_extraction_spec -out_dir [get_db flow_spef_directory] -rc_corners $corners
    } else {
      write_extraction_spec -out_dir [get_db flow_spef_directory]
    }
    if {[get_db extract_rc_qrc_run_mode] eq "sequential"} {
      foreach file [glob -directory . qrc.cmd*] {
        file rename -force $file [file join [get_db flow_spef_directory] $file]
      }
    } else {
      file rename -force qrc.cmd [file join [get_db flow_spef_directory] qrc.cmd]
    }
  }}
Nominal_25C
Command file qrc.cmd for Quantus QRC extraction is generated in current directory.
#@ End verbose flow_step implementation.postroute.innovus_to_quantus
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           7.98              8                                      innovus_to_quantus

Program version = 25.11-s102_1
Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
Starting time = Oct 10, 2025 16:20:43
Ending time = Oct 10, 2025 16:24:26

Run Flow Summary
---------------------

Steps run:  implementation.postroute.block_start implementation.postroute.init_innovus.init_innovus_yaml implementation.postroute.init_innovus.init_innovus_user implementation.postroute.run_opt_postroute implementation.postroute.remove_blockages_halos implementation.postroute.fix_antenna implementation.postroute.fix_drc implementation.postroute.block_finish implementation.postroute.write_output_files implementation.postroute.write_output_screenshot implementation.postroute.schedule_postroute_report_postroute implementation.postroute.innovus_to_tempus implementation.postroute.innovus_to_quantus

Step status:
     implementation.postroute.block_start                                 success
     implementation.postroute.init_innovus.init_innovus_yaml              success
     implementation.postroute.init_innovus.init_innovus_user              success
     implementation.postroute.run_opt_postroute                           success
     implementation.postroute.remove_blockages_halos                      success
     implementation.postroute.fix_antenna                                 success
     implementation.postroute.fix_drc                                     success
     implementation.postroute.block_finish                                success
     implementation.postroute.write_output_files                          success
     implementation.postroute.write_output_screenshot                     success
     implementation.postroute.schedule_postroute_report_postroute         success
     implementation.postroute.innovus_to_tempus                           success
     implementation.postroute.innovus_to_quantus                          success

 ---------------------------------------------------------------------------------------------------- 
| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
|-------------+------------------+-------------------+-----------------------+-----------------------|
| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
| floorplan   | 0:02:26          | 0:02:32           |                       |                       |
| prects      | 0:03:37          | 0:04:33           |                    -0 |                -0.002 |
| cts         | 0:04:17          | 0:05:13           |                     0 |                 0.007 |
| postcts     | 0:02:42          | 0:02:54           |                     0 |                 0.009 |
| route       | 0:02:36          | 0:02:41           |                       |                       |
| postroute   | 0:04:07          | 0:04:15           |                     0 |                 0.040 |
 ---------------------------------------------------------------------------------------------------- 
*** Message Summary: 512 warning(s), 4 error(s)


*** Memory Usage v#1 (Current mem = 3392.508M, initial mem = 958.316M) ***
--- Ending "Innovus" (totcpu=0:04:20, real=0:04:33, mem=3392.5M) ---
