# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Etch-a-Sketch.srcs/sources_1/new/encoder_logic.vhd" \
"../../../../Etch-a-Sketch.srcs/sim_1/new/encoder_logic_tb.vhd" \

# Do not sort compile order
nosort
