 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 20
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 08:32:37 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.51% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_controller/r_spi_data_in_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_spi_data_in_valid_reg/CK (fd2qd1_hd)   0.0000   0.7000  -0.0035   0.9250   0.0000   0.7500 r (965.43,276.12)                      1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in_valid_reg/Q (fd2qd1_hd)   0.4389               0.9250    0.5845 @   1.3345 f    (974.56,275.62)                       1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in_valid (net)     7   0.0414                     0.9250    0.0000     1.3345 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_controller/spi_master/i_TX_DV (spi_master)                              0.9250    0.0000     1.3345 f    (netlink)                             
  khu_sensor_top/ads1292_controller/spi_master/i_TX_DV (net)   0.0414                            0.9250    0.0000     1.3345 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/EN (SNPS_CLOCK_GATE_HIGH_spi_master_0)   0.9250   0.0000   1.3345 f (netlink)                   
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/EN (net)   0.0414        0.9250    0.0000     1.3345 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/latch/EN (cglpd1_hd)   0.0000   0.4382  -0.0017   0.9250  -0.0011 @   1.3334 f (1000.08,250.32) d u  1.05
  data arrival time                                                                                                   1.3334                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/latch/CK (cglpd1_hd)               0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0594     0.9844                                            
  data required time                                                                                                  0.9844                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9844                                            
  data arrival time                                                                                                  -1.3334                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3490                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg/CK (fd2qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r  (1169.59,243.12)                      1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg/Q (fd2qd1_hd)     0.1752               0.9250    0.4323 @   1.1823 f    (1178.72,243.62)                      1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_valid (net)     3   0.0105                       0.9250    0.0000     1.1823 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/i_Tx_DV (uart_tx)                                       0.9250    0.0000     1.1823 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/i_Tx_DV (net)   0.0105                                  0.9250    0.0000     1.1823 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/icc_place1/B (ad2d2_hd)   0.0000   0.1752    0.0000     0.9250    0.0000 @   1.1823 f    (1184.14,236.35)                      1.05
  khu_sensor_top/uart_controller/uart_tx/icc_place1/Y (ad2d2_hd)            0.0955               0.9250    0.2007 @   1.3830 f    (1185.12,236.05)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n55 (net)     1   0.0095                                0.9250    0.0000     1.3830 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/EN (SNPS_CLOCK_GATE_HIGH_uart_tx_0)   0.9250   0.0000   1.3830 f (netlink)                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/EN (net)   0.0095              0.9250    0.0000     1.3830 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/latch/EN (cglpd1_hd)   0.0000   0.0955   0.0000   0.9250   0.0001 @   1.3831 f (1196.76,261.73) d u   1.05
  data arrival time                                                                                                   1.3831                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0926     1.0176                                            
  data required time                                                                                                  1.0176                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0176                                            
  data arrival time                                                                                                  -1.3831                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3655                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/CK (fd2qd1_hd)   0.0000   0.7000  -0.0022   0.9250   0.0000   0.7500 r (988.09,211.32)               1.05
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/Q (fd2qd1_hd)   0.1676        0.9250    0.4269 @   1.1769 f    (978.96,210.82)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge (net)     2   0.0097              0.9250    0.0000     1.1769 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/U73/A (or2d1_hd)   0.0000    0.1676    0.0000     0.9250    0.0000 @   1.1770 f    (983.93,232.84)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/U73/Y (or2d1_hd)             0.1396               0.9250    0.2319 @   1.4089 f    (985.53,232.74)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/n145 (net)     1   0.0082                         0.9250    0.0000     1.4089 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (SNPS_CLOCK_GATE_HIGH_spi_master_2)   0.9250   0.0000   1.4089 f (netlink)                     
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (net)   0.0082          0.9250    0.0000     1.4089 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/EN (cglpd1_hd)   0.0000   0.1396   0.0000   0.9250   0.0001 @   1.4089 f (993.92,254.52) d u  1.05
  data arrival time                                                                                                   1.4089                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0850     1.0100                                            
  data required time                                                                                                  1.0100                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0100                                            
  data arrival time                                                                                                  -1.4089                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3989                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/CK (fd1eqd1_hd)   0.0000   0.7000  -0.0022   0.9250   0.0000   0.7500 r (790.53,283.22)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/Q (fd1eqd1_hd)    0.2197               0.9250    0.4303 @   1.1803 f    (791.08,282.98)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m[23] (net)     4   0.0176                       0.9250    0.0000     1.1803 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U219/A (oa21d1_hd)   0.0000   0.2197   -0.0008     0.9250   -0.0008 @   1.1795 f    (788.03,293.86)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U219/Y (oa21d1_hd)            0.2865               0.9250    0.2386 @   1.4180 r    (787.42,293.67)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n81 (net)     1   0.0103                           0.9250    0.0000     1.4180 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_2)   0.9250   0.0000   1.4180 r (netlink)                         
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/EN (net)   0.0103                 0.9250    0.0000     1.4180 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch/EN (cglpd1_hd)   0.0000   0.2865  -0.0406   0.9250  -0.0435 @   1.3745 r (749.28,293.52) d u       1.05
  data arrival time                                                                                                   1.3745                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.3745                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4395                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (577.57,941.62)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/guard_reg/Q (fd1eqd1_hd)   0.2157               0.9250    0.4278 @   1.1778 f    (578.11,941.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/guard (net)     4   0.0171                      0.9250    0.0000     1.1778 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U248/C (oa211d1_hd)   0.0000   0.2157   0.0000   0.9250   0.0001 @   1.1778 f    (563.60,949.11)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U248/Y (oa211d1_hd)        0.1969               0.9250    0.1176 @   1.2955 r    (563.69,949.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n888 (net)     1   0.0030                       0.9250    0.0000     1.2955 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U249/B (nd2bd1_hd)   0.0000   0.1969   0.0000   0.9250    0.0000 @   1.2955 r    (563.91,945.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U249/Y (nd2bd1_hd)         0.3020               0.9250    0.1949 @   1.4904 f    (563.01,945.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1161 (net)     4   0.0215                      0.9250    0.0000     1.4904 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_6)   0.9250   0.0000   1.4904 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/EN (net)   0.0215            0.9250    0.0000     1.4904 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/latch/EN (cglpd1_hd)   0.0000   0.3020   0.0000   0.9250   0.0001 @   1.4905 f (578.56,927.11) d u  1.05
  data arrival time                                                                                                   1.4905                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0657     0.9907                                            
  data required time                                                                                                  0.9907                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9907                                            
  data arrival time                                                                                                  -1.4905                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4997                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1118.55,225.73)       d i            1.05
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_/Q (fd2qd1_hd)     0.3646               0.9250    0.5458 @   1.2958 f    (1127.68,225.22)       d              1.05
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main[2] (net)     9   0.0331                       0.9250    0.0000     1.2958 f    [0.01,0.03]                           
  khu_sensor_top/uart_controller/uart_rx/U91/C (oa21d1_hd)        0.0000    0.3647   -0.0051     0.9250   -0.0045 @   1.2914 f    (1110.98,229.07)                      1.05
  khu_sensor_top/uart_controller/uart_rx/U91/Y (oa21d1_hd)                  0.2300               0.9250    0.1465 @   1.4378 r    (1111.26,228.87)                      1.05
  khu_sensor_top/uart_controller/uart_rx/n90 (net)     1   0.0036                                0.9250    0.0000     1.4378 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/EN (SNPS_CLOCK_GATE_HIGH_uart_rx_0)   0.9250   0.0000   1.4378 r (netlink)                            
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/EN (net)   0.0036              0.9250    0.0000     1.4378 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch/EN (cglpd1_hd)   0.0000   0.2300   0.0000   0.9250   0.0000 @   1.4378 r (1110.96,232.93) d u   1.05
  data arrival time                                                                                                   1.4378                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4378                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5028                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r    (834.75,405.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/guard_reg/Q (fd1eqd1_hd)       0.2202               0.9250    0.4306 @   1.1806 f    (834.21,405.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/guard (net)     4   0.0176                          0.9250    0.0000     1.1806 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U248/C (oa211d1_hd)   0.0000   0.2202   -0.0014     0.9250   -0.0014 @   1.1792 f    (833.76,398.12)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U248/Y (oa211d1_hd)            0.2007               0.9250    0.1202 @   1.2993 r    (833.85,398.19)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n884 (net)     1   0.0032                           0.9250    0.0000     1.2993 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U249/B (nd2bd1_hd)   0.0000    0.2007   -0.0091     0.9250   -0.0098 @   1.2895 r    (834.08,401.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U249/Y (nd2bd1_hd)             0.3233               0.9250    0.2057 @   1.4952 f    (833.17,401.56)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n1157 (net)     4   0.0234                          0.9250    0.0000     1.4952 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_6)   0.9250   0.0000   1.4952 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/EN (net)   0.0234                0.9250    0.0000     1.4952 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/latch/EN (cglpd1_hd)   0.0000   0.3233  -0.0015   0.9250  -0.0015 @   1.4938 f (817.04,423.11) d u      1.05
  data arrival time                                                                                                   1.4938                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0647     0.9897                                            
  data required time                                                                                                  0.9897                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9897                                            
  data arrival time                                                                                                  -1.4938                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5040                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_1_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_add_1_AB_STB_reg/CK (fd2qd1_hd)   0.0000   0.7000  -0.0310   0.9250   0.0000   0.7500 r (970.27,1046.53)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_1_AB_STB_reg/Q (fd2qd1_hd)   0.1208              0.9250    0.3912 @   1.1412 f    (979.40,1046.02)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_1_AB_STB (net)     1   0.0047                    0.9250    0.0000     1.1412 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/i_AB_STB (float_adder_2)                         0.9250    0.0000     1.1412 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/add_1/i_AB_STB (net)   0.0047                          0.9250    0.0000     1.1412 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U232/A (nd2d1_hd)   0.0000   0.1208  -0.0019     0.9250   -0.0020 @   1.1392 f    (983.85,1042.38)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U232/Y (nd2d1_hd)           0.2908               0.9250    0.1600 @   1.2992 r    (984.09,1042.20)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n321 (net)     2   0.0133                        0.9250    0.0000     1.2992 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U235/A (nr2ad1_hd)   0.0000   0.2908  -0.0288    0.9250   -0.0309 @   1.2683 r    (1001.83,1025.27)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U235/Y (nr2ad1_hd)          0.3908               0.9250    0.2737 @   1.5421 f    (1002.12,1025.01)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n12 (net)     2   0.0390                         0.9250    0.0000     1.5421 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_0)   0.9250   0.0000   1.5421 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/EN (net)   0.0390                 0.9250    0.0000     1.5421 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/latch/EN (cglpd1_hd)   0.0000   0.3908  -0.0318   0.9250  -0.0334 @   1.5087 f (1003.16,924.12) d u      1.05
  data arrival time                                                                                                   1.5087                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0616     0.9866                                            
  data required time                                                                                                  0.9866                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9866                                            
  data arrival time                                                                                                  -1.5087                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5221                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (451.95,588.82)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_/Q (fd1eqd1_hd)   0.3294              0.9250    0.4911 @   1.2411 f    (451.40,589.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[0] (net)     8   0.0304                     0.9250    0.0000     1.2411 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U207/A (nr2d1_hd)   0.0000   0.3294   -0.0015     0.9250   -0.0008 @   1.2402 f    (441.24,610.45)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U207/Y (nr2d1_hd)            0.1805               0.9250    0.1409 @   1.3812 r    (440.99,610.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n880 (net)     1   0.0032                         0.9250    0.0000     1.3812 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U208/B (oa21d1_hd)   0.0000   0.1805   0.0000     0.9250    0.0000 @   1.3812 r    (442.35,610.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U208/Y (oa21d1_hd)           0.1962               0.9250    0.1520 @   1.5332 f    (443.62,610.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1133 (net)     1   0.0115                        0.9250    0.0000     1.5332 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_9)   0.9250   0.0000   1.5332 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/EN (net)   0.0115                0.9250    0.0000     1.5332 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/latch/EN (cglpd1_hd)   0.0000   0.1962  -0.0070   0.9250  -0.0075 @   1.5258 f (404.76,603.11) d u      1.05
  data arrival time                                                                                                   1.5258                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0754     1.0004                                            
  data required time                                                                                                  1.0004                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0004                                            
  data arrival time                                                                                                  -1.5258                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5254                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (736.41,1164.82)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/guard_reg/Q (fd1eqd1_hd)   0.2554               0.9250    0.4512 @   1.2012 f    (736.96,1165.06)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/guard (net)     4   0.0218                      0.9250    0.0000     1.2012 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U249/C (oa211d1_hd)   0.0000   0.2554  -0.0017   0.9250  -0.0017 @   1.1996 f    (736.52,1172.31)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U249/Y (oa211d1_hd)        0.2401               0.9250    0.1460 @   1.3456 r    (736.61,1172.25)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n891 (net)     1   0.0053                       0.9250    0.0000     1.3456 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U250/B (nd2bd1_hd)   0.0000   0.2401  -0.0209   0.9250   -0.0224 @   1.3232 r    (730.04,1175.67)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U250/Y (nd2bd1_hd)         0.2975               0.9250    0.2012 @   1.5243 f    (730.95,1176.08)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1177 (net)     4   0.0210                      0.9250    0.0000     1.5243 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_6)   0.9250   0.0000   1.5243 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg/EN (net)   0.0210            0.9250    0.0000     1.5243 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg/latch/EN (cglpd1_hd)   0.0000   0.2975  -0.0074   0.9250  -0.0078 @   1.5165 f (768.20,1176.12) d u  1.05
  data arrival time                                                                                                   1.5165                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0659     0.9909                                            
  data required time                                                                                                  0.9909                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9909                                            
  data arrival time                                                                                                  -1.5165                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5255                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1167.83,235.91)       d i            1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/Q (fd2qd1_hd)     0.3862               0.9250    0.5578 @   1.3078 f    (1176.96,236.42)       d              1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main[2] (net)    11   0.0357                       0.9250    0.0000     1.3078 f    [0.01,0.04]                           
  khu_sensor_top/uart_controller/uart_tx/U116/A (nd2d1_hd)        0.0000    0.3862   -0.0016     0.9250   -0.0005 @   1.3073 f    (1176.91,218.46)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U116/Y (nd2d1_hd)                  0.1581               0.9250    0.1559 @   1.4632 r    (1176.67,218.64)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n140 (net)     1   0.0048                               0.9250    0.0000     1.4632 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/EN (SNPS_CLOCK_GATE_HIGH_uart_tx_1)   0.9250   0.0000   1.4632 r (netlink)                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/EN (net)   0.0048              0.9250    0.0000     1.4632 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch/EN (cglpd1_hd)   0.0000   0.1581   0.0000   0.9250   0.0000 @   1.4632 r (1182.68,221.51) d u   1.05
  data arrival time                                                                                                   1.4632                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4632                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5282                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_96_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0534   0.9250   0.0000   0.7500 r (829.91,1089.72)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_96_/Q (fd2qd1_hd)    0.2687               0.9250    0.4927 @   1.2427 f    (839.04,1089.22)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_x_data[96] (net)     3   0.0216                      0.9250    0.0000     1.2427 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/U1039/B (scg2d2_hd)     0.0000    0.2687   -0.0423     0.9250   -0.0454 @   1.1973 f    (851.41,1082.33)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1039/Y (scg2d2_hd)               0.1908               0.9250    0.3430 @   1.5403 f    (853.57,1082.39)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/n2149 (net)     1   0.0257                             0.9250    0.0000     1.5403 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_4)   0.9250   0.0000   1.5403 f (netlink)                           
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/EN (net)   0.0257               0.9250    0.0000     1.5403 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/latch/EN (cglpd1_hd)   0.0000   0.1909  -0.0018   0.9250  -0.0013 @   1.5390 f (913.40,1157.52) d u    1.05
  data arrival time                                                                                                   1.5390                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0763     1.0013                                            
  data required time                                                                                                  1.0013                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0013                                            
  data arrival time                                                                                                  -1.5390                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5378                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_pstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_pstate_reg_0_/CK (fd2qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (958.17,420.12)                       1.05
  khu_sensor_top/ads1292_filter/r_pstate_reg_0_/Q (fd2qd1_hd)               0.3885               0.9250    0.5591 @   1.3091 f    (949.04,419.62)                       1.05
  khu_sensor_top/ads1292_filter/r_pstate[0] (net)     8   0.0360                                 0.9250    0.0000     1.3091 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/U55/C (oa21d1_hd)                 0.0000    0.3885   -0.0013     0.9250   -0.0002 @   1.3089 f    (942.03,452.27)                       1.05
  khu_sensor_top/ads1292_filter/U55/Y (oa21d1_hd)                           0.2755               0.9250    0.1786 @   1.4875 r    (942.30,452.07)                       1.05
  khu_sensor_top/ads1292_filter/n109 (net)      1       0.0064                                   0.9250    0.0000     1.4875 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (SNPS_CLOCK_GATE_HIGH_ads1292_filter_7)   0.9250   0.0000   1.4875 r (netlink)                    
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (net)   0.0064             0.9250    0.0000     1.4875 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/EN (cglpd1_hd)   0.0000   0.2755  -0.0122   0.9250  -0.0131 @   1.4745 r (934.08,459.11) d u   1.05
  data arrival time                                                                                                   1.4745                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4745                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5395                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_AB_STB_reg/CK (fd2qd1_hd)   0.0000   0.7000  -0.0310   0.9250   0.0000   0.7500 r (773.59,996.12)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_AB_STB_reg/Q (fd2qd1_hd)   0.3827             0.9250    0.5561 @   1.3061 f    (782.72,995.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_AB_STB (net)     1   0.0354                   0.9250    0.0000     1.3061 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_AB_STB (float_multiplier_3)                   0.9250    0.0000     1.3061 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_AB_STB (net)   0.0354                         0.9250    0.0000     1.3061 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U178/A (nd2d1_hd)   0.0000   0.3827  -0.0805    0.9250   -0.0856 @   1.2205 f    (782.77,811.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U178/Y (nd2d1_hd)          0.1874               0.9250    0.1414 @   1.3619 r    (783.01,811.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n864 (net)     1   0.0036                       0.9250    0.0000     1.3619 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U181/A (nr2d1_hd)   0.0000   0.1874   0.0000    0.9250    0.0000 @   1.3619 r    (779.60,812.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U181/Y (nr2d1_hd)          0.2466               0.9250    0.1734 @   1.5353 f    (779.35,812.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n700 (net)     3   0.0241                       0.9250    0.0000     1.5353 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0)   0.9250   0.0000   1.5353 f (netlink)                    
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/EN (net)   0.0241                 0.9250    0.0000     1.5353 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/latch/EN (cglpd1_hd)   0.0000   0.2466  -0.0008   0.9250  -0.0007 @   1.5346 f (746.64,876.72) d u       1.05
  data arrival time                                                                                                   1.5346                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0683     0.9933                                            
  data required time                                                                                                  0.9933                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9933                                            
  data arrival time                                                                                                  -1.5346                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5413                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/sticky_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/sticky_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (453.95,664.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/sticky_reg/Q (fd3qd1_hd)     0.1406               0.9250    0.4016 @   1.1516 f    (446.18,665.16)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/sticky (net)     2   0.0074                       0.9250    0.0000     1.1516 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U248/A (oa211d1_hd)   0.0000   0.1406   0.0000    0.9250    0.0000 @   1.1516 f    (443.85,660.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U248/Y (oa211d1_hd)          0.2107               0.9250    0.1698 @   1.3214 r    (444.89,661.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n890 (net)     1   0.0033                         0.9250    0.0000     1.3214 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U249/B (nd2bd1_hd)   0.0000   0.2107   0.0000     0.9250    0.0000 @   1.3214 r    (447.12,661.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U249/Y (nd2bd1_hd)           0.3354               0.9250    0.2131 @   1.5346 f    (448.03,660.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1161 (net)     4   0.0243                        0.9250    0.0000     1.5346 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_6)   0.9250   0.0000   1.5346 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/EN (net)   0.0243              0.9250    0.0000     1.5346 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/latch/EN (cglpd1_hd)   0.0000   0.3354   0.0000   0.9250   0.0001 @   1.5347 f (477.80,679.33) d u    1.05
  data arrival time                                                                                                   1.5347                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0642     0.9892                                            
  data required time                                                                                                  0.9892                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9892                                            
  data arrival time                                                                                                  -1.5347                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5455                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_2_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_AB_STB_reg/CK (fd2qd1_hd)   0.0000   0.7000  -0.0310   0.9250   0.0000   0.7500 r (976.43,1056.71)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_AB_STB_reg/Q (fd2qd1_hd)   0.1045              0.9250    0.3784 @   1.1284 f    (985.56,1057.22)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_AB_STB (net)     1   0.0032                    0.9250    0.0000     1.1284 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/i_AB_STB (float_adder_1)                         0.9250    0.0000     1.1284 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/add_2/i_AB_STB (net)   0.0032                          0.9250    0.0000     1.1284 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U220/A (nd2d1_hd)   0.0000   0.1045  -0.0005     0.9250   -0.0005 @   1.1279 f    (986.83,1056.78)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U220/Y (nd2d1_hd)           0.2327               0.9250    0.1320 @   1.2599 r    (986.59,1056.60)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n321 (net)     2   0.0101                        0.9250    0.0000     1.2599 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U222/A (nr2ad1_hd)   0.0000   0.2327   0.0000    0.9250    0.0000 @   1.2599 r    (996.99,1070.78)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U222/Y (nr2ad1_hd)          0.5684               0.9250    0.3426 @   1.6025 f    (997.28,1071.03)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n12 (net)     2   0.0594                         0.9250    0.0000     1.6025 f    [0.05,0.06]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_0)   0.9250   0.0000   1.6025 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/EN (net)   0.0594                 0.9250    0.0000     1.6025 f    [0.05,0.06]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/latch/EN (cglpd1_hd)   0.0000   0.5684  -0.0738   0.9250  -0.0783 @   1.5242 f (945.96,1176.12) d u      1.05
  data arrival time                                                                                                   1.5242                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0533     0.9783                                            
  data required time                                                                                                  0.9783                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9783                                            
  data arrival time                                                                                                  -1.5242                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5458                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_lstate_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_lstate_reg_2_/CK (fd1eqd1_hd)   0.0000   0.7000  -0.0059   0.9250    0.0000     0.7500 r    (889.09,312.02)                       1.05
  khu_sensor_top/ads1292_controller/r_lstate_reg_2_/Q (fd1eqd1_hd)          0.2048               0.9250    0.4210 @   1.1710 f    (889.64,311.78)                       1.05
  khu_sensor_top/ads1292_controller/r_lstate[2] (net)     4   0.0159                             0.9250    0.0000     1.1710 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/U380/C (nd4d1_hd)             0.0000    0.2048    0.0000     0.9250    0.0001 @   1.1711 f    (898.14,301.17)                       1.05
  khu_sensor_top/ads1292_controller/U380/Y (nd4d1_hd)                       0.2851               0.9250    0.2016 @   1.3726 r    (899.13,301.09)                       1.05
  khu_sensor_top/ads1292_controller/n209 (net)     2    0.0105                                   0.9250    0.0000     1.3726 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/U5/C (nr3d1_hd)               0.0000    0.2851   -0.0011     0.9250   -0.0012 @   1.3714 r    (901.08,293.53)                       1.05
  khu_sensor_top/ads1292_controller/U5/Y (nr3d1_hd)                         0.1991               0.9250    0.1990 @   1.5704 f    (899.79,293.50)                       1.05
  khu_sensor_top/ads1292_controller/n1 (net)     1      0.0185                                   0.9250    0.0000     1.5704 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)   0.9250   0.0000   1.5704 f (netlink)             
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/EN (net)   0.0185          0.9250    0.0000     1.5704 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1991  -0.0202   0.9250  -0.0215 @   1.5489 f (850.48,247.32) d u  1.05
  data arrival time                                                                                                   1.5489                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0749     0.9999                                            
  data required time                                                                                                  0.9999                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9999                                            
  data arrival time                                                                                                  -1.5489                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5490                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (972.83,473.54)                      1.05
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB_reg/Q (fds2eqd1_hd)   0.1710               0.9250    0.4171 @   1.1671 f    (971.92,473.57)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB (net)     2   0.0106                       0.9250    0.0000     1.1671 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB (converter_f2i)                            0.9250    0.0000     1.1671 f    (netlink)                             
  khu_sensor_top/ads1292_filter/w_converter_f2i_z_stb (net)   0.0106                             0.9250    0.0000     1.1671 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/U260/B (nd2d1_hd)                 0.0000    0.1710   -0.0012     0.9250   -0.0013 @   1.1658 f    (947.72,466.43)                       1.05
  khu_sensor_top/ads1292_filter/U260/Y (nd2d1_hd)                           0.2752               0.9250    0.1773 @   1.3432 r    (947.13,466.20)                       1.05
  khu_sensor_top/ads1292_filter/n35 (net)       3       0.0125                                   0.9250    0.0000     1.3432 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/U153/A (nr2d1_hd)                 0.0000    0.2752   -0.0009     0.9250   -0.0009 @   1.3423 r    (940.65,463.19)                       1.05
  khu_sensor_top/ads1292_filter/U153/Y (nr2d1_hd)                           0.2640               0.9250    0.2008 @   1.5430 f    (940.39,462.84)                       1.05
  khu_sensor_top/ads1292_filter/n7 (net)        2       0.0245                                   0.9250    0.0000     1.5430 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_filter_5)   0.9250   0.0000   1.5430 f (netlink)                
  khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/EN (net)   0.0245         0.9250    0.0000     1.5430 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2640  -0.0012   0.9250  -0.0009 @   1.5421 f (1057.72,459.11) d u  1.05
  data arrival time                                                                                                   1.5421                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/latch/CK (cglpd1_hd)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0675     0.9925                                            
  data required time                                                                                                  0.9925                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9925                                            
  data arrival time                                                                                                  -1.5421                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5496                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Done_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1148.47,228.71)       d i            1.05
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Done_reg/Q (fd2qd1_hd)        0.2894               0.9250    0.5042 @   1.2542 f    (1157.60,229.22)       d              1.05
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Done (net)     5   0.0241                          0.9250    0.0000     1.2542 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Done (uart_tx)                                     0.9250    0.0000     1.2542 f    (netlink)                             
  khu_sensor_top/uart_controller/w_uart_data_tx_done (net)   0.0241                              0.9250    0.0000     1.2542 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/U145/A (scg16d1_hd)              0.0000    0.2894    0.0000     0.9250    0.0001 @   1.2543 f    (1163.32,300.71)                      1.05
  khu_sensor_top/uart_controller/U145/Y (scg16d1_hd)                        0.2305               0.9250    0.2955 @   1.5498 f    (1165.01,300.93)                      1.05
  khu_sensor_top/uart_controller/n43 (net)      2       0.0152                                   0.9250    0.0000     1.5498 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/EN (SNPS_CLOCK_GATE_HIGH_uart_controller_0)   0.9250   0.0000   1.5498 f (netlink)                 
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/EN (net)   0.0152           0.9250    0.0000     1.5498 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2305  -0.0031   0.9250  -0.0032 @   1.5466 f (1182.24,348.12) d u  1.05
  data arrival time                                                                                                   1.5466                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/latch/CK (cglpd1_hd)                  0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0695     0.9945                                            
  data required time                                                                                                  0.9945                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9945                                            
  data arrival time                                                                                                  -1.5466                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5521                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_ads_reg_addr_reg_0/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0066     0.9250    0.0000     0.7500 r    (1076.75,312.12)                      1.05
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_2_/Q (fd2qd1_hd)            0.2142               0.9250    0.4581 @   1.2081 f    (1085.88,311.62)                      1.05
  khu_sensor_top/sensor_core/r_uart_data_rx[2] (net)     2   0.0151                              0.9250    0.0000     1.2081 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U124/B (nd2d1_hd)                    0.0000    0.2142    0.0000     0.9250    0.0001 @   1.2082 f    (1071.80,355.21)                      1.05
  khu_sensor_top/sensor_core/U124/Y (nd2d1_hd)                              0.4232               0.9250    0.2420 @   1.4502 r    (1071.21,355.44)                      1.05
  khu_sensor_top/sensor_core/n22 (net)          3       0.0197                                   0.9250    0.0000     1.4502 r    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U203/B (nd2d1_hd)                    0.0000    0.4232   -0.0260     0.9250   -0.0278 @   1.4225 r    (1034.83,362.41)                      1.05
  khu_sensor_top/sensor_core/U203/Y (nd2d1_hd)                              0.1871               0.9250    0.1564 @   1.5789 f    (1034.25,362.64)                      1.05
  khu_sensor_top/sensor_core/n670 (net)         1       0.0087                                   0.9250    0.0000     1.5789 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/clk_gate_r_ads_reg_addr_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_10)   0.9250   0.0000   1.5789 f  (netlink)                             
  khu_sensor_top/sensor_core/clk_gate_r_ads_reg_addr_reg_0/EN (net)   0.0087                     0.9250    0.0000     1.5789 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/clk_gate_r_ads_reg_addr_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1871  -0.0190   0.9250  -0.0204 @   1.5585 f (1069.16,362.52) d u          1.05
  data arrival time                                                                                                   1.5585                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/sensor_core/clk_gate_r_ads_reg_addr_reg_0/latch/CK (cglpd1_hd)                            0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0769     1.0019                                            
  data required time                                                                                                  1.0019                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0019                                            
  data arrival time                                                                                                  -1.5585                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5566                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_25_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (686.03,499.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_25_/Q (fd2qd1_hd)       0.0966               0.9250    0.3723 @   1.1223 f    (695.16,498.82)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B[25] (net)     1   0.0025                         0.9250    0.0000     1.1223 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_B[25] (float_adder_3)                              0.9250    0.0000     1.1223 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_B[25] (net)   0.0025                               0.9250    0.0000     1.1223 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_25_/D (fd3qd1_hd)   0.0000   0.0966  -0.0021   0.9250   -0.0022 @   1.1200 f    (698.17,499.51)                       1.05
  data arrival time                                                                                                   1.1200                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_25_/CK (fd3qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0604     1.0504                                            
  data required time                                                                                                  1.0504                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0504                                            
  data arrival time                                                                                                  -1.1200                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0696                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_A_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_A_reg_12_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (662.27,603.11)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_A_reg_12_/Q (fd2qd1_hd)       0.1016               0.9250    0.3762 @   1.1262 f    (671.40,603.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_A[12] (net)     1   0.0030                         0.9250    0.0000     1.1262 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_A[12] (float_adder_3)                              0.9250    0.0000     1.1262 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_A[12] (net)   0.0030                               0.9250    0.0000     1.1262 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_12_/D (fd3qd1_hd)   0.0000   0.1016   0.0000   0.9250    0.0000 @   1.1262 f    (673.09,610.13)                       1.05
  data arrival time                                                                                                   1.1262                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_12_/CK (fd3qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0594     1.0494                                            
  data required time                                                                                                  1.0494                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0494                                            
  data arrival time                                                                                                  -1.1262                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0768                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_27_/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (687.15,516.88)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_27_/Q (fd3qd1_hd)         0.1066               0.9250    0.3772 @   1.1272 f    (679.38,516.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/z[27] (net)     1   0.0039                           0.9250    0.0000     1.1272 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_27_/D (fd3qd1_hd)   0.0000   0.1066  -0.0006   0.9250  -0.0006 @   1.1265 f   (665.31,516.53)                       1.05
  data arrival time                                                                                                   1.1265                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_27_/CK (fd3qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0583     1.0483                                            
  data required time                                                                                                  1.0483                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0483                                            
  data arrival time                                                                                                  -1.1265                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0782                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_spi_data_in_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_spi_data_in_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (981.27,271.92)                       1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in_reg_0_/Q (fd2qd1_hd)      0.1096               0.9250    0.3825 @   1.1325 f    (990.40,272.42)                       1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in[0] (net)     1   0.0037                        0.9250    0.0000     1.1325 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/i_TX_Byte[0] (spi_master)                         0.9250    0.0000     1.1325 f    (netlink)                             
  khu_sensor_top/ads1292_controller/spi_master/i_TX_Byte[0] (net)   0.0037                       0.9250    0.0000     1.1325 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_0_/D (fd2qd1_hd)   0.0000   0.1096   0.0000   0.9250   0.0000 @   1.1325 f (990.77,257.50)                 1.05
  data arrival time                                                                                                   1.1325                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_0_/CK (fd2qd1_hd)                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0619     1.0519                                            
  data required time                                                                                                  1.0519                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0519                                            
  data arrival time                                                                                                  -1.1325                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0806                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_27_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (686.91,492.12)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_27_/Q (fd2qd1_hd)       0.1065               0.9250    0.3800 @   1.1300 f    (696.04,491.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B[27] (net)     1   0.0034                         0.9250    0.0000     1.1300 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_B[27] (float_adder_3)                              0.9250    0.0000     1.1300 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_B[27] (net)   0.0034                               0.9250    0.0000     1.1300 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_27_/D (fd3qd1_hd)   0.0000   0.1065   0.0000   0.9250    0.0000 @   1.1300 f    (698.17,480.53)                       1.05
  data arrival time                                                                                                   1.1300                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_27_/CK (fd3qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0583     1.0483                                            
  data required time                                                                                                  1.0483                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0483                                            
  data arrival time                                                                                                  -1.1300                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0817                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_spi_data_in_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_spi_data_in_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (980.61,257.52)                       1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in_reg_1_/Q (fd2qd1_hd)      0.1139               0.9250    0.3858 @   1.1358 f    (971.48,258.02)                       1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in[1] (net)     1   0.0041                        0.9250    0.0000     1.1358 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/i_TX_Byte[1] (spi_master)                         0.9250    0.0000     1.1358 f    (netlink)                             
  khu_sensor_top/ads1292_controller/spi_master/i_TX_Byte[1] (net)   0.0041                       0.9250    0.0000     1.1358 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_1_/D (fd2qd1_hd)   0.0000   0.1139   0.0000   0.9250   0.0000 @   1.1358 f (982.85,254.54)                 1.05
  data arrival time                                                                                                   1.1358                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_1_/CK (fd2qd1_hd)                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0610     1.0510                                            
  data required time                                                                                                  1.0510                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0510                                            
  data arrival time                                                                                                  -1.1358                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0848                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_28_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (676.35,487.92)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_28_/Q (fd2qd1_hd)       0.1097               0.9250    0.3825 @   1.1325 f    (685.48,488.42)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B[28] (net)     1   0.0037                         0.9250    0.0000     1.1325 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_B[28] (float_adder_3)                              0.9250    0.0000     1.1325 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_B[28] (net)   0.0037                               0.9250    0.0000     1.1325 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_28_/D (fd3qd1_hd)   0.0000   0.1097   0.0000   0.9250    0.0000 @   1.1325 f    (699.05,487.73)                       1.05
  data arrival time                                                                                                   1.1325                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_28_/CK (fd3qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0577     1.0477                                            
  data required time                                                                                                  1.0477                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0477                                            
  data arrival time                                                                                                  -1.1325                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0849                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_24_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (683.39,506.52)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_24_/Q (fd2qd1_hd)       0.1127               0.9250    0.3849 @   1.1349 f    (692.52,506.02)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B[24] (net)     1   0.0040                         0.9250    0.0000     1.1349 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_B[24] (float_adder_3)                              0.9250    0.0000     1.1349 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_B[24] (net)   0.0040                               0.9250    0.0000     1.1349 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_24_/D (fd3qd1_hd)   0.0000   0.1127  -0.0010   0.9250   -0.0011 @   1.1338 f    (704.33,506.71)                       1.05
  data arrival time                                                                                                   1.1338                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_24_/CK (fd3qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0570     1.0470                                            
  data required time                                                                                                  1.0470                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0470                                            
  data arrival time                                                                                                  -1.1338                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0868                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_26_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (686.91,484.92)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_26_/Q (fd2qd1_hd)       0.1124               0.9250    0.3846 @   1.1346 f    (696.04,484.42)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B[26] (net)     1   0.0039                         0.9250    0.0000     1.1346 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_B[26] (float_adder_3)                              0.9250    0.0000     1.1346 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_B[26] (net)   0.0039                               0.9250    0.0000     1.1346 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_26_/D (fd3qd1_hd)   0.0000   0.1124   0.0000   0.9250    0.0000 @   1.1346 f    (707.85,480.53)                       1.05
  data arrival time                                                                                                   1.1346                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_26_/CK (fd3qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0571     1.0471                                            
  data required time                                                                                                  1.0471                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0471                                            
  data arrival time                                                                                                  -1.1346                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0876                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_A_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_A_reg_25_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (693.95,470.52)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_A_reg_25_/Q (fd2qd1_hd)       0.1127               0.9250    0.3849 @   1.1349 f    (703.08,470.02)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_A[25] (net)     1   0.0040                         0.9250    0.0000     1.1349 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_A[25] (float_adder_3)                              0.9250    0.0000     1.1349 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_A[25] (net)   0.0040                               0.9250    0.0000     1.1349 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_25_/D (fd3qd1_hd)   0.0000   0.1127   0.0000   0.9250    0.0000 @   1.1349 f    (714.89,473.33)                       1.05
  data arrival time                                                                                                   1.1349                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_25_/CK (fd3qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0570     1.0470                                            
  data required time                                                                                                  1.0470                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0470                                            
  data arrival time                                                                                                  -1.1349                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0879                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_A_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_A_reg_30_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (685.59,477.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_A_reg_30_/Q (fd2qd1_hd)       0.1128               0.9250    0.3850 @   1.1350 f    (694.72,477.22)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_A[30] (net)     1   0.0040                         0.9250    0.0000     1.1350 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_A[30] (float_adder_3)                              0.9250    0.0000     1.1350 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_A[30] (net)   0.0040                               0.9250    0.0000     1.1350 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_30_/D (fd3qd1_hd)   0.0000   0.1128   0.0000   0.9250    0.0000 @   1.1350 f    (706.09,473.33)                       1.05
  data arrival time                                                                                                   1.1350                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_30_/CK (fd3qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0570     1.0470                                            
  data required time                                                                                                  1.0470                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0470                                            
  data arrival time                                                                                                  -1.1350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0880                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_1_/CK (fd2d1_hd)   0.0000   0.7000  -0.0077   0.9250   0.0000   0.7500 r   (857.86,264.76)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_1_/Q (fd2d1_hd)      0.1228               0.9250    0.3907 @   1.1407 f    (849.24,265.10)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out[1] (net)     2   0.0053                       0.9250    0.0000     1.1407 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_9_/D (fd2d1_hd)   0.0000   0.1228   0.0000   0.9250   0.0000 @   1.1408 f  (845.27,261.61)                       1.05
  data arrival time                                                                                                   1.1408                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_9_/CK (fd2d1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0627     1.0527                                            
  data required time                                                                                                  1.0527                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0527                                            
  data arrival time                                                                                                  -1.1408                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0881                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_A_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_A_reg_26_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (692.63,463.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_A_reg_26_/Q (fd2qd1_hd)       0.1176               0.9250    0.3887 @   1.1387 f    (701.76,462.82)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_A[26] (net)     1   0.0044                         0.9250    0.0000     1.1387 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_A[26] (float_adder_3)                              0.9250    0.0000     1.1387 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_A[26] (net)   0.0044                               0.9250    0.0000     1.1387 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_26_/D (fd3qd1_hd)   0.0000   0.1176  -0.0028   0.9250   -0.0030 @   1.1356 f    (713.13,463.51)                       1.05
  data arrival time                                                                                                   1.1356                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_26_/CK (fd3qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0560     1.0460                                            
  data required time                                                                                                  1.0460                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0460                                            
  data arrival time                                                                                                  -1.1356                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0897                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_3_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0030   0.9250   0.0000    0.7500 r    (657.87,621.72)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_3_/Q (fd2qd1_hd)        0.1193               0.9250    0.3900 @   1.1400 f    (667.00,621.22)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B[3] (net)     1   0.0046                          0.9250    0.0000     1.1400 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_B[3] (float_adder_3)                               0.9250    0.0000     1.1400 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_B[3] (net)   0.0046                                0.9250    0.0000     1.1400 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_3_/D (fd3qd1_hd)   0.0000   0.1193  -0.0011    0.9250   -0.0011 @   1.1389 f    (678.81,629.11)                       1.05
  data arrival time                                                                                                   1.1389                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_3_/CK (fd3qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0556     1.0456                                            
  data required time                                                                                                  1.0456                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0456                                            
  data arrival time                                                                                                  -1.1389                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0933                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_spi_data_in_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_spi_data_in_reg_5_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (992.27,264.71)                       1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in_reg_5_/Q (fd2qd1_hd)      0.1244               0.9250    0.3940 @   1.1440 f    (1001.40,265.22)                      1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in[5] (net)     1   0.0050                        0.9250    0.0000     1.1440 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/i_TX_Byte[5] (spi_master)                         0.9250    0.0000     1.1440 f    (netlink)                             
  khu_sensor_top/ads1292_controller/spi_master/i_TX_Byte[5] (net)   0.0050                       0.9250    0.0000     1.1440 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_5_/D (fd2qd1_hd)   0.0000   0.1244  -0.0007   0.9250  -0.0007 @   1.1433 f (1003.23,247.34)                1.05
  data arrival time                                                                                                   1.1433                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_5_/CK (fd2qd1_hd)                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0589     1.0489                                            
  data required time                                                                                                  1.0489                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0489                                            
  data arrival time                                                                                                  -1.1433                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0944                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_79_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_79_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0020   0.9250   0.0000   0.7500 r (710.67,1078.31)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_79_/Q (fd2qd1_hd)    0.1269               0.9250    0.3959 @   1.1459 f    (719.80,1078.82)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data[79] (net)     2   0.0053                      0.9250    0.0000     1.1459 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_111_/D (fd2qd1_hd)   0.0000   0.1269  -0.0014   0.9250  -0.0015 @   1.1445 f (723.25,1078.30)                    1.05
  data arrival time                                                                                                   1.1445                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_111_/CK (fd2qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0584     1.0484                                            
  data required time                                                                                                  1.0484                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0484                                            
  data arrival time                                                                                                  -1.1445                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0961                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_5_/CK (fd2d1_hd)   0.0000   0.7000  -0.0077   0.9250   0.0000   0.7500 r   (857.42,271.95)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_5_/Q (fd2d1_hd)      0.1356               0.9250    0.3997 @   1.1497 f    (848.80,272.30)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out[5] (net)     2   0.0066                       0.9250    0.0000     1.1497 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_13_/D (fd2d1_hd)   0.0000   0.1356  -0.0022   0.9250  -0.0023 @   1.1474 f (844.83,276.02)                       1.05
  data arrival time                                                                                                   1.1474                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_13_/CK (fd2d1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0600     1.0500                                            
  data required time                                                                                                  1.0500                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0500                                            
  data arrival time                                                                                                  -1.1474                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0974                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_23_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (665.79,523.91)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_23_/Q (fd2qd1_hd)       0.1259               0.9250    0.3952 @   1.1452 f    (674.92,524.42)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_B[23] (net)     1   0.0052                         0.9250    0.0000     1.1452 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_B[23] (float_adder_3)                              0.9250    0.0000     1.1452 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_B[23] (net)   0.0052                               0.9250    0.0000     1.1452 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_23_/D (fd3qd1_hd)   0.0000   0.1259  -0.0033   0.9250   -0.0036 @   1.1416 f    (690.69,530.93)                       1.05
  data arrival time                                                                                                   1.1416                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_23_/CK (fd3qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0542     1.0442                                            
  data required time                                                                                                  1.0442                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0442                                            
  data arrival time                                                                                                  -1.1416                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0974                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_spi_data_in_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_spi_data_in_reg_3_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (996.23,271.92)                       1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in_reg_3_/Q (fd2qd1_hd)      0.1281               0.9250    0.3968 @   1.1468 f    (1005.36,272.42)                      1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in[3] (net)     1   0.0054                        0.9250    0.0000     1.1468 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/i_TX_Byte[3] (spi_master)                         0.9250    0.0000     1.1468 f    (netlink)                             
  khu_sensor_top/ads1292_controller/spi_master/i_TX_Byte[3] (net)   0.0054                       0.9250    0.0000     1.1468 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_3_/D (fd2qd1_hd)   0.0000   0.1281  -0.0008   0.9250  -0.0008 @   1.1460 f (1008.51,254.54)                1.05
  data arrival time                                                                                                   1.1460                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_3_/CK (fd2qd1_hd)                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0581     1.0481                                            
  data required time                                                                                                  1.0481                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0481                                            
  data arrival time                                                                                                  -1.1460                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0979                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_4_/CK (fd2d1_hd)   0.0000   0.7000  -0.0077   0.9250   0.0000   0.7500 r   (862.71,207.15)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_4_/Q (fd2d1_hd)      0.1352               0.9250    0.3994 @   1.1494 f    (854.08,207.50)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out[4] (net)     2   0.0065                       0.9250    0.0000     1.1494 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_12_/D (fd2d1_hd)   0.0000   0.1352  -0.0010   0.9250  -0.0010 @   1.1484 f (850.11,207.23)                       1.05
  data arrival time                                                                                                   1.1484                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_12_/CK (fd2d1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0601     1.0501                                            
  data required time                                                                                                  1.0501                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0501                                            
  data arrival time                                                                                                  -1.1484                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0983                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (1119.23,254.37)       d i            1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)      0.1112               0.9250    0.3808 @   1.1308 f    (1111.46,254.76)       d              1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R (net)     1   0.0044                        0.9250    0.0000     1.1308 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)   0.0000   0.1112   0.0000   0.9250   0.0000 @   1.1308 f    (1117.19,242.93)       d              1.05
  data arrival time                                                                                                   1.1308                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0573     1.0473                                            
  data required time                                                                                                  1.0473                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0473                                            
  data arrival time                                                                                                  -1.1308                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0835                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_7_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (1040.89,319.33)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_7_/Q (fd2qd1_hd)         0.1149               0.9250    0.3865 @   1.1365 f    (1031.76,318.82)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[7] (net)     1   0.0042                           0.9250    0.0000     1.1365 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_7_/D (fd2qd1_hd)   0.0000   0.1149  -0.0015   0.9250  -0.0016 @   1.1349 f    (1028.31,307.90)                      1.05
  data arrival time                                                                                                   1.1349                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_7_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0608     1.0508                                            
  data required time                                                                                                  1.0508                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0508                                            
  data arrival time                                                                                                  -1.1349                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0841                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000    0.7500 r    (1170.47,268.92)                      1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_0_/Q (fd2qd1_hd)        0.1266               0.9250    0.3957 @   1.1457 f    (1179.60,268.42)                      1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[0] (net)     1   0.0052                          0.9250    0.0000     1.1457 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[0] (uart_tx)                                  0.9250    0.0000     1.1457 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[0] (net)   0.0052                             0.9250    0.0000     1.1457 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_0_/D (fd2qd1_hd)   0.0000   0.1266   0.0000   0.9250   0.0000 @   1.1457 f (1191.41,257.50)                      1.05
  data arrival time                                                                                                   1.1457                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_0_/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0584     1.0484                                            
  data required time                                                                                                  1.0484                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0484                                            
  data arrival time                                                                                                  -1.1457                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0973                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1155.51,499.33)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/Q (fd2qd1_hd)        0.1291               0.9250    0.3976 @   1.1476 f    (1164.64,498.82)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[1] (net)     1   0.0055                          0.9250    0.0000     1.1476 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/D (fd2qd1_hd)   0.0000   0.1291  -0.0017    0.9250   -0.0018 @   1.1458 f    (1170.73,516.70)                      1.05
  data arrival time                                                                                                   1.1458                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/CK (fd2qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0579     1.0479                                            
  data required time                                                                                                  1.0479                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0479                                            
  data arrival time                                                                                                  -1.1458                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0979                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (1004.59,343.92)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_2_/Q (fd2qd1_hd)         0.1299               0.9250    0.3982 @   1.1482 f    (1013.72,344.42)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[2] (net)     1   0.0056                           0.9250    0.0000     1.1482 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/D (fd2qd1_hd)   0.0000   0.1299  -0.0010   0.9250  -0.0010 @   1.1472 f    (1017.75,322.30)                      1.05
  data arrival time                                                                                                   1.1472                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0578     1.0478                                            
  data required time                                                                                                  1.0478                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0478                                            
  data arrival time                                                                                                  -1.1472                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0994                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (1006.35,351.11)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_0_/Q (fd2qd1_hd)         0.1294               0.9250    0.3978 @   1.1478 f    (1015.48,351.62)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[0] (net)     1   0.0055                           0.9250    0.0000     1.1478 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/D (fd2qd1_hd)   0.0000   0.1294   0.0000   0.9250   0.0000 @   1.1479 f    (1018.63,329.50)                      1.05
  data arrival time                                                                                                   1.1479                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0579     1.0479                                            
  data required time                                                                                                  1.0479                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0479                                            
  data arrival time                                                                                                  -1.1479                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1000                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1144.95,499.33)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/Q (fd2qd1_hd)        0.1376               0.9250    0.4041 @   1.1541 f    (1154.08,498.82)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[7] (net)     1   0.0064                          0.9250    0.0000     1.1541 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/D (fd2qd1_hd)   0.0000   0.1376  -0.0039    0.9250   -0.0041 @   1.1499 f    (1160.61,516.70)                      1.05
  data arrival time                                                                                                   1.1499                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/CK (fd2qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0562     1.0462                                            
  data required time                                                                                                  1.0462                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0462                                            
  data arrival time                                                                                                  -1.1499                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1038                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (1019.11,358.32)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_1_/Q (fd2qd1_hd)         0.1357               0.9250    0.4026 @   1.1526 f    (1028.24,358.82)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[1] (net)     1   0.0062                           0.9250    0.0000     1.1526 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_/D (fd2qd1_hd)   0.0000   0.1357   0.0000   0.9250   0.0000 @   1.1526 f    (1021.27,340.94)                      1.05
  data arrival time                                                                                                   1.1526                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0566     1.0466                                            
  data required time                                                                                                  1.0466                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0466                                            
  data arrival time                                                                                                  -1.1526                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1061                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_5_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (1030.33,326.52)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_5_/Q (fd2qd1_hd)         0.1483               0.9250    0.4122 @   1.1622 f    (1021.20,326.02)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[5] (net)     1   0.0076                           0.9250    0.0000     1.1622 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_5_/D (fd2qd1_hd)   0.0000   0.1483  -0.0030   0.9250  -0.0031 @   1.1591 f    (1018.49,293.50)                      1.05
  data arrival time                                                                                                   1.1591                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_5_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0540     1.0440                                            
  data required time                                                                                                  1.0440                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0440                                            
  data arrival time                                                                                                  -1.1591                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1151                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000    0.7500 r    (1180.15,286.32)                      1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/Q (fd2qd1_hd)        0.1547               0.9250    0.4171 @   1.1671 f    (1189.28,286.82)                      1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[2] (net)     1   0.0083                          0.9250    0.0000     1.1671 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[2] (uart_tx)                                  0.9250    0.0000     1.1671 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[2] (net)   0.0083                             0.9250    0.0000     1.1671 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_2_/D (fd2qd1_hd)   0.0000   0.1547  -0.0044   0.9250  -0.0046 @   1.1625 f (1203.73,261.74)                      1.05
  data arrival time                                                                                                   1.1625                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_2_/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0527     1.0427                                            
  data required time                                                                                                  1.0427                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0427                                            
  data arrival time                                                                                                  -1.1625                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1198                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_6_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (1033.41,343.92)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_6_/Q (fd2qd1_hd)         0.1679               0.9250    0.4272 @   1.1772 f    (1024.28,344.42)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[6] (net)     1   0.0097                           0.9250    0.0000     1.1772 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_6_/D (fd2qd1_hd)   0.0000   0.1679  -0.0155   0.9250  -0.0166 @   1.1606 f    (1020.25,300.70)                      1.05
  data arrival time                                                                                                   1.1606                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_6_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0500     1.0400                                            
  data required time                                                                                                  1.0400                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0400                                            
  data arrival time                                                                                                  -1.1606                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1206                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_3_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (1015.15,348.12)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_3_/Q (fd2qd1_hd)         0.1573               0.9250    0.4191 @   1.1691 f    (1024.28,347.62)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[3] (net)     1   0.0085                           0.9250    0.0000     1.1691 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/D (fd2qd1_hd)   0.0000   0.1573  -0.0043   0.9250  -0.0046 @   1.1645 f    (1017.31,315.10)                      1.05
  data arrival time                                                                                                   1.1645                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0522     1.0422                                            
  data required time                                                                                                  1.0422                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0422                                            
  data arrival time                                                                                                  -1.1645                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1224                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0179   0.9250   0.0000   0.7500 r  (1066.63,250.32)                      1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_1_/Q (fd2qd1_hd)     0.2167               0.9250    0.4598 @   1.2098 f    (1075.76,250.82)                      1.05
  khu_sensor_top/uart_controller/uart_rx/o_Rx_Byte[1] (net)     4   0.0154                       0.9250    0.0000     1.2098 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/uart_rx/o_Rx_Byte[1] (uart_rx)                                  0.9250    0.0000     1.2098 f    (netlink)                             
  khu_sensor_top/uart_controller/N121 (net)             0.0154                                   0.9250    0.0000     1.2098 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_1_/D (fd2qd1_hd)   0.0000   0.2167  -0.0017   0.9250  -0.0018 @   1.2080 f    (1067.03,261.74)                      1.05
  data arrival time                                                                                                   1.2080                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_1_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0400     1.0300                                            
  data required time                                                                                                  1.0300                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0300                                            
  data arrival time                                                                                                  -1.2080                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1780                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_7_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0179   0.9250   0.0000   0.7500 r  (1109.53,243.12)                      1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_7_/Q (fd2qd1_hd)     0.2255               0.9250    0.4656 @   1.2156 f    (1100.40,243.62)                      1.05
  khu_sensor_top/uart_controller/uart_rx/o_Rx_Byte[7] (net)     4   0.0165                       0.9250    0.0000     1.2156 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/uart_rx/o_Rx_Byte[7] (uart_rx)                                  0.9250    0.0000     1.2156 f    (netlink)                             
  khu_sensor_top/uart_controller/N127 (net)             0.0165                                   0.9250    0.0000     1.2156 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_7_/D (fd2qd1_hd)   0.0000   0.2255  -0.0025   0.9250  -0.0026 @   1.2130 f    (1091.67,276.14)                      1.05
  data arrival time                                                                                                   1.2130                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_7_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0382     1.0282                                            
  data required time                                                                                                  1.0282                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0282                                            
  data arrival time                                                                                                  -1.2130                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1848                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (1099.19,509.52)                      1.05
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_0_/Q (fd2qd1_hd)         0.0967               0.9250    0.3724 @   1.1224 f    (1108.32,510.02)                      1.05
  khu_sensor_top/sensor_core/r_mpr_first_param[0] (net)     1   0.0026                           0.9250    0.0000     1.1224 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts352/A (nid2_hd)              0.0000    0.0967    0.0000     0.9250    0.0000 @   1.1224 f    (1108.69,513.61)                      1.05
  khu_sensor_top/sensor_core/icc_cpts352/Y (nid2_hd)                        0.0609               0.9250    0.1307 @   1.2531 f    (1109.65,513.56)                      1.05
  khu_sensor_top/sensor_core/n1086 (net)        1       0.0027                                   0.9250    0.0000     1.2531 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/D (fd2qd1_hd)   0.0000   0.0609   0.0000   0.9250    0.0000 @   1.2531 f    (1109.57,520.94)                      1.05
  data arrival time                                                                                                   1.2531                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/CK (fd2qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0718     1.0618                                            
  data required time                                                                                                  1.0618                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0618                                            
  data arrival time                                                                                                  -1.2531                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1912                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1144.07,506.52)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/Q (fd2qd1_hd)        0.0939               0.9250    0.3701 @   1.1201 f    (1153.20,506.02)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[6] (net)     1   0.0023                          0.9250    0.0000     1.1201 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts341/A (nid2_hd)              0.0000    0.0939   -0.0011     0.9250   -0.0012 @   1.1190 f    (1154.01,506.42)                      1.05
  khu_sensor_top/sensor_core/icc_cpts341/Y (nid2_hd)                        0.0668               0.9250    0.1348 @   1.2538 f    (1154.97,506.36)                      1.05
  khu_sensor_top/sensor_core/n1075 (net)        1       0.0039                                   0.9250    0.0000     1.2538 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/D (fd2qd1_hd)   0.0000   0.0668  -0.0017    0.9250   -0.0018 @   1.2519 f    (1156.79,516.70)                      1.05
  data arrival time                                                                                                   1.2519                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/CK (fd2qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0706     1.0606                                            
  data required time                                                                                                  1.0606                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0606                                            
  data arrival time                                                                                                  -1.2519                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1913                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_4_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (1030.77,333.73)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_4_/Q (fd2qd1_hd)         0.1056               0.9250    0.3793 @   1.1293 f    (1021.64,333.22)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[4] (net)     1   0.0033                           0.9250    0.0000     1.1293 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_place28/A (nid1_hd)              0.0000    0.1056   -0.0008     0.9250   -0.0009 @   1.1284 f    (1024.35,329.62)                      1.05
  khu_sensor_top/sensor_core/icc_place28/Y (nid1_hd)                        0.0781               0.9250    0.1436 @   1.2720 f    (1023.40,329.68)                      1.05
  khu_sensor_top/sensor_core/n856 (net)         1       0.0035                                   0.9250    0.0000     1.2720 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_/D (fd2qd1_hd)   0.0000   0.0781  -0.0199   0.9250  -0.0213 @   1.2507 f    (1023.33,322.30)                      1.05
  data arrival time                                                                                                   1.2507                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0683     1.0583                                            
  data required time                                                                                                  1.0583                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0583                                            
  data arrival time                                                                                                  -1.2507                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1923                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1155.07,492.12)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/Q (fd2qd1_hd)        0.1041               0.9250    0.3781 @   1.1281 f    (1164.20,491.62)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[4] (net)     1   0.0032                          0.9250    0.0000     1.1281 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts358/A (nid2_hd)              0.0000    0.1041    0.0000     0.9250    0.0000 @   1.1282 f    (1166.77,495.23)                      1.05
  khu_sensor_top/sensor_core/icc_cpts358/Y (nid2_hd)                        0.0586               0.9250    0.1307 @   1.2589 f    (1167.73,495.28)                      1.05
  khu_sensor_top/sensor_core/n1092 (net)        1       0.0022                                   0.9250    0.0000     1.2589 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/D (fd2qd1_hd)   0.0000   0.0586   0.0000    0.9250    0.0000 @   1.2589 f    (1167.21,499.34)                      1.05
  data arrival time                                                                                                   1.2589                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/CK (fd2qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0723     1.0623                                            
  data required time                                                                                                  1.0623                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0623                                            
  data arrival time                                                                                                  -1.2589                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1966                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000    0.7500 r    (1181.47,279.11)                      1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_/Q (fd2qd1_hd)        0.0985               0.9250    0.3738 @   1.1238 f    (1190.60,279.62)                      1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[1] (net)     1   0.0027                          0.9250    0.0000     1.1238 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[1] (uart_tx)                                  0.9250    0.0000     1.1238 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[1] (net)   0.0027                             0.9250    0.0000     1.1238 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/icc_place11/A (nid1_hd)   0.0000   0.0985    0.0000     0.9250    0.0000 @   1.1238 f    (1191.99,276.02)                      1.05
  khu_sensor_top/uart_controller/uart_tx/icc_place11/Y (nid1_hd)            0.0703               0.9250    0.1360 @   1.2598 f    (1191.04,275.96)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n56 (net)     1   0.0026                                0.9250    0.0000     1.2598 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_1_/D (fd2qd1_hd)   0.0000   0.0703   0.0000   0.9250   0.0000 @   1.2598 f (1191.41,268.94)                      1.05
  data arrival time                                                                                                   1.2598                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_1_/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0699     1.0599                                            
  data required time                                                                                                  1.0599                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0599                                            
  data arrival time                                                                                                  -1.2598                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1999                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_4_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (973.79,351.11)                       1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_4_/Q (fd2qd1_hd)        0.1055               0.9250    0.3792 @   1.1292 f    (982.92,351.62)                       1.05
  khu_sensor_top/sensor_core/r_ads_second_param[4] (net)     1   0.0033                          0.9250    0.0000     1.1292 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_place1/A (nid1_hd)               0.0000    0.1055   -0.0024     0.9250   -0.0025 @   1.1267 f    (984.31,348.02)                       1.05
  khu_sensor_top/sensor_core/icc_place1/Y (nid1_hd)                         0.0886               0.9250    0.1511 @   1.2778 f    (983.36,347.96)                       1.05
  khu_sensor_top/sensor_core/n30 (net)          1       0.0048                                   0.9250    0.0000     1.2778 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_/D (fd2qd1_hd)   0.0000   0.0886  -0.0198   0.9250   -0.0213 @   1.2564 f    (990.47,343.90)                       1.05
  data arrival time                                                                                                   1.2564                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_/CK (fd2qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0662     1.0562                                            
  data required time                                                                                                  1.0562                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0562                                            
  data arrival time                                                                                                  -1.2564                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2003                                            


1
