mem_to_reg=1, instr_readdate=10001100000001110000000000000000, reg_write_data=00000000000000000000000000001110, clk_enable=x, reg_write_index=00111, reg_write_enable=1
mem_to_reg=1, instr_readdate=10001100000000100000000000000000, reg_write_data=00000000000000000000000000001010, clk_enable=x, reg_write_index=00010, reg_write_enable=1
FATAL: test/tb/sw_1_harvard_tb.v:50: write signal not active, when it should be
       Time: 5 Scope: sw_tb
