============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  02:59:16 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (119 ps) Setup Check with Pin out/q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) out/q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     692                  
      Launch Clock:-       0                  
         Data Path:-     573                  
             Slack:=     119                  

#------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  state_reg[2]/CK                       -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  state_reg[2]/Q                        -       CK->Q  F     DFFRHQX1LVT       6  8.2    36    50      50    (-,-) 
  g819__5107/Y                          -       AN->Y  F     NAND2BX1LVT       3  4.9    44    34      84    (-,-) 
  g818__2398/Y                          -       B->Y   R     NOR2X2LVT        10 16.2    80    50     134    (-,-) 
  sub_103_37_Y_add_102_37_g575/Y        -       A->Y   F     INVX1LVT          8 11.6    63    42     176    (-,-) 
  sub_103_37_Y_add_102_37_g557__9945/Y  -       B->Y   F     XNOR2X1LVT        1  2.7    15    30     206    (-,-) 
  sub_103_37_Y_add_102_37_g507__3680/CO -       B->CO  F     ADDFX1LVT         2  3.3    19    35     241    (-,-) 
  sub_103_37_Y_add_102_37_g576__2802/Y  -       A1N->Y F     OAI2BB1X1LVT      2  3.3    30    26     267    (-,-) 
  sub_103_37_Y_add_102_37_g502__8428/Y  -       A1N->Y F     OAI2BB1X1LVT      4  6.1    50    38     305    (-,-) 
  sub_103_37_Y_add_102_37_g498__2398/Y  -       A2->Y  R     AOI31X1LVT        1  2.1    30    24     329    (-,-) 
  sub_103_37_Y_add_102_37_g495__7410/Y  -       B->Y   F     NAND2X1LVT        4  6.1    52    35     363    (-,-) 
  sub_103_37_Y_add_102_37_g489__6161/Y  -       A2->Y  R     AOI31X1LVT        1  2.0    29    23     387    (-,-) 
  sub_103_37_Y_add_102_37_g486__5115/Y  -       B->Y   R     AND2X1LVT         2  3.7    20    26     413    (-,-) 
  sub_103_37_Y_add_102_37_g577__1705/Y  -       A1->Y  F     OAI21X1LVT        2  3.3    35    22     435    (-,-) 
  sub_103_37_Y_add_102_37_g479__5122/Y  -       A1N->Y F     OAI2BB1X1LVT      1  2.8    26    25     460    (-,-) 
  sub_103_37_Y_add_102_37_g478__1705/CO -       A->CO  F     ADDFX1LVT         1  2.2    14    33     493    (-,-) 
  sub_103_37_Y_add_102_37_g477__2802/Y  -       B->Y   F     XNOR2X1LVT        1  2.1    12    23     516    (-,-) 
  g1052__9315/Y                         -       A0->Y  R     AOI22X1LVT        1  1.9    40    22     539    (-,-) 
  g1150__6161/Y                         -       B->Y   F     NAND3BXLLVT       1  2.0    46    34     573    (-,-) 
  out/q_reg[15]/D                       <<<     -      F     DFFRHQX1LVT       1    -     -     0     573    (-,-) 
#------------------------------------------------------------------------------------------------------------------

