<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Naga Rohitha | Portfolio</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            margin: 0;
            padding: 0;
            background-color: #f4f4f4;
            color: #333;
        }
        header {
            background-color: #0073e6;
            color: white;
            padding: 20px;
            text-align: center;
        }
        .container {
            width: 80%;
            margin: auto;
            overflow: hidden;
            padding: 20px;
            background: white;
            box-shadow: 0px 0px 10px rgba(0, 0, 0, 0.1);
            margin-top: 20px;
            border-radius: 10px;
        }
        h2 {
            color: #0073e6;
        }
        ul {
            list-style: none;
            padding: 0;
        }
        li {
            margin-bottom: 10px;
        }
        .contact a {
            color: #0073e6;
            text-decoration: none;
            font-weight: bold;
        }
        footer {
            text-align: center;
            padding: 10px;
            margin-top: 20px;
            background: #0073e6;
            color: white;
        }
    </style>
</head>
<body>

    <header>
        <h1>Naga Rohitha B</h1>
        <p>VLSI  Engineer| M.Tech</p>
    </header>

    <div class="container">
        <h2>Experience</h2>
        <p><strong>Capgemini | Associate Engineer</strong> (Oct 2022 – Feb 2024, Bengaluru)</p>
        <ul>
            <li>Maintained accurate documentation and met strict deadlines.</li>
            <li>Created technical schematics for project execution.</li>
            <li>Designed Ethernet component circuits, PCB stack-up, and analyzed PCB areas.</li>
        </ul>

        <h2>Projects</h2>
        <ul>
            <li><strong>Digital Phase Lock Loop using CMOS</strong> – Designed a PLL for frequency synchronization in synthesizer circuits.</li>
            <li><strong>Low Power SOC Memory BIST</strong> – Developed a BIST mechanism for efficient fault detection in SoC memory.</li>
            <li><strong>Arithmetic Logic Unit (ALU)</strong> – Designed and verified ALU operations using Verilog and implemented them on an FPGA.</li>
        </ul>

        <h2>Education</h2>
        <p><strong>GITAM University, Bengaluru</strong> – Masters of Technology (VLSI, Expected May 2026)</p>
        <p><strong>Swarnandhra College of Engineering & Technology</strong> – B.Tech in Electronics & Communication (2018 - 2022)</p>

        <h2>Skills</h2>
        <ul>
            <li>C Programming</li>
            <li>Verilog, VHDL (Basic)</li>
            <li>MATLAB</li>
            <li>Linux, Multisim</li>
            <li>Cadence</li>
            <li>LT-Spice</li>
            <li>Top-Spice</li>
        </ul>

        <h2>Achievements</h2>
        <ul>
            <li>School Representative (2015-2016)</li>
            <li>Volunteer at Acharana Charitable Trust (2019-2022)</li>
        </ul>

        <h2>Contact</h2>
        <p>Email: <a href="mailto:rohithabn12@gmail.com">rohithabn12@gmail.com</a></p>
        <p>Phone: 8639070952</p>
        <p>GitHub: <a href="https://github.com/BnRohitha" target="_blank">github.com/BnRohitha</a></p>
        <p>LinkedIn: <a href="https://www.linkedin.com/in/rohitha-bn-776909215/" target="_blank">LinkedIn Profile</a></p>
    </div>

    <footer>
        <p>© 2025 Naga Rohitha | Portfolio Website</p>
    </footer>

</body>
</html>
