<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Jul 03 12:39:22 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     Tb_clock_divider
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_in_test_c]
            1600 items scored, 999 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.395ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             \uut/counter_i0  (from clk_in_test_c +)
   Destination:    FD1S3IX    CD             \uut/counter_i2  (to clk_in_test_c +)

   Delay:                   6.570ns  (29.6% logic, 70.4% route), 19 logic levels.

 Constraint Details:

      6.570ns data_path \uut/counter_i0 to \uut/counter_i2 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.395ns

 Path Details: \uut/counter_i0 to \uut/counter_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \uut/counter_i0 (from clk_in_test_c)
Route         2   e 1.258                                  counter[0]
A1_TO_FCO   ---     0.329           A[2] to COUT           add_18_1
Route         1   e 0.020                                  n245
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_3
Route         1   e 0.020                                  n246
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_5
Route         1   e 0.020                                  n247
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_7
Route         1   e 0.020                                  n248
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_9
Route         1   e 0.020                                  n249
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_11
Route         1   e 0.020                                  n250
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_13
Route         1   e 0.020                                  n251
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_15
Route         1   e 0.020                                  n252
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_17
Route         1   e 0.020                                  n253
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_19
Route         1   e 0.020                                  n254
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_21
Route         1   e 0.020                                  n255
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_23
Route         1   e 0.020                                  n256
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_25
Route         1   e 0.020                                  n257
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_27
Route         1   e 0.020                                  n258
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_29
Route         1   e 0.020                                  n259
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_31
Route         1   e 0.020                                  n260
FCI_TO_F    ---     0.322            CIN to S[2]           add_18_33
Route         3   e 1.339                                  n39
LUT4        ---     0.166              A to Z              i17_1_lut
Route        31   e 1.706                                  n178
                  --------
                    6.570  (29.6% logic, 70.4% route), 19 logic levels.


Error:  The following path violates requirements by 1.395ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             \uut/counter_i0  (from clk_in_test_c +)
   Destination:    FD1S3IX    CD             \uut/counter_i3  (to clk_in_test_c +)

   Delay:                   6.570ns  (29.6% logic, 70.4% route), 19 logic levels.

 Constraint Details:

      6.570ns data_path \uut/counter_i0 to \uut/counter_i3 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.395ns

 Path Details: \uut/counter_i0 to \uut/counter_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \uut/counter_i0 (from clk_in_test_c)
Route         2   e 1.258                                  counter[0]
A1_TO_FCO   ---     0.329           A[2] to COUT           add_18_1
Route         1   e 0.020                                  n245
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_3
Route         1   e 0.020                                  n246
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_5
Route         1   e 0.020                                  n247
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_7
Route         1   e 0.020                                  n248
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_9
Route         1   e 0.020                                  n249
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_11
Route         1   e 0.020                                  n250
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_13
Route         1   e 0.020                                  n251
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_15
Route         1   e 0.020                                  n252
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_17
Route         1   e 0.020                                  n253
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_19
Route         1   e 0.020                                  n254
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_21
Route         1   e 0.020                                  n255
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_23
Route         1   e 0.020                                  n256
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_25
Route         1   e 0.020                                  n257
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_27
Route         1   e 0.020                                  n258
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_29
Route         1   e 0.020                                  n259
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_31
Route         1   e 0.020                                  n260
FCI_TO_F    ---     0.322            CIN to S[2]           add_18_33
Route         3   e 1.339                                  n39
LUT4        ---     0.166              A to Z              i17_1_lut
Route        31   e 1.706                                  n178
                  --------
                    6.570  (29.6% logic, 70.4% route), 19 logic levels.


Error:  The following path violates requirements by 1.395ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             \uut/counter_i0  (from clk_in_test_c +)
   Destination:    FD1S3IX    CD             \uut/counter_i4  (to clk_in_test_c +)

   Delay:                   6.570ns  (29.6% logic, 70.4% route), 19 logic levels.

 Constraint Details:

      6.570ns data_path \uut/counter_i0 to \uut/counter_i4 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.395ns

 Path Details: \uut/counter_i0 to \uut/counter_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \uut/counter_i0 (from clk_in_test_c)
Route         2   e 1.258                                  counter[0]
A1_TO_FCO   ---     0.329           A[2] to COUT           add_18_1
Route         1   e 0.020                                  n245
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_3
Route         1   e 0.020                                  n246
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_5
Route         1   e 0.020                                  n247
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_7
Route         1   e 0.020                                  n248
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_9
Route         1   e 0.020                                  n249
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_11
Route         1   e 0.020                                  n250
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_13
Route         1   e 0.020                                  n251
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_15
Route         1   e 0.020                                  n252
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_17
Route         1   e 0.020                                  n253
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_19
Route         1   e 0.020                                  n254
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_21
Route         1   e 0.020                                  n255
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_23
Route         1   e 0.020                                  n256
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_25
Route         1   e 0.020                                  n257
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_27
Route         1   e 0.020                                  n258
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_29
Route         1   e 0.020                                  n259
FCI_TO_FCO  ---     0.051            CIN to COUT           add_18_31
Route         1   e 0.020                                  n260
FCI_TO_F    ---     0.322            CIN to S[2]           add_18_33
Route         3   e 1.339                                  n39
LUT4        ---     0.166              A to Z              i17_1_lut
Route        31   e 1.706                                  n178
                  --------
                    6.570  (29.6% logic, 70.4% route), 19 logic levels.

Warning: 6.395 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_in_test_c]           |     5.000 ns|     6.395 ns|    19 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n39                                     |       3|     999|     99.00%
                                        |        |        |
n260                                    |       1|     999|     99.00%
                                        |        |        |
n178                                    |      31|     961|     96.20%
                                        |        |        |
n259                                    |       1|     937|     93.79%
                                        |        |        |
n258                                    |       1|     875|     87.59%
                                        |        |        |
n257                                    |       1|     813|     81.38%
                                        |        |        |
n256                                    |       1|     751|     75.18%
                                        |        |        |
n255                                    |       1|     689|     68.97%
                                        |        |        |
n254                                    |       1|     627|     62.76%
                                        |        |        |
n253                                    |       1|     561|     56.16%
                                        |        |        |
n252                                    |       1|     495|     49.55%
                                        |        |        |
n251                                    |       1|     429|     42.94%
                                        |        |        |
n250                                    |       1|     363|     36.34%
                                        |        |        |
n249                                    |       1|     297|     29.73%
                                        |        |        |
n248                                    |       1|     231|     23.12%
                                        |        |        |
n247                                    |       1|     165|     16.52%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 999  Score: 826517

Constraints cover  1600 paths, 102 nets, and 198 connections (98.5% coverage)


Peak memory: 68337664 bytes, TRCE: 1486848 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
