*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  3 16
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980445 heartbeat IPC: 3.3552 cumulative IPC: 3.3552 (Simulation time: 0 hr 0 min 32 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362392 heartbeat IPC: 2.95688 cumulative IPC: 3.14347 (Simulation time: 0 hr 1 min 18 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126974 (Simulation time: 0 hr 1 min 44 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 26177958 heartbeat IPC: 0.504654 cumulative IPC: 0.276993 (Simulation time: 0 hr 2 min 25 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 63496240 heartbeat IPC: 0.267965 cumulative IPC: 0.270908 (Simulation time: 0 hr 3 min 46 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 100002009 heartbeat IPC: 0.273929 cumulative IPC: 0.272109 (Simulation time: 0 hr 4 min 54 sec) 
Finished CPU 0 instructions: 25000000 cycles: 91875053 cumulative IPC: 0.272109 (Simulation time: 0 hr 4 min 54 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.272109 instructions: 25000000 cycles: 91875053
cpu0_DTLB TOTAL     ACCESS:    6313431  HIT:    5875851  MISS:     437580
cpu0_DTLB LOAD      ACCESS:    5888651  HIT:    5608499  MISS:     280152
cpu0_DTLB RFO       ACCESS:     424780  HIT:     267352  MISS:     157428
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3492 cycles
cpu0_ITLB TOTAL     ACCESS:    2383375  HIT:    2383375  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383375  HIT:    2383375  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I LOAD      ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437580  HIT:     432150  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280152  HIT:     275467  MISS:       4685
cpu0_STLB RFO       ACCESS:     157428  HIT:     156683  MISS:        745
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 182.156 cycles
cpu0_L1D TOTAL     ACCESS:    6194589  HIT:    4952406  MISS:    1242183
cpu0_L1D LOAD      ACCESS:    5558961  HIT:    4433167  MISS:    1125794
cpu0_L1D RFO       ACCESS:     630226  HIT:     515787  MISS:     114439
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5402  HIT:       3452  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 131.262 cycles
cpu0_L2C TOTAL     ACCESS:    2490502  HIT:    1330129  MISS:    1160373
cpu0_L2C LOAD      ACCESS:    1125788  HIT:     171338  MISS:     954450
cpu0_L2C RFO       ACCESS:     114432  HIT:      77409  MISS:      37023
cpu0_L2C PREFETCH  ACCESS:     900260  HIT:     733132  MISS:     167128
cpu0_L2C WRITEBACK ACCESS:     348072  HIT:     346799  MISS:       1273
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1451  MISS:        499
cpu0_L2C PREFETCH  REQUESTED:    1105731  ISSUED:     925913  USEFUL:     101387  USELESS:      65590
cpu0_L2C AVERAGE MISS LATENCY: 142.418 cycles
LLC TOTAL     ACCESS:    1395831  HIT:     740380  MISS:     655451
LLC LOAD      ACCESS:     954450  HIT:     374695  MISS:     579755
LLC RFO       ACCESS:      37023  HIT:      11077  MISS:      25946
LLC PREFETCH  ACCESS:     167534  HIT:     119730  MISS:      47804
LLC WRITEBACK ACCESS:     236325  HIT:     234594  MISS:       1731
LLC TRANSLATION ACCESS:        499  HIT:        284  MISS:        215
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 215.395 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      47902  ROW_BUFFER_MISS:     605428
 DBUS AVG_CONGESTED_CYCLE:    3.95608
 WQ ROW_BUFFER_HIT:      33280  ROW_BUFFER_MISS:     173615  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1927
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
