Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Sep 22 09:36:33 2017
| Host         : Msy-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_Level_timing_summary_routed.rpt -rpx Top_Level_timing_summary_routed.rpx
| Design       : Top_Level
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Rst_n_Delay2_reg/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__0/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__1/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__2/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__3/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__4/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__5/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[129]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[130]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[131]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[132]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[133]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[134]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[135]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[136]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[137]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[138]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[139]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[140]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[141]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[142]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[143]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[144]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[145]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[146]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[147]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[148]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[149]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[150]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[151]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[152]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[153]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[154]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[155]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[156]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[157]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[158]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[159]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[160]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[161]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[162]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[163]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[164]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[165]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[166]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[167]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[168]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[169]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[170]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[171]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[172]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[173]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[174]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[175]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[176]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[177]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[178]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[179]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[180]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[181]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[182]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[183]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[184]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[185]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[186]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[187]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[188]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[189]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[190]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[191]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[192]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Sel_ADC_Test_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Sel_Feedback_Capacitance_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Sel_Feedback_Capacitance_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Sel_Feedback_Capacitance_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Sel_Feedback_Capacitance_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Sel_Work_Mode_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Select_Ramp_ADC_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Select_TDC_On_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Select_Main_Backup_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 541 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.193        0.000                      0                16612        0.047        0.000                      0                16587        3.250        0.000                       0                  6777  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
Clk_In                                                                                      {0.000 6.250}      12.500          80.000          
  clk_out1_PLL_40M                                                                          {0.000 12.500}     25.000          40.000          
  clk_out2_PLL_40M                                                                          {0.000 50.000}     100.000         10.000          
  clkfbout_PLL_40M                                                                          {0.000 12.500}     25.000          40.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk_In                                                                                            4.526        0.000                      0                 4288        0.079        0.000                      0                 4289        3.250        0.000                       0                  2585  
  clk_out1_PLL_40M                                                                               21.483        0.000                      0                  259        0.121        0.000                      0                  259       12.000        0.000                       0                   155  
  clk_out2_PLL_40M                                                                               82.153        0.000                      0                 6440        0.078        0.000                      0                 6440       49.500        0.000                       0                  3577  
  clkfbout_PLL_40M                                                                                                                                                                                                                           23.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.385        0.000                      0                  869        0.048        0.000                      0                  869       15.370        0.000                       0                   457  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_PLL_40M  Clk_In                 24.049        0.000                      0                   13                                                                        
clk_out2_PLL_40M  Clk_In                  5.542        0.000                      0                   32        0.047        0.000                      0                   32  
Clk_In            clk_out1_PLL_40M       11.388        0.000                      0                   13                                                                        
clk_out2_PLL_40M  clk_out1_PLL_40M       17.959        0.000                      0                   81        0.351        0.000                      0                   81  
Clk_In            clk_out2_PLL_40M        5.056        0.000                      0                  983        0.091        0.000                      0                  983  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           Clk_In                                                                                      Clk_In                                                                                            5.553        0.000                      0                  918        0.217        0.000                      0                  918  
**async_default**                                                                           Clk_In                                                                                      clk_out1_PLL_40M                                                                                  5.645        0.000                      0                   43        2.201        0.000                      0                   43  
**async_default**                                                                           clk_out1_PLL_40M                                                                            clk_out1_PLL_40M                                                                                 22.324        0.000                      0                  100        0.338        0.000                      0                  100  
**async_default**                                                                           Clk_In                                                                                      clk_out2_PLL_40M                                                                                  4.193        0.000                      0                 3507        0.103        0.000                      0                 3507  
**async_default**                                                                           clk_out2_PLL_40M                                                                            clk_out2_PLL_40M                                                                                 92.101        0.000                      0                  459        0.403        0.000                      0                  459  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.762        0.000                      0                  100        0.345        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk_In
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack        4.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 0.538ns (7.112%)  route 7.026ns (92.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 16.944 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.519    11.578    USB_Con_Inst/SlaveFifoWrite_inst/Rst_n_Delay2_reg_rep__4
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.105    11.683 r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt[8]_i_1/O
                         net (fo=9, routed)           0.508    12.190    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt[8]_i_1_n_1
    SLICE_X3Y87          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.344    16.944    USB_Con_Inst/SlaveFifoWrite_inst/Clk_Out_2_All
    SLICE_X3Y87          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[3]/C
                         clock pessimism              0.159    17.104    
                         clock uncertainty           -0.035    17.068    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.352    16.716    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         16.716    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 0.538ns (7.112%)  route 7.026ns (92.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 16.944 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.519    11.578    USB_Con_Inst/SlaveFifoWrite_inst/Rst_n_Delay2_reg_rep__4
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.105    11.683 r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt[8]_i_1/O
                         net (fo=9, routed)           0.508    12.190    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt[8]_i_1_n_1
    SLICE_X3Y87          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.344    16.944    USB_Con_Inst/SlaveFifoWrite_inst/Clk_Out_2_All
    SLICE_X3Y87          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[4]/C
                         clock pessimism              0.159    17.104    
                         clock uncertainty           -0.035    17.068    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.352    16.716    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         16.716    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 0.538ns (7.112%)  route 7.026ns (92.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 16.944 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.519    11.578    USB_Con_Inst/SlaveFifoWrite_inst/Rst_n_Delay2_reg_rep__4
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.105    11.683 r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt[8]_i_1/O
                         net (fo=9, routed)           0.508    12.190    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt[8]_i_1_n_1
    SLICE_X3Y87          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.344    16.944    USB_Con_Inst/SlaveFifoWrite_inst/Clk_Out_2_All
    SLICE_X3Y87          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[5]/C
                         clock pessimism              0.159    17.104    
                         clock uncertainty           -0.035    17.068    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.352    16.716    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         16.716    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.674ns  (logic 0.538ns (7.010%)  route 7.136ns (92.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 16.943 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.689    11.748    USB_Con_Inst/SlaveFifoWrite_inst/Rst_n_Delay2_reg_rep__4
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.105    11.853 r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt[8]_i_2/O
                         net (fo=9, routed)           0.447    12.300    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt0
    SLICE_X3Y86          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.343    16.943    USB_Con_Inst/SlaveFifoWrite_inst/Clk_Out_2_All
    SLICE_X3Y86          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[0]/C
                         clock pessimism              0.159    17.103    
                         clock uncertainty           -0.035    17.067    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.168    16.899    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.674ns  (logic 0.538ns (7.010%)  route 7.136ns (92.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 16.943 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.689    11.748    USB_Con_Inst/SlaveFifoWrite_inst/Rst_n_Delay2_reg_rep__4
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.105    11.853 r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt[8]_i_2/O
                         net (fo=9, routed)           0.447    12.300    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt0
    SLICE_X3Y86          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.343    16.943    USB_Con_Inst/SlaveFifoWrite_inst/Clk_Out_2_All
    SLICE_X3Y86          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[6]/C
                         clock pessimism              0.159    17.103    
                         clock uncertainty           -0.035    17.067    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.168    16.899    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.674ns  (logic 0.538ns (7.010%)  route 7.136ns (92.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 16.943 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.689    11.748    USB_Con_Inst/SlaveFifoWrite_inst/Rst_n_Delay2_reg_rep__4
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.105    11.853 r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt[8]_i_2/O
                         net (fo=9, routed)           0.447    12.300    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt0
    SLICE_X3Y86          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.343    16.943    USB_Con_Inst/SlaveFifoWrite_inst/Clk_Out_2_All
    SLICE_X3Y86          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[7]/C
                         clock pessimism              0.159    17.103    
                         clock uncertainty           -0.035    17.067    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.168    16.899    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.674ns  (logic 0.538ns (7.010%)  route 7.136ns (92.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 16.943 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.689    11.748    USB_Con_Inst/SlaveFifoWrite_inst/Rst_n_Delay2_reg_rep__4
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.105    11.853 r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt[8]_i_2/O
                         net (fo=9, routed)           0.447    12.300    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt0
    SLICE_X3Y86          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.343    16.943    USB_Con_Inst/SlaveFifoWrite_inst/Clk_Out_2_All
    SLICE_X3Y86          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[8]/C
                         clock pessimism              0.159    17.103    
                         clock uncertainty           -0.035    17.067    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.168    16.899    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoRead_inst/i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 0.538ns (7.184%)  route 6.951ns (92.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 16.944 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.446    11.505    USB_Con_Inst/SlaveFifoRead_inst/Rst_n_Delay2_reg_rep__4
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.105    11.610 r  USB_Con_Inst/SlaveFifoRead_inst/i[3]_i_1/O
                         net (fo=4, routed)           0.505    12.115    USB_Con_Inst/SlaveFifoRead_inst/i[3]_i_1_n_1
    SLICE_X0Y87          FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.344    16.944    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X0Y87          FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/i_reg[0]/C
                         clock pessimism              0.159    17.104    
                         clock uncertainty           -0.035    17.068    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.352    16.716    USB_Con_Inst/SlaveFifoRead_inst/i_reg[0]
  -------------------------------------------------------------------
                         required time                         16.716    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoRead_inst/i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 0.538ns (7.184%)  route 6.951ns (92.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 16.944 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.446    11.505    USB_Con_Inst/SlaveFifoRead_inst/Rst_n_Delay2_reg_rep__4
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.105    11.610 r  USB_Con_Inst/SlaveFifoRead_inst/i[3]_i_1/O
                         net (fo=4, routed)           0.505    12.115    USB_Con_Inst/SlaveFifoRead_inst/i[3]_i_1_n_1
    SLICE_X0Y87          FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.344    16.944    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X0Y87          FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/i_reg[1]/C
                         clock pessimism              0.159    17.104    
                         clock uncertainty           -0.035    17.068    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.352    16.716    USB_Con_Inst/SlaveFifoRead_inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                         16.716    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 0.538ns (7.203%)  route 6.931ns (92.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 16.942 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.519    11.578    USB_Con_Inst/SlaveFifoWrite_inst/Rst_n_Delay2_reg_rep__4
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.105    11.683 r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt[8]_i_1/O
                         net (fo=9, routed)           0.412    12.095    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt[8]_i_1_n_1
    SLICE_X4Y87          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.342    16.942    USB_Con_Inst/SlaveFifoWrite_inst/Clk_Out_2_All
    SLICE_X4Y87          FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[1]/C
                         clock pessimism              0.159    17.102    
                         clock uncertainty           -0.035    17.066    
    SLICE_X4Y87          FDRE (Setup_fdre_C_R)       -0.352    16.714    USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         16.714    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                  4.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.204%)  route 0.210ns (59.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.557     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X51Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.210     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/out[0]
    SLICE_X54Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.825     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X54Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]/C
                         clock pessimism             -0.251     1.792    
    SLICE_X54Y66         FDRE (Hold_fdre_C_R)         0.009     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.246ns (53.415%)  route 0.215ns (46.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.550     1.522    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X50Y74         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.148     1.670 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=2, routed)           0.215     1.884    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_reset_addr[8]
    SLICE_X57Y75         LUT6 (Prop_lut6_I0_O)        0.098     1.982 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.982    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[8]_i_1_n_0
    SLICE_X57Y75         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.817     2.035    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X57Y75         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism             -0.251     1.784    
    SLICE_X57Y75         FDRE (Hold_fdre_C_D)         0.092     1.876    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][11]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.219%)  route 0.156ns (48.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.554     1.526    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y76         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][11]/Q
                         net (fo=1, routed)           0.156     1.846    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[10]
    RAMB18_X1Y30         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.863     2.082    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X1Y30         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.581    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.736    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.219%)  route 0.156ns (48.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.554     1.526    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y76         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][9]/Q
                         net (fo=1, routed)           0.156     1.846    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[8]
    RAMB18_X1Y30         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.863     2.082    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X1Y30         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.581    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.736    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.219%)  route 0.156ns (48.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.554     1.526    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y76         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/Q
                         net (fo=1, routed)           0.156     1.846    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[9]
    RAMB18_X1Y30         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.863     2.082    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X1Y30         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.581    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.155     1.736    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Sci_Acq_Inst/In_Ex_Trig_Delay1_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/Cnt_Num_Ex_Trig_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.272ns (55.680%)  route 0.217ns (44.320%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.567     1.539    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X34Y100        FDCE                                         r  Sci_Acq_Inst/In_Ex_Trig_Delay1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.164     1.703 r  Sci_Acq_Inst/In_Ex_Trig_Delay1_reg/Q
                         net (fo=23, routed)          0.217     1.919    Sci_Acq_Inst/In_Ex_Trig_Delay1
    SLICE_X35Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.964 r  Sci_Acq_Inst/Cnt_Num_Ex_Trig[4]_i_2/O
                         net (fo=1, routed)           0.000     1.964    Sci_Acq_Inst/Cnt_Num_Ex_Trig[4]_i_2_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.027 r  Sci_Acq_Inst/Cnt_Num_Ex_Trig_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.027    Sci_Acq_Inst/Cnt_Num_Ex_Trig_reg[4]_i_1_n_5
    SLICE_X35Y98         FDCE                                         r  Sci_Acq_Inst/Cnt_Num_Ex_Trig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.840     2.058    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X35Y98         FDCE                                         r  Sci_Acq_Inst/Cnt_Num_Ex_Trig_reg[7]/C
                         clock pessimism             -0.246     1.812    
    SLICE_X35Y98         FDCE (Hold_fdce_C_D)         0.105     1.917    Sci_Acq_Inst/Cnt_Num_Ex_Trig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Sci_Acq_Inst/In_Ex_Trig_Delay1_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/Cnt_Num_Ex_Trig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.275ns (56.294%)  route 0.214ns (43.705%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.567     1.539    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X34Y100        FDCE                                         r  Sci_Acq_Inst/In_Ex_Trig_Delay1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.164     1.703 r  Sci_Acq_Inst/In_Ex_Trig_Delay1_reg/Q
                         net (fo=23, routed)          0.214     1.916    Sci_Acq_Inst/In_Ex_Trig_Delay1
    SLICE_X35Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.961 r  Sci_Acq_Inst/Cnt_Num_Ex_Trig[4]_i_3/O
                         net (fo=1, routed)           0.000     1.961    Sci_Acq_Inst/Cnt_Num_Ex_Trig[4]_i_3_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.027 r  Sci_Acq_Inst/Cnt_Num_Ex_Trig_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.027    Sci_Acq_Inst/Cnt_Num_Ex_Trig_reg[4]_i_1_n_6
    SLICE_X35Y98         FDCE                                         r  Sci_Acq_Inst/Cnt_Num_Ex_Trig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.840     2.058    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X35Y98         FDCE                                         r  Sci_Acq_Inst/Cnt_Num_Ex_Trig_reg[6]/C
                         clock pessimism             -0.246     1.812    
    SLICE_X35Y98         FDCE (Hold_fdce_C_D)         0.105     1.917    Sci_Acq_Inst/Cnt_Num_Ex_Trig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.319%)  route 0.263ns (55.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.552     1.524    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X54Y77         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/Q
                         net (fo=1, routed)           0.263     1.950    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg_n_0_[15]
    SLICE_X51Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.995 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[15]_i_2/O
                         net (fo=1, routed)           0.000     1.995    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe_n_15
    SLICE_X51Y78         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.821     2.039    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X51Y78         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[15]/C
                         clock pessimism             -0.251     1.788    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.091     1.879    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.601     1.573    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y90          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.714 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     1.769    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X3Y90          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.874     2.092    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y90          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.519     1.573    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.078     1.651    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.558     1.530    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X41Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/Q
                         net (fo=1, routed)           0.055     1.726    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[7]
    SLICE_X41Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.828     2.046    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X41Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/C
                         clock pessimism             -0.516     1.530    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.078     1.608    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_In
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { Clk_In }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         12.500      10.028     RAMB18_X1Y30    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         12.500      10.028     RAMB18_X1Y30    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y16    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y18    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y17    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y15    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         12.500      10.908     BUFGCTRL_X0Y2   BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         12.500      11.251     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X0Y96     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X0Y96     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        12.500      40.133     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         6.250       5.120      SLICE_X66Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       21.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.483ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.748ns (24.964%)  route 2.248ns (75.036%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 29.405 - 25.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.386     4.646    Readout_Dout_Inst/clk_out1
    SLICE_X10Y89         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.433     5.079 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.416     5.495    Readout_Dout_Inst/Sig_Parallel_Data_En
    SLICE_X10Y89         LUT3 (Prop_lut3_I1_O)        0.105     5.600 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_17/O
                         net (fo=4, routed)           0.523     6.123    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.105     6.228 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          0.684     6.913    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.105     7.018 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.624     7.642    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.304    29.405    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.225    29.630    
                         clock uncertainty           -0.119    29.512    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    29.125    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.125    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                 21.483    

Slack (MET) :             21.502ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.350ns (41.626%)  route 1.893ns (58.374%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 29.378 - 25.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.453     4.713    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X5Y91          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.379     5.092 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/Q
                         net (fo=2, routed)           0.810     5.902    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/RD_PNTR_WR[1]
    SLICE_X6Y91          LUT4 (Prop_lut4_I3_O)        0.105     6.007 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000     6.007    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[0]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.430 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.430    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.621 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.686     7.307    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X10Y92         LUT5 (Prop_lut5_I4_O)        0.252     7.559 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.397     7.956    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_1
    SLICE_X10Y92         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.278    29.378    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X10Y92         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.225    29.604    
                         clock uncertainty           -0.119    29.485    
    SLICE_X10Y92         FDPE (Setup_fdpe_C_D)       -0.027    29.458    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         29.458    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                 21.502    

Slack (MET) :             21.547ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.643ns (22.520%)  route 2.212ns (77.480%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 29.417 - 25.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.386     4.646    Readout_Dout_Inst/clk_out1
    SLICE_X10Y89         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.433     5.079 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.416     5.495    Readout_Dout_Inst/Sig_Parallel_Data_En
    SLICE_X10Y89         LUT3 (Prop_lut3_I1_O)        0.105     5.600 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_17/O
                         net (fo=4, routed)           0.523     6.123    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.105     6.228 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.272     7.501    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y18         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.316    29.417    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y18         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.225    29.642    
                         clock uncertainty           -0.119    29.524    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    29.048    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.048    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 21.547    

Slack (MET) :             21.583ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.587ns (22.212%)  route 2.056ns (77.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 29.405 - 25.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.385     4.645    Readout_Dout_Inst/clk_out1
    SLICE_X13Y88         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDCE (Prop_fdce_C_Q)         0.348     4.993 r  Readout_Dout_Inst/Sig_Parallel_Data_reg[9]/Q
                         net (fo=1, routed)           0.630     5.623    Readout_Dout_Inst/Sig_Parallel_Data_Temp[9]
    SLICE_X13Y85         LUT3 (Prop_lut3_I2_O)        0.239     5.862 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_15/O
                         net (fo=2, routed)           1.426     7.287    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.304    29.405    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.225    29.630    
                         clock uncertainty           -0.119    29.512    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.641    28.871    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.871    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                 21.583    

Slack (MET) :             21.626ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.538ns (20.702%)  route 2.061ns (79.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 29.405 - 25.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.386     4.646    Readout_Dout_Inst/clk_out1
    SLICE_X12Y89         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDCE (Prop_fdce_C_Q)         0.433     5.079 r  Readout_Dout_Inst/Sig_Parallel_Data_reg[12]/Q
                         net (fo=1, routed)           0.742     5.820    Readout_Dout_Inst/Sig_Parallel_Data_Temp[12]
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.105     5.925 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_12/O
                         net (fo=2, routed)           1.319     7.244    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.304    29.405    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.225    29.630    
                         clock uncertainty           -0.119    29.512    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641    28.871    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.871    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                 21.626    

Slack (MET) :             21.666ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.538ns (21.012%)  route 2.022ns (78.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 29.405 - 25.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.385     4.645    Readout_Dout_Inst/clk_out1
    SLICE_X12Y88         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.433     5.078 r  Readout_Dout_Inst/Sig_Parallel_Data_reg[0]/Q
                         net (fo=1, routed)           0.713     5.790    Readout_Dout_Inst/Sig_Parallel_Data_Temp[0]
    SLICE_X12Y83         LUT3 (Prop_lut3_I2_O)        0.105     5.895 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_8/O
                         net (fo=2, routed)           1.310     7.205    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.304    29.405    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.225    29.630    
                         clock uncertainty           -0.119    29.512    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641    28.871    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.871    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 21.666    

Slack (MET) :             21.680ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.748ns (26.664%)  route 2.057ns (73.336%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 29.411 - 25.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.386     4.646    Readout_Dout_Inst/clk_out1
    SLICE_X10Y89         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.433     5.079 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.416     5.495    Readout_Dout_Inst/Sig_Parallel_Data_En
    SLICE_X10Y89         LUT3 (Prop_lut3_I1_O)        0.105     5.600 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_17/O
                         net (fo=4, routed)           0.523     6.123    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.105     6.228 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          0.443     6.671    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X10Y89         LUT2 (Prop_lut2_I1_O)        0.105     6.776 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.674     7.451    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.310    29.411    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.225    29.636    
                         clock uncertainty           -0.119    29.518    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    29.131    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.131    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                 21.680    

Slack (MET) :             21.690ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.484ns (19.085%)  route 2.052ns (80.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 29.405 - 25.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.385     4.645    Readout_Dout_Inst/clk_out1
    SLICE_X15Y88         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDCE (Prop_fdce_C_Q)         0.379     5.024 r  Readout_Dout_Inst/Sig_Parallel_Data_reg[10]/Q
                         net (fo=1, routed)           0.791     5.815    Readout_Dout_Inst/Sig_Parallel_Data_Temp[10]
    SLICE_X15Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.920 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_14/O
                         net (fo=2, routed)           1.261     7.181    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.304    29.405    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.225    29.630    
                         clock uncertainty           -0.119    29.512    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641    28.871    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.871    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                 21.690    

Slack (MET) :             21.702ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.484ns (19.175%)  route 2.040ns (80.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 29.405 - 25.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.385     4.645    Readout_Dout_Inst/clk_out1
    SLICE_X13Y88         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDCE (Prop_fdce_C_Q)         0.379     5.024 r  Readout_Dout_Inst/Sig_Parallel_Data_reg[8]/Q
                         net (fo=1, routed)           0.836     5.860    Readout_Dout_Inst/Sig_Parallel_Data_Temp[8]
    SLICE_X13Y83         LUT3 (Prop_lut3_I2_O)        0.105     5.965 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_16/O
                         net (fo=2, routed)           1.204     7.169    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.304    29.405    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.225    29.630    
                         clock uncertainty           -0.119    29.512    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641    28.871    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.871    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 21.702    

Slack (MET) :             21.745ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.643ns (21.490%)  route 2.349ns (78.510%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 29.444 - 25.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.386     4.646    Readout_Dout_Inst/clk_out1
    SLICE_X10Y89         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.433     5.079 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.416     5.495    Readout_Dout_Inst/Sig_Parallel_Data_En
    SLICE_X10Y89         LUT3 (Prop_lut3_I1_O)        0.105     5.600 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_17/O
                         net (fo=4, routed)           0.523     6.123    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.105     6.228 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.409     7.638    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X7Y90          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.344    29.444    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y90          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.225    29.670    
                         clock uncertainty           -0.119    29.551    
    SLICE_X7Y90          FDCE (Setup_fdce_C_CE)      -0.168    29.383    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         29.383    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                 21.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.601     1.573    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X7Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.141     1.714 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/Q
                         net (fo=1, routed)           0.055     1.769    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[12]
    SLICE_X7Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.872     2.090    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X7Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism             -0.517     1.573    
    SLICE_X7Y93          FDCE (Hold_fdce_C_D)         0.075     1.648    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.601     1.573    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDCE (Prop_fdce_C_Q)         0.141     1.714 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     1.769    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[8]
    SLICE_X5Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.872     2.090    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.517     1.573    
    SLICE_X5Y93          FDCE (Hold_fdce_C_D)         0.075     1.648    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.600     1.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y92          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.713 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.055     1.768    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[10]
    SLICE_X5Y92          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871     2.089    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y92          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.517     1.572    
    SLICE_X5Y92          FDCE (Hold_fdce_C_D)         0.075     1.647    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.572     1.544    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y92         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.685 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.740    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X11Y92         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y92         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.517     1.544    
    SLICE_X11Y92         FDPE (Hold_fdpe_C_D)         0.075     1.619    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599     1.571    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.141     1.712 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.058     1.770    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X4Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.870     2.088    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.517     1.571    
    SLICE_X4Y89          FDCE (Hold_fdce_C_D)         0.076     1.647    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.601     1.573    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDCE (Prop_fdce_C_Q)         0.141     1.714 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     1.769    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[9]
    SLICE_X5Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.872     2.090    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.517     1.573    
    SLICE_X5Y93          FDCE (Hold_fdce_C_D)         0.071     1.644    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599     1.571    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.141     1.712 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.057     1.769    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[4]
    SLICE_X4Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.870     2.088    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.517     1.571    
    SLICE_X4Y89          FDCE (Hold_fdce_C_D)         0.071     1.642    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.134%)  route 0.075ns (28.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.571     1.543    Readout_Dout_Inst/clk_out1
    SLICE_X13Y88         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDCE (Prop_fdce_C_Q)         0.141     1.684 r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[1]/Q
                         net (fo=3, routed)           0.075     1.759    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg_n_1_[1]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  Readout_Dout_Inst/Sig_Parallel_Data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    Readout_Dout_Inst/Sig_Parallel_Data[0]_i_1_n_1
    SLICE_X12Y88         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.842     2.060    Readout_Dout_Inst/clk_out1
    SLICE_X12Y88         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[0]/C
                         clock pessimism             -0.504     1.556    
    SLICE_X12Y88         FDCE (Hold_fdce_C_D)         0.121     1.677    Readout_Dout_Inst/Sig_Parallel_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.601     1.573    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.714 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/Q
                         net (fo=1, routed)           0.064     1.778    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[11]
    SLICE_X4Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.872     2.090    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.517     1.573    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.075     1.648    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599     1.571    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.141     1.712 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.064     1.776    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[1]
    SLICE_X4Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.870     2.088    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.517     1.571    
    SLICE_X4Y89          FDCE (Hold_fdce_C_D)         0.075     1.646    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y16    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y18    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y17    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y15    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1   PLL_40M_Inst/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y120   ODDR_Clk_40M/inst/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X11Y92    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X11Y92    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X11Y92    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X6Y90     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X6Y90     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X6Y90     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X6Y90     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y90     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X6Y90     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X6Y90     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X6Y90     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X6Y90     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y90     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X11Y92    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X11Y92    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X11Y92    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y93    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y93    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X12Y92    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X12Y92    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X11Y93    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X9Y93     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X9Y93     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       82.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.153ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[97]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.451ns  (logic 0.484ns (2.773%)  route 16.967ns (97.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 104.361 - 100.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.377     4.637    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X48Y99         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.379     5.016 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.229    14.244    Prepare_Probe_Register_Inst/State[0]
    SLICE_X41Y127        LUT2 (Prop_lut2_I1_O)        0.105    14.349 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        7.739    22.088    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X58Y97         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[97]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.261   104.361    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X58Y97         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[97]_P/C
                         clock pessimism              0.165   104.527    
                         clock uncertainty           -0.149   104.377    
    SLICE_X58Y97         FDPE (Setup_fdpe_C_CE)      -0.136   104.241    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[97]_P
  -------------------------------------------------------------------
                         required time                        104.241    
                         arrival time                         -22.088    
  -------------------------------------------------------------------
                         slack                                 82.153    

Slack (MET) :             82.200ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1265]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.378ns  (logic 0.484ns (2.785%)  route 16.894ns (97.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 104.367 - 100.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.377     4.637    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X48Y99         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.379     5.016 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.229    14.244    Prepare_Probe_Register_Inst/State[0]
    SLICE_X41Y127        LUT2 (Prop_lut2_I1_O)        0.105    14.349 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        7.666    22.015    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X69Y93         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1265]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.267   104.367    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X69Y93         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1265]_P/C
                         clock pessimism              0.165   104.533    
                         clock uncertainty           -0.149   104.383    
    SLICE_X69Y93         FDPE (Setup_fdpe_C_CE)      -0.168   104.215    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1265]_P
  -------------------------------------------------------------------
                         required time                        104.215    
                         arrival time                         -22.015    
  -------------------------------------------------------------------
                         slack                                 82.200    

Slack (MET) :             82.246ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1256]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.361ns  (logic 0.484ns (2.788%)  route 16.877ns (97.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 104.364 - 100.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.377     4.637    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X48Y99         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.379     5.016 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.229    14.244    Prepare_Probe_Register_Inst/State[0]
    SLICE_X41Y127        LUT2 (Prop_lut2_I1_O)        0.105    14.349 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        7.649    21.998    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X62Y99         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1256]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.264   104.364    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X62Y99         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1256]_P/C
                         clock pessimism              0.165   104.530    
                         clock uncertainty           -0.149   104.380    
    SLICE_X62Y99         FDPE (Setup_fdpe_C_CE)      -0.136   104.244    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1256]_P
  -------------------------------------------------------------------
                         required time                        104.244    
                         arrival time                         -21.998    
  -------------------------------------------------------------------
                         slack                                 82.246    

Slack (MET) :             82.272ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1262]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.332ns  (logic 0.484ns (2.792%)  route 16.848ns (97.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 104.361 - 100.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.377     4.637    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X48Y99         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.379     5.016 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.229    14.244    Prepare_Probe_Register_Inst/State[0]
    SLICE_X41Y127        LUT2 (Prop_lut2_I1_O)        0.105    14.349 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        7.620    21.969    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X60Y98         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1262]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.261   104.361    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X60Y98         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1262]_P/C
                         clock pessimism              0.165   104.527    
                         clock uncertainty           -0.149   104.377    
    SLICE_X60Y98         FDPE (Setup_fdpe_C_CE)      -0.136   104.241    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1262]_P
  -------------------------------------------------------------------
                         required time                        104.241    
                         arrival time                         -21.969    
  -------------------------------------------------------------------
                         slack                                 82.272    

Slack (MET) :             82.315ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[110]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.261ns  (logic 0.484ns (2.804%)  route 16.777ns (97.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 104.364 - 100.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.377     4.637    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X48Y99         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.379     5.016 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.229    14.244    Prepare_Probe_Register_Inst/State[0]
    SLICE_X41Y127        LUT2 (Prop_lut2_I1_O)        0.105    14.349 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        7.548    21.897    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X63Y95         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[110]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.264   104.364    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X63Y95         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[110]_P/C
                         clock pessimism              0.165   104.530    
                         clock uncertainty           -0.149   104.380    
    SLICE_X63Y95         FDPE (Setup_fdpe_C_CE)      -0.168   104.212    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[110]_P
  -------------------------------------------------------------------
                         required time                        104.212    
                         arrival time                         -21.897    
  -------------------------------------------------------------------
                         slack                                 82.315    

Slack (MET) :             82.315ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1252]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.260ns  (logic 0.484ns (2.804%)  route 16.776ns (97.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 104.364 - 100.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.377     4.637    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X48Y99         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.379     5.016 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.229    14.244    Prepare_Probe_Register_Inst/State[0]
    SLICE_X41Y127        LUT2 (Prop_lut2_I1_O)        0.105    14.349 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        7.547    21.897    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X64Y93         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1252]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.264   104.364    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X64Y93         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1252]_P/C
                         clock pessimism              0.165   104.530    
                         clock uncertainty           -0.149   104.380    
    SLICE_X64Y93         FDPE (Setup_fdpe_C_CE)      -0.168   104.212    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1252]_P
  -------------------------------------------------------------------
                         required time                        104.212    
                         arrival time                         -21.897    
  -------------------------------------------------------------------
                         slack                                 82.315    

Slack (MET) :             82.328ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1257]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.248ns  (logic 0.484ns (2.806%)  route 16.764ns (97.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 104.364 - 100.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.377     4.637    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X48Y99         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.379     5.016 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.229    14.244    Prepare_Probe_Register_Inst/State[0]
    SLICE_X41Y127        LUT2 (Prop_lut2_I1_O)        0.105    14.349 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        7.535    21.884    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X64Y94         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1257]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.264   104.364    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X64Y94         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1257]_P/C
                         clock pessimism              0.165   104.530    
                         clock uncertainty           -0.149   104.380    
    SLICE_X64Y94         FDPE (Setup_fdpe_C_CE)      -0.168   104.212    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1257]_P
  -------------------------------------------------------------------
                         required time                        104.212    
                         arrival time                         -21.884    
  -------------------------------------------------------------------
                         slack                                 82.328    

Slack (MET) :             82.329ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1440]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.250ns  (logic 0.484ns (2.806%)  route 16.766ns (97.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 104.367 - 100.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.377     4.637    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X48Y99         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.379     5.016 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.229    14.244    Prepare_Probe_Register_Inst/State[0]
    SLICE_X41Y127        LUT2 (Prop_lut2_I1_O)        0.105    14.349 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        7.537    21.887    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X71Y94         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1440]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.267   104.367    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X71Y94         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1440]/C
                         clock pessimism              0.165   104.533    
                         clock uncertainty           -0.149   104.383    
    SLICE_X71Y94         FDCE (Setup_fdce_C_CE)      -0.168   104.215    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1440]
  -------------------------------------------------------------------
                         required time                        104.215    
                         arrival time                         -21.887    
  -------------------------------------------------------------------
                         slack                                 82.329    

Slack (MET) :             82.329ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1448]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.250ns  (logic 0.484ns (2.806%)  route 16.766ns (97.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 104.367 - 100.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.377     4.637    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X48Y99         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.379     5.016 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.229    14.244    Prepare_Probe_Register_Inst/State[0]
    SLICE_X41Y127        LUT2 (Prop_lut2_I1_O)        0.105    14.349 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        7.537    21.887    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X71Y94         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1448]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.267   104.367    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X71Y94         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1448]/C
                         clock pessimism              0.165   104.533    
                         clock uncertainty           -0.149   104.383    
    SLICE_X71Y94         FDCE (Setup_fdce_C_CE)      -0.168   104.215    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1448]
  -------------------------------------------------------------------
                         required time                        104.215    
                         arrival time                         -21.887    
  -------------------------------------------------------------------
                         slack                                 82.329    

Slack (MET) :             82.329ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1456]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.250ns  (logic 0.484ns (2.806%)  route 16.766ns (97.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 104.367 - 100.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.377     4.637    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X48Y99         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.379     5.016 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.229    14.244    Prepare_Probe_Register_Inst/State[0]
    SLICE_X41Y127        LUT2 (Prop_lut2_I1_O)        0.105    14.349 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        7.537    21.887    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X71Y94         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1456]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.267   104.367    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X71Y94         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1456]/C
                         clock pessimism              0.165   104.533    
                         clock uncertainty           -0.149   104.383    
    SLICE_X71Y94         FDCE (Setup_fdce_C_CE)      -0.168   104.215    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1456]
  -------------------------------------------------------------------
                         required time                        104.215    
                         arrival time                         -21.887    
  -------------------------------------------------------------------
                         slack                                 82.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Prepare_Register_Inst/Para616_Shiftreg_reg[602]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[610]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.701%)  route 0.250ns (57.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.559     1.531    Prepare_Register_Inst/clk_out2
    SLICE_X51Y86         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[602]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  Prepare_Register_Inst/Para616_Shiftreg_reg[602]/Q
                         net (fo=1, routed)           0.250     1.921    Prepare_Register_Inst/Para616_Shiftreg_reg_n_1_[602]
    SLICE_X52Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.966 r  Prepare_Register_Inst/Para616_Shiftreg[610]_i_1/O
                         net (fo=1, routed)           0.000     1.966    Prepare_Register_Inst/Para616_Shiftreg[610]
    SLICE_X52Y90         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[610]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.831     2.049    Prepare_Register_Inst/clk_out2
    SLICE_X52Y90         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[610]/C
                         clock pessimism             -0.251     1.798    
    SLICE_X52Y90         FDPE (Hold_fdpe_C_D)         0.091     1.889    Prepare_Register_Inst/Para616_Shiftreg_reg[610]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[302]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[310]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.121%)  route 0.256ns (57.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.548     1.520    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y126        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[302]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y126        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[302]/Q
                         net (fo=1, routed)           0.256     1.917    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_1_[302]
    SLICE_X49Y132        LUT3 (Prop_lut3_I1_O)        0.045     1.962 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[310]_i_1/O
                         net (fo=1, routed)           0.000     1.962    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[310]
    SLICE_X49Y132        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[310]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.824     2.043    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X49Y132        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[310]/C
                         clock pessimism             -0.251     1.792    
    SLICE_X49Y132        FDCE (Hold_fdce_C_D)         0.091     1.883    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[310]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Prepare_Register_Inst/Para616_Shiftreg_reg[248]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.457%)  route 0.252ns (57.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.562     1.534    Prepare_Register_Inst/clk_out2
    SLICE_X52Y94         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  Prepare_Register_Inst/Para616_Shiftreg_reg[248]/Q
                         net (fo=1, routed)           0.252     1.927    Prepare_Register_Inst/Para616_Shiftreg_reg_n_1_[248]
    SLICE_X49Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.972 r  Prepare_Register_Inst/Para616_Shiftreg[256]_i_1/O
                         net (fo=1, routed)           0.000     1.972    Prepare_Register_Inst/Para616_Shiftreg[256]
    SLICE_X49Y96         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.835     2.053    Prepare_Register_Inst/clk_out2
    SLICE_X49Y96         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[256]/C
                         clock pessimism             -0.251     1.802    
    SLICE_X49Y96         FDCE (Hold_fdce_C_D)         0.091     1.893    Prepare_Register_Inst/Para616_Shiftreg_reg[256]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Prepare_Register_Inst/Para616_Shiftreg_reg[585]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[593]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.899%)  route 0.258ns (58.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.555     1.527    Prepare_Register_Inst/clk_out2
    SLICE_X53Y81         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[585]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDCE (Prop_fdce_C_Q)         0.141     1.668 r  Prepare_Register_Inst/Para616_Shiftreg_reg[585]_C/Q
                         net (fo=2, routed)           0.258     1.926    Prepare_Register_Inst/Para616_Shiftreg_reg[585]_C_n_1
    SLICE_X51Y86         LUT5 (Prop_lut5_I3_O)        0.045     1.971 r  Prepare_Register_Inst/Para616_Shiftreg[593]_i_1/O
                         net (fo=1, routed)           0.000     1.971    Prepare_Register_Inst/Para616_Shiftreg[593]
    SLICE_X51Y86         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[593]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.828     2.046    Prepare_Register_Inst/clk_out2
    SLICE_X51Y86         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[593]/C
                         clock pessimism             -0.251     1.795    
    SLICE_X51Y86         FDCE (Hold_fdce_C_D)         0.092     1.887    Prepare_Register_Inst/Para616_Shiftreg_reg[593]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Read_Register_Set_Inst/Sig_Ck_Read_Delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Read_Register_Set_Inst/Cnt_Sent_Bit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.185ns (37.687%)  route 0.306ns (62.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.565     1.537    Read_Register_Set_Inst/clk_out2
    SLICE_X49Y99         FDRE                                         r  Read_Register_Set_Inst/Sig_Ck_Read_Delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  Read_Register_Set_Inst/Sig_Ck_Read_Delay_reg/Q
                         net (fo=8, routed)           0.306     1.984    Read_Register_Set_Inst/Sig_Ck_Read_Delay
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.044     2.028 r  Read_Register_Set_Inst/Cnt_Sent_Bit[2]_i_1/O
                         net (fo=1, routed)           0.000     2.028    Read_Register_Set_Inst/p_0_in__0[2]
    SLICE_X50Y100        FDCE                                         r  Read_Register_Set_Inst/Cnt_Sent_Bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.832     2.050    Read_Register_Set_Inst/clk_out2
    SLICE_X50Y100        FDCE                                         r  Read_Register_Set_Inst/Cnt_Sent_Bit_reg[2]/C
                         clock pessimism             -0.246     1.804    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.131     1.935    Read_Register_Set_Inst/Cnt_Sent_Bit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Prepare_Register_Inst/Para616_Shiftreg_reg[470]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[478]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.091%)  route 0.278ns (59.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.568     1.540    Prepare_Register_Inst/clk_out2
    SLICE_X33Y102        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[470]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDCE (Prop_fdce_C_Q)         0.141     1.681 r  Prepare_Register_Inst/Para616_Shiftreg_reg[470]/Q
                         net (fo=1, routed)           0.278     1.959    Prepare_Register_Inst/Para616_Shiftreg_reg_n_1_[470]
    SLICE_X32Y98         LUT3 (Prop_lut3_I1_O)        0.045     2.004 r  Prepare_Register_Inst/Para616_Shiftreg[478]_i_1/O
                         net (fo=1, routed)           0.000     2.004    Prepare_Register_Inst/Para616_Shiftreg[478]
    SLICE_X32Y98         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[478]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.841     2.059    Prepare_Register_Inst/clk_out2
    SLICE_X32Y98         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[478]/C
                         clock pessimism             -0.246     1.813    
    SLICE_X32Y98         FDCE (Hold_fdce_C_D)         0.092     1.905    Prepare_Register_Inst/Para616_Shiftreg_reg[478]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1273]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1281]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.081%)  route 0.278ns (59.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.566     1.538    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X68Y95         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1273]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1273]_C/Q
                         net (fo=2, routed)           0.278     1.957    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1273]_C_n_1
    SLICE_X68Y100        LUT5 (Prop_lut5_I4_O)        0.045     2.002 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1281]_i_1/O
                         net (fo=1, routed)           0.000     2.002    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1281]
    SLICE_X68Y100        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1281]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.837     2.055    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X68Y100        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1281]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X68Y100        FDCE (Hold_fdce_C_D)         0.092     1.901    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1281]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[366]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[374]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.763%)  route 0.238ns (53.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.555     1.527    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X50Y132        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[366]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y132        FDCE (Prop_fdce_C_Q)         0.164     1.691 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[366]/Q
                         net (fo=1, routed)           0.238     1.929    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_1_[366]
    SLICE_X52Y125        LUT3 (Prop_lut3_I1_O)        0.045     1.974 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[374]_i_1/O
                         net (fo=1, routed)           0.000     1.974    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[374]
    SLICE_X52Y125        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[374]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.813     2.032    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y125        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[374]/C
                         clock pessimism             -0.251     1.781    
    SLICE_X52Y125        FDCE (Hold_fdce_C_D)         0.091     1.872    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[374]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Prepare_Register_Inst/Para616_Shiftreg_reg[89]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[97]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.560     1.532    Prepare_Register_Inst/clk_out2
    SLICE_X55Y89         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDCE (Prop_fdce_C_Q)         0.141     1.673 r  Prepare_Register_Inst/Para616_Shiftreg_reg[89]/Q
                         net (fo=1, routed)           0.051     1.724    Prepare_Register_Inst/Para616_Shiftreg_reg_n_1_[89]
    SLICE_X54Y89         LUT3 (Prop_lut3_I1_O)        0.045     1.769 r  Prepare_Register_Inst/Para616_Shiftreg[97]_i_1/O
                         net (fo=1, routed)           0.000     1.769    Prepare_Register_Inst/Para616_Shiftreg[97]
    SLICE_X54Y89         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.830     2.048    Prepare_Register_Inst/clk_out2
    SLICE_X54Y89         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[97]/C
                         clock pessimism             -0.503     1.545    
    SLICE_X54Y89         FDCE (Hold_fdce_C_D)         0.121     1.666    Prepare_Register_Inst/Para616_Shiftreg_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Read_Register_Set_Inst/Sig_Ck_Read_Delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Read_Register_Set_Inst/Cnt_Sent_Bit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.813%)  route 0.306ns (62.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.565     1.537    Read_Register_Set_Inst/clk_out2
    SLICE_X49Y99         FDRE                                         r  Read_Register_Set_Inst/Sig_Ck_Read_Delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  Read_Register_Set_Inst/Sig_Ck_Read_Delay_reg/Q
                         net (fo=8, routed)           0.306     1.984    Read_Register_Set_Inst/Sig_Ck_Read_Delay
    SLICE_X50Y100        LUT4 (Prop_lut4_I0_O)        0.045     2.029 r  Read_Register_Set_Inst/Cnt_Sent_Bit[1]_i_1/O
                         net (fo=1, routed)           0.000     2.029    Read_Register_Set_Inst/p_0_in__0[1]
    SLICE_X50Y100        FDCE                                         r  Read_Register_Set_Inst/Cnt_Sent_Bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.832     2.050    Read_Register_Set_Inst/clk_out2
    SLICE_X50Y100        FDCE                                         r  Read_Register_Set_Inst/Cnt_Sent_Bit_reg[1]/C
                         clock pessimism             -0.246     1.804    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.120     1.924    Read_Register_Set_Inst/Cnt_Sent_Bit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_PLL_40M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB18_X1Y38    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB18_X1Y38    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0   PLL_40M_Inst/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         100.000     98.526     OLOGIC_X1Y110   ODDR_Clk_10M/inst/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X29Y85    Auto_TA_Scan_Inst/In_Start_Scan_Delay1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X29Y85    Auto_TA_Scan_Inst/In_Start_Scan_Delay2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y83    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X32Y86    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X32Y86    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X34Y83    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X10Y72    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[53]_C/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X11Y74    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[54]_P/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y85     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[42]_C/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X1Y85     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[42]_P/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X2Y86     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[43]_P/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y119   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1186]_C/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X45Y119   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1186]_P/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y110   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1188]_C/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X35Y110   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1188]_P/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X34Y83    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X10Y70    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[52]_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X11Y70    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[52]_P/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X9Y73     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[53]_P/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X11Y74    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[54]_P/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X2Y84     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[41]_C/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X5Y86     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[43]_C/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y110   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1188]_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X35Y110   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1188]_P/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X67Y123   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[192]_C/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_40M
  To Clock:  clkfbout_PLL_40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL_40M_Inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y5   PLL_40M_Inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.385ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 0.853ns (15.716%)  route 4.575ns (84.284%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 35.703 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X42Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.433     3.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           1.881     5.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in_0
    SLICE_X69Y70         LUT2 (Prop_lut2_I1_O)        0.105     5.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1__0/O
                         net (fo=5, routed)           0.729     6.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X68Y70         LUT6 (Prop_lut6_I4_O)        0.105     6.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.116     7.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X68Y72         LUT6 (Prop_lut6_I0_O)        0.105     7.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.387     7.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]_0
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.463     8.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gnxpm_cdc.rd_pntr_bin_reg[1]
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.255    35.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.239    35.942    
                         clock uncertainty           -0.035    35.907    
    SLICE_X68Y72         FDCE (Setup_fdce_C_D)       -0.042    35.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         35.865    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                 27.385    

Slack (MET) :             27.524ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.449ns (26.572%)  route 4.004ns (73.428%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 35.714 - 33.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.370     3.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.348     3.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.450     4.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.242     5.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.026     6.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X34Y69         LUT6 (Prop_lut6_I4_O)        0.105     6.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.515     7.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y70         LUT5 (Prop_lut5_I4_O)        0.105     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           1.012     8.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X31Y66         LUT3 (Prop_lut3_I1_O)        0.105     8.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.266    35.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.316    36.030    
                         clock uncertainty           -0.035    35.995    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.033    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                 27.524    

Slack (MET) :             27.527ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.449ns (26.592%)  route 4.000ns (73.408%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 35.714 - 33.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.370     3.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.348     3.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.450     4.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.242     5.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.026     6.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X34Y69         LUT6 (Prop_lut6_I4_O)        0.105     6.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.515     7.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y70         LUT5 (Prop_lut5_I4_O)        0.105     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           1.008     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X31Y66         LUT3 (Prop_lut3_I1_O)        0.105     8.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.500    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[4]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.266    35.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/C
                         clock pessimism              0.316    36.030    
                         clock uncertainty           -0.035    35.995    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.032    36.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.027    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                 27.527    

Slack (MET) :             27.569ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 1.449ns (26.602%)  route 3.998ns (73.398%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 35.714 - 33.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.370     3.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.348     3.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.450     4.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.242     5.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.026     6.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X34Y69         LUT6 (Prop_lut6_I4_O)        0.105     6.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.515     7.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y70         LUT5 (Prop_lut5_I4_O)        0.105     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           1.006     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X30Y66         LUT3 (Prop_lut3_I1_O)        0.105     8.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[5]_i_1_n_0
    SLICE_X30Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.266    35.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/C
                         clock pessimism              0.316    36.030    
                         clock uncertainty           -0.035    35.995    
    SLICE_X30Y66         FDRE (Setup_fdre_C_D)        0.072    36.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.067    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                 27.569    

Slack (MET) :             27.622ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 1.449ns (26.844%)  route 3.949ns (73.156%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 35.714 - 33.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.370     3.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.348     3.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.450     4.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.242     5.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.026     6.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X34Y69         LUT6 (Prop_lut6_I4_O)        0.105     6.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.523     7.290    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y70         LUT5 (Prop_lut5_I3_O)        0.105     7.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.949     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X30Y65         LUT3 (Prop_lut3_I1_O)        0.105     8.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.266    35.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.316    36.030    
                         clock uncertainty           -0.035    35.995    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.076    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.071    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                 27.622    

Slack (MET) :             27.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 1.449ns (27.457%)  route 3.828ns (72.543%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 35.712 - 33.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.370     3.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.348     3.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.450     4.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.242     5.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.026     6.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X34Y69         LUT6 (Prop_lut6_I4_O)        0.105     6.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.523     7.290    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y70         LUT5 (Prop_lut5_I3_O)        0.105     7.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.828     8.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I2_O)        0.105     8.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.329    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X31Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.264    35.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.316    36.028    
                         clock uncertainty           -0.035    35.993    
    SLICE_X31Y68         FDRE (Setup_fdre_C_D)        0.030    36.023    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.023    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                 27.694    

Slack (MET) :             27.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.449ns (27.417%)  route 3.836ns (72.583%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 35.712 - 33.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.370     3.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.348     3.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.450     4.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.242     5.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.026     6.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X34Y69         LUT6 (Prop_lut6_I4_O)        0.105     6.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.515     7.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y70         LUT5 (Prop_lut5_I4_O)        0.105     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.844     8.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X30Y68         LUT3 (Prop_lut3_I1_O)        0.105     8.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_1/O
                         net (fo=1, routed)           0.000     8.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_1_n_0
    SLICE_X30Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.264    35.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]/C
                         clock pessimism              0.316    36.028    
                         clock uncertainty           -0.035    35.993    
    SLICE_X30Y68         FDRE (Setup_fdre_C_D)        0.072    36.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         36.065    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 27.729    

Slack (MET) :             27.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.449ns (27.631%)  route 3.795ns (72.369%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 35.714 - 33.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.370     3.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.348     3.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.450     4.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.242     5.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.026     6.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X34Y69         LUT6 (Prop_lut6_I4_O)        0.105     6.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.515     7.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y70         LUT5 (Prop_lut5_I4_O)        0.105     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.803     8.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X31Y66         LUT3 (Prop_lut3_I1_O)        0.105     8.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[1]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.266    35.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/C
                         clock pessimism              0.316    36.030    
                         clock uncertainty           -0.035    35.995    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.030    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.025    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                 27.730    

Slack (MET) :             27.757ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 1.449ns (27.543%)  route 3.812ns (72.457%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 35.714 - 33.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.370     3.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.348     3.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.450     4.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.242     5.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.026     6.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X34Y69         LUT6 (Prop_lut6_I4_O)        0.105     6.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.523     7.290    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y70         LUT5 (Prop_lut5_I3_O)        0.105     7.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.812     8.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X30Y65         LUT3 (Prop_lut3_I1_O)        0.105     8.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.266    35.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.316    36.030    
                         clock uncertainty           -0.035    35.995    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.074    36.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.069    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                 27.757    

Slack (MET) :             27.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.449ns (27.559%)  route 3.809ns (72.441%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 35.714 - 33.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.370     3.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.348     3.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.450     4.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.242     5.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.026     6.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X34Y69         LUT6 (Prop_lut6_I4_O)        0.105     6.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.523     7.290    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y70         LUT5 (Prop_lut5_I3_O)        0.105     7.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.809     8.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X30Y66         LUT3 (Prop_lut3_I1_O)        0.105     8.309 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X30Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.266    35.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.316    36.030    
                         clock uncertainty           -0.035    35.995    
    SLICE_X30Y66         FDRE (Setup_fdre_C_D)        0.076    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.071    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                 27.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.556     1.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDCE (Prop_fdce_C_Q)         0.141     1.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.067     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X66Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.381     1.349    
    SLICE_X66Y71         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.558     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDCE (Prop_fdce_C_Q)         0.141     1.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.120     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X66Y70         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.827     1.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y70         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.380     1.351    
    SLICE_X66Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.203%)  route 0.226ns (63.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.556     1.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDCE (Prop_fdce_C_Q)         0.128     1.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.226     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X66Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.358     1.372    
    SLICE_X66Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.203%)  route 0.226ns (63.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.556     1.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDCE (Prop_fdce_C_Q)         0.128     1.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.226     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X66Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.358     1.372    
    SLICE_X66Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.203%)  route 0.226ns (63.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.556     1.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDCE (Prop_fdce_C_Q)         0.128     1.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.226     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X66Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.358     1.372    
    SLICE_X66Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.203%)  route 0.226ns (63.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.556     1.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDCE (Prop_fdce_C_Q)         0.128     1.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.226     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X66Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.358     1.372    
    SLICE_X66Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.203%)  route 0.226ns (63.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.556     1.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDCE (Prop_fdce_C_Q)         0.128     1.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.226     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X66Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.358     1.372    
    SLICE_X66Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.203%)  route 0.226ns (63.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.556     1.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDCE (Prop_fdce_C_Q)         0.128     1.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.226     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X66Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.358     1.372    
    SLICE_X66Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.203%)  route 0.226ns (63.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.556     1.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDCE (Prop_fdce_C_Q)         0.128     1.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.226     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X66Y71         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y71         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.358     1.372    
    SLICE_X66Y71         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.203%)  route 0.226ns (63.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.556     1.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDCE (Prop_fdce_C_Q)         0.128     1.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.226     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X66Y71         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y71         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.358     1.372    
    SLICE_X66Y71         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X43Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X43Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X43Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X43Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X44Y66   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X43Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X43Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X43Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X44Y66   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40M
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack       24.049ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.049ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.742ns  (logic 0.348ns (46.874%)  route 0.394ns (53.126%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.394     0.742    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X4Y94          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)       -0.209    24.791    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         24.791    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                 24.049    

Slack (MET) :             24.068ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.851ns  (logic 0.379ns (44.523%)  route 0.472ns (55.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.472     0.851    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X3Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)       -0.081    24.919    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         24.919    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                 24.068    

Slack (MET) :             24.069ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.421%)  route 0.371ns (51.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.371     0.719    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X3Y90          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X3Y90          FDCE (Setup_fdce_C_D)       -0.212    24.788    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.788    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                 24.069    

Slack (MET) :             24.077ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.850ns  (logic 0.379ns (44.610%)  route 0.471ns (55.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.471     0.850    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X3Y90          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X3Y90          FDCE (Setup_fdce_C_D)       -0.073    24.927    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                 24.077    

Slack (MET) :             24.082ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.712ns  (logic 0.348ns (48.881%)  route 0.364ns (51.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.364     0.712    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X3Y90          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X3Y90          FDCE (Setup_fdce_C_D)       -0.206    24.794    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.794    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 24.082    

Slack (MET) :             24.094ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.698ns  (logic 0.348ns (49.876%)  route 0.350ns (50.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.350     0.698    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X3Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)       -0.208    24.792    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         24.792    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                 24.094    

Slack (MET) :             24.113ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.721ns  (logic 0.348ns (48.292%)  route 0.373ns (51.708%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.373     0.721    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X2Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)       -0.166    24.834    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 24.113    

Slack (MET) :             24.115ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.852ns  (logic 0.379ns (44.470%)  route 0.473ns (55.530%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.473     0.852    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X2Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)       -0.033    24.967    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.967    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                 24.115    

Slack (MET) :             24.127ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.710ns  (logic 0.348ns (49.041%)  route 0.362ns (50.959%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.362     0.710    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X2Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)       -0.163    24.837    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.837    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 24.127    

Slack (MET) :             24.161ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.766ns  (logic 0.379ns (49.464%)  route 0.387ns (50.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.387     0.766    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X3Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)       -0.073    24.927    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                 24.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_40M
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack        5.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 0.484ns (7.516%)  route 5.955ns (92.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 16.850 - 12.500 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         4.358    11.074    u_ila_0/inst/ila_core_inst/probe5[0]
    SLICE_X62Y76         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.250    16.850    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y76         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.159    17.010    
                         clock uncertainty           -0.358    16.652    
    SLICE_X62Y76         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    16.616    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         16.616    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 0.589ns (9.435%)  route 5.654ns (90.565%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 16.849 - 12.500 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         4.057    10.772    u_ila_0/inst/ila_core_inst/probe5[0]
    SLICE_X55Y80         LUT3 (Prop_lut3_I1_O)        0.105    10.877 r  u_ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__4/O
                         net (fo=1, routed)           0.000    10.877    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X55Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.249    16.849    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X55Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.159    17.009    
                         clock uncertainty           -0.358    16.651    
    SLICE_X55Y80         FDRE (Setup_fdre_C_D)        0.032    16.683    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.683    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 0.610ns (12.267%)  route 4.363ns (87.733%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 16.850 - 12.500 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         1.448     8.163    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.126     8.289 r  usb_command_interpreter_Inst/Debug_Sig_Set_TA_Thr_DAC_Sig_34_inferred_i_1/O
                         net (fo=3, routed)           1.318     9.607    u_ila_0/inst/ila_core_inst/probe0[9]
    SLICE_X62Y76         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.250    16.850    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y76         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism              0.159    17.010    
                         clock uncertainty           -0.358    16.652    
    SLICE_X62Y76         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.224    16.428    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         16.428    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 0.589ns (12.040%)  route 4.303ns (87.960%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 16.849 - 12.500 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         1.448     8.163    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.105     8.268 r  usb_command_interpreter_Inst/Debug_Sig_Set_TA_Thr_DAC_Sig_34_inferred_i_6/O
                         net (fo=3, routed)           1.258     9.527    u_ila_0/inst/ila_core_inst/probe0[4]
    SLICE_X58Y78         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.249    16.849    u_ila_0/inst/ila_core_inst/out
    SLICE_X58Y78         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism              0.159    17.009    
                         clock uncertainty           -0.358    16.651    
    SLICE_X58Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    16.614    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                  7.087    

Slack (MET) :             7.124ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.592ns (12.645%)  route 4.090ns (87.355%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 16.850 - 12.500 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         1.306     8.021    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X43Y83         LUT3 (Prop_lut3_I2_O)        0.108     8.129 r  usb_command_interpreter_Inst/Debug_Sig_Set_TA_Thr_DAC_Sig_34_inferred_i_2/O
                         net (fo=3, routed)           1.187     9.316    u_ila_0/inst/ila_core_inst/probe0[8]
    SLICE_X62Y76         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.250    16.850    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y76         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
                         clock pessimism              0.159    17.010    
                         clock uncertainty           -0.358    16.652    
    SLICE_X62Y76         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.212    16.440    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8
  -------------------------------------------------------------------
                         required time                         16.440    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  7.124    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.592ns (12.718%)  route 4.063ns (87.282%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 16.849 - 12.500 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         1.432     8.148    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X49Y85         LUT3 (Prop_lut3_I2_O)        0.108     8.256 r  usb_command_interpreter_Inst/Debug_Sig_Set_TA_Thr_DAC_Sig_34_inferred_i_4/O
                         net (fo=3, routed)           1.033     9.289    u_ila_0/inst/ila_core_inst/probe0[6]
    SLICE_X58Y78         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.249    16.849    u_ila_0/inst/ila_core_inst/out
    SLICE_X58Y78         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism              0.159    17.009    
                         clock uncertainty           -0.358    16.651    
    SLICE_X58Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.206    16.445    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                         16.445    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.589ns (12.381%)  route 4.168ns (87.619%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 16.849 - 12.500 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         1.442     8.158    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X45Y82         LUT3 (Prop_lut3_I2_O)        0.105     8.263 r  usb_command_interpreter_Inst/Debug_Sig_Set_TA_Thr_DAC_Sig_34_inferred_i_10/O
                         net (fo=3, routed)           1.129     9.392    u_ila_0/inst/ila_core_inst/probe0[0]
    SLICE_X58Y78         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.249    16.849    u_ila_0/inst/ila_core_inst/out
    SLICE_X58Y78         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.159    17.009    
                         clock uncertainty           -0.358    16.651    
    SLICE_X58Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050    16.601    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         16.601    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 0.589ns (12.327%)  route 4.189ns (87.673%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 16.849 - 12.500 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         1.432     8.148    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X49Y85         LUT3 (Prop_lut3_I2_O)        0.105     8.253 r  usb_command_interpreter_Inst/Debug_Sig_Set_TA_Thr_DAC_Sig_34_inferred_i_5/O
                         net (fo=3, routed)           1.160     9.413    u_ila_0/inst/ila_core_inst/probe0[5]
    SLICE_X58Y78         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.249    16.849    u_ila_0/inst/ila_core_inst/out
    SLICE_X58Y78         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
                         clock pessimism              0.159    17.009    
                         clock uncertainty           -0.358    16.651    
    SLICE_X58Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025    16.626    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8
  -------------------------------------------------------------------
                         required time                         16.626    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.592ns (12.990%)  route 3.965ns (87.010%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 16.849 - 12.500 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         1.442     8.158    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X45Y82         LUT3 (Prop_lut3_I2_O)        0.108     8.266 r  usb_command_interpreter_Inst/Debug_Sig_Set_TA_Thr_DAC_Sig_34_inferred_i_9/O
                         net (fo=3, routed)           0.926     9.192    u_ila_0/inst/ila_core_inst/probe0[1]
    SLICE_X58Y78         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.249    16.849    u_ila_0/inst/ila_core_inst/out
    SLICE_X58Y78         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
                         clock pessimism              0.159    17.009    
                         clock uncertainty           -0.358    16.651    
    SLICE_X58Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.216    16.435    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         16.435    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.271ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 0.589ns (12.523%)  route 4.114ns (87.477%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 16.849 - 12.500 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         1.555     8.271    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X49Y84         LUT3 (Prop_lut3_I2_O)        0.105     8.376 r  usb_command_interpreter_Inst/Debug_Sig_Set_TA_Thr_DAC_Sig_34_inferred_i_7/O
                         net (fo=3, routed)           0.962     9.338    u_ila_0/inst/ila_core_inst/probe0[3]
    SLICE_X58Y78         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.249    16.849    u_ila_0/inst/ila_core_inst/out
    SLICE_X58Y78         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
                         clock pessimism              0.159    17.009    
                         clock uncertainty           -0.358    16.651    
    SLICE_X58Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042    16.609    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         16.609    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  7.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_PLL_40M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@50.000ns - clk_out2_PLL_40M fall@50.000ns)
  Data Path Delay:        2.037ns  (logic 0.116ns (5.695%)  route 1.921ns (94.305%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 52.041 - 50.000 ) 
    Source Clock Delay      (SCD):    0.283ns = ( 50.283 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M fall edge)
                                                     50.000    50.000 f  
    U20                                               0.000    50.000 f  Clk_In (IN)
                         net (fo=0)                   0.000    50.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306    50.306 f  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640    50.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.972 f  BUFG_inst/O
                         net (fo=2584, routed)        0.627    51.599    PLL_40M_Inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316    50.283 f  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663    50.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.972 f  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.784    51.756    Dac_For_Cali/Clk
    SLICE_X52Y89         LUT2 (Prop_lut2_I1_O)        0.045    51.801 f  Dac_For_Cali/Out_SCLK_INST_0/O
                         net (fo=3, routed)           0.474    52.275    u_ila_0/inst/ila_core_inst/probe3[0]
    SLICE_X56Y80         LUT3 (Prop_lut3_I1_O)        0.045    52.320 f  u_ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__2/O
                         net (fo=1, routed)           0.000    52.320    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X56Y80         FDRE                                         f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    50.000    50.000 r  
    U20                                               0.000    50.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    50.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495    50.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695    51.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    51.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.823    52.041    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X56Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.246    51.795    
                         clock uncertainty            0.358    52.152    
    SLICE_X56Y80         FDRE (Hold_fdre_C_D)         0.121    52.273    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                        -52.273    
                         arrival time                          52.320    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Dac_For_Cali/Out_Din_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.137%)  route 0.694ns (78.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.562     1.534    Dac_For_Cali/Clk
    SLICE_X49Y89         FDCE                                         r  Dac_For_Cali/Out_Din_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  Dac_For_Cali/Out_Din_reg/Q
                         net (fo=3, routed)           0.694     2.369    u_ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X56Y82         LUT3 (Prop_lut3_I1_O)        0.045     2.414 r  u_ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.414    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X56Y82         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.825     2.043    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X56Y82         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.246     1.797    
                         clock uncertainty            0.358     2.154    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.121     2.275    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Slow_Control_or_Prob_Inst/End_SC_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.164ns (18.031%)  route 0.746ns (81.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.563     1.535    Slow_Control_or_Prob_Inst/Clk
    SLICE_X60Y91         FDCE                                         r  Slow_Control_or_Prob_Inst/End_SC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDCE (Prop_fdce_C_Q)         0.164     1.699 r  Slow_Control_or_Prob_Inst/End_SC_reg/Q
                         net (fo=11, routed)          0.746     2.444    u_ila_0/inst/ila_core_inst/probe4[0]
    SLICE_X62Y76         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.822     2.040    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y76         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
                         clock pessimism             -0.246     1.794    
                         clock uncertainty            0.358     2.151    
    SLICE_X62Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.266    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.231ns (25.333%)  route 0.681ns (74.667%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.564     1.536    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X36Y84         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.677 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[5]/Q
                         net (fo=8, routed)           0.403     2.080    usb_command_interpreter_Inst/Out_Set_DAC[4]
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.045     2.125 r  usb_command_interpreter_Inst/Debug_Sig_Set_TA_Thr_DAC_Sig_34_inferred_i_6/O
                         net (fo=3, routed)           0.278     2.403    u_ila_0/inst/ila_core_inst/probe0[4]
    SLICE_X55Y83         LUT3 (Prop_lut3_I1_O)        0.045     2.448 r  u_ila_0/inst/ila_core_inst/probeDelay1[4]_i_1/O
                         net (fo=1, routed)           0.000     2.448    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[4]
    SLICE_X55Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.825     2.043    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X55Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism             -0.246     1.797    
                         clock uncertainty            0.358     2.154    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.092     2.246    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Dac_For_Cali/Out_CS_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.732%)  route 0.757ns (80.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.562     1.534    Dac_For_Cali/Clk
    SLICE_X49Y89         FDPE                                         r  Dac_For_Cali/Out_CS_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.675 r  Dac_For_Cali/Out_CS_n_reg/Q
                         net (fo=3, routed)           0.757     2.431    u_ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X56Y81         LUT3 (Prop_lut3_I1_O)        0.045     2.476 r  u_ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.476    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X56Y81         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.824     2.042    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X56Y81         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.246     1.796    
                         clock uncertainty            0.358     2.153    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.121     2.274    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Dac_For_Cali/Out_Din_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.712%)  route 0.817ns (85.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.562     1.534    Dac_For_Cali/Clk
    SLICE_X49Y89         FDCE                                         r  Dac_For_Cali/Out_Din_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  Dac_For_Cali/Out_Din_reg/Q
                         net (fo=3, routed)           0.817     2.492    u_ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X62Y76         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.822     2.040    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y76         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism             -0.246     1.794    
                         clock uncertainty            0.358     2.151    
    SLICE_X62Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.259    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Slow_Control_or_Prob_Inst/End_SC_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.209ns (20.984%)  route 0.787ns (79.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.563     1.535    Slow_Control_or_Prob_Inst/Clk
    SLICE_X60Y91         FDCE                                         r  Slow_Control_or_Prob_Inst/End_SC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDCE (Prop_fdce_C_Q)         0.164     1.699 r  Slow_Control_or_Prob_Inst/End_SC_reg/Q
                         net (fo=11, routed)          0.787     2.486    u_ila_0/inst/ila_core_inst/probe4[0]
    SLICE_X56Y80         LUT3 (Prop_lut3_I1_O)        0.045     2.531 r  u_ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__3/O
                         net (fo=1, routed)           0.000     2.531    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X56Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.823     2.041    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X56Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.246     1.795    
                         clock uncertainty            0.358     2.152    
    SLICE_X56Y80         FDRE (Hold_fdre_C_D)         0.121     2.273    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_PLL_40M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@50.000ns - clk_out2_PLL_40M fall@50.000ns)
  Data Path Delay:        2.279ns  (logic 0.071ns (3.116%)  route 2.208ns (96.885%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 52.040 - 50.000 ) 
    Source Clock Delay      (SCD):    0.283ns = ( 50.283 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M fall edge)
                                                     50.000    50.000 f  
    U20                                               0.000    50.000 f  Clk_In (IN)
                         net (fo=0)                   0.000    50.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306    50.306 f  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640    50.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.972 f  BUFG_inst/O
                         net (fo=2584, routed)        0.627    51.599    PLL_40M_Inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316    50.283 f  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663    50.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.972 f  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.784    51.756    Dac_For_Cali/Clk
    SLICE_X52Y89         LUT2 (Prop_lut2_I1_O)        0.045    51.801 f  Dac_For_Cali/Out_SCLK_INST_0/O
                         net (fo=3, routed)           0.761    52.562    u_ila_0/inst/ila_core_inst/probe3[0]
    SLICE_X62Y76         SRL16E                                       f  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    50.000    50.000 r  
    U20                                               0.000    50.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    50.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495    50.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695    51.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    51.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.822    52.040    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y76         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism             -0.246    51.794    
                         clock uncertainty            0.358    52.151    
    SLICE_X62Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    52.268    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                        -52.268    
                         arrival time                          52.562    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.231ns (22.026%)  route 0.818ns (77.974%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.561     1.533    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X36Y81         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.674 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[1]/Q
                         net (fo=9, routed)           0.433     2.107    usb_command_interpreter_Inst/Out_Set_DAC[0]
    SLICE_X45Y82         LUT3 (Prop_lut3_I0_O)        0.045     2.152 r  usb_command_interpreter_Inst/Debug_Sig_Set_TA_Thr_DAC_Sig_34_inferred_i_10/O
                         net (fo=3, routed)           0.385     2.537    u_ila_0/inst/ila_core_inst/probe0[0]
    SLICE_X55Y82         LUT3 (Prop_lut3_I1_O)        0.045     2.582 r  u_ila_0/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     2.582    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X55Y82         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.824     2.042    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X55Y82         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.246     1.796    
                         clock uncertainty            0.358     2.153    
    SLICE_X55Y82         FDRE (Hold_fdre_C_D)         0.092     2.245    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.231ns (20.526%)  route 0.894ns (79.474%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.564     1.536    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X37Y84         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.677 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[6]/Q
                         net (fo=8, routed)           0.492     2.169    usb_command_interpreter_Inst/Out_Set_DAC[5]
    SLICE_X49Y85         LUT3 (Prop_lut3_I0_O)        0.045     2.214 r  usb_command_interpreter_Inst/Debug_Sig_Set_TA_Thr_DAC_Sig_34_inferred_i_5/O
                         net (fo=3, routed)           0.402     2.616    u_ila_0/inst/ila_core_inst/probe0[5]
    SLICE_X53Y83         LUT3 (Prop_lut3_I1_O)        0.045     2.661 r  u_ila_0/inst/ila_core_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.000     2.661    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X53Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.825     2.043    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X53Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism             -0.246     1.797    
                         clock uncertainty            0.358     2.154    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.092     2.246    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.415    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_In
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       11.388ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.388ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.899ns  (logic 0.348ns (38.700%)  route 0.551ns (61.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.551     0.899    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X4Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X4Y93          FDCE (Setup_fdce_C_D)       -0.213    12.287    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                 11.388    

Slack (MET) :             11.528ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.804ns  (logic 0.348ns (43.259%)  route 0.456ns (56.741%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.456     0.804    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X6Y90          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)       -0.168    12.332    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                 11.528    

Slack (MET) :             11.549ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.741ns  (logic 0.348ns (46.970%)  route 0.393ns (53.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.393     0.741    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X4Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X4Y89          FDCE (Setup_fdce_C_D)       -0.210    12.290    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                 11.549    

Slack (MET) :             11.557ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.575%)  route 0.383ns (52.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.383     0.731    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X4Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X4Y89          FDCE (Setup_fdce_C_D)       -0.212    12.288    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                 11.557    

Slack (MET) :             11.563ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.728ns  (logic 0.348ns (47.832%)  route 0.380ns (52.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.380     0.728    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X4Y90          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)       -0.209    12.291    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                 11.563    

Slack (MET) :             11.586ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.833ns  (logic 0.379ns (45.481%)  route 0.454ns (54.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.454     0.833    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X5Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X5Y93          FDCE (Setup_fdce_C_D)       -0.081    12.419    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 11.586    

Slack (MET) :             11.607ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.685ns  (logic 0.348ns (50.774%)  route 0.337ns (49.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.337     0.685    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X5Y93          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X5Y93          FDCE (Setup_fdce_C_D)       -0.208    12.292    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                 11.607    

Slack (MET) :             11.630ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.837ns  (logic 0.379ns (45.266%)  route 0.458ns (54.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.458     0.837    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X6Y90          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)       -0.033    12.467    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                 11.630    

Slack (MET) :             11.677ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.748ns  (logic 0.379ns (50.668%)  route 0.369ns (49.332%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/C
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.369     0.748    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X5Y92          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X5Y92          FDCE (Setup_fdce_C_D)       -0.075    12.425    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                 11.677    

Slack (MET) :             11.693ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.734ns  (logic 0.379ns (51.622%)  route 0.355ns (48.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.355     0.734    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X4Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X4Y89          FDCE (Setup_fdce_C_D)       -0.073    12.427    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                 11.693    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       17.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.959ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 0.589ns (9.857%)  route 5.386ns (90.143%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 29.405 - 25.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         2.480     9.195    Readout_Dout_Inst/Out_Token_All
    SLICE_X12Y83         LUT3 (Prop_lut3_I1_O)        0.105     9.300 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_8/O
                         net (fo=2, routed)           1.310    10.610    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.304    29.405    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    29.479    
                         clock uncertainty           -0.269    29.210    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641    28.569    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.569    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                 17.959    

Slack (MET) :             18.070ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 0.589ns (10.045%)  route 5.275ns (89.955%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 29.405 - 25.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         2.474     9.189    Readout_Dout_Inst/Out_Token_All
    SLICE_X13Y83         LUT3 (Prop_lut3_I1_O)        0.105     9.294 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_16/O
                         net (fo=2, routed)           1.204    10.498    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.304    29.405    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    29.479    
                         clock uncertainty           -0.269    29.210    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641    28.569    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.569    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                 18.070    

Slack (MET) :             18.213ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.589ns (10.284%)  route 5.138ns (89.716%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 29.411 - 25.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         2.474     9.189    Readout_Dout_Inst/Out_Token_All
    SLICE_X13Y83         LUT3 (Prop_lut3_I1_O)        0.105     9.294 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_16/O
                         net (fo=2, routed)           1.067    10.362    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.310    29.411    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    29.485    
                         clock uncertainty           -0.269    29.216    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641    28.575    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.575    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                 18.213    

Slack (MET) :             18.252ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.589ns (10.356%)  route 5.099ns (89.644%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 29.411 - 25.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         2.480     9.195    Readout_Dout_Inst/Out_Token_All
    SLICE_X12Y83         LUT3 (Prop_lut3_I1_O)        0.105     9.300 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_8/O
                         net (fo=2, routed)           1.022    10.322    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[8]
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.310    29.411    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    29.485    
                         clock uncertainty           -0.269    29.216    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641    28.575    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.575    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                 18.252    

Slack (MET) :             18.485ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.694ns (12.748%)  route 4.750ns (87.252%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 29.405 - 25.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.380     4.640    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X11Y83         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDCE (Prop_fdce_C_Q)         0.379     5.019 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=32, routed)          1.731     6.749    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X14Y82         LUT6 (Prop_lut6_I1_O)        0.105     6.854 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.411     7.265    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[13]_INST_0_i_1_n_1
    SLICE_X14Y83         LUT6 (Prop_lut6_I4_O)        0.105     7.370 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[13]_INST_0/O
                         net (fo=2, routed)           1.289     8.659    Readout_Dout_Inst/Out_Fifo_Din[13]
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.105     8.764 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_12/O
                         net (fo=2, routed)           1.319    10.083    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.304    29.405    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    29.479    
                         clock uncertainty           -0.269    29.210    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641    28.569    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.569    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                 18.485    

Slack (MET) :             18.529ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 0.589ns (10.897%)  route 4.816ns (89.103%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 29.405 - 25.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         1.982     8.698    Readout_Dout_Inst/Out_Token_All
    SLICE_X11Y86         LUT3 (Prop_lut3_I1_O)        0.105     8.803 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_10/O
                         net (fo=2, routed)           1.237    10.040    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.304    29.405    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    29.479    
                         clock uncertainty           -0.269    29.210    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.641    28.569    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.569    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 18.529    

Slack (MET) :             18.665ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.694ns (13.151%)  route 4.583ns (86.849%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 29.414 - 25.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.376     4.636    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X15Y79         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDCE (Prop_fdce_C_Q)         0.379     5.015 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q
                         net (fo=32, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[1]
    SLICE_X14Y77         LUT6 (Prop_lut6_I2_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.892     7.609    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[6]_INST_0_i_1_n_1
    SLICE_X15Y83         LUT6 (Prop_lut6_I4_O)        0.105     7.714 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[6]_INST_0/O
                         net (fo=1, routed)           1.132     8.846    Readout_Dout_Inst/Out_Fifo_Din[6]
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.105     8.951 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_3/O
                         net (fo=2, routed)           0.962     9.913    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y17         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.313    29.414    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y17         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    29.488    
                         clock uncertainty           -0.269    29.219    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641    28.577    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.578    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                 18.665    

Slack (MET) :             18.748ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 0.589ns (11.358%)  route 4.597ns (88.642%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 29.405 - 25.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         1.892     8.608    Readout_Dout_Inst/Out_Token_All
    SLICE_X9Y85          LUT3 (Prop_lut3_I1_O)        0.105     8.713 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_13/O
                         net (fo=2, routed)           1.108     9.820    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.304    29.405    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    29.479    
                         clock uncertainty           -0.269    29.210    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641    28.569    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.569    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                 18.748    

Slack (MET) :             18.823ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.694ns (13.575%)  route 4.418ns (86.425%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 29.411 - 25.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.380     4.640    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X11Y83         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDCE (Prop_fdce_C_Q)         0.379     5.019 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=32, routed)          1.731     6.749    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X14Y82         LUT6 (Prop_lut6_I1_O)        0.105     6.854 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.411     7.265    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[13]_INST_0_i_1_n_1
    SLICE_X14Y83         LUT6 (Prop_lut6_I4_O)        0.105     7.370 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[13]_INST_0/O
                         net (fo=2, routed)           1.289     8.659    Readout_Dout_Inst/Out_Fifo_Din[13]
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.105     8.764 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_12/O
                         net (fo=2, routed)           0.988     9.752    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.310    29.411    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    29.485    
                         clock uncertainty           -0.269    29.216    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641    28.575    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.575    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 18.823    

Slack (MET) :             18.834ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.694ns (13.580%)  route 4.417ns (86.420%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 29.417 - 25.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.376     4.636    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X15Y79         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDCE (Prop_fdce_C_Q)         0.379     5.015 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q
                         net (fo=32, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[1]
    SLICE_X14Y77         LUT6 (Prop_lut6_I2_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.892     7.609    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[6]_INST_0_i_1_n_1
    SLICE_X15Y83         LUT6 (Prop_lut6_I4_O)        0.105     7.714 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[6]_INST_0/O
                         net (fo=1, routed)           1.132     8.846    Readout_Dout_Inst/Out_Fifo_Din[6]
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.105     8.951 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_3/O
                         net (fo=2, routed)           0.795     9.746    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y18         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.316    29.417    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y18         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    29.491    
                         clock uncertainty           -0.269    29.222    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641    28.580    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.581    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 18.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.231ns (17.975%)  route 1.054ns (82.025%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.568     1.540    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X11Y83         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=32, routed)          0.376     2.057    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X15Y85         LUT4 (Prop_lut4_I0_O)        0.045     2.102 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         0.226     2.328    Readout_Dout_Inst/Out_Token_All
    SLICE_X13Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.373 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_1/O
                         net (fo=2, routed)           0.451     2.825    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y17         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.880     2.099    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y17         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.190     1.909    
                         clock uncertainty            0.269     2.178    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.474    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.231ns (17.884%)  route 1.061ns (82.116%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.564     1.536    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X15Y79         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q
                         net (fo=32, routed)          0.233     1.910    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[1]
    SLICE_X15Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.955 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[5]_INST_0/O
                         net (fo=1, routed)           0.386     2.341    Readout_Dout_Inst/Out_Fifo_Din[5]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.045     2.386 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_4/O
                         net (fo=2, routed)           0.442     2.828    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y17         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.880     2.099    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y17         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.190     1.909    
                         clock uncertainty            0.269     2.178    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.474    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.231ns (17.180%)  route 1.114ns (82.820%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.564     1.536    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X15Y79         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q
                         net (fo=32, routed)          0.233     1.910    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[1]
    SLICE_X15Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.955 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[5]_INST_0/O
                         net (fo=1, routed)           0.386     2.341    Readout_Dout_Inst/Out_Fifo_Din[5]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.045     2.386 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_4/O
                         net (fo=2, routed)           0.495     2.880    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y18         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.882     2.101    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y18         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.190     1.911    
                         clock uncertainty            0.269     2.180    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.476    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.231ns (16.955%)  route 1.131ns (83.045%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.568     1.540    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X11Y83         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=32, routed)          0.376     2.057    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X15Y85         LUT4 (Prop_lut4_I0_O)        0.045     2.102 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         0.226     2.328    Readout_Dout_Inst/Out_Token_All
    SLICE_X13Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.373 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_1/O
                         net (fo=2, routed)           0.529     2.902    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y18         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.882     2.101    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y18         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.190     1.911    
                         clock uncertainty            0.269     2.180    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.476    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Fifo_Wr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.321ns (27.532%)  route 0.845ns (72.468%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.569     1.541    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X15Y84         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Fifo_Wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.141     1.682 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Fifo_Wr_reg/Q
                         net (fo=1, routed)           0.157     1.839    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Wr_reg_1
    SLICE_X15Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.884 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Wr_INST_0_i_1/O
                         net (fo=1, routed)           0.103     1.987    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Wr_INST_0_i_1_n_1
    SLICE_X15Y85         LUT6 (Prop_lut6_I4_O)        0.045     2.032 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Wr_INST_0/O
                         net (fo=1, routed)           0.361     2.393    Readout_Dout_Inst/Out_Fifo_Wr
    SLICE_X10Y89         LUT3 (Prop_lut3_I0_O)        0.045     2.438 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_17/O
                         net (fo=4, routed)           0.224     2.662    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X10Y92         LUT5 (Prop_lut5_I3_O)        0.045     2.707 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.000     2.707    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_1
    SLICE_X10Y92         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X10Y92         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.190     1.871    
                         clock uncertainty            0.269     2.141    
    SLICE_X10Y92         FDPE (Hold_fdpe_C_D)         0.120     2.261    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.231ns (16.670%)  route 1.155ns (83.330%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.566     1.538    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X29Y84         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[7]/Q
                         net (fo=1, routed)           0.347     2.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din_reg[15]_0[6]
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.045     2.071 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[7]_INST_0/O
                         net (fo=1, routed)           0.433     2.504    Readout_Dout_Inst/Out_Fifo_Din[7]
    SLICE_X12Y88         LUT3 (Prop_lut3_I0_O)        0.045     2.549 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_2/O
                         net (fo=2, routed)           0.375     2.924    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y17         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.880     2.099    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y17         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.190     1.909    
                         clock uncertainty            0.269     2.178    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.474    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.231ns (16.134%)  route 1.201ns (83.866%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.563     1.535    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y81         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDCE (Prop_fdce_C_Q)         0.141     1.676 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[2]/Q
                         net (fo=1, routed)           0.380     2.056    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din_reg[15]_0[1]
    SLICE_X14Y82         LUT6 (Prop_lut6_I5_O)        0.045     2.101 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[2]_INST_0/O
                         net (fo=1, routed)           0.350     2.452    Readout_Dout_Inst/Out_Fifo_Din[2]
    SLICE_X12Y87         LUT3 (Prop_lut3_I0_O)        0.045     2.497 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_7/O
                         net (fo=2, routed)           0.470     2.967    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[0]
    RAMB36_X0Y17         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.880     2.099    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y17         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.190     1.909    
                         clock uncertainty            0.269     2.178    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.474    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.231ns (15.996%)  route 1.213ns (84.004%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.566     1.538    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X29Y84         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[7]/Q
                         net (fo=1, routed)           0.347     2.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din_reg[15]_0[6]
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.045     2.071 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[7]_INST_0/O
                         net (fo=1, routed)           0.433     2.504    Readout_Dout_Inst/Out_Fifo_Din[7]
    SLICE_X12Y88         LUT3 (Prop_lut3_I0_O)        0.045     2.549 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_2/O
                         net (fo=2, routed)           0.433     2.982    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y18         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.882     2.101    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y18         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.190     1.911    
                         clock uncertainty            0.269     2.180    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.476    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.231ns (15.944%)  route 1.218ns (84.056%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.565     1.537    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X29Y83         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDCE (Prop_fdce_C_Q)         0.141     1.678 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[3]/Q
                         net (fo=1, routed)           0.396     2.074    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din_reg[15]_0[2]
    SLICE_X15Y83         LUT6 (Prop_lut6_I5_O)        0.045     2.119 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[3]_INST_0/O
                         net (fo=1, routed)           0.295     2.414    Readout_Dout_Inst/Out_Fifo_Din[3]
    SLICE_X15Y88         LUT3 (Prop_lut3_I0_O)        0.045     2.459 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_6/O
                         net (fo=2, routed)           0.527     2.986    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y17         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.880     2.099    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y17         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.190     1.909    
                         clock uncertainty            0.269     2.178    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.474    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.231ns (15.820%)  route 1.229ns (84.180%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.565     1.537    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X29Y83         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDCE (Prop_fdce_C_Q)         0.141     1.678 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[6]/Q
                         net (fo=1, routed)           0.376     2.054    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din_reg[15]_0[5]
    SLICE_X15Y83         LUT6 (Prop_lut6_I5_O)        0.045     2.099 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[6]_INST_0/O
                         net (fo=1, routed)           0.483     2.582    Readout_Dout_Inst/Out_Fifo_Din[6]
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.045     2.627 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_3/O
                         net (fo=2, routed)           0.370     2.997    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y18         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.882     2.101    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y18         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.190     1.911    
                         clock uncertainty            0.269     2.180    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.476    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.521    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_In
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        5.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/FSM_sequential_State_Fifo_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.017ns  (logic 0.538ns (7.667%)  route 6.479ns (92.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 104.367 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.479    99.038    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_N
    SLICE_X28Y66         LUT5 (Prop_lut5_I0_O)        0.105    99.143 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3//FSM_sequential_State_Fifo[1]_i_1/O
                         net (fo=1, routed)           0.000    99.143    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3//FSM_sequential_State_Fifo[1]_i_1_n_1
    SLICE_X28Y66         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/FSM_sequential_State_Fifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.267   104.367    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Clk_10MHz
    SLICE_X28Y66         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/FSM_sequential_State_Fifo_reg[1]/C
                         clock pessimism              0.159   104.527    
                         clock uncertainty           -0.358   104.169    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)        0.030   104.199    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/FSM_sequential_State_Fifo_reg[1]
  -------------------------------------------------------------------
                         required time                        104.199    
                         arrival time                         -99.143    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.034ns  (logic 0.538ns (7.648%)  route 6.496ns (92.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 104.369 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.496    99.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X14Y80         LUT6 (Prop_lut6_I4_O)        0.105    99.160 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[5]_i_1__0/O
                         net (fo=1, routed)           0.000    99.160    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[5]_i_1__0_n_1
    SLICE_X14Y80         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.269   104.369    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X14Y80         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[5]/C
                         clock pessimism              0.159   104.529    
                         clock uncertainty           -0.358   104.171    
    SLICE_X14Y80         FDCE (Setup_fdce_C_D)        0.072   104.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[5]
  -------------------------------------------------------------------
                         required time                        104.243    
                         arrival time                         -99.160    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.908ns  (logic 0.829ns (12.000%)  route 6.079ns (88.000%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 104.438 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 f  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         5.839    98.398    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_N
    SLICE_X6Y82          LUT2 (Prop_lut2_I1_O)        0.128    98.526 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State[2]_i_4__1/O
                         net (fo=2, routed)           0.240    98.766    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State[2]_i_4__1_n_1
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.268    99.034 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State[0]_i_1__2/O
                         net (fo=1, routed)           0.000    99.034    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State[0]_i_1__2_n_1
    SLICE_X7Y82          FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.338   104.438    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X7Y82          FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State_reg[0]/C
                         clock pessimism              0.159   104.598    
                         clock uncertainty           -0.358   104.240    
    SLICE_X7Y82          FDPE (Setup_fdpe_C_D)        0.030   104.270    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State_reg[0]
  -------------------------------------------------------------------
                         required time                        104.270    
                         arrival time                         -99.034    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.831ns  (logic 0.538ns (7.876%)  route 6.293ns (92.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 104.369 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.293    98.852    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X15Y80         LUT6 (Prop_lut6_I2_O)        0.105    98.957 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[4]_i_1__0/O
                         net (fo=1, routed)           0.000    98.957    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[4]_i_1__0_n_1
    SLICE_X15Y80         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.269   104.369    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X15Y80         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[4]/C
                         clock pessimism              0.159   104.529    
                         clock uncertainty           -0.358   104.171    
    SLICE_X15Y80         FDCE (Setup_fdce_C_D)        0.030   104.201    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[4]
  -------------------------------------------------------------------
                         required time                        104.201    
                         arrival time                         -98.957    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.898ns  (logic 0.829ns (12.017%)  route 6.069ns (87.983%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 104.438 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         5.839    98.398    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_N
    SLICE_X6Y82          LUT2 (Prop_lut2_I1_O)        0.128    98.526 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State[2]_i_4__1/O
                         net (fo=2, routed)           0.230    98.756    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State[2]_i_4__1_n_1
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.268    99.024 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State[2]_i_1__2/O
                         net (fo=1, routed)           0.000    99.024    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State[2]_i_1__2_n_1
    SLICE_X6Y82          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.338   104.438    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X6Y82          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State_reg[2]/C
                         clock pessimism              0.159   104.598    
                         clock uncertainty           -0.358   104.240    
    SLICE_X6Y82          FDCE (Setup_fdce_C_D)        0.072   104.312    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State_reg[2]
  -------------------------------------------------------------------
                         required time                        104.312    
                         arrival time                         -99.024    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_sequential_State_Fifo_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.704ns  (logic 0.538ns (8.025%)  route 6.166ns (91.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 104.366 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.166    98.725    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X15Y78         LUT5 (Prop_lut5_I4_O)        0.105    98.830 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2//FSM_sequential_State_Fifo[0]_i_1/O
                         net (fo=1, routed)           0.000    98.830    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2//FSM_sequential_State_Fifo[0]_i_1_n_1
    SLICE_X15Y78         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_sequential_State_Fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.266   104.366    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X15Y78         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_sequential_State_Fifo_reg[0]/C
                         clock pessimism              0.159   104.526    
                         clock uncertainty           -0.358   104.168    
    SLICE_X15Y78         FDCE (Setup_fdce_C_D)        0.030   104.198    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_sequential_State_Fifo_reg[0]
  -------------------------------------------------------------------
                         required time                        104.198    
                         arrival time                         -98.830    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_sequential_State_Fifo_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.755ns  (logic 0.538ns (7.964%)  route 6.217ns (92.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 104.441 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.217    98.776    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_N
    SLICE_X0Y84          LUT5 (Prop_lut5_I0_O)        0.105    98.881 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4//FSM_sequential_State_Fifo[1]_i_1/O
                         net (fo=1, routed)           0.000    98.881    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4//FSM_sequential_State_Fifo[1]_i_1_n_1
    SLICE_X0Y84          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_sequential_State_Fifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.341   104.441    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X0Y84          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_sequential_State_Fifo_reg[1]/C
                         clock pessimism              0.159   104.601    
                         clock uncertainty           -0.358   104.243    
    SLICE_X0Y84          FDCE (Setup_fdce_C_D)        0.030   104.273    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_sequential_State_Fifo_reg[1]
  -------------------------------------------------------------------
                         required time                        104.273    
                         arrival time                         -98.881    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_sequential_State_Fifo_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.391ns  (logic 0.538ns (8.418%)  route 5.853ns (91.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 104.437 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         5.853    98.412    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_N
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.105    98.517 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4//FSM_sequential_State_Fifo[0]_i_1/O
                         net (fo=1, routed)           0.000    98.517    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4//FSM_sequential_State_Fifo[0]_i_1_n_1
    SLICE_X7Y81          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_sequential_State_Fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.337   104.437    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X7Y81          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_sequential_State_Fifo_reg[0]/C
                         clock pessimism              0.159   104.597    
                         clock uncertainty           -0.358   104.239    
    SLICE_X7Y81          FDCE (Setup_fdce_C_D)        0.030   104.269    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_sequential_State_Fifo_reg[0]
  -------------------------------------------------------------------
                         required time                        104.269    
                         arrival time                         -98.517    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.766ns  (logic 0.748ns (12.973%)  route 5.018ns (87.027%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 104.368 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         3.953    96.512    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X13Y81         LUT3 (Prop_lut3_I1_O)        0.105    96.617 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[7]_i_3__0/O
                         net (fo=3, routed)           0.243    96.860    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[7]_i_3__0_n_1
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.105    96.965 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[11]_i_3__0/O
                         net (fo=5, routed)           0.822    97.787    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[11]_i_3__0_n_1
    SLICE_X13Y79         LUT6 (Prop_lut6_I1_O)        0.105    97.892 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[10]_i_1__0/O
                         net (fo=1, routed)           0.000    97.892    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[10]_i_1__0_n_1
    SLICE_X13Y79         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.268   104.368    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X13Y79         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[10]/C
                         clock pessimism              0.159   104.528    
                         clock uncertainty           -0.358   104.170    
    SLICE_X13Y79         FDCE (Setup_fdce_C_D)        0.032   104.202    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[10]
  -------------------------------------------------------------------
                         required time                        104.202    
                         arrival time                         -97.892    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.635ns  (logic 0.748ns (13.275%)  route 4.887ns (86.725%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 104.369 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         3.953    96.512    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X13Y81         LUT3 (Prop_lut3_I1_O)        0.105    96.617 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[7]_i_3__0/O
                         net (fo=3, routed)           0.243    96.860    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[7]_i_3__0_n_1
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.105    96.965 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[11]_i_3__0/O
                         net (fo=5, routed)           0.691    97.656    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[11]_i_3__0_n_1
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.105    97.761 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[11]_i_1__0/O
                         net (fo=1, routed)           0.000    97.761    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[11]_i_1__0_n_1
    SLICE_X13Y80         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.269   104.369    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X13Y80         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[11]/C
                         clock pessimism              0.159   104.529    
                         clock uncertainty           -0.358   104.171    
    SLICE_X13Y80         FDCE (Setup_fdce_C_D)        0.030   104.201    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[11]
  -------------------------------------------------------------------
                         required time                        104.201    
                         arrival time                         -97.761    
  -------------------------------------------------------------------
                         slack                                  6.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.935%)  route 0.625ns (77.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.560     1.532    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X41Y113        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[43]/Q
                         net (fo=1, routed)           0.625     2.298    Read_Register_Set_Inst/Q[41]
    SLICE_X40Y113        LUT3 (Prop_lut3_I2_O)        0.045     2.343 r  Read_Register_Set_Inst/Shift_64_Bit[43]_i_1/O
                         net (fo=1, routed)           0.000     2.343    Read_Register_Set_Inst/Shift_64_Bit[43]_i_1_n_1
    SLICE_X40Y113        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.831     2.049    Read_Register_Set_Inst/clk_out2
    SLICE_X40Y113        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[43]/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.358     2.160    
    SLICE_X40Y113        FDCE (Hold_fdce_C_D)         0.092     2.252    Read_Register_Set_Inst/Shift_64_Bit_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.186ns (22.058%)  route 0.657ns (77.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.560     1.532    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X49Y110        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[55]/Q
                         net (fo=1, routed)           0.657     2.330    Read_Register_Set_Inst/Q[53]
    SLICE_X46Y109        LUT3 (Prop_lut3_I2_O)        0.045     2.375 r  Read_Register_Set_Inst/Shift_64_Bit[55]_i_1/O
                         net (fo=1, routed)           0.000     2.375    Read_Register_Set_Inst/Shift_64_Bit[55]_i_1_n_1
    SLICE_X46Y109        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.831     2.050    Read_Register_Set_Inst/clk_out2
    SLICE_X46Y109        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[55]/C
                         clock pessimism             -0.246     1.804    
                         clock uncertainty            0.358     2.161    
    SLICE_X46Y109        FDCE (Hold_fdce_C_D)         0.120     2.281    Read_Register_Set_Inst/Shift_64_Bit_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.884%)  route 0.627ns (77.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.560     1.532    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X43Y113        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[6]/Q
                         net (fo=1, routed)           0.627     2.300    Read_Register_Set_Inst/Q[4]
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.045     2.345 r  Read_Register_Set_Inst/Shift_64_Bit[6]_i_1/O
                         net (fo=1, routed)           0.000     2.345    Read_Register_Set_Inst/Shift_64_Bit[6]_i_1_n_1
    SLICE_X44Y113        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.828     2.047    Read_Register_Set_Inst/clk_out2
    SLICE_X44Y113        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[6]/C
                         clock pessimism             -0.246     1.801    
                         clock uncertainty            0.358     2.158    
    SLICE_X44Y113        FDCE (Hold_fdce_C_D)         0.092     2.250    Read_Register_Set_Inst/Shift_64_Bit_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.648%)  route 0.606ns (74.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.560     1.532    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X38Y113        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.164     1.696 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[20]/Q
                         net (fo=1, routed)           0.606     2.302    Read_Register_Set_Inst/Q[18]
    SLICE_X39Y113        LUT3 (Prop_lut3_I2_O)        0.045     2.347 r  Read_Register_Set_Inst/Shift_64_Bit[20]_i_1/O
                         net (fo=1, routed)           0.000     2.347    Read_Register_Set_Inst/Shift_64_Bit[20]_i_1_n_1
    SLICE_X39Y113        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.831     2.049    Read_Register_Set_Inst/clk_out2
    SLICE_X39Y113        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[20]/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.358     2.160    
    SLICE_X39Y113        FDCE (Hold_fdce_C_D)         0.092     2.252    Read_Register_Set_Inst/Shift_64_Bit_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.845%)  route 0.628ns (77.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.558     1.530    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X49Y113        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDCE (Prop_fdce_C_Q)         0.141     1.671 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[59]/Q
                         net (fo=1, routed)           0.628     2.299    Read_Register_Set_Inst/Q[57]
    SLICE_X48Y113        LUT3 (Prop_lut3_I2_O)        0.045     2.344 r  Read_Register_Set_Inst/Shift_64_Bit[59]_i_1/O
                         net (fo=1, routed)           0.000     2.344    Read_Register_Set_Inst/Shift_64_Bit[59]_i_1_n_1
    SLICE_X48Y113        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.827     2.046    Read_Register_Set_Inst/clk_out2
    SLICE_X48Y113        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[59]/C
                         clock pessimism             -0.246     1.800    
                         clock uncertainty            0.358     2.157    
    SLICE_X48Y113        FDCE (Hold_fdce_C_D)         0.091     2.248    Read_Register_Set_Inst/Shift_64_Bit_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.921%)  route 0.625ns (77.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.556     1.528    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X39Y119        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDCE (Prop_fdce_C_Q)         0.141     1.669 r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[6]/Q
                         net (fo=4, routed)           0.625     2.294    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[192][5]
    SLICE_X41Y124        LUT3 (Prop_lut3_I0_O)        0.045     2.339 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[6]_P_i_1/O
                         net (fo=1, routed)           0.000     2.339    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[6]
    SLICE_X41Y124        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.820     2.038    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X41Y124        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[6]_P/C
                         clock pessimism             -0.246     1.792    
                         clock uncertainty            0.358     2.149    
    SLICE_X41Y124        FDPE (Hold_fdpe_C_D)         0.091     2.240    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.714%)  route 0.633ns (77.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.561     1.533    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X43Y112        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.141     1.674 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[15]/Q
                         net (fo=1, routed)           0.633     2.307    Read_Register_Set_Inst/Q[13]
    SLICE_X45Y112        LUT3 (Prop_lut3_I2_O)        0.045     2.352 r  Read_Register_Set_Inst/Shift_64_Bit[15]_i_1/O
                         net (fo=1, routed)           0.000     2.352    Read_Register_Set_Inst/Shift_64_Bit[15]_i_1_n_1
    SLICE_X45Y112        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.829     2.048    Read_Register_Set_Inst/clk_out2
    SLICE_X45Y112        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[15]/C
                         clock pessimism             -0.246     1.802    
                         clock uncertainty            0.358     2.159    
    SLICE_X45Y112        FDCE (Hold_fdce_C_D)         0.092     2.251    Read_Register_Set_Inst/Shift_64_Bit_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.434%)  route 0.643ns (77.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.560     1.532    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X41Y113        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[18]/Q
                         net (fo=1, routed)           0.643     2.316    Read_Register_Set_Inst/Q[16]
    SLICE_X40Y113        LUT3 (Prop_lut3_I2_O)        0.045     2.361 r  Read_Register_Set_Inst/Shift_64_Bit[18]_i_1/O
                         net (fo=1, routed)           0.000     2.361    Read_Register_Set_Inst/Shift_64_Bit[18]_i_1_n_1
    SLICE_X40Y113        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.831     2.049    Read_Register_Set_Inst/clk_out2
    SLICE_X40Y113        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[18]/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.358     2.160    
    SLICE_X40Y113        FDCE (Hold_fdce_C_D)         0.092     2.252    Read_Register_Set_Inst/Shift_64_Bit_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.186ns (22.461%)  route 0.642ns (77.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.560     1.532    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X39Y114        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[13]/Q
                         net (fo=1, routed)           0.642     2.315    Read_Register_Set_Inst/Q[11]
    SLICE_X41Y114        LUT3 (Prop_lut3_I2_O)        0.045     2.360 r  Read_Register_Set_Inst/Shift_64_Bit[13]_i_1/O
                         net (fo=1, routed)           0.000     2.360    Read_Register_Set_Inst/Shift_64_Bit[13]_i_1_n_1
    SLICE_X41Y114        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.831     2.049    Read_Register_Set_Inst/clk_out2
    SLICE_X41Y114        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[13]/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.358     2.160    
    SLICE_X41Y114        FDCE (Hold_fdce_C_D)         0.091     2.251    Read_Register_Set_Inst/Shift_64_Bit_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.226ns (27.290%)  route 0.602ns (72.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.562     1.534    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X41Y111        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.128     1.662 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[35]/Q
                         net (fo=1, routed)           0.602     2.264    Read_Register_Set_Inst/Q[33]
    SLICE_X41Y112        LUT3 (Prop_lut3_I2_O)        0.098     2.362 r  Read_Register_Set_Inst/Shift_64_Bit[35]_i_1/O
                         net (fo=1, routed)           0.000     2.362    Read_Register_Set_Inst/Shift_64_Bit[35]_i_1_n_1
    SLICE_X41Y112        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.832     2.050    Read_Register_Set_Inst/clk_out2
    SLICE_X41Y112        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[35]/C
                         clock pessimism             -0.246     1.804    
                         clock uncertainty            0.358     2.161    
    SLICE_X41Y112        FDCE (Hold_fdce_C_D)         0.092     2.253    Read_Register_Set_Inst/Shift_64_Bit_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_In
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack        5.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoRead_inst/FSM_sequential_presentstate_reg[0]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 0.538ns (8.204%)  route 6.020ns (91.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 16.944 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825     6.884    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105     6.989 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         4.194    11.184    USB_Con_Inst/SlaveFifoRead_inst/Rst_n_Delay2_reg_rep__4_0
    SLICE_X1Y88          FDCE                                         f  USB_Con_Inst/SlaveFifoRead_inst/FSM_sequential_presentstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.344    16.944    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X1Y88          FDCE                                         r  USB_Con_Inst/SlaveFifoRead_inst/FSM_sequential_presentstate_reg[0]/C
                         clock pessimism              0.159    17.104    
                         clock uncertainty           -0.035    17.068    
    SLICE_X1Y88          FDCE (Recov_fdce_C_CLR)     -0.331    16.737    USB_Con_Inst/SlaveFifoRead_inst/FSM_sequential_presentstate_reg[0]
  -------------------------------------------------------------------
                         required time                         16.737    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[0]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.538ns (8.358%)  route 5.899ns (91.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 16.943 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825     6.884    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105     6.989 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         4.073    11.063    USB_Con_Inst/SlaveFifoWrite_inst/Rst_n_Delay2_reg_rep__4_0
    SLICE_X1Y86          FDCE                                         f  USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.343    16.943    USB_Con_Inst/SlaveFifoWrite_inst/Clk_Out_2_All
    SLICE_X1Y86          FDCE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[0]/C
                         clock pessimism              0.159    17.103    
                         clock uncertainty           -0.035    17.067    
    SLICE_X1Y86          FDCE (Recov_fdce_C_CLR)     -0.331    16.736    USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[0]
  -------------------------------------------------------------------
                         required time                         16.736    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[1]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.538ns (8.358%)  route 5.899ns (91.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 16.943 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825     6.884    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105     6.989 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         4.073    11.063    USB_Con_Inst/SlaveFifoWrite_inst/Rst_n_Delay2_reg_rep__4_0
    SLICE_X1Y86          FDCE                                         f  USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.343    16.943    USB_Con_Inst/SlaveFifoWrite_inst/Clk_Out_2_All
    SLICE_X1Y86          FDCE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[1]/C
                         clock pessimism              0.159    17.103    
                         clock uncertainty           -0.035    17.067    
    SLICE_X1Y86          FDCE (Recov_fdce_C_CLR)     -0.331    16.736    USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[1]
  -------------------------------------------------------------------
                         required time                         16.736    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[2]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.538ns (8.358%)  route 5.899ns (91.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 16.943 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825     6.884    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105     6.989 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         4.073    11.063    USB_Con_Inst/SlaveFifoWrite_inst/Rst_n_Delay2_reg_rep__4_0
    SLICE_X1Y86          FDCE                                         f  USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.343    16.943    USB_Con_Inst/SlaveFifoWrite_inst/Clk_Out_2_All
    SLICE_X1Y86          FDCE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[2]/C
                         clock pessimism              0.159    17.103    
                         clock uncertainty           -0.035    17.067    
    SLICE_X1Y86          FDCE (Recov_fdce_C_CLR)     -0.331    16.736    USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[2]
  -------------------------------------------------------------------
                         required time                         16.736    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoRead_inst/FSM_sequential_presentstate_reg[1]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 0.538ns (8.374%)  route 5.886ns (91.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 16.944 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825     6.884    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105     6.989 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         4.061    11.050    USB_Con_Inst/SlaveFifoRead_inst/Rst_n_Delay2_reg_rep__4_0
    SLICE_X3Y88          FDCE                                         f  USB_Con_Inst/SlaveFifoRead_inst/FSM_sequential_presentstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.344    16.944    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X3Y88          FDCE                                         r  USB_Con_Inst/SlaveFifoRead_inst/FSM_sequential_presentstate_reg[1]/C
                         clock pessimism              0.159    17.104    
                         clock uncertainty           -0.035    17.068    
    SLICE_X3Y88          FDCE (Recov_fdce_C_CLR)     -0.331    16.737    USB_Con_Inst/SlaveFifoRead_inst/FSM_sequential_presentstate_reg[1]
  -------------------------------------------------------------------
                         required time                         16.737    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoRead_inst/FSM_sequential_presentstate_reg[2]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 0.538ns (8.374%)  route 5.886ns (91.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 16.944 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825     6.884    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105     6.989 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         4.061    11.050    USB_Con_Inst/SlaveFifoRead_inst/Rst_n_Delay2_reg_rep__4_0
    SLICE_X3Y88          FDCE                                         f  USB_Con_Inst/SlaveFifoRead_inst/FSM_sequential_presentstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.344    16.944    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X3Y88          FDCE                                         r  USB_Con_Inst/SlaveFifoRead_inst/FSM_sequential_presentstate_reg[2]/C
                         clock pessimism              0.159    17.104    
                         clock uncertainty           -0.035    17.068    
    SLICE_X3Y88          FDCE (Recov_fdce_C_CLR)     -0.331    16.737    USB_Con_Inst/SlaveFifoRead_inst/FSM_sequential_presentstate_reg[2]
  -------------------------------------------------------------------
                         required time                         16.737    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[31]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.538ns (9.283%)  route 5.257ns (90.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 16.854 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y105        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=121, routed)         2.751     7.810    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X63Y115        LUT1 (Prop_lut1_I0_O)        0.105     7.915 f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1150]_i_2/O
                         net (fo=125, routed)         2.506    10.421    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X45Y108        FDCE                                         f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.253    16.854    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X45Y108        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[31]/C
                         clock pessimism              0.225    17.079    
                         clock uncertainty           -0.035    17.044    
    SLICE_X45Y108        FDCE (Recov_fdce_C_CLR)     -0.331    16.713    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[31]
  -------------------------------------------------------------------
                         required time                         16.713    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[39]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.538ns (9.283%)  route 5.257ns (90.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 16.854 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y105        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=121, routed)         2.751     7.810    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X63Y115        LUT1 (Prop_lut1_I0_O)        0.105     7.915 f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1150]_i_2/O
                         net (fo=125, routed)         2.506    10.421    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X45Y108        FDCE                                         f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.253    16.854    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X45Y108        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[39]/C
                         clock pessimism              0.225    17.079    
                         clock uncertainty           -0.035    17.044    
    SLICE_X45Y108        FDCE (Recov_fdce_C_CLR)     -0.331    16.713    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[39]
  -------------------------------------------------------------------
                         required time                         16.713    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[102]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 0.538ns (9.443%)  route 5.159ns (90.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 16.851 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=121, routed)         2.652     7.711    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X53Y132        LUT1 (Prop_lut1_I0_O)        0.105     7.816 f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1149]_i_2/O
                         net (fo=125, routed)         2.507    10.323    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__0_0
    SLICE_X62Y102        FDCE                                         f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.250    16.851    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X62Y102        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[102]/C
                         clock pessimism              0.166    17.017    
                         clock uncertainty           -0.035    16.981    
    SLICE_X62Y102        FDCE (Recov_fdce_C_CLR)     -0.258    16.723    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[102]
  -------------------------------------------------------------------
                         required time                         16.723    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[110]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 0.538ns (9.443%)  route 5.159ns (90.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 16.851 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.059 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=121, routed)         2.652     7.711    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X53Y132        LUT1 (Prop_lut1_I0_O)        0.105     7.816 f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1149]_i_2/O
                         net (fo=125, routed)         2.507    10.323    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__0_0
    SLICE_X62Y102        FDCE                                         f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[110]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=2584, routed)        1.250    16.851    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X62Y102        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[110]/C
                         clock pessimism              0.166    17.017    
                         clock uncertainty           -0.035    16.981    
    SLICE_X62Y102        FDCE (Recov_fdce_C_CLR)     -0.258    16.723    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[110]
  -------------------------------------------------------------------
                         required time                         16.723    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  6.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.166%)  route 0.272ns (65.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.557     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X51Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.272     1.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X56Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.825     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X56Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.251     1.792    
    SLICE_X56Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.166%)  route 0.272ns (65.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.557     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X51Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.272     1.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X56Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.825     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X56Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.251     1.792    
    SLICE_X56Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.166%)  route 0.272ns (65.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.557     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X51Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.272     1.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X56Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.825     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X56Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.251     1.792    
    SLICE_X56Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.189%)  route 0.260ns (64.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.557     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X51Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.260     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X55Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.824     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.251     1.791    
    SLICE_X55Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.189%)  route 0.260ns (64.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.557     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X51Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.260     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X55Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.824     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.251     1.791    
    SLICE_X55Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.189%)  route 0.260ns (64.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.557     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X51Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.260     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X55Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.824     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.251     1.791    
    SLICE_X55Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.678%)  route 0.351ns (71.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.557     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X51Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.351     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X56Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.824     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X56Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.251     1.791    
    SLICE_X56Y68         FDCE (Remov_fdce_C_CLR)     -0.067     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.678%)  route 0.351ns (71.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.557     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X51Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.351     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X56Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.824     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X56Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.251     1.791    
    SLICE_X56Y68         FDCE (Remov_fdce_C_CLR)     -0.067     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.678%)  route 0.351ns (71.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.557     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X51Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.351     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X56Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.824     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X56Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.251     1.791    
    SLICE_X56Y68         FDCE (Remov_fdce_C_CLR)     -0.067     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.709%)  route 0.334ns (70.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.557     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X51Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.334     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X55Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.823     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.251     1.790    
    SLICE_X55Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_In
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        5.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_En_reg/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.180ns  (logic 0.538ns (8.706%)  route 5.642ns (91.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 29.376 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    17.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825    19.384    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105    19.489 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         3.816    23.306    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X10Y89         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.276    29.376    Readout_Dout_Inst/clk_out1
    SLICE_X10Y89         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                         clock pessimism              0.159    29.536    
                         clock uncertainty           -0.327    29.208    
    SLICE_X10Y89         FDCE (Recov_fdce_C_CLR)     -0.258    28.950    Readout_Dout_Inst/Sig_Parallel_Data_En_reg
  -------------------------------------------------------------------
                         required time                         28.950    
                         arrival time                         -23.306    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.100ns  (logic 0.538ns (8.819%)  route 5.562ns (91.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 29.376 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    17.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825    19.384    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105    19.489 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         3.737    23.226    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X13Y89         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.276    29.376    Readout_Dout_Inst/clk_out1
    SLICE_X13Y89         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[10]/C
                         clock pessimism              0.159    29.536    
                         clock uncertainty           -0.327    29.208    
    SLICE_X13Y89         FDCE (Recov_fdce_C_CLR)     -0.331    28.877    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[10]
  -------------------------------------------------------------------
                         required time                         28.877    
                         arrival time                         -23.226    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.100ns  (logic 0.538ns (8.819%)  route 5.562ns (91.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 29.376 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    17.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825    19.384    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105    19.489 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         3.737    23.226    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X13Y89         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.276    29.376    Readout_Dout_Inst/clk_out1
    SLICE_X13Y89         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[3]/C
                         clock pessimism              0.159    29.536    
                         clock uncertainty           -0.327    29.208    
    SLICE_X13Y89         FDCE (Recov_fdce_C_CLR)     -0.331    28.877    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[3]
  -------------------------------------------------------------------
                         required time                         28.877    
                         arrival time                         -23.226    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.100ns  (logic 0.538ns (8.819%)  route 5.562ns (91.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 29.376 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    17.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825    19.384    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105    19.489 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         3.737    23.226    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X13Y89         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.276    29.376    Readout_Dout_Inst/clk_out1
    SLICE_X13Y89         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[7]/C
                         clock pessimism              0.159    29.536    
                         clock uncertainty           -0.327    29.208    
    SLICE_X13Y89         FDCE (Recov_fdce_C_CLR)     -0.331    28.877    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[7]
  -------------------------------------------------------------------
                         required time                         28.877    
                         arrival time                         -23.226    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.100ns  (logic 0.538ns (8.819%)  route 5.562ns (91.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 29.376 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    17.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825    19.384    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105    19.489 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         3.737    23.226    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X13Y89         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.276    29.376    Readout_Dout_Inst/clk_out1
    SLICE_X13Y89         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[7]/C
                         clock pessimism              0.159    29.536    
                         clock uncertainty           -0.327    29.208    
    SLICE_X13Y89         FDCE (Recov_fdce_C_CLR)     -0.331    28.877    Readout_Dout_Inst/Sig_Parallel_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         28.877    
                         arrival time                         -23.226    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.065ns  (logic 0.538ns (8.870%)  route 5.527ns (91.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 29.375 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    17.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825    19.384    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105    19.489 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         3.702    23.191    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X11Y87         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.275    29.375    Readout_Dout_Inst/clk_out1
    SLICE_X11Y87         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[14]/C
                         clock pessimism              0.159    29.535    
                         clock uncertainty           -0.327    29.207    
    SLICE_X11Y87         FDCE (Recov_fdce_C_CLR)     -0.331    28.876    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[14]
  -------------------------------------------------------------------
                         required time                         28.876    
                         arrival time                         -23.191    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Slow_Cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.065ns  (logic 0.538ns (8.870%)  route 5.527ns (91.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 29.375 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    17.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825    19.384    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105    19.489 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         3.702    23.191    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X11Y87         FDCE                                         f  Readout_Dout_Inst/Slow_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.275    29.375    Readout_Dout_Inst/clk_out1
    SLICE_X11Y87         FDCE                                         r  Readout_Dout_Inst/Slow_Cnt_reg[0]/C
                         clock pessimism              0.159    29.535    
                         clock uncertainty           -0.327    29.207    
    SLICE_X11Y87         FDCE (Recov_fdce_C_CLR)     -0.331    28.876    Readout_Dout_Inst/Slow_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         28.876    
                         arrival time                         -23.191    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Slow_Cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.065ns  (logic 0.538ns (8.870%)  route 5.527ns (91.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 29.375 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    17.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825    19.384    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105    19.489 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         3.702    23.191    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X11Y87         FDCE                                         f  Readout_Dout_Inst/Slow_Cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.275    29.375    Readout_Dout_Inst/clk_out1
    SLICE_X11Y87         FDCE                                         r  Readout_Dout_Inst/Slow_Cnt_reg[1]/C
                         clock pessimism              0.159    29.535    
                         clock uncertainty           -0.327    29.207    
    SLICE_X11Y87         FDCE (Recov_fdce_C_CLR)     -0.331    28.876    Readout_Dout_Inst/Slow_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         28.876    
                         arrival time                         -23.191    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.057ns  (logic 0.538ns (8.882%)  route 5.519ns (91.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 29.374 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    17.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825    19.384    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105    19.489 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         3.694    23.183    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X11Y86         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.274    29.374    Readout_Dout_Inst/clk_out1
    SLICE_X11Y86         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[14]/C
                         clock pessimism              0.159    29.534    
                         clock uncertainty           -0.327    29.206    
    SLICE_X11Y86         FDCE (Recov_fdce_C_CLR)     -0.331    28.875    Readout_Dout_Inst/Sig_Parallel_Data_reg[14]
  -------------------------------------------------------------------
                         required time                         28.875    
                         arrival time                         -23.183    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.100ns  (logic 0.538ns (8.819%)  route 5.562ns (91.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 29.376 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    17.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         1.825    19.384    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.105    19.489 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         3.737    23.226    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X12Y89         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.276    29.376    Readout_Dout_Inst/clk_out1
    SLICE_X12Y89         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[6]/C
                         clock pessimism              0.159    29.536    
                         clock uncertainty           -0.327    29.208    
    SLICE_X12Y89         FDCE (Recov_fdce_C_CLR)     -0.258    28.950    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[6]
  -------------------------------------------------------------------
                         required time                         28.950    
                         arrival time                         -23.226    
  -------------------------------------------------------------------
                         slack                                  5.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.201ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Dout_Reg_Delay_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.209ns (7.639%)  route 2.527ns (92.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.564     1.536    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.700 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         0.897     2.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.629     4.272    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X12Y92         FDPE                                         f  Readout_Dout_Inst/Dout_Reg_Delay_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Readout_Dout_Inst/clk_out1
    SLICE_X12Y92         FDPE                                         r  Readout_Dout_Inst/Dout_Reg_Delay_reg/C
                         clock pessimism             -0.246     1.815    
                         clock uncertainty            0.327     2.142    
    SLICE_X12Y92         FDPE (Remov_fdpe_C_PRE)     -0.071     2.071    Readout_Dout_Inst/Dout_Reg_Delay_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Dout_Reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.209ns (7.639%)  route 2.527ns (92.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.564     1.536    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.700 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         0.897     2.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.629     4.272    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X12Y92         FDPE                                         f  Readout_Dout_Inst/Dout_Reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Readout_Dout_Inst/clk_out1
    SLICE_X12Y92         FDPE                                         r  Readout_Dout_Inst/Dout_Reg_reg/C
                         clock pessimism             -0.246     1.815    
                         clock uncertainty            0.327     2.142    
    SLICE_X12Y92         FDPE (Remov_fdpe_C_PRE)     -0.071     2.071    Readout_Dout_Inst/Dout_Reg_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.225ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Transmitonb_Reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.209ns (7.639%)  route 2.527ns (92.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.564     1.536    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.700 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         0.897     2.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.629     4.272    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X13Y92         FDPE                                         f  Readout_Dout_Inst/Transmitonb_Reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Readout_Dout_Inst/clk_out1
    SLICE_X13Y92         FDPE                                         r  Readout_Dout_Inst/Transmitonb_Reg_reg/C
                         clock pessimism             -0.246     1.815    
                         clock uncertainty            0.327     2.142    
    SLICE_X13Y92         FDPE (Remov_fdpe_C_PRE)     -0.095     2.047    Readout_Dout_Inst/Transmitonb_Reg_reg
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.233ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.209ns (7.543%)  route 2.562ns (92.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.564     1.536    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.700 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         0.897     2.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.664     4.307    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X14Y88         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.842     2.060    Readout_Dout_Inst/clk_out1
    SLICE_X14Y88         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[2]/C
                         clock pessimism             -0.246     1.814    
                         clock uncertainty            0.327     2.141    
    SLICE_X14Y88         FDCE (Remov_fdce_C_CLR)     -0.067     2.074    Readout_Dout_Inst/Sig_Parallel_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.233ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.209ns (7.543%)  route 2.562ns (92.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.564     1.536    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.700 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         0.897     2.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.664     4.307    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X14Y88         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.842     2.060    Readout_Dout_Inst/clk_out1
    SLICE_X14Y88         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[3]/C
                         clock pessimism             -0.246     1.814    
                         clock uncertainty            0.327     2.141    
    SLICE_X14Y88         FDCE (Remov_fdce_C_CLR)     -0.067     2.074    Readout_Dout_Inst/Sig_Parallel_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.239ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.209ns (7.531%)  route 2.566ns (92.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.564     1.536    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.700 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         0.897     2.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.669     4.311    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X12Y87         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.840     2.058    Readout_Dout_Inst/clk_out1
    SLICE_X12Y87         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[13]/C
                         clock pessimism             -0.246     1.812    
                         clock uncertainty            0.327     2.139    
    SLICE_X12Y87         FDCE (Remov_fdce_C_CLR)     -0.067     2.072    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           4.311    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.239ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.209ns (7.531%)  route 2.566ns (92.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.564     1.536    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.700 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         0.897     2.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.669     4.311    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X12Y87         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.840     2.058    Readout_Dout_Inst/clk_out1
    SLICE_X12Y87         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[13]/C
                         clock pessimism             -0.246     1.812    
                         clock uncertainty            0.327     2.139    
    SLICE_X12Y87         FDCE (Remov_fdce_C_CLR)     -0.067     2.072    Readout_Dout_Inst/Sig_Parallel_Data_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           4.311    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.258ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.209ns (7.543%)  route 2.562ns (92.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.564     1.536    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.700 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         0.897     2.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.664     4.307    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X15Y88         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.842     2.060    Readout_Dout_Inst/clk_out1
    SLICE_X15Y88         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[10]/C
                         clock pessimism             -0.246     1.814    
                         clock uncertainty            0.327     2.141    
    SLICE_X15Y88         FDCE (Remov_fdce_C_CLR)     -0.092     2.049    Readout_Dout_Inst/Sig_Parallel_Data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.278ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.209ns (7.418%)  route 2.608ns (92.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.564     1.536    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.700 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         0.897     2.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.711     4.353    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X12Y90         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Readout_Dout_Inst/clk_out1
    SLICE_X12Y90         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[12]/C
                         clock pessimism             -0.246     1.815    
                         clock uncertainty            0.327     2.142    
    SLICE_X12Y90         FDCE (Remov_fdce_C_CLR)     -0.067     2.075    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           4.353    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.278ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.209ns (7.418%)  route 2.608ns (92.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.564     1.536    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.700 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         0.897     2.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  Readout_Dout_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.711     4.353    Readout_Dout_Inst/Cnt_Receive_reg[2]_0
    SLICE_X12Y90         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Readout_Dout_Inst/clk_out1
    SLICE_X12Y90         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[4]/C
                         clock pessimism             -0.246     1.815    
                         clock uncertainty            0.327     2.142    
    SLICE_X12Y90         FDCE (Remov_fdce_C_CLR)     -0.067     2.075    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           4.353    
  -------------------------------------------------------------------
                         slack                                  2.278    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       22.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.324ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.379ns (16.855%)  route 1.870ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 29.443 - 25.000 ) 
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.387     4.647    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.379     5.026 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.870     6.895    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X7Y89          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.343    29.443    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X7Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.225    29.669    
                         clock uncertainty           -0.119    29.550    
    SLICE_X7Y89          FDCE (Recov_fdce_C_CLR)     -0.331    29.219    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         29.219    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                 22.324    

Slack (MET) :             22.324ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.379ns (16.855%)  route 1.870ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 29.443 - 25.000 ) 
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.387     4.647    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.379     5.026 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.870     6.895    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X7Y89          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.343    29.443    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X7Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.225    29.669    
                         clock uncertainty           -0.119    29.550    
    SLICE_X7Y89          FDCE (Recov_fdce_C_CLR)     -0.331    29.219    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         29.219    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                 22.324    

Slack (MET) :             22.324ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.379ns (16.855%)  route 1.870ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 29.443 - 25.000 ) 
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.387     4.647    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.379     5.026 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.870     6.895    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X7Y89          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.343    29.443    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X7Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism              0.225    29.669    
                         clock uncertainty           -0.119    29.550    
    SLICE_X7Y89          FDCE (Recov_fdce_C_CLR)     -0.331    29.219    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         29.219    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                 22.324    

Slack (MET) :             22.324ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.379ns (16.855%)  route 1.870ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 29.443 - 25.000 ) 
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.387     4.647    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.379     5.026 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.870     6.895    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X7Y89          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.343    29.443    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X7Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.225    29.669    
                         clock uncertainty           -0.119    29.550    
    SLICE_X7Y89          FDCE (Recov_fdce_C_CLR)     -0.331    29.219    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         29.219    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                 22.324    

Slack (MET) :             22.324ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.379ns (16.855%)  route 1.870ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 29.443 - 25.000 ) 
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.387     4.647    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.379     5.026 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.870     6.895    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X7Y89          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.343    29.443    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X7Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                         clock pessimism              0.225    29.669    
                         clock uncertainty           -0.119    29.550    
    SLICE_X7Y89          FDCE (Recov_fdce_C_CLR)     -0.331    29.219    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         29.219    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                 22.324    

Slack (MET) :             22.324ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.379ns (16.855%)  route 1.870ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 29.443 - 25.000 ) 
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.387     4.647    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.379     5.026 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.870     6.895    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X7Y89          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.343    29.443    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X7Y89          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                         clock pessimism              0.225    29.669    
                         clock uncertainty           -0.119    29.550    
    SLICE_X7Y89          FDCE (Recov_fdce_C_CLR)     -0.331    29.219    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         29.219    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                 22.324    

Slack (MET) :             22.591ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.379ns (18.752%)  route 1.642ns (81.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 29.444 - 25.000 ) 
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.387     4.647    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.379     5.026 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.642     6.668    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X6Y90          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.344    29.444    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X6Y90          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.225    29.670    
                         clock uncertainty           -0.119    29.551    
    SLICE_X6Y90          FDCE (Recov_fdce_C_CLR)     -0.292    29.259    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.259    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                 22.591    

Slack (MET) :             22.591ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.379ns (18.752%)  route 1.642ns (81.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 29.444 - 25.000 ) 
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.387     4.647    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.379     5.026 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.642     6.668    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X6Y90          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.344    29.444    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X6Y90          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.225    29.670    
                         clock uncertainty           -0.119    29.551    
    SLICE_X6Y90          FDCE (Recov_fdce_C_CLR)     -0.292    29.259    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.259    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                 22.591    

Slack (MET) :             22.591ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.379ns (18.752%)  route 1.642ns (81.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 29.444 - 25.000 ) 
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.387     4.647    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.379     5.026 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.642     6.668    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X6Y90          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.344    29.444    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X6Y90          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.225    29.670    
                         clock uncertainty           -0.119    29.551    
    SLICE_X6Y90          FDCE (Recov_fdce_C_CLR)     -0.292    29.259    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         29.259    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                 22.591    

Slack (MET) :             22.591ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.379ns (18.752%)  route 1.642ns (81.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 29.444 - 25.000 ) 
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.387     4.647    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.379     5.026 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.642     6.668    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X6Y90          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.344    29.444    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X6Y90          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.225    29.670    
                         clock uncertainty           -0.119    29.551    
    SLICE_X6Y90          FDCE (Recov_fdce_C_CLR)     -0.292    29.259    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         29.259    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                 22.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.358%)  route 0.145ns (50.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.573     1.545    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.686 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.145     1.831    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y92          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y92          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                         clock pessimism             -0.501     1.560    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.493    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.358%)  route 0.145ns (50.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.573     1.545    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.686 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.145     1.831    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y92          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y92          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/C
                         clock pessimism             -0.501     1.560    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.493    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.358%)  route 0.145ns (50.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.573     1.545    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.686 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.145     1.831    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y92          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y92          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism             -0.501     1.560    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.493    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.358%)  route 0.145ns (50.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.573     1.545    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.686 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.145     1.831    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y92          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y92          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                         clock pessimism             -0.501     1.560    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.493    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.358%)  route 0.145ns (50.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.573     1.545    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.686 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.145     1.831    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X9Y92          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y92          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism             -0.501     1.560    
    SLICE_X9Y92          FDCE (Remov_fdce_C_CLR)     -0.092     1.468    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.358%)  route 0.145ns (50.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.573     1.545    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.686 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.145     1.831    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X9Y92          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y92          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                         clock pessimism             -0.501     1.560    
    SLICE_X9Y92          FDCE (Remov_fdce_C_CLR)     -0.092     1.468    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.583%)  route 0.206ns (59.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.573     1.545    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.686 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.206     1.892    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y91          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y91          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.501     1.560    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.493    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.583%)  route 0.206ns (59.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.573     1.545    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.686 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.206     1.892    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y91          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y91          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism             -0.501     1.560    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.493    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.583%)  route 0.206ns (59.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.573     1.545    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.686 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.206     1.892    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y91          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y91          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism             -0.501     1.560    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.493    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.583%)  route 0.206ns (59.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.573     1.545    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y93          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.686 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.206     1.892    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y91          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.843     2.061    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y91          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism             -0.501     1.560    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.493    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.399    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_In
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        4.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[43]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.593ns  (logic 0.538ns (7.086%)  route 7.055ns (92.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 104.441 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.645    99.204    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_N
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.105    99.309 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[43]_LDC_i_2__2/O
                         net (fo=2, routed)           0.410    99.719    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[43]_LDC_i_2__2_n_1
    SLICE_X5Y86          FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[43]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.341   104.441    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X5Y86          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[43]_C/C
                         clock pessimism              0.159   104.601    
                         clock uncertainty           -0.358   104.243    
    SLICE_X5Y86          FDCE (Recov_fdce_C_CLR)     -0.331   103.912    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[43]_C
  -------------------------------------------------------------------
                         required time                        103.912    
                         arrival time                         -99.719    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.423ns  (logic 0.538ns (7.248%)  route 6.885ns (92.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 104.366 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.607    99.166    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_N
    SLICE_X29Y68         LUT3 (Prop_lut3_I2_O)        0.105    99.271 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_LDC_i_2__1/O
                         net (fo=2, routed)           0.278    99.549    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_LDC_i_2__1_n_1
    SLICE_X28Y67         FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.266   104.366    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Clk_10MHz
    SLICE_X28Y67         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_C/C
                         clock pessimism              0.159   104.526    
                         clock uncertainty           -0.358   104.168    
    SLICE_X28Y67         FDCE (Recov_fdce_C_CLR)     -0.331   103.837    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_C
  -------------------------------------------------------------------
                         required time                        103.837    
                         arrival time                         -99.549    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[22]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.368ns  (logic 0.538ns (7.302%)  route 6.830ns (92.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 104.369 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.340    98.899    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_N
    SLICE_X33Y62         LUT2 (Prop_lut2_I1_O)        0.105    99.004 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[22]_LDC_i_1__1/O
                         net (fo=2, routed)           0.490    99.494    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[22]_LDC_i_1__1_n_1
    SLICE_X33Y62         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.269   104.369    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Clk_10MHz
    SLICE_X33Y62         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[22]_P/C
                         clock pessimism              0.159   104.529    
                         clock uncertainty           -0.358   104.171    
    SLICE_X33Y62         FDPE (Recov_fdpe_C_PRE)     -0.292   103.879    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[22]_P
  -------------------------------------------------------------------
                         required time                        103.879    
                         arrival time                         -99.494    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.356ns  (logic 0.538ns (7.313%)  route 6.818ns (92.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 104.365 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.410    98.969    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_N
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.105    99.074 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_LDC_i_1__1/O
                         net (fo=2, routed)           0.409    99.482    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_LDC_i_1__1_n_1
    SLICE_X29Y68         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.265   104.365    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Clk_10MHz
    SLICE_X29Y68         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_P/C
                         clock pessimism              0.159   104.525    
                         clock uncertainty           -0.358   104.167    
    SLICE_X29Y68         FDPE (Recov_fdpe_C_PRE)     -0.292   103.875    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_P
  -------------------------------------------------------------------
                         required time                        103.875    
                         arrival time                         -99.482    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[51]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.408ns  (logic 0.538ns (7.263%)  route 6.870ns (92.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 104.435 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.422    98.981    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_N
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.105    99.086 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[51]_LDC_i_1__2/O
                         net (fo=2, routed)           0.447    99.534    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[51]_LDC_i_1__2_n_1
    SLICE_X4Y70          FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[51]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.335   104.435    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X4Y70          FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[51]_P/C
                         clock pessimism              0.159   104.595    
                         clock uncertainty           -0.358   104.237    
    SLICE_X4Y70          FDPE (Recov_fdpe_C_PRE)     -0.292   103.945    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[51]_P
  -------------------------------------------------------------------
                         required time                        103.945    
                         arrival time                         -99.534    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[42]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.261ns  (logic 0.538ns (7.410%)  route 6.723ns (92.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 104.367 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.218    98.777    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_N
    SLICE_X32Y64         LUT2 (Prop_lut2_I0_O)        0.105    98.882 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[42]_LDC_i_2__1/O
                         net (fo=2, routed)           0.505    99.387    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[42]_LDC_i_2__1_n_1
    SLICE_X32Y64         FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[42]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.267   104.367    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Clk_10MHz
    SLICE_X32Y64         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[42]_C/C
                         clock pessimism              0.159   104.527    
                         clock uncertainty           -0.358   104.169    
    SLICE_X32Y64         FDCE (Recov_fdce_C_CLR)     -0.331   103.838    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[42]_C
  -------------------------------------------------------------------
                         required time                        103.838    
                         arrival time                         -99.387    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[51]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.263ns  (logic 0.538ns (7.407%)  route 6.725ns (92.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 104.433 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.422    98.981    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_N
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.105    99.086 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[51]_LDC_i_2__2/O
                         net (fo=2, routed)           0.303    99.389    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[51]_LDC_i_2__2_n_1
    SLICE_X4Y71          FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[51]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.333   104.433    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X4Y71          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[51]_C/C
                         clock pessimism              0.159   104.593    
                         clock uncertainty           -0.358   104.235    
    SLICE_X4Y71          FDCE (Recov_fdce_C_CLR)     -0.331   103.904    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[51]_C
  -------------------------------------------------------------------
                         required time                        103.904    
                         arrival time                         -99.389    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[22]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.188ns  (logic 0.538ns (7.484%)  route 6.650ns (92.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 104.369 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.144    98.703    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_N
    SLICE_X32Y62         LUT2 (Prop_lut2_I0_O)        0.105    98.808 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[22]_LDC_i_2__1/O
                         net (fo=2, routed)           0.507    99.314    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[22]_LDC_i_2__1_n_1
    SLICE_X32Y62         FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[22]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.269   104.369    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Clk_10MHz
    SLICE_X32Y62         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[22]_C/C
                         clock pessimism              0.159   104.529    
                         clock uncertainty           -0.358   104.171    
    SLICE_X32Y62         FDCE (Recov_fdce_C_CLR)     -0.331   103.840    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[22]_C
  -------------------------------------------------------------------
                         required time                        103.840    
                         arrival time                         -99.314    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[43]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.297ns  (logic 0.538ns (7.372%)  route 6.759ns (92.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 104.443 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.241    98.800    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_N
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.105    98.905 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[43]_LDC_i_1__2/O
                         net (fo=2, routed)           0.518    99.423    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[43]_LDC_i_1__2_n_1
    SLICE_X2Y86          FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[43]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.343   104.443    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X2Y86          FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[43]_P/C
                         clock pessimism              0.159   104.603    
                         clock uncertainty           -0.358   104.245    
    SLICE_X2Y86          FDPE (Recov_fdpe_C_PRE)     -0.292   103.953    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[43]_P
  -------------------------------------------------------------------
                         required time                        103.953    
                         arrival time                         -99.423    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[28]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.282ns  (logic 0.538ns (7.388%)  route 6.744ns (92.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 104.441 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=2584, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X38Y104        FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433    92.559 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=381, routed)         6.242    98.801    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_N
    SLICE_X3Y84          LUT2 (Prop_lut2_I1_O)        0.105    98.906 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[28]_LDC_i_1__2/O
                         net (fo=2, routed)           0.501    99.408    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[28]_LDC_i_1__2_n_1
    SLICE_X3Y84          FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.341   104.441    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X3Y84          FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[28]_P/C
                         clock pessimism              0.159   104.601    
                         clock uncertainty           -0.358   104.243    
    SLICE_X3Y84          FDPE (Recov_fdpe_C_PRE)     -0.292   103.951    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[28]_P
  -------------------------------------------------------------------
                         required time                        103.951    
                         arrival time                         -99.408    
  -------------------------------------------------------------------
                         slack                                  4.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1212]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.189ns (31.947%)  route 0.403ns (68.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.558     1.530    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X49Y115        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDCE (Prop_fdce_C_Q)         0.141     1.671 f  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[60]/Q
                         net (fo=3, routed)           0.215     1.886    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1280]_C_0[59]
    SLICE_X50Y113        LUT2 (Prop_lut2_I0_O)        0.048     1.934 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1212]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.122    Prepare_Probe_Register_Inst/Out_AnaProb_Thre_Fsb_reg[60]
    SLICE_X50Y113        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1212]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.826     2.044    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X50Y113        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1212]_P/C
                         clock pessimism             -0.246     1.798    
                         clock uncertainty            0.358     2.155    
    SLICE_X50Y113        FDPE (Remov_fdpe_C_PRE)     -0.137     2.018    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1212]_P
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[50]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.226ns (35.353%)  route 0.413ns (64.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.556     1.528    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X47Y117        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDCE (Prop_fdce_C_Q)         0.128     1.656 r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[50]/Q
                         net (fo=3, routed)           0.199     1.855    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[49]
    SLICE_X48Y117        LUT2 (Prop_lut2_I0_O)        0.098     1.953 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[50]_LDC_i_2/O
                         net (fo=2, routed)           0.215     2.167    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[50]_0
    SLICE_X48Y116        FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[50]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.826     2.044    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X48Y116        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[50]_C/C
                         clock pessimism             -0.246     1.798    
                         clock uncertainty            0.358     2.155    
    SLICE_X48Y116        FDCE (Remov_fdce_C_CLR)     -0.092     2.063    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[50]_C
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1164]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.189ns (31.140%)  route 0.418ns (68.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.562     1.534    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X35Y114        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y114        FDCE (Prop_fdce_C_Q)         0.141     1.675 f  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[12]/Q
                         net (fo=3, routed)           0.248     1.923    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1280]_C_0[11]
    SLICE_X32Y112        LUT2 (Prop_lut2_I0_O)        0.048     1.971 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1164]_LDC_i_1/O
                         net (fo=2, routed)           0.170     2.141    Prepare_Probe_Register_Inst/Out_AnaProb_Thre_Fsb_reg[12]
    SLICE_X30Y112        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1164]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.833     2.052    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X30Y112        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1164]_P/C
                         clock pessimism             -0.246     1.806    
                         clock uncertainty            0.358     2.163    
    SLICE_X30Y112        FDPE (Remov_fdpe_C_PRE)     -0.133     2.030    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1164]_P
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[164]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[164]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.189ns (32.734%)  route 0.388ns (67.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.558     1.530    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X59Y114        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y114        FDCE (Prop_fdce_C_Q)         0.141     1.671 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[164]/Q
                         net (fo=3, routed)           0.260     1.931    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[163]
    SLICE_X57Y118        LUT2 (Prop_lut2_I0_O)        0.048     1.979 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[164]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.107    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[164]
    SLICE_X57Y119        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[164]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.821     2.039    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X57Y119        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[164]_P/C
                         clock pessimism             -0.246     1.793    
                         clock uncertainty            0.358     2.150    
    SLICE_X57Y119        FDPE (Remov_fdpe_C_PRE)     -0.157     1.993    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[164]_P
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1172]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.190ns (32.442%)  route 0.396ns (67.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.564     1.536    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X37Y111        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDCE (Prop_fdce_C_Q)         0.141     1.677 f  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[20]/Q
                         net (fo=3, routed)           0.208     1.885    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1280]_C_0[19]
    SLICE_X32Y110        LUT2 (Prop_lut2_I0_O)        0.049     1.934 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1172]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.122    Prepare_Probe_Register_Inst/Out_AnaProb_Thre_Fsb_reg[20]
    SLICE_X33Y110        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1172]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.836     2.054    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X33Y110        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1172]_P/C
                         clock pessimism             -0.246     1.808    
                         clock uncertainty            0.358     2.165    
    SLICE_X33Y110        FDPE (Remov_fdpe_C_PRE)     -0.162     2.003    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1172]_P
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1186]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.951%)  route 0.396ns (68.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.557     1.529    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X45Y118        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDCE (Prop_fdce_C_Q)         0.141     1.670 f  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[34]/Q
                         net (fo=3, routed)           0.204     1.874    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1280]_C_0[33]
    SLICE_X44Y119        LUT2 (Prop_lut2_I0_O)        0.045     1.919 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1186]_LDC_i_1/O
                         net (fo=2, routed)           0.192     2.111    Prepare_Probe_Register_Inst/Out_AnaProb_Thre_Fsb_reg[34]
    SLICE_X45Y119        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1186]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.823     2.042    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X45Y119        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1186]_P/C
                         clock pessimism             -0.246     1.796    
                         clock uncertainty            0.358     2.153    
    SLICE_X45Y119        FDPE (Remov_fdpe_C_PRE)     -0.162     1.991    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1186]_P
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[152]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[152]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.212ns (34.597%)  route 0.401ns (65.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.560     1.532    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X66Y113        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[152]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y113        FDCE (Prop_fdce_C_Q)         0.164     1.696 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[152]/Q
                         net (fo=3, routed)           0.210     1.906    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[151]
    SLICE_X70Y114        LUT2 (Prop_lut2_I0_O)        0.048     1.954 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[152]_LDC_i_1/O
                         net (fo=2, routed)           0.191     2.145    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[152]
    SLICE_X70Y114        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[152]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.831     2.049    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X70Y114        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[152]_P/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.358     2.160    
    SLICE_X70Y114        FDPE (Remov_fdpe_C_PRE)     -0.137     2.023    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[152]_P
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[66]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[66]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.429%)  route 0.468ns (71.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.557     1.529    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X53Y112        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[66]/Q
                         net (fo=3, routed)           0.288     1.958    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[65]
    SLICE_X53Y118        LUT2 (Prop_lut2_I0_O)        0.045     2.003 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[66]_LDC_i_2/O
                         net (fo=2, routed)           0.180     2.183    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[66]_0
    SLICE_X52Y118        FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[66]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.820     2.039    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y118        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[66]_C/C
                         clock pessimism             -0.246     1.793    
                         clock uncertainty            0.358     2.150    
    SLICE_X52Y118        FDCE (Remov_fdce_C_CLR)     -0.092     2.058    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[66]_C
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[131]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[131]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.189ns (31.612%)  route 0.409ns (68.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.563     1.535    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X67Y109        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDCE (Prop_fdce_C_Q)         0.141     1.676 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[131]/Q
                         net (fo=3, routed)           0.221     1.897    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[130]
    SLICE_X68Y112        LUT2 (Prop_lut2_I0_O)        0.048     1.945 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[131]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.133    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[131]
    SLICE_X69Y112        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[131]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.832     2.050    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X69Y112        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[131]_P/C
                         clock pessimism             -0.246     1.804    
                         clock uncertainty            0.358     2.161    
    SLICE_X69Y112        FDPE (Remov_fdpe_C_PRE)     -0.157     2.004    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[131]_P
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[46]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.189ns (31.576%)  route 0.410ns (68.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.560     1.532    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X49Y111        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDCE (Prop_fdce_C_Q)         0.141     1.673 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[46]/Q
                         net (fo=3, routed)           0.236     1.909    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[45]
    SLICE_X44Y116        LUT2 (Prop_lut2_I0_O)        0.048     1.957 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[46]_LDC_i_1/O
                         net (fo=2, routed)           0.174     2.131    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[46]
    SLICE_X43Y116        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[46]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.826     2.045    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X43Y116        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[46]_P/C
                         clock pessimism             -0.246     1.799    
                         clock uncertainty            0.358     2.156    
    SLICE_X43Y116        FDPE (Remov_fdpe_C_PRE)     -0.157     1.999    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[46]_P
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       92.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.101ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[572]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 0.589ns (8.022%)  route 6.753ns (91.978%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 104.353 - 100.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         4.308    11.023    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.105    11.128 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[572]_LDC_i_1/O
                         net (fo=2, routed)           0.848    11.976    Prepare_Register_Inst/Out_Set_TA_Thr_DAC_34_reg[6]
    SLICE_X53Y85         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[572]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.253   104.353    Prepare_Register_Inst/clk_out2
    SLICE_X53Y85         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[572]_P/C
                         clock pessimism              0.165   104.519    
                         clock uncertainty           -0.149   104.369    
    SLICE_X53Y85         FDPE (Recov_fdpe_C_PRE)     -0.292   104.077    Prepare_Register_Inst/Para616_Shiftreg_reg[572]_P
  -------------------------------------------------------------------
                         required time                        104.077    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                 92.101    

Slack (MET) :             92.229ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[573]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.279ns  (logic 0.589ns (8.091%)  route 6.690ns (91.909%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 104.358 - 100.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         4.069    10.785    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X50Y85         LUT4 (Prop_lut4_I0_O)        0.105    10.890 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[573]_LDC_i_1/O
                         net (fo=2, routed)           1.024    11.914    Prepare_Register_Inst/Out_Set_TA_Thr_DAC_34_reg[7]
    SLICE_X50Y86         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[573]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.258   104.358    Prepare_Register_Inst/clk_out2
    SLICE_X50Y86         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[573]_P/C
                         clock pessimism              0.225   104.584    
                         clock uncertainty           -0.149   104.434    
    SLICE_X50Y86         FDPE (Recov_fdpe_C_PRE)     -0.292   104.142    Prepare_Register_Inst/Para616_Shiftreg_reg[573]_P
  -------------------------------------------------------------------
                         required time                        104.142    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                                 92.229    

Slack (MET) :             92.341ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[569]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.609ns (8.752%)  route 6.350ns (91.249%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 104.359 - 100.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         4.064    10.780    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.125    10.905 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[569]_LDC_i_2/O
                         net (fo=2, routed)           0.688    11.593    Prepare_Register_Inst/Out_Set_TA_Thr_DAC_34_reg[3]_0
    SLICE_X49Y85         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[569]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.259   104.359    Prepare_Register_Inst/clk_out2
    SLICE_X49Y85         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[569]_C/C
                         clock pessimism              0.225   104.585    
                         clock uncertainty           -0.149   104.435    
    SLICE_X49Y85         FDCE (Recov_fdce_C_CLR)     -0.501   103.934    Prepare_Register_Inst/Para616_Shiftreg_reg[569]_C
  -------------------------------------------------------------------
                         required time                        103.934    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                 92.341    

Slack (MET) :             92.341ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[572]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 0.599ns (8.681%)  route 6.301ns (91.319%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 104.353 - 100.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         4.308    11.023    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.115    11.138 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[572]_LDC_i_2/O
                         net (fo=2, routed)           0.397    11.535    Prepare_Register_Inst/Out_Set_TA_Thr_DAC_34_reg[6]_0
    SLICE_X55Y85         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[572]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.253   104.353    Prepare_Register_Inst/clk_out2
    SLICE_X55Y85         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[572]_C/C
                         clock pessimism              0.165   104.519    
                         clock uncertainty           -0.149   104.369    
    SLICE_X55Y85         FDCE (Recov_fdce_C_CLR)     -0.493   103.876    Prepare_Register_Inst/Para616_Shiftreg_reg[572]_C
  -------------------------------------------------------------------
                         required time                        103.876    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                 92.341    

Slack (MET) :             92.355ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[493]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.589ns (8.321%)  route 6.489ns (91.679%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 104.350 - 100.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         4.356    11.071    Prepare_Register_Inst/Out_Token_All
    SLICE_X30Y118        LUT3 (Prop_lut3_I1_O)        0.105    11.176 f  Prepare_Register_Inst/Para616_Shiftreg_reg[493]_LDC_i_1/O
                         net (fo=2, routed)           0.536    11.713    Prepare_Register_Inst/Para616_Shiftreg_reg[493]_LDC_i_1_n_1
    SLICE_X30Y119        FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[493]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.249   104.350    Prepare_Register_Inst/clk_out2
    SLICE_X30Y119        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[493]_P/C
                         clock pessimism              0.159   104.509    
                         clock uncertainty           -0.149   104.360    
    SLICE_X30Y119        FDPE (Recov_fdpe_C_PRE)     -0.292   104.068    Prepare_Register_Inst/Para616_Shiftreg_reg[493]_P
  -------------------------------------------------------------------
                         required time                        104.068    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                 92.355    

Slack (MET) :             92.396ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[570]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 0.589ns (8.284%)  route 6.521ns (91.716%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 104.356 - 100.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         3.900    10.615    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X50Y84         LUT4 (Prop_lut4_I0_O)        0.105    10.720 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[570]_LDC_i_1/O
                         net (fo=2, routed)           1.024    11.744    Prepare_Register_Inst/Out_Set_TA_Thr_DAC_34_reg[4]
    SLICE_X50Y84         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[570]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.256   104.356    Prepare_Register_Inst/clk_out2
    SLICE_X50Y84         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[570]_P/C
                         clock pessimism              0.225   104.582    
                         clock uncertainty           -0.149   104.432    
    SLICE_X50Y84         FDPE (Recov_fdpe_C_PRE)     -0.292   104.140    Prepare_Register_Inst/Para616_Shiftreg_reg[570]_P
  -------------------------------------------------------------------
                         required time                        104.140    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                 92.396    

Slack (MET) :             92.444ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[573]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 0.600ns (8.672%)  route 6.319ns (91.328%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 104.357 - 100.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         4.069    10.785    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X50Y85         LUT4 (Prop_lut4_I0_O)        0.116    10.901 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[573]_LDC_i_2/O
                         net (fo=2, routed)           0.653    11.553    Prepare_Register_Inst/Out_Set_TA_Thr_DAC_34_reg[7]_0
    SLICE_X50Y85         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[573]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.257   104.357    Prepare_Register_Inst/clk_out2
    SLICE_X50Y85         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[573]_C/C
                         clock pessimism              0.225   104.583    
                         clock uncertainty           -0.149   104.433    
    SLICE_X50Y85         FDCE (Recov_fdce_C_CLR)     -0.436   103.997    Prepare_Register_Inst/Para616_Shiftreg_reg[573]_C
  -------------------------------------------------------------------
                         required time                        103.997    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                 92.444    

Slack (MET) :             92.482ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[569]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 0.589ns (8.382%)  route 6.438ns (91.618%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 104.359 - 100.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         4.064    10.780    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.105    10.885 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[569]_LDC_i_1/O
                         net (fo=2, routed)           0.776    11.661    Prepare_Register_Inst/Out_Set_TA_Thr_DAC_34_reg[3]
    SLICE_X48Y85         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[569]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.259   104.359    Prepare_Register_Inst/clk_out2
    SLICE_X48Y85         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[569]_P/C
                         clock pessimism              0.225   104.585    
                         clock uncertainty           -0.149   104.435    
    SLICE_X48Y85         FDPE (Recov_fdpe_C_PRE)     -0.292   104.143    Prepare_Register_Inst/Para616_Shiftreg_reg[569]_P
  -------------------------------------------------------------------
                         required time                        104.143    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                 92.482    

Slack (MET) :             92.498ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[493]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.589ns (8.451%)  route 6.381ns (91.549%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 104.351 - 100.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         4.370    11.085    Prepare_Register_Inst/Out_Token_All
    SLICE_X30Y118        LUT3 (Prop_lut3_I1_O)        0.105    11.190 f  Prepare_Register_Inst/Para616_Shiftreg_reg[493]_LDC_i_2/O
                         net (fo=2, routed)           0.414    11.604    Prepare_Register_Inst/Para616_Shiftreg_reg[493]_LDC_i_2_n_1
    SLICE_X30Y118        FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[493]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.250   104.351    Prepare_Register_Inst/clk_out2
    SLICE_X30Y118        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[493]_C/C
                         clock pessimism              0.159   104.510    
                         clock uncertainty           -0.149   104.361    
    SLICE_X30Y118        FDCE (Recov_fdce_C_CLR)     -0.258   104.103    Prepare_Register_Inst/Para616_Shiftreg_reg[493]_C
  -------------------------------------------------------------------
                         required time                        104.103    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 92.498    

Slack (MET) :             92.500ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[570]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 0.610ns (9.071%)  route 6.115ns (90.929%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 104.352 - 100.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=2584, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.379     5.014 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          1.597     6.611    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.105     6.716 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=259, routed)         3.900    10.615    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X50Y84         LUT4 (Prop_lut4_I0_O)        0.126    10.741 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[570]_LDC_i_2/O
                         net (fo=2, routed)           0.618    11.359    Prepare_Register_Inst/Out_Set_TA_Thr_DAC_34_reg[4]_0
    SLICE_X52Y83         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[570]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=2584, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        1.252   104.352    Prepare_Register_Inst/clk_out2
    SLICE_X52Y83         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[570]_C/C
                         clock pessimism              0.165   104.518    
                         clock uncertainty           -0.149   104.368    
    SLICE_X52Y83         FDCE (Recov_fdce_C_CLR)     -0.509   103.859    Prepare_Register_Inst/Para616_Shiftreg_reg[570]_C
  -------------------------------------------------------------------
                         required time                        103.859    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 92.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.024%)  route 0.185ns (52.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.565     1.537    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X62Y91         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDPE (Prop_fdpe_C_Q)         0.164     1.701 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.185     1.886    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X62Y94         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.837     2.055    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X62Y94         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.501     1.554    
    SLICE_X62Y94         FDPE (Remov_fdpe_C_PRE)     -0.071     1.483    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.302%)  route 0.175ns (57.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.564     1.536    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y89         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDPE (Prop_fdpe_C_Q)         0.128     1.664 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.175     1.838    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X63Y90         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.836     2.054    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y90         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.501     1.553    
    SLICE_X63Y90         FDPE (Remov_fdpe_C_PRE)     -0.148     1.405    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.302%)  route 0.175ns (57.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.564     1.536    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y89         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDPE (Prop_fdpe_C_Q)         0.128     1.664 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.175     1.838    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X63Y90         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.836     2.054    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y90         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.501     1.553    
    SLICE_X63Y90         FDPE (Remov_fdpe_C_PRE)     -0.148     1.405    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.302%)  route 0.175ns (57.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.564     1.536    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y89         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDPE (Prop_fdpe_C_Q)         0.128     1.664 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.175     1.838    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X63Y90         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.836     2.054    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y90         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.501     1.553    
    SLICE_X63Y90         FDPE (Remov_fdpe_C_PRE)     -0.148     1.405    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.302%)  route 0.175ns (57.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.564     1.536    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y89         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDPE (Prop_fdpe_C_Q)         0.128     1.664 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.175     1.838    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X63Y90         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.836     2.054    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y90         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.501     1.553    
    SLICE_X63Y90         FDPE (Remov_fdpe_C_PRE)     -0.148     1.405    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.831%)  route 0.229ns (64.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.564     1.536    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y89         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDPE (Prop_fdpe_C_Q)         0.128     1.664 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.229     1.893    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X62Y89         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.835     2.053    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X62Y89         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.504     1.549    
    SLICE_X62Y89         FDPE (Remov_fdpe_C_PRE)     -0.125     1.424    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[486]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.218%)  route 0.473ns (71.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.568     1.540    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X28Y106        FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.681 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[7]/Q
                         net (fo=5, routed)           0.283     1.964    Prepare_Register_Inst/Out_Mask_Code[6]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.045     2.009 f  Prepare_Register_Inst/Para616_Shiftreg_reg[486]_LDC_i_2/O
                         net (fo=2, routed)           0.190     2.199    Prepare_Register_Inst/Para616_Shiftreg_reg[486]_LDC_i_2_n_1
    SLICE_X28Y97         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[486]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.841     2.059    Prepare_Register_Inst/clk_out2
    SLICE_X28Y97         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[486]_C/C
                         clock pessimism             -0.246     1.813    
    SLICE_X28Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.721    Prepare_Register_Inst/Para616_Shiftreg_reg[486]_C
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.203%)  route 0.284ns (66.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.565     1.537    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y91         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.678 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.284     1.962    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X59Y94         FDCE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.835     2.053    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y94         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X59Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.481    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.203%)  route 0.284ns (66.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.565     1.537    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y91         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.678 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.284     1.962    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X59Y94         FDCE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.835     2.053    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y94         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X59Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.481    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.203%)  route 0.284ns (66.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=2584, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.565     1.537    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y91         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.678 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.284     1.962    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X59Y94         FDCE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=2584, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3576, routed)        0.835     2.053    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y94         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X59Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.481    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.481    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.748ns (19.548%)  route 3.078ns (80.452%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 35.708 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.433     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.105     4.285 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I3_O)        0.105     5.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.683     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.105     5.975 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.904     6.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.260    35.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.299    36.007    
                         clock uncertainty           -0.035    35.972    
    SLICE_X43Y68         FDCE (Recov_fdce_C_CLR)     -0.331    35.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.641    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 28.762    

Slack (MET) :             28.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.748ns (19.548%)  route 3.078ns (80.452%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 35.708 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.433     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.105     4.285 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I3_O)        0.105     5.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.683     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.105     5.975 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.904     6.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.260    35.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.299    36.007    
                         clock uncertainty           -0.035    35.972    
    SLICE_X43Y68         FDCE (Recov_fdce_C_CLR)     -0.331    35.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.641    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 28.762    

Slack (MET) :             28.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.748ns (19.548%)  route 3.078ns (80.452%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 35.708 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.433     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.105     4.285 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I3_O)        0.105     5.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.683     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.105     5.975 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.904     6.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.260    35.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.299    36.007    
                         clock uncertainty           -0.035    35.972    
    SLICE_X43Y68         FDCE (Recov_fdce_C_CLR)     -0.331    35.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.641    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 28.762    

Slack (MET) :             28.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.748ns (19.548%)  route 3.078ns (80.452%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 35.708 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.433     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.105     4.285 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I3_O)        0.105     5.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.683     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.105     5.975 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.904     6.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.260    35.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.299    36.007    
                         clock uncertainty           -0.035    35.972    
    SLICE_X43Y68         FDCE (Recov_fdce_C_CLR)     -0.331    35.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.641    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 28.762    

Slack (MET) :             28.915ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.748ns (20.354%)  route 2.927ns (79.646%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 35.709 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.433     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.105     4.285 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I3_O)        0.105     5.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.683     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.105     5.975 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.752     6.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.261    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.299    36.008    
                         clock uncertainty           -0.035    35.973    
    SLICE_X43Y67         FDCE (Recov_fdce_C_CLR)     -0.331    35.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.642    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                 28.915    

Slack (MET) :             28.915ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.748ns (20.354%)  route 2.927ns (79.646%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 35.709 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.433     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.105     4.285 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I3_O)        0.105     5.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.683     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.105     5.975 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.752     6.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.261    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.299    36.008    
                         clock uncertainty           -0.035    35.973    
    SLICE_X43Y67         FDCE (Recov_fdce_C_CLR)     -0.331    35.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.642    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                 28.915    

Slack (MET) :             28.915ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.748ns (20.354%)  route 2.927ns (79.646%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 35.709 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.433     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.105     4.285 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I3_O)        0.105     5.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.683     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.105     5.975 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.752     6.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.261    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.299    36.008    
                         clock uncertainty           -0.035    35.973    
    SLICE_X43Y67         FDCE (Recov_fdce_C_CLR)     -0.331    35.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.642    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                 28.915    

Slack (MET) :             28.915ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.748ns (20.354%)  route 2.927ns (79.646%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 35.709 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.433     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.105     4.285 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I3_O)        0.105     5.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.683     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.105     5.975 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.752     6.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.261    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.299    36.008    
                         clock uncertainty           -0.035    35.973    
    SLICE_X43Y67         FDCE (Recov_fdce_C_CLR)     -0.331    35.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.642    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                 28.915    

Slack (MET) :             29.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.748ns (21.068%)  route 2.802ns (78.932%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 35.710 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.433     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.105     4.285 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I3_O)        0.105     5.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.683     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.105     5.975 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.627     6.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.262    35.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.299    36.009    
                         clock uncertainty           -0.035    35.974    
    SLICE_X44Y66         FDCE (Recov_fdce_C_CLR)     -0.331    35.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.643    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 29.040    

Slack (MET) :             29.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.748ns (21.068%)  route 2.802ns (78.932%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 35.710 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.433     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.105     4.285 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I3_O)        0.105     5.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.683     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.105     5.975 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.627     6.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.262    35.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.299    36.009    
                         clock uncertainty           -0.035    35.974    
    SLICE_X44Y66         FDCE (Recov_fdce_C_CLR)     -0.331    35.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.643    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 29.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.554     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X69Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X69Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.380     1.349    
    SLICE_X69Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.554     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X69Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X69Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.380     1.349    
    SLICE_X69Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.554     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X69Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X69Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.380     1.349    
    SLICE_X69Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.554     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X69Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X69Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.380     1.349    
    SLICE_X69Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.554     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X69Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X69Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.380     1.349    
    SLICE_X69Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.554     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X69Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X69Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.380     1.349    
    SLICE_X69Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.554     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X69Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X69Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.380     1.349    
    SLICE_X69Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.554     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X69Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X69Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X69Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.380     1.349    
    SLICE_X69Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.025%)  route 0.153ns (51.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.562     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X68Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y65         FDPE (Prop_fdpe_C_Q)         0.141     1.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.153     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X69Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.831     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X69Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.380     1.355    
    SLICE_X69Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     1.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.422%)  route 0.156ns (52.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.562     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X68Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y65         FDPE (Prop_fdpe_C_Q)         0.141     1.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.156     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X68Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.831     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X68Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.380     1.355    
    SLICE_X68Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.376    





