BUF_SWAP_32BIT,VAR_0
CAYMAN_RING_TYPE_CP1_INDEX,VAR_1
CAYMAN_RING_TYPE_CP2_INDEX,VAR_2
CIK_WB_CP1_WPTR_OFFSET,VAR_3
CIK_WB_CP2_WPTR_OFFSET,VAR_4
CP_CPF_DEBUG,VAR_5
CP_HPD_EOP_BASE_ADDR,VAR_6
CP_HPD_EOP_BASE_ADDR_HI,VAR_7
CP_HPD_EOP_CONTROL,VAR_8
CP_HPD_EOP_VMID,VAR_9
CP_HQD_ACTIVE,VAR_10
CP_HQD_DEQUEUE_REQUEST,VAR_11
CP_HQD_PQ_BASE,VAR_12
CP_HQD_PQ_BASE_HI,VAR_13
CP_HQD_PQ_CONTROL,VAR_14
CP_HQD_PQ_DOORBELL_CONTROL,VAR_15
CP_HQD_PQ_RPTR,VAR_16
CP_HQD_PQ_RPTR_REPORT_ADDR,VAR_17
CP_HQD_PQ_RPTR_REPORT_ADDR_HI,VAR_18
CP_HQD_PQ_WPTR,VAR_19
CP_HQD_PQ_WPTR_POLL_ADDR,VAR_20
CP_HQD_PQ_WPTR_POLL_ADDR_HI,VAR_21
CP_HQD_VMID,VAR_22
CP_MQD_BASE_ADDR,VAR_23
CP_MQD_BASE_ADDR_HI,VAR_24
CP_MQD_CONTROL,VAR_25
CP_PQ_WPTR_POLL_CNTL,VAR_26
DOORBELL_EN,VAR_27
DOORBELL_HIT,VAR_28
DOORBELL_OFFSET,FUNC_0
DOORBELL_OFFSET_MASK,VAR_29
DOORBELL_SOURCE,VAR_30
EOP_SIZE_MASK,VAR_31
KMD_QUEUE,VAR_32
MEC_HPD_SIZE,VAR_33
MQD_VMID_MASK,VAR_34
PAGE_SIZE,VAR_35
PQ_VOLATILE,VAR_36
PRIV_STATE,VAR_37
QUEUE_SIZE_MASK,VAR_38
RADEON_GEM_DOMAIN_GTT,VAR_39
RADEON_GPU_PAGE_SIZE,VAR_40
RADEON_WB_CP1_RPTR_OFFSET,VAR_41
RADEON_WB_CP2_RPTR_OFFSET,VAR_42
ROQ_PQ_IB_FLIP,VAR_43
RPTR_BLOCK_SIZE_MASK,VAR_44
RREG32,FUNC_1
UNORD_DISPATCH,VAR_45
WPTR_POLL_EN,VAR_46
WREG32,FUNC_2
cik_cp_compute_fini,FUNC_3
cik_cp_compute_start,FUNC_4
cik_srbm_select,FUNC_5
dev_warn,FUNC_6
memset,FUNC_7
mutex_lock,FUNC_8
mutex_unlock,FUNC_9
order_base_2,FUNC_10
radeon_bo_create,FUNC_11
radeon_bo_kmap,FUNC_12
radeon_bo_kunmap,FUNC_13
radeon_bo_pin,FUNC_14
radeon_bo_reserve,FUNC_15
radeon_bo_unreserve,FUNC_16
radeon_ring_test,FUNC_17
udelay,FUNC_18
unlikely,FUNC_19
upper_32_bits,FUNC_20
cik_cp_compute_resume,FUNC_21
rdev,VAR_47
r,VAR_48
i,VAR_49
j,VAR_50
idx,VAR_51
tmp,VAR_52
use_doorbell,VAR_53
hqd_gpu_addr,VAR_54
mqd_gpu_addr,VAR_55
eop_gpu_addr,VAR_56
wb_gpu_addr,VAR_57
buf,VAR_58
mqd,VAR_59
me,VAR_60
pipe,VAR_61
