

================================================================
== Vitis HLS Report for 'A_IO_L3_in_serialize'
================================================================
* Date:           Thu Sep 12 16:26:49 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1035|     1035|  5.175 us|  5.175 us|  1035|  1035|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1  |     1033|     1033|        11|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.12>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L3_in_serialize, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_11, void @empty_13, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A" [src/kernel_kernel.cpp:33]   --->   Operation 17 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln38 = store i11 0, i11 %i" [src/kernel_kernel.cpp:38]   --->   Operation 18 'store' 'store_ln38' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln38 = br void %for.inc" [src/kernel_kernel.cpp:38]   --->   Operation 19 'br' 'br_ln38' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %for.inc.split, i1 1, void %entry"   --->   Operation 20 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_3 = load i11 %i" [src/kernel_kernel.cpp:38]   --->   Operation 21 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.73ns)   --->   "%icmp_ln38 = icmp_eq  i11 %i_3, i11 1024" [src/kernel_kernel.cpp:38]   --->   Operation 22 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.73ns)   --->   "%add_ln38 = add i11 %i_3, i11 1" [src/kernel_kernel.cpp:38]   --->   Operation 23 'add' 'add_ln38' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %new.body.for.inc, void %for.end" [src/kernel_kernel.cpp:38]   --->   Operation 24 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [src/kernel_kernel.cpp:38]   --->   Operation 25 'br' 'br_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln38 = store i11 %add_ln38, i11 %i" [src/kernel_kernel.cpp:38]   --->   Operation 26 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc" [src/kernel_kernel.cpp:38]   --->   Operation 27 'br' 'br_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %A_read, i32 6, i32 63" [src/kernel_kernel.cpp:38]   --->   Operation 28 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i58 %trunc_ln" [src/kernel_kernel.cpp:38]   --->   Operation 29 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%gmem_A_addr = getelementptr i512 %gmem_A, i64 %sext_ln38" [src/kernel_kernel.cpp:38]   --->   Operation 30 'getelementptr' 'gmem_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [8/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [src/kernel_kernel.cpp:38]   --->   Operation 31 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 32 [7/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [src/kernel_kernel.cpp:38]   --->   Operation 32 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 33 [6/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [src/kernel_kernel.cpp:38]   --->   Operation 33 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 34 [5/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [src/kernel_kernel.cpp:38]   --->   Operation 34 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 35 [4/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [src/kernel_kernel.cpp:38]   --->   Operation 35 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 36 [3/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [src/kernel_kernel.cpp:38]   --->   Operation 36 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 37 [2/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [src/kernel_kernel.cpp:38]   --->   Operation 37 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 38 [1/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [src/kernel_kernel.cpp:38]   --->   Operation 38 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc.split" [src/kernel_kernel.cpp:38]   --->   Operation 39 'br' 'br_ln38' <Predicate = (first_iter_0)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 40 [1/1] (3.65ns)   --->   "%gmem_A_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_A_addr" [src/kernel_kernel.cpp:41]   --->   Operation 40 'read' 'gmem_A_addr_read' <Predicate = (!icmp_ln38)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [src/kernel_kernel.cpp:44]   --->   Operation 45 'ret' 'ret_ln44' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.41>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/kernel_kernel.cpp:39]   --->   Operation 41 'specpipeline' 'specpipeline_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [src/kernel_kernel.cpp:38]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/kernel_kernel.cpp:38]   --->   Operation 43 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (1.41ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L3_in_serialize, i512 %gmem_A_addr_read" [src/kernel_kernel.cpp:42]   --->   Operation 44 'write' 'write_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.122ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0.000 ns)
	'load' operation ('i', src/kernel_kernel.cpp:38) on local variable 'i' [12]  (0.000 ns)
	'add' operation ('add_ln38', src/kernel_kernel.cpp:38) [14]  (0.735 ns)
	'store' operation ('store_ln38', src/kernel_kernel.cpp:38) of variable 'add_ln38', src/kernel_kernel.cpp:38 on local variable 'i' [30]  (0.387 ns)

 <State 2>: 3.650ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_A_addr', src/kernel_kernel.cpp:38) [19]  (0.000 ns)
	bus request operation ('empty', src/kernel_kernel.cpp:38) on port 'gmem_A' (src/kernel_kernel.cpp:38) [22]  (3.650 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', src/kernel_kernel.cpp:38) on port 'gmem_A' (src/kernel_kernel.cpp:38) [22]  (3.650 ns)

 <State 4>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', src/kernel_kernel.cpp:38) on port 'gmem_A' (src/kernel_kernel.cpp:38) [22]  (3.650 ns)

 <State 5>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', src/kernel_kernel.cpp:38) on port 'gmem_A' (src/kernel_kernel.cpp:38) [22]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', src/kernel_kernel.cpp:38) on port 'gmem_A' (src/kernel_kernel.cpp:38) [22]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', src/kernel_kernel.cpp:38) on port 'gmem_A' (src/kernel_kernel.cpp:38) [22]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', src/kernel_kernel.cpp:38) on port 'gmem_A' (src/kernel_kernel.cpp:38) [22]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', src/kernel_kernel.cpp:38) on port 'gmem_A' (src/kernel_kernel.cpp:38) [22]  (3.650 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_A_addr_read', src/kernel_kernel.cpp:41) on port 'gmem_A' (src/kernel_kernel.cpp:41) [28]  (3.650 ns)

 <State 11>: 1.412ns
The critical path consists of the following:
	fifo write operation ('write_ln42', src/kernel_kernel.cpp:42) on port 'fifo_A_A_IO_L3_in_serialize' (src/kernel_kernel.cpp:42) [29]  (1.412 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
