-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matmul_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_EN_A : OUT STD_LOGIC;
    a_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_Clk_A : OUT STD_LOGIC;
    a_Rst_A : OUT STD_LOGIC;
    b_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_EN_A : OUT STD_LOGIC;
    b_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    b_Clk_A : OUT STD_LOGIC;
    b_Rst_A : OUT STD_LOGIC;
    c_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_EN_A : OUT STD_LOGIC;
    c_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    c_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    c_Clk_A : OUT STD_LOGIC;
    c_Rst_A : OUT STD_LOGIC );
end;


architecture behav of matmul_hw is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.436600,HLS_SYN_LAT=4167,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=1216,HLS_SYN_LUT=1508}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv55_0 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv59_1 : STD_LOGIC_VECTOR (58 downto 0) := "00000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv59_2 : STD_LOGIC_VECTOR (58 downto 0) := "00000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv9_5 : STD_LOGIC_VECTOR (8 downto 0) := "000000101";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv9_6 : STD_LOGIC_VECTOR (8 downto 0) := "000000110";
    constant ap_const_lv59_3 : STD_LOGIC_VECTOR (58 downto 0) := "00000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv9_7 : STD_LOGIC_VECTOR (8 downto 0) := "000000111";
    constant ap_const_lv8_70 : STD_LOGIC_VECTOR (7 downto 0) := "01110000";
    constant ap_const_lv9_8 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_const_lv59_4 : STD_LOGIC_VECTOR (58 downto 0) := "00000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv9_9 : STD_LOGIC_VECTOR (8 downto 0) := "000001001";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv9_A : STD_LOGIC_VECTOR (8 downto 0) := "000001010";
    constant ap_const_lv59_5 : STD_LOGIC_VECTOR (58 downto 0) := "00000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv9_B : STD_LOGIC_VECTOR (8 downto 0) := "000001011";
    constant ap_const_lv8_B0 : STD_LOGIC_VECTOR (7 downto 0) := "10110000";
    constant ap_const_lv9_C : STD_LOGIC_VECTOR (8 downto 0) := "000001100";
    constant ap_const_lv59_6 : STD_LOGIC_VECTOR (58 downto 0) := "00000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv9_D : STD_LOGIC_VECTOR (8 downto 0) := "000001101";
    constant ap_const_lv9_E : STD_LOGIC_VECTOR (8 downto 0) := "000001110";
    constant ap_const_lv59_7 : STD_LOGIC_VECTOR (58 downto 0) := "00000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv9_F : STD_LOGIC_VECTOR (8 downto 0) := "000001111";
    constant ap_const_lv9_F0 : STD_LOGIC_VECTOR (8 downto 0) := "011110000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten_reg_404 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_reg_415 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_reg_426 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal grp_fu_437_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_478 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_483 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_493 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal reg_498 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_fu_504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_510_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_next_reg_947 : STD_LOGIC_VECTOR (8 downto 0);
    signal j_mid2_fu_528_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_mid2_reg_952 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_mid2_v_fu_536_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_mid2_v_reg_969 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_544_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_reg_974 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_cast4_cast_fu_626_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_2_cast4_cast_reg_1029 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_442_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_reg_1049 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_676_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_39_reg_1059 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_1_reg_1069 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_2_reg_1084 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_cast4_fu_722_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_cast4_reg_1094 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_3_reg_1105 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_4_reg_1120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1120 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_5_reg_1135 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1135 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_6_reg_1150 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1150 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_7_reg_1165 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_7_reg_1165 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_8_reg_1180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1180 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_9_reg_1195 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1195 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1195 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_s_reg_1210 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1210 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1210 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_928_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_49_reg_1225 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_49_reg_1225 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_49_reg_1225 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_49_reg_1225 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_49_reg_1225 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_10_reg_1230 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1230 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1230 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_1_fu_934_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_1_reg_1235 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_11_reg_1240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1240 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_12_reg_1255 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1255 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1255 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1255 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_13_reg_1260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1260 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_14_reg_1265 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1265 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1265 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1265 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_phi_fu_408_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_phi_fu_419_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_phi_fu_430_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_3_fu_552_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_557_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_567_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_35_cast_fu_585_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_595_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_36_fu_604_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_fu_617_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_37_cast_fu_635_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_645_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_38_fu_654_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_14_fu_667_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_39_cast_fu_681_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_fu_691_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_40_fu_700_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_fu_713_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_41_cast_fu_731_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_fu_741_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_42_fu_750_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_763_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_43_cast_fu_777_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_24_fu_787_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_44_fu_796_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_26_fu_809_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_45_cast_fu_823_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_28_fu_833_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_46_fu_842_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_30_fu_855_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_47_cast_fu_867_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_fu_877_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_47_fu_886_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_34_fu_902_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_49_cast_fu_923_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_50_cast_fu_939_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal a_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal b_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal c_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_437_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_437_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_516_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_4_fu_562_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_cast_fu_576_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_35_fu_579_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_7_fu_590_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_9_fu_612_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_37_fu_629_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_11_fu_640_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_13_fu_662_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_15_fu_686_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_17_fu_708_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_41_fu_725_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_736_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_21_fu_758_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_43_fu_772_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_782_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_25_fu_804_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_45_fu_818_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_828_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_29_fu_850_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_47_cast7_fu_864_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_872_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_33_fu_897_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_cast5_fu_914_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_48_fu_917_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_cast_fu_894_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_cast6_fu_911_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state88 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);

    component matmul_hw_fadd_32bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_hw_fmul_32cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    matmul_hw_fadd_32bkb_U1 : component matmul_hw_fadd_32bkb
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_437_p0,
        din1 => grp_fu_437_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_437_p2);

    matmul_hw_fmul_32cud_U2 : component matmul_hw_fmul_32cud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => a_Dout_A,
        din1 => b_Dout_A,
        ce => ap_const_logic_1,
        dout => grp_fu_442_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((ap_const_lv1_0 = exitcond_flatten_fu_504_p2)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage15) and not((exitcond_flatten_reg_943 = ap_const_lv1_0))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_reg_415_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then 
                i_reg_415 <= tmp_mid2_v_reg_969;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                i_reg_415 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_404 <= indvar_flatten_next_reg_947;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                indvar_flatten_reg_404 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    j_reg_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then 
                j_reg_426 <= j_1_reg_1235;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                j_reg_426 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then
                ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943 <= exitcond_flatten_reg_943;
                ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_943 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943;
                ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1240 <= tmp_6_11_reg_1240;
                ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_943 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_943;
                ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1240 <= ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1240;
                ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_943 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_943;
                ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1240 <= ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1240;
                ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_943 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_943;
                exitcond_flatten_reg_943 <= exitcond_flatten_fu_504_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage15))) then
                ap_pipeline_reg_pp0_iter1_tmp_49_reg_1225 <= tmp_49_reg_1225;
                ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1230 <= tmp_6_10_reg_1230;
                ap_pipeline_reg_pp0_iter2_tmp_49_reg_1225 <= ap_pipeline_reg_pp0_iter1_tmp_49_reg_1225;
                ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1230 <= ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1230;
                ap_pipeline_reg_pp0_iter3_tmp_49_reg_1225 <= ap_pipeline_reg_pp0_iter2_tmp_49_reg_1225;
                ap_pipeline_reg_pp0_iter4_tmp_49_reg_1225 <= ap_pipeline_reg_pp0_iter3_tmp_49_reg_1225;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage8))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1120 <= tmp_6_4_reg_1120;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1135 <= tmp_6_5_reg_1135;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage10))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1150 <= tmp_6_6_reg_1150;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_7_reg_1165 <= tmp_6_7_reg_1165;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1180 <= tmp_6_8_reg_1180;
                ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1180 <= ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1180;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1195 <= tmp_6_9_reg_1195;
                ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1195 <= ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1195;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1210 <= tmp_6_s_reg_1210;
                ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1210 <= ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1210;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1255 <= tmp_6_12_reg_1255;
                ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1255 <= ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1255;
                ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1255 <= ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1255;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then
                ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1260 <= tmp_6_13_reg_1260;
                ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1260 <= ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1260;
                ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1260 <= ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1260;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then
                ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1265 <= tmp_6_14_reg_1265;
                ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1265 <= ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1265;
                ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1265 <= ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then
                indvar_flatten_next_reg_947 <= indvar_flatten_next_fu_510_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15))) then
                j_1_reg_1235 <= j_1_fu_934_p2;
                tmp_6_10_reg_1230 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond_flatten_fu_504_p2))) then
                j_mid2_reg_952 <= j_mid2_fu_528_p3;
                    tmp_reg_974(8 downto 4) <= tmp_fu_544_p3(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943)))) then
                reg_478 <= grp_fu_437_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage13) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_943)))) then
                reg_483 <= grp_fu_437_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_943)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_943)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_943)))) then
                reg_488 <= grp_fu_437_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_943)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_943)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_943) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then
                reg_493 <= grp_fu_437_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_943)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_943)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage15) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_943)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_943)))) then
                reg_498 <= grp_fu_437_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then
                    tmp_2_cast4_cast_reg_1029(4 downto 0) <= tmp_2_cast4_cast_fu_626_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7))) then
                    tmp_2_cast4_reg_1094(4 downto 0) <= tmp_2_cast4_fu_722_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then
                tmp_39_reg_1059 <= tmp_39_fu_676_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15))) then
                tmp_49_reg_1225 <= tmp_49_fu_928_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_6_11_reg_1240 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943))) then
                tmp_6_12_reg_1255 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943))) then
                tmp_6_13_reg_1260 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943))) then
                tmp_6_14_reg_1265 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then
                tmp_6_1_reg_1069 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6))) then
                tmp_6_2_reg_1084 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7))) then
                tmp_6_3_reg_1105 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8))) then
                tmp_6_4_reg_1120 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9))) then
                tmp_6_5_reg_1135 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10))) then
                tmp_6_6_reg_1150 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11))) then
                tmp_6_7_reg_1165 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then
                tmp_6_8_reg_1180 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then
                tmp_6_9_reg_1195 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_6_reg_1049 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then
                tmp_6_s_reg_1210 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond_flatten_fu_504_p2))) then
                tmp_mid2_v_reg_969 <= tmp_mid2_v_fu_536_p3;
            end if;
        end if;
    end process;
    tmp_reg_974(3 downto 0) <= "0000";
    tmp_2_cast4_cast_reg_1029(6 downto 5) <= "00";
    tmp_2_cast4_reg_1094(7 downto 5) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, exitcond_flatten_fu_504_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond_flatten_fu_504_p2)) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state88;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
            when ap_ST_fsm_pp0_stage2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
            when ap_ST_fsm_pp0_stage3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
            when ap_ST_fsm_pp0_stage4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
            when ap_ST_fsm_pp0_stage5 => 
                if (not(((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter4))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state88;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
            when ap_ST_fsm_pp0_stage7 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
            when ap_ST_fsm_pp0_stage8 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
            when ap_ST_fsm_pp0_stage9 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
            when ap_ST_fsm_pp0_stage10 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
            when ap_ST_fsm_pp0_stage11 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
            when ap_ST_fsm_pp0_stage12 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
            when ap_ST_fsm_pp0_stage13 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
            when ap_ST_fsm_pp0_stage14 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
            when ap_ST_fsm_pp0_stage15 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    a_Addr_A <= std_logic_vector(shift_left(unsigned(a_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    a_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage0, tmp_3_fu_552_p1, tmp_5_fu_567_p3, tmp_8_fu_595_p3, tmp_10_fu_617_p3, tmp_12_fu_645_p3, tmp_14_fu_667_p3, tmp_16_fu_691_p3, tmp_18_fu_713_p3, tmp_20_fu_741_p3, tmp_22_fu_763_p3, tmp_24_fu_787_p3, tmp_26_fu_809_p3, tmp_28_fu_833_p3, tmp_30_fu_855_p3, tmp_32_fu_877_p3, tmp_34_fu_902_p3)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) then 
                a_Addr_A_orig <= tmp_34_fu_902_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14)) then 
                a_Addr_A_orig <= tmp_32_fu_877_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) then 
                a_Addr_A_orig <= tmp_30_fu_855_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage12)) then 
                a_Addr_A_orig <= tmp_28_fu_833_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11)) then 
                a_Addr_A_orig <= tmp_26_fu_809_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage10)) then 
                a_Addr_A_orig <= tmp_24_fu_787_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9)) then 
                a_Addr_A_orig <= tmp_22_fu_763_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) then 
                a_Addr_A_orig <= tmp_20_fu_741_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) then 
                a_Addr_A_orig <= tmp_18_fu_713_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) then 
                a_Addr_A_orig <= tmp_16_fu_691_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                a_Addr_A_orig <= tmp_14_fu_667_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) then 
                a_Addr_A_orig <= tmp_12_fu_645_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) then 
                a_Addr_A_orig <= tmp_10_fu_617_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                a_Addr_A_orig <= tmp_8_fu_595_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                a_Addr_A_orig <= tmp_5_fu_567_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) then 
                a_Addr_A_orig <= tmp_3_fu_552_p1(32 - 1 downto 0);
            else 
                a_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            a_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    a_Clk_A <= ap_clk;
    a_Din_A <= ap_const_lv32_0;

    a_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)))) then 
            a_EN_A <= ap_const_logic_1;
        else 
            a_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_Rst_A <= ap_rst;
    a_WEN_A <= ap_const_lv4_0;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(11 downto 11);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(12 downto 12);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(13 downto 13);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(14 downto 14);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(15 downto 15);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(16 downto 16);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6 downto 6);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(7 downto 7);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(8 downto 8);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(9 downto 9);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(10 downto 10);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state88 <= ap_CS_fsm(17 downto 17);

    ap_done_assign_proc : process(ap_CS_fsm_state88)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state88))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state88)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state88))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    b_Addr_A <= std_logic_vector(shift_left(unsigned(b_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    b_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage0, tmp_2_fu_557_p1, tmp_35_cast_fu_585_p1, tmp_36_fu_604_p3, tmp_37_cast_fu_635_p1, tmp_38_fu_654_p3, tmp_39_cast_fu_681_p1, tmp_40_fu_700_p3, tmp_41_cast_fu_731_p1, tmp_42_fu_750_p3, tmp_43_cast_fu_777_p1, tmp_44_fu_796_p3, tmp_45_cast_fu_823_p1, tmp_46_fu_842_p3, tmp_47_cast_fu_867_p1, tmp_47_fu_886_p3, tmp_49_cast_fu_923_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) then 
                b_Addr_A_orig <= tmp_49_cast_fu_923_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14)) then 
                b_Addr_A_orig <= tmp_47_fu_886_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) then 
                b_Addr_A_orig <= tmp_47_cast_fu_867_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage12)) then 
                b_Addr_A_orig <= tmp_46_fu_842_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11)) then 
                b_Addr_A_orig <= tmp_45_cast_fu_823_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage10)) then 
                b_Addr_A_orig <= tmp_44_fu_796_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9)) then 
                b_Addr_A_orig <= tmp_43_cast_fu_777_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) then 
                b_Addr_A_orig <= tmp_42_fu_750_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) then 
                b_Addr_A_orig <= tmp_41_cast_fu_731_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) then 
                b_Addr_A_orig <= tmp_40_fu_700_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                b_Addr_A_orig <= tmp_39_cast_fu_681_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) then 
                b_Addr_A_orig <= tmp_38_fu_654_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) then 
                b_Addr_A_orig <= tmp_37_cast_fu_635_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                b_Addr_A_orig <= tmp_36_fu_604_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                b_Addr_A_orig <= tmp_35_cast_fu_585_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) then 
                b_Addr_A_orig <= tmp_2_fu_557_p1(32 - 1 downto 0);
            else 
                b_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            b_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    b_Clk_A <= ap_clk;
    b_Din_A <= ap_const_lv32_0;

    b_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)))) then 
            b_EN_A <= ap_const_logic_1;
        else 
            b_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    b_Rst_A <= ap_rst;
    b_WEN_A <= ap_const_lv4_0;
    c_Addr_A <= std_logic_vector(shift_left(unsigned(c_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    c_Addr_A_orig <= tmp_50_cast_fu_939_p1(32 - 1 downto 0);
    c_Clk_A <= ap_clk;
    c_Din_A <= reg_498;

    c_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5))) then 
            c_EN_A <= ap_const_logic_1;
        else 
            c_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    c_Rst_A <= ap_rst;

    c_WEN_A_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_943)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_943)))) then 
            c_WEN_A <= ap_const_lv4_F;
        else 
            c_WEN_A <= ap_const_lv4_0;
        end if; 
    end process;

    exitcond_flatten_fu_504_p2 <= "1" when (indvar_flatten_phi_fu_408_p4 = ap_const_lv9_100) else "0";
    exitcond_fu_522_p2 <= "1" when (j_phi_fu_430_p4 = ap_const_lv5_10) else "0";

    grp_fu_437_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage15, reg_478, ap_enable_reg_pp0_iter1, reg_483, ap_enable_reg_pp0_iter2, reg_488, ap_enable_reg_pp0_iter3, reg_493, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, reg_498, ap_enable_reg_pp0_iter5, tmp_6_reg_1049)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5)))) then 
            grp_fu_437_p0 <= reg_498;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            grp_fu_437_p0 <= reg_493;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage13) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3)))) then 
            grp_fu_437_p0 <= reg_488;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)))) then 
            grp_fu_437_p0 <= reg_483;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            grp_fu_437_p0 <= reg_478;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_437_p0 <= tmp_6_reg_1049;
        else 
            grp_fu_437_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_437_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage15, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, tmp_6_1_reg_1069, tmp_6_2_reg_1084, tmp_6_3_reg_1105, ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1120, ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1135, ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1150, ap_pipeline_reg_pp0_iter1_tmp_6_7_reg_1165, ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1180, ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1195, ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1210, ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1230, ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1240, ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1255, ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1260, ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1265)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5))) then 
            grp_fu_437_p1 <= ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1265;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            grp_fu_437_p1 <= ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1260;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            grp_fu_437_p1 <= ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1255;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            grp_fu_437_p1 <= ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1240;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            grp_fu_437_p1 <= ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1230;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            grp_fu_437_p1 <= ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1210;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            grp_fu_437_p1 <= ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1195;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage13) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_fu_437_p1 <= ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1180;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_fu_437_p1 <= ap_pipeline_reg_pp0_iter1_tmp_6_7_reg_1165;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_fu_437_p1 <= ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1150;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_437_p1 <= ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1135;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_437_p1 <= ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1120;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_437_p1 <= tmp_6_3_reg_1105;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_437_p1 <= tmp_6_2_reg_1084;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_437_p1 <= tmp_6_1_reg_1069;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_437_p1 <= ap_const_lv32_0;
        else 
            grp_fu_437_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_1_fu_516_p2 <= std_logic_vector(unsigned(i_phi_fu_419_p4) + unsigned(ap_const_lv5_1));

    i_phi_fu_419_p4_assign_proc : process(i_reg_415, exitcond_flatten_reg_943, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, tmp_mid2_v_reg_969)
    begin
        if (((exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then 
            i_phi_fu_419_p4 <= tmp_mid2_v_reg_969;
        else 
            i_phi_fu_419_p4 <= i_reg_415;
        end if; 
    end process;

    indvar_flatten_next_fu_510_p2 <= std_logic_vector(unsigned(indvar_flatten_phi_fu_408_p4) + unsigned(ap_const_lv9_1));

    indvar_flatten_phi_fu_408_p4_assign_proc : process(indvar_flatten_reg_404, exitcond_flatten_reg_943, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, indvar_flatten_next_reg_947)
    begin
        if (((exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then 
            indvar_flatten_phi_fu_408_p4 <= indvar_flatten_next_reg_947;
        else 
            indvar_flatten_phi_fu_408_p4 <= indvar_flatten_reg_404;
        end if; 
    end process;

    j_1_fu_934_p2 <= std_logic_vector(unsigned(j_mid2_reg_952) + unsigned(ap_const_lv5_1));
    j_mid2_fu_528_p3 <= 
        ap_const_lv5_0 when (exitcond_fu_522_p2(0) = '1') else 
        j_phi_fu_430_p4;

    j_phi_fu_430_p4_assign_proc : process(j_reg_426, exitcond_flatten_reg_943, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, j_1_reg_1235)
    begin
        if (((exitcond_flatten_reg_943 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then 
            j_phi_fu_430_p4 <= j_1_reg_1235;
        else 
            j_phi_fu_430_p4 <= j_reg_426;
        end if; 
    end process;

    tmp_10_fu_617_p3 <= (ap_const_lv55_0 & tmp_9_fu_612_p2);
    tmp_11_fu_640_p2 <= (tmp_reg_974 or ap_const_lv9_4);
    tmp_12_fu_645_p3 <= (ap_const_lv55_0 & tmp_11_fu_640_p2);
    tmp_13_fu_662_p2 <= (tmp_reg_974 or ap_const_lv9_5);
    tmp_14_fu_667_p3 <= (ap_const_lv55_0 & tmp_13_fu_662_p2);
    tmp_15_fu_686_p2 <= (tmp_reg_974 or ap_const_lv9_6);
    tmp_16_fu_691_p3 <= (ap_const_lv55_0 & tmp_15_fu_686_p2);
    tmp_17_fu_708_p2 <= (tmp_reg_974 or ap_const_lv9_7);
    tmp_18_fu_713_p3 <= (ap_const_lv55_0 & tmp_17_fu_708_p2);
    tmp_19_fu_736_p2 <= (tmp_reg_974 or ap_const_lv9_8);
    tmp_20_fu_741_p3 <= (ap_const_lv55_0 & tmp_19_fu_736_p2);
    tmp_21_fu_758_p2 <= (tmp_reg_974 or ap_const_lv9_9);
    tmp_22_fu_763_p3 <= (ap_const_lv55_0 & tmp_21_fu_758_p2);
    tmp_23_fu_782_p2 <= (tmp_reg_974 or ap_const_lv9_A);
    tmp_24_fu_787_p3 <= (ap_const_lv55_0 & tmp_23_fu_782_p2);
    tmp_25_fu_804_p2 <= (tmp_reg_974 or ap_const_lv9_B);
    tmp_26_fu_809_p3 <= (ap_const_lv55_0 & tmp_25_fu_804_p2);
    tmp_27_fu_828_p2 <= (tmp_reg_974 or ap_const_lv9_C);
    tmp_28_fu_833_p3 <= (ap_const_lv55_0 & tmp_27_fu_828_p2);
    tmp_29_fu_850_p2 <= (tmp_reg_974 or ap_const_lv9_D);
    tmp_2_cast4_cast_fu_626_p1 <= std_logic_vector(resize(unsigned(j_mid2_reg_952),7));
    tmp_2_cast4_fu_722_p1 <= std_logic_vector(resize(unsigned(j_mid2_reg_952),8));
    tmp_2_cast5_fu_914_p1 <= std_logic_vector(resize(unsigned(j_mid2_reg_952),9));
    tmp_2_cast6_fu_911_p1 <= std_logic_vector(resize(unsigned(j_mid2_reg_952),10));
    tmp_2_cast_fu_576_p1 <= std_logic_vector(resize(unsigned(j_mid2_reg_952),6));
    tmp_2_fu_557_p1 <= std_logic_vector(resize(unsigned(j_mid2_fu_528_p3),64));
    tmp_30_fu_855_p3 <= (ap_const_lv55_0 & tmp_29_fu_850_p2);
    tmp_31_fu_872_p2 <= (tmp_reg_974 or ap_const_lv9_E);
    tmp_32_fu_877_p3 <= (ap_const_lv55_0 & tmp_31_fu_872_p2);
    tmp_33_fu_897_p2 <= (tmp_reg_974 or ap_const_lv9_F);
    tmp_34_fu_902_p3 <= (ap_const_lv55_0 & tmp_33_fu_897_p2);
    tmp_35_cast_fu_585_p1 <= std_logic_vector(resize(unsigned(tmp_35_fu_579_p2),64));
    tmp_35_fu_579_p2 <= std_logic_vector(unsigned(tmp_2_cast_fu_576_p1) + unsigned(ap_const_lv6_10));
    tmp_36_fu_604_p3 <= (ap_const_lv59_1 & j_mid2_reg_952);
    tmp_37_cast_fu_635_p1 <= std_logic_vector(resize(unsigned(tmp_37_fu_629_p2),64));
    tmp_37_fu_629_p2 <= std_logic_vector(unsigned(tmp_2_cast4_cast_fu_626_p1) + unsigned(ap_const_lv7_30));
    tmp_38_fu_654_p3 <= (ap_const_lv59_2 & j_mid2_reg_952);
    tmp_39_cast_fu_681_p1 <= std_logic_vector(resize(unsigned(tmp_39_fu_676_p2),64));
    tmp_39_fu_676_p2 <= std_logic_vector(unsigned(tmp_2_cast4_cast_reg_1029) + unsigned(ap_const_lv7_50));
    tmp_3_cast_fu_894_p1 <= std_logic_vector(resize(unsigned(tmp_reg_974),10));
    tmp_3_fu_552_p1 <= std_logic_vector(resize(unsigned(tmp_fu_544_p3),64));
    tmp_40_fu_700_p3 <= (ap_const_lv59_3 & j_mid2_reg_952);
    tmp_41_cast_fu_731_p1 <= std_logic_vector(resize(unsigned(tmp_41_fu_725_p2),64));
    tmp_41_fu_725_p2 <= std_logic_vector(unsigned(tmp_2_cast4_fu_722_p1) + unsigned(ap_const_lv8_70));
    tmp_42_fu_750_p3 <= (ap_const_lv59_4 & j_mid2_reg_952);
    tmp_43_cast_fu_777_p1 <= std_logic_vector(resize(unsigned(tmp_43_fu_772_p2),64));
    tmp_43_fu_772_p2 <= std_logic_vector(unsigned(tmp_2_cast4_reg_1094) + unsigned(ap_const_lv8_90));
    tmp_44_fu_796_p3 <= (ap_const_lv59_5 & j_mid2_reg_952);
    tmp_45_cast_fu_823_p1 <= std_logic_vector(resize(unsigned(tmp_45_fu_818_p2),64));
    tmp_45_fu_818_p2 <= std_logic_vector(unsigned(tmp_2_cast4_reg_1094) + unsigned(ap_const_lv8_B0));
    tmp_46_fu_842_p3 <= (ap_const_lv59_6 & j_mid2_reg_952);
        tmp_47_cast7_fu_864_p1 <= std_logic_vector(resize(signed(tmp_39_reg_1059),8));

    tmp_47_cast_fu_867_p1 <= std_logic_vector(resize(unsigned(tmp_47_cast7_fu_864_p1),64));
    tmp_47_fu_886_p3 <= (ap_const_lv59_7 & j_mid2_reg_952);
    tmp_48_fu_917_p2 <= std_logic_vector(unsigned(tmp_2_cast5_fu_914_p1) + unsigned(ap_const_lv9_F0));
    tmp_49_cast_fu_923_p1 <= std_logic_vector(resize(unsigned(tmp_48_fu_917_p2),64));
    tmp_49_fu_928_p2 <= std_logic_vector(unsigned(tmp_3_cast_fu_894_p1) + unsigned(tmp_2_cast6_fu_911_p1));
    tmp_4_fu_562_p2 <= (tmp_reg_974 or ap_const_lv9_1);
    tmp_50_cast_fu_939_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp0_iter4_tmp_49_reg_1225),64));
    tmp_5_fu_567_p3 <= (ap_const_lv55_0 & tmp_4_fu_562_p2);
    tmp_7_fu_590_p2 <= (tmp_reg_974 or ap_const_lv9_2);
    tmp_8_fu_595_p3 <= (ap_const_lv55_0 & tmp_7_fu_590_p2);
    tmp_9_fu_612_p2 <= (tmp_reg_974 or ap_const_lv9_3);
    tmp_fu_544_p3 <= (tmp_mid2_v_fu_536_p3 & ap_const_lv4_0);
    tmp_mid2_v_fu_536_p3 <= 
        i_1_fu_516_p2 when (exitcond_fu_522_p2(0) = '1') else 
        i_phi_fu_419_p4;
end behav;
