Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Fri Dec  4 10:59:47 2020
| Host             : DESKTOP-4A374NS running 64-bit major release  (build 9200)
| Command          : report_power -file tpu_transmit_power_routed.rpt -pb tpu_transmit_power_summary_routed.pb -rpx tpu_transmit_power_routed.rpx
| Design           : tpu_transmit
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.775        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.230        |
| Device Static (W)        | 0.545        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 96.1         |
| Junction Temperature (C) | 28.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.352 |       12 |       --- |             --- |
| CLB Logic                |     0.588 |   155335 |       --- |             --- |
|   LUT as Logic           |     0.530 |    68383 |    242400 |           28.21 |
|   LUT as Distributed RAM |     0.037 |     3434 |    112800 |            3.04 |
|   Register               |     0.015 |    46846 |    484800 |            9.66 |
|   CARRY8                 |     0.003 |      609 |     30300 |            2.01 |
|   LUT as Shift Register  |     0.003 |       97 |    112800 |            0.09 |
|   F7/F8 Muxes            |    <0.001 |     7675 |    242400 |            3.17 |
|   Others                 |     0.000 |     1738 |       --- |             --- |
| Signals                  |     0.563 |    97792 |       --- |             --- |
| Block RAM                |     0.132 |       33 |       600 |            5.50 |
| MMCM                     |     0.114 |        1 |        10 |           10.00 |
| I/O                      |     0.145 |      291 |       520 |           55.96 |
| GTH                      |     0.336 |        1 |        20 |            5.00 |
| Static Power             |     0.545 |          |           |                 |
| Total                    |     2.775 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.950 |     1.913 |       1.752 |      0.161 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.160 |       0.063 |      0.097 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.128 |       0.063 |      0.065 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.950 |     0.024 |       0.007 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.013 |       0.013 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram    |       0.950 |     0.016 |       0.004 |      0.012 |       NA    | Unspecified | NA         |
| MGTAVcc    |       1.000 |     0.232 |       0.199 |      0.032 |       NA    | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.080 |       0.066 |      0.014 |       NA    | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.013 |       0.013 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                       | Domain                                                                                                                                                                                                                                                                                                                                                               | Constraint (ns) |
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| CLK_125MHZ_P                | CLK_125MHZ_P                                                                                                                                                                                                                                                                                                                                                         |             8.0 |
| clk_out1_tpu_transmit_clock | tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock                                                                                                                                                                                                                                                                                                                  |             4.0 |
| clkfbout_tpu_transmit_clock | tpu_transmit_clock/inst/clkfbout_tpu_transmit_clock                                                                                                                                                                                                                                                                                                                  |             8.0 |
| qpll0outclk_out             | mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_gt_common_block/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper_i/common_inst/qpll0outclk_out                                                                                                                                                           |             0.2 |
| qpll0outrefclk_out          | mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_gt_common_block/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper_i/common_inst/qpll0outrefclk_out                                                                                                                                                        |             6.4 |
| refclk_p                    | refclk_p                                                                                                                                                                                                                                                                                                                                                             |             6.4 |
| rxoutclk_out[0]             | mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |             3.2 |
| rxrecclk_out                | mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/CLK                                                                                                                                                                                       |             6.4 |
| ten_gig_eth_pcs_pma_ch0_n_6 | mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                                                                                                                                                                                                                                |             6.4 |
| txoutclk_out[0]             | mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |             3.2 |
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| tpu_transmit                |     2.230 |
|   mainnet_down10g           |     0.481 |
|     axi_stream_gen_mon_0    |     0.040 |
|       axi_stream_gen_i      |     0.001 |
|       axi_stream_interface  |     0.039 |
|     mac_phy_wrapper_i       |     0.441 |
|       mac_phy_i             |     0.441 |
|   tpu_pushstream            |     1.488 |
|     buffer[0].axis_fifo_t8I |     0.002 |
|       inst                  |     0.002 |
|     buffer[0].axis_fifo_t8Q |     0.002 |
|       inst                  |     0.002 |
|     buffer[1].axis_fifo_t8I |     0.003 |
|       inst                  |     0.003 |
|     buffer[1].axis_fifo_t8Q |     0.002 |
|       inst                  |     0.002 |
|     buffer[2].axis_fifo_t8I |     0.002 |
|       inst                  |     0.002 |
|     buffer[2].axis_fifo_t8Q |     0.002 |
|       inst                  |     0.002 |
|     buffer[3].axis_fifo_t8I |     0.002 |
|       inst                  |     0.002 |
|     buffer[3].axis_fifo_t8Q |     0.002 |
|       inst                  |     0.002 |
|     buffer[4].axis_fifo_t8I |     0.002 |
|       inst                  |     0.002 |
|     buffer[4].axis_fifo_t8Q |     0.002 |
|       inst                  |     0.002 |
|     buffer[5].axis_fifo_t8I |     0.003 |
|       inst                  |     0.003 |
|     buffer[5].axis_fifo_t8Q |     0.002 |
|       inst                  |     0.002 |
|     buffer[6].axis_fifo_t8I |     0.002 |
|       inst                  |     0.002 |
|     buffer[6].axis_fifo_t8Q |     0.002 |
|       inst                  |     0.002 |
|     buffer[7].axis_fifo_t8I |     0.002 |
|       inst                  |     0.002 |
|     buffer[7].axis_fifo_t8Q |     0.002 |
|       inst                  |     0.002 |
|     layer1_pushstream       |     1.177 |
|       layer1_transmit       |     1.177 |
|     radio_pushstream        |     0.272 |
|       radio_transmit        |     0.272 |
|   tpu_transmit_clock        |     0.119 |
|     inst                    |     0.119 |
|       clkin1_ibufds         |     0.004 |
+-----------------------------+-----------+


