

================================================================
== Vitis HLS Report for 'sigmoid_top'
================================================================
* Date:           Mon Dec  6 16:49:03 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        sigmoid_new
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k325t-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    4|       -|       -|    -|
|Expression       |        -|    -|       0|    1374|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    2|       0|      21|    -|
|Memory           |        0|    -|      15|       4|    -|
|Multiplexer      |        -|    -|       -|       -|    -|
|Register         |        -|    -|     541|     128|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    6|     556|    1527|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      890|  840|  407600|  203800|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U1  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mul_17s_32ns_43_1_1_U2          |mul_17s_32ns_43_1_1          |        0|   2|  0|  21|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   2|  0|  21|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------+--------------------------+-----------+
    |           Instance          |          Module          | Expression|
    +-----------------------------+--------------------------+-----------+
    |mul_mul_15ns_15ns_30_4_1_U5  |mul_mul_15ns_15ns_30_4_1  |    i0 * i1|
    |mul_mul_16ns_13ns_29_4_1_U3  |mul_mul_16ns_13ns_29_4_1  |    i0 * i1|
    |mul_mul_16ns_16ns_32_4_1_U6  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_8ns_12ns_20_4_1_U4   |mul_mul_8ns_12ns_20_4_1   |    i0 * i1|
    +-----------------------------+--------------------------+-----------+

    * Memory: 
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |ROM_EXP_V_U  |ROM_EXP_V  |        0|  15|   4|    0|    16|   15|     1|          240|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |           |        0|  15|   4|    0|    16|   15|     1|          240|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln712_fu_594_p2        |         +|   0|  0|   23|          16|          14|
    |add_ln952_fu_312_p2        |         +|   0|  0|   23|          16|           7|
    |add_ln961_fu_348_p2        |         +|   0|  0|   39|          32|           7|
    |add_ln968_fu_482_p2        |         +|   0|  0|   11|          11|          11|
    |lsb_index_fu_238_p2        |         +|   0|  0|   39|          32|           7|
    |m_1_fu_441_p2              |         +|   0|  0|   71|          64|          64|
    |ret_V_1_fu_764_p2          |         +|   0|  0|   24|          17|          15|
    |x0_V_1_fu_588_p2           |         +|   0|  0|   23|          16|          14|
    |x0_V_fu_567_p2             |         +|   0|  0|   22|          15|          14|
    |ret_V_2_fu_789_p2          |         -|   0|  0|   50|          43|          43|
    |ret_V_fu_706_p2            |         -|   0|  0|   23|          16|          15|
    |sub_ln947_fu_228_p2        |         -|   0|  0|   39|           5|          32|
    |sub_ln950_fu_264_p2        |         -|   0|  0|   13|           3|           5|
    |sub_ln962_fu_354_p2        |         -|   0|  0|   39|           6|          32|
    |sub_ln968_fu_477_p2        |         -|   0|  0|   11|           3|          11|
    |and_ln1549_1_fu_647_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1549_fu_642_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln1560_fu_544_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln949_fu_306_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln952_fu_324_p2        |       and|   0|  0|   16|          16|          16|
    |p_Result_2_fu_280_p2       |       and|   0|  0|   16|          16|          16|
    |tobool29_i_i647_fu_360_p2  |       and|   0|  0|    2|           1|           1|
    |icmp_ln1549_1_fu_380_p2    |      icmp|   0|  0|    9|           4|           1|
    |icmp_ln1549_fu_196_p2      |      icmp|   0|  0|   13|          16|          15|
    |icmp_ln1560_1_fu_529_p2    |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1560_fu_523_p2      |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln938_fu_535_p2       |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln949_fu_254_p2       |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln950_fu_286_p2       |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln961_fu_342_p2       |      icmp|   0|  0|   18|          32|           1|
    |p_Result_3_fu_330_p2       |      icmp|   0|  0|   13|          16|           1|
    |lshr_ln950_fu_274_p2       |      lshr|   0|  0|   35|           2|          16|
    |lshr_ln961_fu_416_p2       |      lshr|   0|  0|  182|          64|          64|
    |r_fu_744_p2                |      lshr|   0|  0|  179|          63|          63|
    |a_fu_336_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln1560_1_fu_622_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1560_fu_540_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln938_fu_617_p2         |        or|   0|  0|    2|           1|           1|
    |m_fu_431_p3                |    select|   0|  0|   64|           1|          64|
    |select_ln946_fu_469_p3     |    select|   0|  0|   10|           1|          10|
    |x0_V_3_fu_628_p3           |    select|   0|  0|   16|           1|          16|
    |x0_V_4_fu_653_p3           |    select|   0|  0|   16|           1|          16|
    |x0_V_6_fu_687_p3           |    select|   0|  0|   16|           1|          15|
    |shl_ln952_fu_318_p2        |       shl|   0|  0|   35|           1|          16|
    |shl_ln962_fu_425_p2        |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln1560_fu_550_p2       |       xor|   0|  0|    2|           2|           1|
    |xor_ln938_fu_636_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln952_fu_300_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1374|         734|         707|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln961_reg_859                    |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |icmp_ln1549_1_reg_879                |   1|   0|    1|          0|
    |icmp_ln1549_1_reg_879_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln1549_reg_848                  |   1|   0|    1|          0|
    |icmp_ln1560_1_reg_909                |   1|   0|    1|          0|
    |icmp_ln1560_reg_904                  |   1|   0|    1|          0|
    |icmp_ln961_reg_854                   |   1|   0|    1|          0|
    |in_read_reg_841                      |  16|   0|   16|          0|
    |in_read_reg_841_pp0_iter1_reg        |  16|   0|   16|          0|
    |n_reg_924                            |   4|   0|    4|          0|
    |n_reg_924_pp0_iter4_reg              |   4|   0|    4|          0|
    |r_V_6_reg_960                        |  32|   0|   32|          0|
    |r_V_reg_919                          |  29|   0|   29|          0|
    |ret_V_1_reg_965                      |  17|   0|   17|          0|
    |sub_ln962_reg_864                    |  32|   0|   32|          0|
    |tmp_2_reg_884                        |  11|   0|   11|          0|
    |tmp_2_reg_884_pp0_iter1_reg          |  11|   0|   11|          0|
    |tmp_3_reg_889                        |  13|   0|   13|          0|
    |tmp_3_reg_889_pp0_iter1_reg          |  13|   0|   13|          0|
    |tobool29_i_i647_reg_869              |   1|   0|    1|          0|
    |trunc_ln1352_reg_955                 |  12|   0|   14|          2|
    |trunc_ln946_reg_874                  |  11|   0|   11|          0|
    |x0_V_4_reg_914                       |  14|   0|   16|          2|
    |icmp_ln1549_reg_848                  |  64|  32|    1|          0|
    |r_V_reg_919                          |  64|  32|   29|          0|
    |trunc_ln1352_reg_955                 |  64|  32|   14|          2|
    |x0_V_4_reg_914                       |  64|  32|   16|          2|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 541| 128|  349|          8|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|   sigmoid_top|  return value|
|in_r       |   in|   16|     ap_none|          in_r|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

