[*]
<<<<<<< HEAD
[*] GTKWave Analyzer v3.3.89 (w)1999-2018 BSI
[*] Wed May 30 14:39:09 2018
[*]
[dumpfile] "/home/wivill/git/ie0523/proyecto-01/pcie.vcd"
[dumpfile_mtime] "Wed May 30 14:31:42 2018"
[dumpfile_size] 195549
[savefile] "/home/wivill/git/ie0523/proyecto-01/pcie.sav"
[timestart] 0
[size] 1366 697
[pos] -1 -1
*-22.135500 6720000 1250000 1000000 9750000 5750000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
=======
[*] GTKWave Analyzer v3.3.71 (w)1999-2016 BSI
[*] Wed May 30 16:21:05 2018
[*]
[dumpfile] "C:\Users\Jose\Documents\UCR_Electrica\I_2018\Circuitos_Digitales_II\Git\proyecto-01\pcie.vcd"
[dumpfile_mtime] "Wed May 30 16:20:41 2018"
[dumpfile_size] 234301
[savefile] "C:\Users\Jose\Documents\UCR_Electrica\I_2018\Circuitos_Digitales_II\Git\proyecto-01\pcie.sav"
[timestart] 0
[size] 1366 697
[pos] -1 -1
*-22.135500 4600000 1250000 1000000 9750000 5750000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
>>>>>>> e2166ad5a81efc09834da5dbe125c3348f84ccd6
[treeopen] testbench.
[treeopen] testbench.cond.
[treeopen] testbench.cond.bj_rx_cond.
[treeopen] testbench.cond.tx_rx_cond.
[treeopen] testbench.cond.tx_rx_cond.low_tx_cond.
[sst_width] 213
[signals_width] 166
[sst_expanded] 1
[sst_vpaned_height] 187
@28
testbench.cond.IN_CLK_2MHz
testbench.cond.CLK_1MHz
testbench.cond.CLK_500KHz
testbench.cond.CLK_250KHz
@22
testbench.IN_CTRL_tb[3:0]
@23
testbench.IN_TLP_tb[7:0]
@22
testbench.IN_COM_tb[7:0]
testbench.IN_PAD_tb[7:0]
testbench.IN_SKP_tb[7:0]
testbench.IN_STP_tb[7:0]
testbench.IN_SDP_tb[7:0]
testbench.IN_END_tb[7:0]
testbench.IN_EDB_tb[7:0]
testbench.IN_FTS_tb[7:0]
<<<<<<< HEAD
testbench.IN_TLP_tb[7:0]
testbench.IN_IDL_tb[7:0]
testbench.cond.tx_input_cond.muxOUT[7:0]
testbench.cond.tx_bs_cond.stripedLane0[7:0]
testbench.cond.tx_bs_cond.stripedLane1[7:0]
testbench.cond.tx_bs_cond.stripedLane2[7:0]
testbench.cond.tx_bs_cond.stripedLane3[7:0]
@c00023
testbench.cond.tx_rx_cond.IN_LANE0[7:0]
@28
(0)testbench.cond.tx_rx_cond.IN_LANE0[7:0]
(1)testbench.cond.tx_rx_cond.IN_LANE0[7:0]
(2)testbench.cond.tx_rx_cond.IN_LANE0[7:0]
(3)testbench.cond.tx_rx_cond.IN_LANE0[7:0]
(4)testbench.cond.tx_rx_cond.IN_LANE0[7:0]
(5)testbench.cond.tx_rx_cond.IN_LANE0[7:0]
(6)testbench.cond.tx_rx_cond.IN_LANE0[7:0]
(7)testbench.cond.tx_rx_cond.IN_LANE0[7:0]
@1401201
-group_end
@c00022
testbench.cond.tx_rx_cond.IN_LANE1[7:0]
@28
(0)testbench.cond.tx_rx_cond.IN_LANE1[7:0]
(1)testbench.cond.tx_rx_cond.IN_LANE1[7:0]
(2)testbench.cond.tx_rx_cond.IN_LANE1[7:0]
(3)testbench.cond.tx_rx_cond.IN_LANE1[7:0]
(4)testbench.cond.tx_rx_cond.IN_LANE1[7:0]
(5)testbench.cond.tx_rx_cond.IN_LANE1[7:0]
(6)testbench.cond.tx_rx_cond.IN_LANE1[7:0]
(7)testbench.cond.tx_rx_cond.IN_LANE1[7:0]
@1401200
-group_end
@22
testbench.cond.tx_rx_cond.IN_LANE2[7:0]
testbench.cond.tx_rx_cond.IN_LANE3[7:0]
@c00022
testbench.cond.tx_rx_cond.LANE[3:0]
@28
(0)testbench.cond.tx_rx_cond.LANE[3:0]
(1)testbench.cond.tx_rx_cond.LANE[3:0]
(2)testbench.cond.tx_rx_cond.LANE[3:0]
(3)testbench.cond.tx_rx_cond.LANE[3:0]
@1401200
-group_end
@22
testbench.cond.tx_rx_cond.OUT_LANE0[7:0]
testbench.cond.tx_rx_cond.OUT_LANE1[7:0]
testbench.cond.tx_rx_cond.OUT_LANE2[7:0]
testbench.cond.tx_rx_cond.OUT_LANE3[7:0]
testbench.cond.tx_rx_cond.low_rx_cond.P0_cond_s2p[7:0]
testbench.cond.bj_rx_cond.mux_cond.In0[7:0]
testbench.cond.bj_rx_cond.mux_cond.In1[7:0]
testbench.cond.bj_rx_cond.mux_cond.In2[7:0]
testbench.cond.bj_rx_cond.mux_cond.In3[7:0]
=======
testbench.IN_IDL_tb[7:0]
>>>>>>> e2166ad5a81efc09834da5dbe125c3348f84ccd6
testbench.cond.bj_rx_cond.out[7:0]
[pattern_trace] 1
[pattern_trace] 0
