
*** Running vivado
    with args -log hdmi_out_v_tc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_out_v_tc_0_0.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source hdmi_out_v_tc_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP hdmi_out_v_tc_0_0, cache-ID = a4f4170ae37af846.
INFO: [Common 17-206] Exiting Vivado at Sat Jan  8 11:08:51 2022...
