<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\impl\gwsynthesis\my_zx_spectrum_dram_video.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\spectrum.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Sep 17 12:01:14 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2864</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1637</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>483</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>hdmi/rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>hdmi/rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>hdmi/rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>hdmi/rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>hdmi/rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>hdmi/rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>hdmi/rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>hdmi/rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>hdmi/rpll/rpll_inst/CLKOUT</td>
<td>hdmi/rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>27.598(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>87.237(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of hdmi/rpll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi/rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi/rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi/rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi/rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi/rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi/rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi/rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi/rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi/rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi/rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi/rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.803</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DI[1]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.191</td>
</tr>
<tr>
<td>2</td>
<td>0.956</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/DI[1]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.037</td>
</tr>
<tr>
<td>3</td>
<td>1.273</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/IncDecZ_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.364</td>
</tr>
<tr>
<td>4</td>
<td>1.406</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0/DI[1]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.588</td>
</tr>
<tr>
<td>5</td>
<td>1.423</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DI[1]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.571</td>
</tr>
<tr>
<td>6</td>
<td>0.780</td>
<td>Z80/cpu/wr_n_s0/Q</td>
<td>ram3/ram_inst/sp_inst_0/DI[0]</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>18.519</td>
<td>0.245</td>
<td>17.450</td>
</tr>
<tr>
<td>7</td>
<td>1.583</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DI[3]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.411</td>
</tr>
<tr>
<td>8</td>
<td>1.604</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DI[2]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.390</td>
</tr>
<tr>
<td>9</td>
<td>1.648</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/DI[3]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.345</td>
</tr>
<tr>
<td>10</td>
<td>1.758</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0/DI[2]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.236</td>
</tr>
<tr>
<td>11</td>
<td>1.918</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0/DI[3]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.076</td>
</tr>
<tr>
<td>12</td>
<td>1.929</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/DI[2]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.064</td>
</tr>
<tr>
<td>13</td>
<td>1.936</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s/DI[1]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.057</td>
</tr>
<tr>
<td>14</td>
<td>1.979</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DI[3]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.015</td>
</tr>
<tr>
<td>15</td>
<td>2.005</td>
<td>hdmi/enc_b/rd_2_s0/Q</td>
<td>hdmi/enc_b/rd_6_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>11.063</td>
</tr>
<tr>
<td>16</td>
<td>2.034</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DI[0]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.959</td>
</tr>
<tr>
<td>17</td>
<td>2.194</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_0_s0/DI[1]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.799</td>
</tr>
<tr>
<td>18</td>
<td>1.099</td>
<td>Z80/cpu/wr_n_s0/Q</td>
<td>vram/dpb_inst/dpb_inst_0/DIA[0]</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>18.519</td>
<td>0.245</td>
<td>17.132</td>
</tr>
<tr>
<td>19</td>
<td>1.113</td>
<td>Z80/cpu/wr_n_s0/Q</td>
<td>vram/dpb_inst/dpb_inst_0/DIA[1]</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>18.519</td>
<td>0.245</td>
<td>17.118</td>
</tr>
<tr>
<td>20</td>
<td>2.305</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_1_s/DI[3]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.688</td>
</tr>
<tr>
<td>21</td>
<td>2.414</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DI[2]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.580</td>
</tr>
<tr>
<td>22</td>
<td>2.519</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/DI[0]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.475</td>
</tr>
<tr>
<td>23</td>
<td>2.540</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/DI[1]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.454</td>
</tr>
<tr>
<td>24</td>
<td>1.274</td>
<td>Z80/cpu/wr_n_s0/Q</td>
<td>vram/dpb_inst/dpb_inst_3/DIA[1]</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>18.519</td>
<td>0.245</td>
<td>16.957</td>
</tr>
<tr>
<td>25</td>
<td>2.716</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/DI[3]</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.277</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>Z80/cpu/i_tv80_core/Halt_FF_s5/Q</td>
<td>Z80/cpu/i_tv80_core/Halt_FF_s5/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>Z80/cpu/i_tv80_core/IStatus_0_s1/Q</td>
<td>Z80/cpu/i_tv80_core/IStatus_0_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>io/cnt_0_s0/Q</td>
<td>io/cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>hdmi/enc_b/rd_7_s0/Q</td>
<td>hdmi/enc_b/rd_7_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>hdmi/colorbar/vcount_0_s0/Q</td>
<td>hdmi/colorbar/vcount_0_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>hdmi/colorbar/vcount_11_s0/Q</td>
<td>hdmi/colorbar/vcount_11_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>hdmi/colorbar/hcount_10_s0/Q</td>
<td>hdmi/colorbar/hcount_10_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>hdmi/timing_flow/vcount_4_s0/Q</td>
<td>hdmi/timing_flow/vcount_4_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>hdmi/timing_flow/vcount_6_s0/Q</td>
<td>hdmi/timing_flow/vcount_6_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>hdmi/timing_flow/vcount_11_s0/Q</td>
<td>hdmi/timing_flow/vcount_11_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>hdmi/timing_flow/hcount_3_s0/Q</td>
<td>hdmi/timing_flow/hcount_3_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>hdmi/timing_flow/hcount_4_s0/Q</td>
<td>hdmi/timing_flow/hcount_4_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>Z80/cpu/i_tv80_core/Alternate_s1/Q</td>
<td>Z80/cpu/i_tv80_core/Alternate_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>hdmi/colorbar/read_phase_0_s2/Q</td>
<td>hdmi/colorbar/read_phase_0_s2/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>hdmi/colorbar/vcount_5_s0/Q</td>
<td>hdmi/colorbar/vcount_5_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>hdmi/colorbar/hcount_9_s0/Q</td>
<td>hdmi/colorbar/hcount_9_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>hdmi/timing_flow/vcount_10_s0/Q</td>
<td>hdmi/timing_flow/vcount_10_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>hdmi/timing_flow/hcount_6_s0/Q</td>
<td>hdmi/timing_flow/hcount_6_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>hdmi/timing_flow/hcount_8_s0/Q</td>
<td>hdmi/timing_flow/hcount_8_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>hdmi/enc_g/rd_7_s0/Q</td>
<td>hdmi/enc_g/rd_7_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>hdmi/colorbar/hcount_5_s0/Q</td>
<td>hdmi/colorbar/hcount_5_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>hdmi/colorbar/hcount_8_s0/Q</td>
<td>hdmi/colorbar/hcount_8_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.711</td>
<td>hdmi/enc_r/rd_7_s0/Q</td>
<td>hdmi/enc_r/rd_7_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>24</td>
<td>0.711</td>
<td>hdmi/colorbar/hcount_2_s0/Q</td>
<td>hdmi/colorbar/hcount_2_s0/D</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>io/cnt_3_s0/Q</td>
<td>io/cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>hdmi/timing_flow/hcount_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>hdmi/enc_g/rd_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>hdmi/enc_g/rd_5_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>hdmi/enc_b/dout_buf2_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>hdmi/enc_b/dout_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>hdmi/enc_b/dout_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>vram/dpb_inst/dpb_inst_0</td>
</tr>
<tr>
<td>8</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>vram/dpb_inst/dpb_inst_2</td>
</tr>
<tr>
<td>9</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>vram/dpb_inst/dpb_inst_3</td>
</tr>
<tr>
<td>10</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>vram/dpb_inst/dpb_inst_1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.763</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/SUM</td>
</tr>
<tr>
<td>53.676</td>
<td>2.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_1_s2/I1</td>
</tr>
<tr>
<td>54.498</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_1_s2/F</td>
</tr>
<tr>
<td>54.503</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_1_s0/I1</td>
</tr>
<tr>
<td>55.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_1_s0/F</td>
</tr>
<tr>
<td>57.286</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.994, 33.141%; route: 23.739, 65.592%; tC2Q: 0.458, 1.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.763</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/SUM</td>
</tr>
<tr>
<td>53.676</td>
<td>2.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_1_s2/I1</td>
</tr>
<tr>
<td>54.498</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_1_s2/F</td>
</tr>
<tr>
<td>54.503</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_1_s0/I1</td>
</tr>
<tr>
<td>55.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_1_s0/F</td>
</tr>
<tr>
<td>57.132</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.994, 33.283%; route: 23.585, 65.446%; tC2Q: 0.458, 1.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>57.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/IncDecZ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>50.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>50.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_10_s/COUT</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_11_s/CIN</td>
</tr>
<tr>
<td>50.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_11_s/COUT</td>
</tr>
<tr>
<td>50.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_12_s/CIN</td>
</tr>
<tr>
<td>50.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>50.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>50.991</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_13_s/SUM</td>
</tr>
<tr>
<td>52.450</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>Z80/cpu/i_tv80_core/n1614_s15/I1</td>
</tr>
<tr>
<td>53.511</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/n1614_s15/F</td>
</tr>
<tr>
<td>53.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/n1614_s3/I3</td>
</tr>
<tr>
<td>54.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/n1614_s3/F</td>
</tr>
<tr>
<td>55.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>Z80/cpu/i_tv80_core/n1614_s0/I2</td>
</tr>
<tr>
<td>56.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/n1614_s0/F</td>
</tr>
<tr>
<td>56.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IncDecZ_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>Z80/cpu/i_tv80_core/IncDecZ_s1/CLK</td>
</tr>
<tr>
<td>57.732</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>Z80/cpu/i_tv80_core/IncDecZ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.364, 37.790%; route: 21.542, 60.914%; tC2Q: 0.458, 1.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>50.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>50.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_10_s/COUT</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_11_s/CIN</td>
</tr>
<tr>
<td>50.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_11_s/COUT</td>
</tr>
<tr>
<td>50.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_12_s/CIN</td>
</tr>
<tr>
<td>50.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>50.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>50.991</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_13_s/SUM</td>
</tr>
<tr>
<td>52.935</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_5_s2/I0</td>
</tr>
<tr>
<td>53.961</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>54.380</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_5_s0/I1</td>
</tr>
<tr>
<td>55.202</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C19[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>56.683</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.426, 34.917%; route: 22.703, 63.795%; tC2Q: 0.458, 1.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>50.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>50.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_10_s/COUT</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_11_s/CIN</td>
</tr>
<tr>
<td>50.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_11_s/COUT</td>
</tr>
<tr>
<td>50.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_12_s/CIN</td>
</tr>
<tr>
<td>50.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>50.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>50.991</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_13_s/SUM</td>
</tr>
<tr>
<td>52.935</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_5_s2/I0</td>
</tr>
<tr>
<td>53.961</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>54.380</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_5_s0/I1</td>
</tr>
<tr>
<td>55.202</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C19[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>56.666</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.426, 34.933%; route: 22.687, 63.778%; tC2Q: 0.458, 1.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/wr_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram3/ram_inst/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][B]</td>
<td>Z80/cpu/wr_n_s0/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R17C8[1][B]</td>
<td style=" font-weight:bold;">Z80/cpu/wr_n_s0/Q</td>
</tr>
<tr>
<td>28.563</td>
<td>7.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>io/data_bus_Z_6_s4/I1</td>
</tr>
<tr>
<td>29.385</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">io/data_bus_Z_6_s4/F</td>
</tr>
<tr>
<td>31.195</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>io/data_bus_Z_0_s3/I0</td>
</tr>
<tr>
<td>32.227</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td style=" background: #97FFFF;">io/data_bus_Z_0_s3/F</td>
</tr>
<tr>
<td>33.202</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>io/data_bus_Z_0_s2/I2</td>
</tr>
<tr>
<td>34.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">io/data_bus_Z_0_s2/F</td>
</tr>
<tr>
<td>34.306</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>io/data_bus_Z_0_s/I3</td>
</tr>
<tr>
<td>35.128</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">io/data_bus_Z_0_s/F</td>
</tr>
<tr>
<td>38.545</td>
<td>3.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">ram3/ram_inst/sp_inst_0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>ram3/ram_inst/sp_inst_0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>ram3/ram_inst/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.245</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 21.633%; route: 13.217, 75.741%; tC2Q: 0.458, 2.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>50.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>50.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_10_s/COUT</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_11_s/CIN</td>
</tr>
<tr>
<td>50.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_11_s/COUT</td>
</tr>
<tr>
<td>50.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_12_s/CIN</td>
</tr>
<tr>
<td>50.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>50.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>50.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_13_s/COUT</td>
</tr>
<tr>
<td>50.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_14_s/CIN</td>
</tr>
<tr>
<td>50.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_14_s/COUT</td>
</tr>
<tr>
<td>50.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_15_s/CIN</td>
</tr>
<tr>
<td>51.105</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_15_s/SUM</td>
</tr>
<tr>
<td>52.399</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_7_s17/I1</td>
</tr>
<tr>
<td>53.024</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_7_s17/F</td>
</tr>
<tr>
<td>53.442</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_7_s0/I2</td>
</tr>
<tr>
<td>54.541</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C19[3][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>56.506</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.416, 35.063%; route: 22.537, 63.643%; tC2Q: 0.458, 1.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>50.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>50.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_10_s/COUT</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_11_s/CIN</td>
</tr>
<tr>
<td>50.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_11_s/COUT</td>
</tr>
<tr>
<td>50.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_12_s/CIN</td>
</tr>
<tr>
<td>50.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>50.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>50.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_13_s/COUT</td>
</tr>
<tr>
<td>50.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_14_s/CIN</td>
</tr>
<tr>
<td>51.048</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_14_s/SUM</td>
</tr>
<tr>
<td>52.507</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_6_s2/I1</td>
</tr>
<tr>
<td>53.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_6_s2/F</td>
</tr>
<tr>
<td>53.335</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>54.367</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C19[3][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>56.485</td>
<td>2.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.489, 35.290%; route: 22.442, 63.415%; tC2Q: 0.458, 1.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>50.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>50.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_10_s/COUT</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_11_s/CIN</td>
</tr>
<tr>
<td>50.877</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_11_s/SUM</td>
</tr>
<tr>
<td>52.341</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_3_s2/I1</td>
</tr>
<tr>
<td>53.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_3_s2/F</td>
</tr>
<tr>
<td>54.137</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_3_s0/I1</td>
</tr>
<tr>
<td>54.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C19[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_3_s0/F</td>
</tr>
<tr>
<td>56.440</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.108, 34.257%; route: 22.779, 64.447%; tC2Q: 0.458, 1.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>50.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>50.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_10_s/COUT</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_11_s/CIN</td>
</tr>
<tr>
<td>50.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_11_s/COUT</td>
</tr>
<tr>
<td>50.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_12_s/CIN</td>
</tr>
<tr>
<td>50.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>50.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>50.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_13_s/COUT</td>
</tr>
<tr>
<td>50.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_14_s/CIN</td>
</tr>
<tr>
<td>51.048</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_14_s/SUM</td>
</tr>
<tr>
<td>52.507</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_6_s2/I1</td>
</tr>
<tr>
<td>53.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_6_s2/F</td>
</tr>
<tr>
<td>53.335</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>54.367</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C19[3][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>56.331</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.489, 35.444%; route: 22.289, 63.255%; tC2Q: 0.458, 1.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>50.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>50.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_10_s/COUT</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_11_s/CIN</td>
</tr>
<tr>
<td>50.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_11_s/COUT</td>
</tr>
<tr>
<td>50.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_12_s/CIN</td>
</tr>
<tr>
<td>50.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>50.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>50.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_13_s/COUT</td>
</tr>
<tr>
<td>50.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_14_s/CIN</td>
</tr>
<tr>
<td>50.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_14_s/COUT</td>
</tr>
<tr>
<td>50.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_15_s/CIN</td>
</tr>
<tr>
<td>51.105</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_15_s/SUM</td>
</tr>
<tr>
<td>52.399</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_7_s17/I1</td>
</tr>
<tr>
<td>53.024</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_7_s17/F</td>
</tr>
<tr>
<td>53.442</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_7_s0/I2</td>
</tr>
<tr>
<td>54.541</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C19[3][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>56.171</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.416, 35.398%; route: 22.201, 63.295%; tC2Q: 0.458, 1.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>50.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>50.820</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_10_s/SUM</td>
</tr>
<tr>
<td>52.598</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_2_s1/I1</td>
</tr>
<tr>
<td>53.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_2_s1/F</td>
</tr>
<tr>
<td>53.426</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_2_s3/I2</td>
</tr>
<tr>
<td>54.525</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_2_s3/F</td>
</tr>
<tr>
<td>56.159</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.328, 35.159%; route: 22.278, 63.534%; tC2Q: 0.458, 1.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.763</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/SUM</td>
</tr>
<tr>
<td>53.676</td>
<td>2.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_1_s2/I1</td>
</tr>
<tr>
<td>54.498</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_1_s2/F</td>
</tr>
<tr>
<td>54.503</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_1_s0/I1</td>
</tr>
<tr>
<td>55.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_1_s0/F</td>
</tr>
<tr>
<td>56.152</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.994, 34.213%; route: 22.605, 64.480%; tC2Q: 0.458, 1.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>50.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>50.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_10_s/COUT</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_11_s/CIN</td>
</tr>
<tr>
<td>50.877</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_11_s/SUM</td>
</tr>
<tr>
<td>52.341</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_3_s2/I1</td>
</tr>
<tr>
<td>53.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_3_s2/F</td>
</tr>
<tr>
<td>54.137</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_3_s0/I1</td>
</tr>
<tr>
<td>54.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C19[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_3_s0/F</td>
</tr>
<tr>
<td>56.110</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.108, 34.580%; route: 22.448, 64.111%; tC2Q: 0.458, 1.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/enc_b/rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/enc_b/rd_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>hdmi/enc_b/rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td style=" font-weight:bold;">hdmi/enc_b/rd_2_s0/Q</td>
</tr>
<tr>
<td>2.653</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C37[1][A]</td>
<td>hdmi/enc_b/n388_s/I0</td>
</tr>
<tr>
<td>3.698</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td style=" background: #97FFFF;">hdmi/enc_b/n388_s/COUT</td>
</tr>
<tr>
<td>3.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C37[1][B]</td>
<td>hdmi/enc_b/n387_s1/CIN</td>
</tr>
<tr>
<td>4.261</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">hdmi/enc_b/n387_s1/SUM</td>
</tr>
<tr>
<td>5.066</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>hdmi/enc_b/n387_s0/I0</td>
</tr>
<tr>
<td>6.024</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">hdmi/enc_b/n387_s0/COUT</td>
</tr>
<tr>
<td>6.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>hdmi/enc_b/n386_s0/CIN</td>
</tr>
<tr>
<td>6.587</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">hdmi/enc_b/n386_s0/SUM</td>
</tr>
<tr>
<td>7.413</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][A]</td>
<td>hdmi/enc_b/n559_s2/I3</td>
</tr>
<tr>
<td>8.512</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C37[3][A]</td>
<td style=" background: #97FFFF;">hdmi/enc_b/n559_s2/F</td>
</tr>
<tr>
<td>9.333</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][A]</td>
<td>hdmi/enc_b/n558_s2/I1</td>
</tr>
<tr>
<td>10.394</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C37[3][A]</td>
<td style=" background: #97FFFF;">hdmi/enc_b/n558_s2/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>hdmi/enc_b/n558_s1/I1</td>
</tr>
<tr>
<td>11.635</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">hdmi/enc_b/n558_s1/F</td>
</tr>
<tr>
<td>11.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">hdmi/enc_b/rd_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.040</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>hdmi/enc_b/rd_6_s0/CLK</td>
</tr>
<tr>
<td>13.640</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>hdmi/enc_b/rd_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.111, 55.238%; route: 4.494, 40.619%; tC2Q: 0.458, 4.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>46.102</td>
<td>2.179</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C20</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_1_s1/AD[2]</td>
</tr>
<tr>
<td>46.361</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_1_s1/DO[1]</td>
</tr>
<tr>
<td>48.624</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_5_s/I0</td>
</tr>
<tr>
<td>49.669</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_5_s/COUT</td>
</tr>
<tr>
<td>49.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_6_s/CIN</td>
</tr>
<tr>
<td>49.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_6_s/COUT</td>
</tr>
<tr>
<td>49.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_7_s/CIN</td>
</tr>
<tr>
<td>49.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_7_s/COUT</td>
</tr>
<tr>
<td>49.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/CIN</td>
</tr>
<tr>
<td>50.346</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/SUM</td>
</tr>
<tr>
<td>52.119</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_0_s2/I1</td>
</tr>
<tr>
<td>52.941</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_0_s2/F</td>
</tr>
<tr>
<td>53.278</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_0_s0/I1</td>
</tr>
<tr>
<td>54.100</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_0_s0/F</td>
</tr>
<tr>
<td>56.054</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.108, 34.635%; route: 22.393, 64.054%; tC2Q: 0.458, 1.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>46.096</td>
<td>2.173</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>46.355</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>48.944</td>
<td>2.589</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[0][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_1_s/CIN</td>
</tr>
<tr>
<td>49.507</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_1_s/SUM</td>
</tr>
<tr>
<td>51.451</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIL_1_s2/I1</td>
</tr>
<tr>
<td>52.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIL_1_s2/F</td>
</tr>
<tr>
<td>52.413</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIL_1_s0/I1</td>
</tr>
<tr>
<td>53.445</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C20[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIL_1_s0/F</td>
</tr>
<tr>
<td>55.894</td>
<td>2.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_0_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_0_s0/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.963, 31.504%; route: 23.378, 67.179%; tC2Q: 0.458, 1.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/wr_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/dpb_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][B]</td>
<td>Z80/cpu/wr_n_s0/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R17C8[1][B]</td>
<td style=" font-weight:bold;">Z80/cpu/wr_n_s0/Q</td>
</tr>
<tr>
<td>28.563</td>
<td>7.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>io/data_bus_Z_6_s4/I1</td>
</tr>
<tr>
<td>29.385</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">io/data_bus_Z_6_s4/F</td>
</tr>
<tr>
<td>31.195</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>io/data_bus_Z_0_s3/I0</td>
</tr>
<tr>
<td>32.227</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td style=" background: #97FFFF;">io/data_bus_Z_0_s3/F</td>
</tr>
<tr>
<td>33.202</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>io/data_bus_Z_0_s2/I2</td>
</tr>
<tr>
<td>34.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">io/data_bus_Z_0_s2/F</td>
</tr>
<tr>
<td>34.306</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>io/data_bus_Z_0_s/I3</td>
</tr>
<tr>
<td>35.128</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">io/data_bus_Z_0_s/F</td>
</tr>
<tr>
<td>38.227</td>
<td>3.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">vram/dpb_inst/dpb_inst_0/DIA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>vram/dpb_inst/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>vram/dpb_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.245</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 22.035%; route: 12.898, 75.289%; tC2Q: 0.458, 2.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/wr_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/dpb_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][B]</td>
<td>Z80/cpu/wr_n_s0/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R17C8[1][B]</td>
<td style=" font-weight:bold;">Z80/cpu/wr_n_s0/Q</td>
</tr>
<tr>
<td>28.563</td>
<td>7.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>io/data_bus_Z_6_s4/I1</td>
</tr>
<tr>
<td>29.385</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">io/data_bus_Z_6_s4/F</td>
</tr>
<tr>
<td>31.195</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>io/data_bus_Z_1_s1/I0</td>
</tr>
<tr>
<td>32.227</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">io/data_bus_Z_1_s1/F</td>
</tr>
<tr>
<td>32.717</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>io/data_bus_Z_1_s/I1</td>
</tr>
<tr>
<td>33.816</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">io/data_bus_Z_1_s/F</td>
</tr>
<tr>
<td>38.213</td>
<td>4.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">vram/dpb_inst/dpb_inst_0/DIA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>vram/dpb_inst/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>vram/dpb_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.245</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 17.251%; route: 13.706, 80.071%; tC2Q: 0.458, 2.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>46.102</td>
<td>2.179</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C20</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_1_s1/AD[2]</td>
</tr>
<tr>
<td>46.361</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_1_s1/DO[1]</td>
</tr>
<tr>
<td>48.624</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_5_s/I0</td>
</tr>
<tr>
<td>49.669</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_5_s/COUT</td>
</tr>
<tr>
<td>49.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_6_s/CIN</td>
</tr>
<tr>
<td>49.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_6_s/COUT</td>
</tr>
<tr>
<td>49.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_7_s/CIN</td>
</tr>
<tr>
<td>50.289</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_7_s/SUM</td>
</tr>
<tr>
<td>51.754</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIL_7_s3/I1</td>
</tr>
<tr>
<td>52.576</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIL_7_s3/F</td>
</tr>
<tr>
<td>52.912</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIL_7_s0/I2</td>
</tr>
<tr>
<td>54.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C19[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>55.783</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C18</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.328, 35.540%; route: 21.902, 63.139%; tC2Q: 0.458, 1.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>50.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>50.820</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_10_s/SUM</td>
</tr>
<tr>
<td>52.598</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_2_s1/I1</td>
</tr>
<tr>
<td>53.420</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_2_s1/F</td>
</tr>
<tr>
<td>53.426</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_2_s3/I2</td>
</tr>
<tr>
<td>54.525</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_2_s3/F</td>
</tr>
<tr>
<td>55.675</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.328, 35.651%; route: 21.793, 63.023%; tC2Q: 0.458, 1.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>46.102</td>
<td>2.179</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C20</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_1_s1/AD[2]</td>
</tr>
<tr>
<td>46.361</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsL_RegsL_0_1_s1/DO[1]</td>
</tr>
<tr>
<td>48.624</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_5_s/I0</td>
</tr>
<tr>
<td>49.669</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_5_s/COUT</td>
</tr>
<tr>
<td>49.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_6_s/CIN</td>
</tr>
<tr>
<td>49.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_6_s/COUT</td>
</tr>
<tr>
<td>49.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_7_s/CIN</td>
</tr>
<tr>
<td>49.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_7_s/COUT</td>
</tr>
<tr>
<td>49.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/CIN</td>
</tr>
<tr>
<td>50.346</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/SUM</td>
</tr>
<tr>
<td>52.119</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_0_s2/I1</td>
</tr>
<tr>
<td>52.941</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_0_s2/F</td>
</tr>
<tr>
<td>53.278</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_0_s0/I1</td>
</tr>
<tr>
<td>54.100</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_0_s0/F</td>
</tr>
<tr>
<td>55.570</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.108, 35.122%; route: 21.908, 63.549%; tC2Q: 0.458, 1.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>50.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>50.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_10_s/COUT</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_11_s/CIN</td>
</tr>
<tr>
<td>50.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_11_s/COUT</td>
</tr>
<tr>
<td>50.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_12_s/CIN</td>
</tr>
<tr>
<td>50.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>50.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>50.991</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_13_s/SUM</td>
</tr>
<tr>
<td>52.935</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_5_s2/I0</td>
</tr>
<tr>
<td>53.961</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>54.380</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_5_s0/I1</td>
</tr>
<tr>
<td>55.202</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C19[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>55.549</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.426, 36.066%; route: 21.569, 62.604%; tC2Q: 0.458, 1.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/wr_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/dpb_inst/dpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][B]</td>
<td>Z80/cpu/wr_n_s0/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R17C8[1][B]</td>
<td style=" font-weight:bold;">Z80/cpu/wr_n_s0/Q</td>
</tr>
<tr>
<td>28.558</td>
<td>7.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[3][A]</td>
<td>io/data_bus_Z_6_s6/I1</td>
</tr>
<tr>
<td>29.380</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C33[3][A]</td>
<td style=" background: #97FFFF;">io/data_bus_Z_6_s6/F</td>
</tr>
<tr>
<td>30.697</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>io/data_bus_Z_7_s3/I3</td>
</tr>
<tr>
<td>31.796</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">io/data_bus_Z_7_s3/F</td>
</tr>
<tr>
<td>31.801</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[3][A]</td>
<td>io/data_bus_Z_7_s1/I3</td>
</tr>
<tr>
<td>32.833</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C34[3][A]</td>
<td style=" background: #97FFFF;">io/data_bus_Z_7_s1/F</td>
</tr>
<tr>
<td>32.839</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>io/data_bus_Z_7_s/I2</td>
</tr>
<tr>
<td>33.661</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C34[2][B]</td>
<td style=" background: #97FFFF;">io/data_bus_Z_7_s/F</td>
</tr>
<tr>
<td>38.052</td>
<td>4.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">vram/dpb_inst/dpb_inst_3/DIA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>vram/dpb_inst/dpb_inst_3/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>vram/dpb_inst/dpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.245</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 22.262%; route: 12.723, 75.035%; tC2Q: 0.458, 2.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>Z80/cpu/i_tv80_core/IR_4_s1/CLK</td>
</tr>
<tr>
<td>21.553</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IR_4_s1/Q</td>
</tr>
<tr>
<td>26.298</td>
<td>4.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>Z80/cpu/n83_s20/I1</td>
</tr>
<tr>
<td>27.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/n83_s20/F</td>
</tr>
<tr>
<td>29.075</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/I2</td>
</tr>
<tr>
<td>30.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/mcycles_d_2_s11/F</td>
</tr>
<tr>
<td>32.117</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/I3</td>
</tr>
<tr>
<td>33.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/tstates_2_s2/F</td>
</tr>
<tr>
<td>34.516</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>35.318</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s11/I2</td>
</tr>
<tr>
<td>36.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>37.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_0_s8/I3</td>
</tr>
<tr>
<td>38.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_0_s8/F</td>
</tr>
<tr>
<td>40.198</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>41.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>42.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s11/I0</td>
</tr>
<tr>
<td>43.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>43.487</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>Z80/cpu/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>43.924</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>48.070</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>48.329</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>49.155</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_8_s/I0</td>
</tr>
<tr>
<td>50.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>50.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>50.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>50.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>50.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_10_s/COUT</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[2][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_11_s/CIN</td>
</tr>
<tr>
<td>50.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_11_s/COUT</td>
</tr>
<tr>
<td>50.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_12_s/CIN</td>
</tr>
<tr>
<td>50.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>50.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[0][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>50.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_13_s/COUT</td>
</tr>
<tr>
<td>50.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][A]</td>
<td>Z80/cpu/i_tv80_core/ID16_14_s/CIN</td>
</tr>
<tr>
<td>50.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_14_s/COUT</td>
</tr>
<tr>
<td>50.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][B]</td>
<td>Z80/cpu/i_tv80_core/ID16_15_s/CIN</td>
</tr>
<tr>
<td>51.105</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/ID16_15_s/SUM</td>
</tr>
<tr>
<td>52.399</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_7_s17/I1</td>
</tr>
<tr>
<td>53.024</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_7_s17/F</td>
</tr>
<tr>
<td>53.442</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][B]</td>
<td>Z80/cpu/i_tv80_core/RegDIH_7_s0/I2</td>
</tr>
<tr>
<td>54.541</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C19[3][B]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>55.372</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.870</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.132</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>58.089</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19</td>
<td>Z80/cpu/i_tv80_core/i_reg/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.416, 36.223%; route: 21.403, 62.440%; tC2Q: 0.458, 1.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 89.812%; route: 0.262, 10.188%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/Halt_FF_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/Halt_FF_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.061</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.256</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>Z80/cpu/i_tv80_core/Halt_FF_s5/CLK</td>
</tr>
<tr>
<td>20.589</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/Halt_FF_s5/Q</td>
</tr>
<tr>
<td>20.592</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>Z80/cpu/i_tv80_core/n3114_s5/I3</td>
</tr>
<tr>
<td>20.964</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/n3114_s5/F</td>
</tr>
<tr>
<td>20.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/Halt_FF_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.061</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.256</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>Z80/cpu/i_tv80_core/Halt_FF_s5/CLK</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>Z80/cpu/i_tv80_core/Halt_FF_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 88.754%; route: 0.195, 11.246%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 88.754%; route: 0.195, 11.246%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/IStatus_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/IStatus_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.061</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.256</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>Z80/cpu/i_tv80_core/IStatus_0_s1/CLK</td>
</tr>
<tr>
<td>20.589</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IStatus_0_s1/Q</td>
</tr>
<tr>
<td>20.592</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>Z80/cpu/i_tv80_core/i_mcode/IMode_Z_0_s3/I2</td>
</tr>
<tr>
<td>20.964</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/i_mcode/IMode_Z_0_s3/F</td>
</tr>
<tr>
<td>20.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/IStatus_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.061</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.256</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>Z80/cpu/i_tv80_core/IStatus_0_s1/CLK</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>Z80/cpu/i_tv80_core/IStatus_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 88.754%; route: 0.195, 11.246%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 88.754%; route: 0.195, 11.246%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>io/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>io/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">io/cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>io/n76_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">io/n76_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">io/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>io/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>io/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/enc_b/rd_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/enc_b/rd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>hdmi/enc_b/rd_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R14C36[0][A]</td>
<td style=" font-weight:bold;">hdmi/enc_b/rd_7_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>hdmi/enc_b/n557_s1/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">hdmi/enc_b/n557_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" font-weight:bold;">hdmi/enc_b/rd_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>hdmi/enc_b/rd_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>hdmi/enc_b/rd_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/colorbar/vcount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/colorbar/vcount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>hdmi/colorbar/vcount_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/vcount_0_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>hdmi/colorbar/n165_s4/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">hdmi/colorbar/n165_s4/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/vcount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>hdmi/colorbar/vcount_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>hdmi/colorbar/vcount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/colorbar/vcount_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/colorbar/vcount_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>hdmi/colorbar/vcount_11_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/vcount_11_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>hdmi/colorbar/n154_s2/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">hdmi/colorbar/n154_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/vcount_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>hdmi/colorbar/vcount_11_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>hdmi/colorbar/vcount_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/colorbar/hcount_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/colorbar/hcount_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td>hdmi/colorbar/hcount_10_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C37[1][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/hcount_10_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td>hdmi/colorbar/n180_s2/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">hdmi/colorbar/n180_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/hcount_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td>hdmi/colorbar/hcount_10_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C37[1][A]</td>
<td>hdmi/colorbar/hcount_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/timing_flow/vcount_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/timing_flow/vcount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>hdmi/timing_flow/vcount_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/vcount_4_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>hdmi/timing_flow/n42_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">hdmi/timing_flow/n42_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/vcount_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>hdmi/timing_flow/vcount_4_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>hdmi/timing_flow/vcount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/timing_flow/vcount_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/timing_flow/vcount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>hdmi/timing_flow/vcount_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C36[1][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/vcount_6_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>hdmi/timing_flow/n40_s4/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td style=" background: #97FFFF;">hdmi/timing_flow/n40_s4/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/vcount_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>hdmi/timing_flow/vcount_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>hdmi/timing_flow/vcount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/timing_flow/vcount_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/timing_flow/vcount_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>hdmi/timing_flow/vcount_11_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C34[1][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/vcount_11_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>hdmi/timing_flow/n35_s2/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">hdmi/timing_flow/n35_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/vcount_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>hdmi/timing_flow/vcount_11_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>hdmi/timing_flow/vcount_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/timing_flow/hcount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/timing_flow/hcount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>hdmi/timing_flow/hcount_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/hcount_3_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>hdmi/timing_flow/n68_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">hdmi/timing_flow/n68_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/hcount_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>hdmi/timing_flow/hcount_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>hdmi/timing_flow/hcount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/timing_flow/hcount_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/timing_flow/hcount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>hdmi/timing_flow/hcount_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/hcount_4_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>hdmi/timing_flow/n67_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">hdmi/timing_flow/n67_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/hcount_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>hdmi/timing_flow/hcount_4_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>hdmi/timing_flow/hcount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/Alternate_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80/cpu/i_tv80_core/Alternate_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.061</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.256</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>Z80/cpu/i_tv80_core/Alternate_s1/CLK</td>
</tr>
<tr>
<td>20.589</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/Alternate_s1/Q</td>
</tr>
<tr>
<td>20.593</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>Z80/cpu/i_tv80_core/n1415_s2/I0</td>
</tr>
<tr>
<td>20.965</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">Z80/cpu/i_tv80_core/n1415_s2/F</td>
</tr>
<tr>
<td>20.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">Z80/cpu/i_tv80_core/Alternate_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.061</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.256</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>Z80/cpu/i_tv80_core/Alternate_s1/CLK</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>Z80/cpu/i_tv80_core/Alternate_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 88.754%; route: 0.195, 11.246%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 88.754%; route: 0.195, 11.246%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/colorbar/read_phase_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/colorbar/read_phase_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>hdmi/colorbar/read_phase_0_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R17C37[0][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/read_phase_0_s2/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>hdmi/colorbar/n57_s19/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">hdmi/colorbar/n57_s19/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/read_phase_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>hdmi/colorbar/read_phase_0_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>hdmi/colorbar/read_phase_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/colorbar/vcount_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/colorbar/vcount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>hdmi/colorbar/vcount_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C37[0][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/vcount_5_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>hdmi/colorbar/n160_s2/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">hdmi/colorbar/n160_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/vcount_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>hdmi/colorbar/vcount_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>hdmi/colorbar/vcount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/colorbar/hcount_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/colorbar/hcount_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>hdmi/colorbar/hcount_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/hcount_9_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>hdmi/colorbar/n181_s2/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">hdmi/colorbar/n181_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/hcount_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>hdmi/colorbar/hcount_9_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>hdmi/colorbar/hcount_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/timing_flow/vcount_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/timing_flow/vcount_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>hdmi/timing_flow/vcount_10_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/vcount_10_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>hdmi/timing_flow/n36_s2/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" background: #97FFFF;">hdmi/timing_flow/n36_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/vcount_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>hdmi/timing_flow/vcount_10_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>hdmi/timing_flow/vcount_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/timing_flow/hcount_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/timing_flow/hcount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>hdmi/timing_flow/hcount_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/hcount_6_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>hdmi/timing_flow/n65_s2/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" background: #97FFFF;">hdmi/timing_flow/n65_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/hcount_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>hdmi/timing_flow/hcount_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>hdmi/timing_flow/hcount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/timing_flow/hcount_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/timing_flow/hcount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>hdmi/timing_flow/hcount_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/hcount_8_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>hdmi/timing_flow/n63_s2/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">hdmi/timing_flow/n63_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">hdmi/timing_flow/hcount_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>hdmi/timing_flow/hcount_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>hdmi/timing_flow/hcount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/enc_g/rd_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/enc_g/rd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>hdmi/enc_g/rd_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">hdmi/enc_g/rd_7_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>hdmi/enc_g/n557_s1/I3</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">hdmi/enc_g/n557_s1/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">hdmi/enc_g/rd_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>hdmi/enc_g/rd_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>hdmi/enc_g/rd_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/colorbar/hcount_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/colorbar/hcount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>hdmi/colorbar/hcount_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/hcount_5_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>hdmi/colorbar/n185_s2/I2</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" background: #97FFFF;">hdmi/colorbar/n185_s2/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/hcount_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>hdmi/colorbar/hcount_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>hdmi/colorbar/hcount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/colorbar/hcount_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/colorbar/hcount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>hdmi/colorbar/hcount_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C34[1][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/hcount_8_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>hdmi/colorbar/n182_s2/I2</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">hdmi/colorbar/n182_s2/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/hcount_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>hdmi/colorbar/hcount_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>hdmi/colorbar/hcount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/enc_r/rd_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/enc_r/rd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>hdmi/enc_r/rd_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">hdmi/enc_r/rd_7_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>hdmi/enc_r/n557_s1/I3</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">hdmi/enc_r/n557_s1/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">hdmi/enc_r/rd_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>hdmi/enc_r/rd_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>hdmi/enc_r/rd_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/colorbar/hcount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/colorbar/hcount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>hdmi/colorbar/hcount_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/hcount_2_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>hdmi/colorbar/n188_s2/I2</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" background: #97FFFF;">hdmi/colorbar/n188_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">hdmi/colorbar/hcount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>TOPSIDE[0]</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>hdmi/colorbar/hcount_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>hdmi/colorbar/hcount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>io/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>io/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td style=" font-weight:bold;">io/cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>io/n73_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">io/n73_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" font-weight:bold;">io/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>io/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>io/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>hdmi/timing_flow/hcount_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/timing_flow/hcount_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/timing_flow/hcount_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>hdmi/enc_g/rd_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/enc_g/rd_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/enc_g/rd_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>hdmi/enc_g/rd_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/enc_g/rd_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/enc_g/rd_5_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>hdmi/enc_b/dout_buf2_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/enc_b/dout_buf2_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/enc_b/dout_buf2_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>hdmi/enc_b/dout_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/enc_b/dout_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/enc_b/dout_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>hdmi/enc_b/dout_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/enc_b/dout_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/enc_b/dout_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>vram/dpb_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>vram/dpb_inst/dpb_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>vram/dpb_inst/dpb_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>vram/dpb_inst/dpb_inst_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>vram/dpb_inst/dpb_inst_2/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>vram/dpb_inst/dpb_inst_2/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>vram/dpb_inst/dpb_inst_3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>vram/dpb_inst/dpb_inst_3/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>vram/dpb_inst/dpb_inst_3/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>vram/dpb_inst/dpb_inst_1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>vram/dpb_inst/dpb_inst_1/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>vram/dpb_inst/dpb_inst_1/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>280</td>
<td>clk_d</td>
<td>3.485</td>
<td>0.262</td>
</tr>
<tr>
<td>160</td>
<td>clk_pixel</td>
<td>2.005</td>
<td>0.659</td>
</tr>
<tr>
<td>85</td>
<td>Z80/cpu/mcycle_Z[0]</td>
<td>6.060</td>
<td>3.946</td>
</tr>
<tr>
<td>81</td>
<td>Z80/cpu/IR[3]</td>
<td>0.931</td>
<td>4.895</td>
</tr>
<tr>
<td>80</td>
<td>Z80/cpu/mcycle[1]</td>
<td>5.615</td>
<td>3.305</td>
</tr>
<tr>
<td>67</td>
<td>Z80/cpu/IR[5]</td>
<td>1.308</td>
<td>5.409</td>
</tr>
<tr>
<td>67</td>
<td>Z80/cpu/ISet[1]</td>
<td>8.186</td>
<td>5.259</td>
</tr>
<tr>
<td>67</td>
<td>Z80/cpu/i_tv80_core/IR_1[1]</td>
<td>3.336</td>
<td>4.279</td>
</tr>
<tr>
<td>63</td>
<td>Z80/cpu/IR[4]</td>
<td>0.803</td>
<td>5.229</td>
</tr>
<tr>
<td>60</td>
<td>Z80/cpu/IR[0]</td>
<td>1.915</td>
<td>5.766</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C44</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C44</td>
<td>100.00%</td>
</tr>
<tr>
<td>R24C26</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
