Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ctnguyen/Works/pipelineCPU/tb_MEM_Instruction_isim_beh.exe -prj /home/ctnguyen/Works/pipelineCPU/tb_MEM_Instruction_beh.prj work.tb_MEM_Instruction 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ctnguyen/Works/pipelineCPU/src/MEM_Instruction.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/pipelineCPU/tb/tb_MEM_Instruction.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37948 KB
Fuse CPU Usage: 1420 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling architecture behavioral of entity MEM_Instruction [\MEM_Instruction("../software/tb...]
Compiling architecture behavior of entity tb_mem_instruction
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable /home/ctnguyen/Works/pipelineCPU/tb_MEM_Instruction_isim_beh.exe
Fuse Memory Usage: 54964 KB
Fuse CPU Usage: 1580 ms
GCC CPU Usage: 270 ms
