-makelib ies_lib/xpm -sv \
  "C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/xbip_utils_v3_0_10 \
  "../../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_reg_fd_v12_0_6 \
  "../../../ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_pipe_v3_0_6 \
  "../../../ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_addsub_v3_0_6 \
  "../../../ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_addsub_v12_0_14 \
  "../../../ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../sysgen_STN.gen/sources_1/ip/stn_32bit_0_2/stn_32bit_c_addsub_v12_0_i0/sim/stn_32bit_c_addsub_v12_0_i0.vhd" \
  "../../../../sysgen_STN.gen/sources_1/ip/stn_32bit_0_2/stn_32bit_c_addsub_v12_0_i1/sim/stn_32bit_c_addsub_v12_0_i1.vhd" \
-endlib
-makelib ies_lib/xbip_bram18k_v3_0_6 \
  "../../../ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/mult_gen_v12_0_17 \
  "../../../ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/axi_utils_v2_0_6 \
  "../../../ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/cordic_v6_0_17 \
  "../../../ipstatic/hdl/cordic_v6_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../sysgen_STN.gen/sources_1/ip/stn_32bit_0_2/stn_32bit_cordic_v6_0_i0/sim/stn_32bit_cordic_v6_0_i0.vhd" \
  "../../../../sysgen_STN.gen/sources_1/ip/stn_32bit_0_2/stn_32bit_mult_gen_v12_0_i0/sim/stn_32bit_mult_gen_v12_0_i0.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/conv_pkg.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/synth_reg.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/synth_reg_w_init.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/srl17e.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/srl33e.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/synth_reg_reg.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/single_reg_w_init.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/xlclockdriver_rd.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/stn_32bit_entity_declarations.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/stn_32bit.vhd" \
  "../../../../sysgen_STN.gen/sources_1/ip/stn_32bit_0_2/sim/stn_32bit_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

