$date
	Sun Oct 23 03:19:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#876289
b100 !
1"
#876290
b100 &
b100 %
1$
#876291
0"
#876294
b10 &
b10 %
#876298
b1 &
b1 %
1#
#876302
b0 &
0#
b0 %
0$
#1838627
b1101 !
1"
#1838630
b1101 &
b1101 %
1$
#1838631
0"
#1838634
b101000 &
b101000 %
#1838638
b10100 &
b10100 %
#1838642
b1010 &
b1010 %
#1838646
b101 &
b101 %
#1838650
b10000 &
b10000 %
#1838654
b1000 &
b1000 %
#1838658
b100 &
b100 %
#1838662
b10 &
b10 %
#1838666
b1 &
b1 %
1#
#1838670
b0 &
0#
b0 %
0$
#2854050
b11001 &
b11001 %
1$
b11001 !
1"
#2854051
0"
#2854054
b1001100 &
b1001100 %
#2854058
b100110 &
b100110 %
#2854062
b10011 &
b10011 %
#2854066
b111010 &
b111010 %
#2854070
b11101 &
b11101 %
#2854074
b1011000 &
b1011000 %
#2854078
b101100 &
b101100 %
#2854082
b10110 &
b10110 %
#2854086
b1011 &
b1011 %
#2854090
b100010 &
b100010 %
#2854094
b10001 &
b10001 %
#2854098
b110100 &
b110100 %
#2854102
b11010 &
b11010 %
#2854106
b1101 &
b1101 %
#2854110
b101000 &
b101000 %
#2854114
b10100 &
b10100 %
#2854118
b1010 &
b1010 %
#2854122
b101 &
b101 %
#2854126
b10000 &
b10000 %
#2854130
b1000 &
b1000 %
#2854134
b100 &
b100 %
#2854138
b10 &
b10 %
#2854142
b1 &
1#
b1 %
#2854146
b0 &
b0 %
0#
0$
#4500012
