

================================================================
== Vivado HLS Report for 'Mat2AXIvideo'
================================================================
* Date:           Thu Mar 21 11:21:02 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        test1
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.610|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2076841|    1|  2076841|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   223|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   177|
|Register         |        -|      -|    203|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|    203|   400|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|      1|     5|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_197_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_208_p2                     |     +    |      0|  0|  39|          32|           1|
    |ret_V_fu_181_p2                   |     +    |      0|  0|  40|          33|           2|
    |AXI_video_strm_V_id_V1_status     |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |axi_last_V_fu_218_p2              |   icmp   |      0|  0|  21|          33|          33|
    |exitcond4_i_fu_192_p2             |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_i_fu_203_p2              |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 223|         201|         108|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_blk_n  |   9|          2|    1|          2|
    |AXI_video_strm_V_dest_V_blk_n  |   9|          2|    1|          2|
    |AXI_video_strm_V_id_V_blk_n    |   9|          2|    1|          2|
    |AXI_video_strm_V_keep_V_blk_n  |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_blk_n  |   9|          2|    1|          2|
    |AXI_video_strm_V_strb_V_blk_n  |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm                      |  27|          5|    1|          5|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |img_cols_V_blk_n               |   9|          2|    1|          2|
    |img_data_stream_0_V_blk_n      |   9|          2|    1|          2|
    |img_data_stream_1_V_blk_n      |   9|          2|    1|          2|
    |img_data_stream_2_V_blk_n      |   9|          2|    1|          2|
    |img_rows_V_blk_n               |   9|          2|    1|          2|
    |t_V_1_reg_166                  |   9|          2|   32|         64|
    |t_V_reg_155                    |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 177|         38|   79|        162|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_last_V_reg_283       |   1|   0|    1|          0|
    |cols_V_reg_255           |  32|   0|   32|          0|
    |exitcond_i_reg_274       |   1|   0|    1|          0|
    |i_V_reg_269              |  32|   0|   32|          0|
    |ret_V_reg_260            |  33|   0|   33|          0|
    |rows_V_reg_250           |  32|   0|   32|          0|
    |t_V_1_reg_166            |  32|   0|   32|          0|
    |t_V_reg_155              |  32|   0|   32|          0|
    |tmp_user_V_fu_92         |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 203|   0|  203|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_done                         | out |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|img_rows_V_dout                 |  in |   32|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_empty_n              |  in |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_read                 | out |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_cols_V_dout                 |  in |   32|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_empty_n              |  in |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_read                 | out |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_data_stream_0_V_dout        |  in |    8|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_empty_n     |  in |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_read        | out |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_1_V_dout        |  in |    8|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_empty_n     |  in |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_read        | out |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_2_V_dout        |  in |    8|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_empty_n     |  in |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_read        | out |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|AXI_video_strm_V_data_V_din     | out |   24|   ap_fifo  | AXI_video_strm_V_data_V |    pointer   |
|AXI_video_strm_V_data_V_full_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_data_V |    pointer   |
|AXI_video_strm_V_data_V_write   | out |    1|   ap_fifo  | AXI_video_strm_V_data_V |    pointer   |
|AXI_video_strm_V_keep_V_din     | out |    3|   ap_fifo  | AXI_video_strm_V_keep_V |    pointer   |
|AXI_video_strm_V_keep_V_full_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_keep_V |    pointer   |
|AXI_video_strm_V_keep_V_write   | out |    1|   ap_fifo  | AXI_video_strm_V_keep_V |    pointer   |
|AXI_video_strm_V_strb_V_din     | out |    3|   ap_fifo  | AXI_video_strm_V_strb_V |    pointer   |
|AXI_video_strm_V_strb_V_full_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_strb_V |    pointer   |
|AXI_video_strm_V_strb_V_write   | out |    1|   ap_fifo  | AXI_video_strm_V_strb_V |    pointer   |
|AXI_video_strm_V_user_V_din     | out |    1|   ap_fifo  | AXI_video_strm_V_user_V |    pointer   |
|AXI_video_strm_V_user_V_full_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_user_V |    pointer   |
|AXI_video_strm_V_user_V_write   | out |    1|   ap_fifo  | AXI_video_strm_V_user_V |    pointer   |
|AXI_video_strm_V_last_V_din     | out |    1|   ap_fifo  | AXI_video_strm_V_last_V |    pointer   |
|AXI_video_strm_V_last_V_full_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_last_V |    pointer   |
|AXI_video_strm_V_last_V_write   | out |    1|   ap_fifo  | AXI_video_strm_V_last_V |    pointer   |
|AXI_video_strm_V_id_V_din       | out |    1|   ap_fifo  |  AXI_video_strm_V_id_V  |    pointer   |
|AXI_video_strm_V_id_V_full_n    |  in |    1|   ap_fifo  |  AXI_video_strm_V_id_V  |    pointer   |
|AXI_video_strm_V_id_V_write     | out |    1|   ap_fifo  |  AXI_video_strm_V_id_V  |    pointer   |
|AXI_video_strm_V_dest_V_din     | out |    1|   ap_fifo  | AXI_video_strm_V_dest_V |    pointer   |
|AXI_video_strm_V_dest_V_full_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_dest_V |    pointer   |
|AXI_video_strm_V_dest_V_write   | out |    1|   ap_fifo  | AXI_video_strm_V_dest_V |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4_i)
3 --> 
	5  / (exitcond_i)
	4  / (!exitcond_i)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i1"   --->   Operation 6 'alloca' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i1* %AXI_video_strm_V_dest_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [26 x i8]* @p_str3)"   --->   Operation 7 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i1* %AXI_video_strm_V_id_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [26 x i8]* @p_str3)"   --->   Operation 8 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i1* %AXI_video_strm_V_last_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [26 x i8]* @p_str3)"   --->   Operation 9 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i1* %AXI_video_strm_V_user_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [26 x i8]* @p_str3)"   --->   Operation 10 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i3* %AXI_video_strm_V_strb_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [26 x i8]* @p_str3)"   --->   Operation 11 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i3* %AXI_video_strm_V_keep_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [26 x i8]* @p_str3)"   --->   Operation 12 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i24* %AXI_video_strm_V_data_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [26 x i8]* @p_str3)"   --->   Operation 13 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %AXI_video_strm_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %AXI_video_strm_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.90ns)   --->   "%rows_V = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %img_rows_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:120]   --->   Operation 26 'read' 'rows_V' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (3.90ns)   --->   "%cols_V = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %img_cols_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:121]   --->   Operation 27 'read' 'cols_V' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lhs_V_cast_i = zext i32 %cols_V to i33" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:135]   --->   Operation 28 'zext' 'lhs_V_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.70ns)   --->   "%ret_V = add i33 %lhs_V_cast_i, -1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:135]   --->   Operation 29 'add' 'ret_V' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.66ns)   --->   "store i1 true, i1* %tmp_user_V"   --->   Operation 30 'store' <Predicate = true> <Delay = 1.66>
ST_1 : Operation 31 [1/1] (1.66ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %3 ]"   --->   Operation 32 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.43ns)   --->   "%exitcond4_i = icmp eq i32 %t_V, %rows_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 33 'icmp' 'exitcond4_i' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)"   --->   Operation 34 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.70ns)   --->   "%i_V = add i32 %t_V, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 35 'add' 'i_V' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond4_i, label %.exit, label %1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 37 'specloopname' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 38 'specregionbegin' 'tmp_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.66ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 39 'br' <Predicate = (!exitcond4_i)> <Delay = 1.66>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 40 'ret' <Predicate = (exitcond4_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.38>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%t_V_1 = phi i32 [ 0, %1 ], [ %j_V, %"operator>>.exit.i" ]"   --->   Operation 41 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.43ns)   --->   "%exitcond_i = icmp eq i32 %t_V_1, %cols_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 42 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)"   --->   Operation 43 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.70ns)   --->   "%j_V = add i32 %t_V_1, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 44 'add' 'j_V' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %3, label %"operator>>.exit.i"" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_cast_i = zext i32 %t_V_1 to i33" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:135]   --->   Operation 46 'zext' 'tmp_cast_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.46ns)   --->   "%axi_last_V = icmp eq i33 %tmp_cast_i, %ret_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:135]   --->   Operation 47 'icmp' 'axi_last_V' <Predicate = (!exitcond_i)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i1* %tmp_user_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:146]   --->   Operation 48 'load' 'tmp_user_V_load' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 49 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 50 'specregionbegin' 'tmp_2_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:128]   --->   Operation 51 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 52 'specregionbegin' 'tmp_3_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 53 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (3.90ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 54 'read' 'tmp_1' <Predicate = (!exitcond_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 55 [1/1] (3.90ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 55 'read' 'tmp_2' <Predicate = (!exitcond_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 56 [1/1] (3.90ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 56 'read' 'tmp' <Predicate = (!exitcond_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_3_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 57 'specregionend' 'empty' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_data_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp, i8 %tmp_2, i8 %tmp_1)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143]   --->   Operation 58 'bitconcatenate' 'tmp_data_V' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i24 %tmp_data_V, i3 -1, i3 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:146]   --->   Operation 59 'write' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_2_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:147]   --->   Operation 60 'specregionend' 'empty_55' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.66ns)   --->   "store i1 false, i1* %tmp_user_V"   --->   Operation 61 'store' <Predicate = (!exitcond_i)> <Delay = 1.66>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 62 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:148]   --->   Operation 63 'specregionend' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_user_V      (alloca           ) [ 011111]
StgValue_7      (specifcore       ) [ 000000]
StgValue_8      (specifcore       ) [ 000000]
StgValue_9      (specifcore       ) [ 000000]
StgValue_10     (specifcore       ) [ 000000]
StgValue_11     (specifcore       ) [ 000000]
StgValue_12     (specifcore       ) [ 000000]
StgValue_13     (specifcore       ) [ 000000]
StgValue_14     (specinterface    ) [ 000000]
StgValue_15     (specinterface    ) [ 000000]
StgValue_16     (specinterface    ) [ 000000]
StgValue_17     (specinterface    ) [ 000000]
StgValue_18     (specinterface    ) [ 000000]
StgValue_19     (specinterface    ) [ 000000]
StgValue_20     (specinterface    ) [ 000000]
StgValue_21     (specinterface    ) [ 000000]
StgValue_22     (specinterface    ) [ 000000]
StgValue_23     (specinterface    ) [ 000000]
StgValue_24     (specinterface    ) [ 000000]
StgValue_25     (specinterface    ) [ 000000]
rows_V          (read             ) [ 001111]
cols_V          (read             ) [ 001111]
lhs_V_cast_i    (zext             ) [ 000000]
ret_V           (add              ) [ 001111]
StgValue_30     (store            ) [ 000000]
StgValue_31     (br               ) [ 011111]
t_V             (phi              ) [ 001000]
exitcond4_i     (icmp             ) [ 001111]
StgValue_34     (speclooptripcount) [ 000000]
i_V             (add              ) [ 011111]
StgValue_36     (br               ) [ 000000]
StgValue_37     (specloopname     ) [ 000000]
tmp_i           (specregionbegin  ) [ 000111]
StgValue_39     (br               ) [ 001111]
StgValue_40     (ret              ) [ 000000]
t_V_1           (phi              ) [ 000100]
exitcond_i      (icmp             ) [ 001111]
StgValue_43     (speclooptripcount) [ 000000]
j_V             (add              ) [ 001111]
StgValue_45     (br               ) [ 000000]
tmp_cast_i      (zext             ) [ 000000]
axi_last_V      (icmp             ) [ 000110]
tmp_user_V_load (load             ) [ 000000]
StgValue_49     (specloopname     ) [ 000000]
tmp_2_i         (specregionbegin  ) [ 000000]
StgValue_51     (specpipeline     ) [ 000000]
tmp_3_i         (specregionbegin  ) [ 000000]
StgValue_53     (specprotocol     ) [ 000000]
tmp_1           (read             ) [ 000000]
tmp_2           (read             ) [ 000000]
tmp             (read             ) [ 000000]
empty           (specregionend    ) [ 000000]
tmp_data_V      (bitconcatenate   ) [ 000000]
StgValue_59     (write            ) [ 000000]
empty_55        (specregionend    ) [ 000000]
StgValue_61     (store            ) [ 000000]
StgValue_62     (br               ) [ 001111]
empty_56        (specregionend    ) [ 000000]
StgValue_64     (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_user_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="rows_V_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="cols_V_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_2_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_59_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="0" index="3" bw="3" slack="0"/>
<pin id="131" dir="0" index="4" bw="1" slack="0"/>
<pin id="132" dir="0" index="5" bw="1" slack="0"/>
<pin id="133" dir="0" index="6" bw="1" slack="0"/>
<pin id="134" dir="0" index="7" bw="1" slack="0"/>
<pin id="135" dir="0" index="8" bw="24" slack="0"/>
<pin id="136" dir="0" index="9" bw="1" slack="0"/>
<pin id="137" dir="0" index="10" bw="1" slack="0"/>
<pin id="138" dir="0" index="11" bw="1" slack="0"/>
<pin id="139" dir="0" index="12" bw="1" slack="1"/>
<pin id="140" dir="0" index="13" bw="1" slack="0"/>
<pin id="141" dir="0" index="14" bw="1" slack="0"/>
<pin id="142" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_59/4 "/>
</bind>
</comp>

<comp id="155" class="1005" name="t_V_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="t_V_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="t_V_1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="t_V_1_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="lhs_V_cast_i_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast_i/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="ret_V_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="StgValue_30_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="exitcond4_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="exitcond_i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="2"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="j_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_cast_i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_i/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="axi_last_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="33" slack="0"/>
<pin id="220" dir="0" index="1" bw="33" slack="2"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last_V/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_user_V_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="3"/>
<pin id="225" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_load/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_data_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="24" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="0" index="3" bw="8" slack="0"/>
<pin id="232" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_V/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="StgValue_61_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="3"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/4 "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_user_V_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="250" class="1005" name="rows_V_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_V "/>
</bind>
</comp>

<comp id="255" class="1005" name="cols_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2"/>
<pin id="257" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_V "/>
</bind>
</comp>

<comp id="260" class="1005" name="ret_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="33" slack="2"/>
<pin id="262" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="265" class="1005" name="exitcond4_i_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4_i "/>
</bind>
</comp>

<comp id="269" class="1005" name="i_V_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="274" class="1005" name="exitcond_i_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="278" class="1005" name="j_V_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="283" class="1005" name="axi_last_V_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="76" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="76" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="76" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="143"><net_src comp="82" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="126" pin=5"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="126" pin=7"/></net>

<net id="151"><net_src comp="84" pin="0"/><net_sink comp="126" pin=9"/></net>

<net id="152"><net_src comp="86" pin="0"/><net_sink comp="126" pin=10"/></net>

<net id="153"><net_src comp="88" pin="0"/><net_sink comp="126" pin=13"/></net>

<net id="154"><net_src comp="88" pin="0"/><net_sink comp="126" pin=14"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="102" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="159" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="159" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="170" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="170" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="170" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="126" pin=11"/></net>

<net id="233"><net_src comp="80" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="120" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="114" pin="2"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="108" pin="2"/><net_sink comp="227" pin=3"/></net>

<net id="237"><net_src comp="227" pin="4"/><net_sink comp="126" pin=8"/></net>

<net id="242"><net_src comp="90" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="92" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="253"><net_src comp="96" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="258"><net_src comp="102" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="263"><net_src comp="181" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="268"><net_src comp="192" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="197" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="277"><net_src comp="203" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="208" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="286"><net_src comp="218" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="126" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {4 }
	Port: AXI_video_strm_V_keep_V | {4 }
	Port: AXI_video_strm_V_strb_V | {4 }
	Port: AXI_video_strm_V_user_V | {4 }
	Port: AXI_video_strm_V_last_V | {4 }
	Port: AXI_video_strm_V_id_V | {4 }
	Port: AXI_video_strm_V_dest_V | {4 }
 - Input state : 
	Port: Mat2AXIvideo : img_rows_V | {1 }
	Port: Mat2AXIvideo : img_cols_V | {1 }
	Port: Mat2AXIvideo : img_data_stream_0_V | {4 }
	Port: Mat2AXIvideo : img_data_stream_1_V | {4 }
	Port: Mat2AXIvideo : img_data_stream_2_V | {4 }
	Port: Mat2AXIvideo : AXI_video_strm_V_data_V | {}
	Port: Mat2AXIvideo : AXI_video_strm_V_keep_V | {}
	Port: Mat2AXIvideo : AXI_video_strm_V_strb_V | {}
	Port: Mat2AXIvideo : AXI_video_strm_V_user_V | {}
	Port: Mat2AXIvideo : AXI_video_strm_V_last_V | {}
	Port: Mat2AXIvideo : AXI_video_strm_V_id_V | {}
	Port: Mat2AXIvideo : AXI_video_strm_V_dest_V | {}
  - Chain level:
	State 1
		ret_V : 1
		StgValue_30 : 1
	State 2
		exitcond4_i : 1
		i_V : 1
		StgValue_36 : 2
	State 3
		exitcond_i : 1
		j_V : 1
		StgValue_45 : 2
		tmp_cast_i : 1
		axi_last_V : 2
	State 4
		empty : 1
		StgValue_59 : 1
		empty_55 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |       ret_V_fu_181       |    0    |    39   |
|    add   |        i_V_fu_197        |    0    |    39   |
|          |        j_V_fu_208        |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |    exitcond4_i_fu_192    |    0    |    18   |
|   icmp   |     exitcond_i_fu_203    |    0    |    18   |
|          |     axi_last_V_fu_218    |    0    |    21   |
|----------|--------------------------|---------|---------|
|          |     rows_V_read_fu_96    |    0    |    0    |
|          |    cols_V_read_fu_102    |    0    |    0    |
|   read   |     tmp_1_read_fu_108    |    0    |    0    |
|          |     tmp_2_read_fu_114    |    0    |    0    |
|          |      tmp_read_fu_120     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | StgValue_59_write_fu_126 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |    lhs_V_cast_i_fu_177   |    0    |    0    |
|          |     tmp_cast_i_fu_214    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     tmp_data_V_fu_227    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   174   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| axi_last_V_reg_283|    1   |
|   cols_V_reg_255  |   32   |
|exitcond4_i_reg_265|    1   |
| exitcond_i_reg_274|    1   |
|    i_V_reg_269    |   32   |
|    j_V_reg_278    |   32   |
|   ret_V_reg_260   |   33   |
|   rows_V_reg_250  |   32   |
|   t_V_1_reg_166   |   32   |
|    t_V_reg_155    |   32   |
| tmp_user_V_reg_243|    1   |
+-------------------+--------+
|       Total       |   229  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   174  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   229  |    -   |
+-----------+--------+--------+
|   Total   |   229  |   174  |
+-----------+--------+--------+
