

================================================================
== Vitis HLS Report for 'systolic_array_Pipeline_1'
================================================================
* Date:           Wed Sep 28 10:01:33 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        sysArray_simple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  0.823 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  18.000 ns|  18.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1193|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|     480|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      27|    -|
|Register             |        -|     -|     1284|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1284|    1700|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U1   |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U2   |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U3   |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U4   |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U5   |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U6   |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U7   |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U8   |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U9   |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U10  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U11  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U12  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U13  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U14  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U15  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U16  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U17  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U18  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U19  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U20  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U21  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U22  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U23  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U24  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0| 480|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_1360_p2        |         +|   0|  0|   9|           2|           1|
    |icmp_ln14_1_fu_1052_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln14_2_fu_1066_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln14_fu_1038_p2       |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln35_fu_1366_p2       |      icmp|   0|  0|   8|           2|           2|
    |select_ln14_10_fu_1139_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_11_fu_1147_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_12_fu_1156_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln14_13_fu_1164_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_14_fu_1172_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_15_fu_1181_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln14_16_fu_1189_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_17_fu_1197_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_18_fu_1206_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln14_19_fu_1214_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_1_fu_1058_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln14_20_fu_1222_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_21_fu_1231_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln14_22_fu_1239_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_23_fu_1247_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_24_fu_1256_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln14_25_fu_1264_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_26_fu_1273_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln14_27_fu_1281_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_28_fu_1290_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln14_29_fu_1298_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_2_fu_1072_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln14_30_fu_1307_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln14_31_fu_1315_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_32_fu_1324_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln14_33_fu_1333_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln14_34_fu_1342_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln14_35_fu_1351_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln14_3_fu_1081_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln14_4_fu_1089_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln14_5_fu_1097_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln14_6_fu_1106_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln14_7_fu_1114_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln14_8_fu_1122_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln14_9_fu_1131_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln14_fu_1044_p3     |    select|   0|  0|  32|           1|          32|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1193|          46|         788|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_phi_ln35_load  |   9|          2|    2|          4|
    |phi_ln35_fu_106                 |   9|          2|    2|          4|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  27|          6|    5|         10|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |pe_array_pe_a_pass_0_0_0_fu_110  |  32|   0|   32|          0|
    |pe_array_pe_a_pass_0_1_0_fu_114  |  32|   0|   32|          0|
    |pe_array_pe_a_pass_0_2_0_fu_118  |  32|   0|   32|          0|
    |pe_array_pe_a_pass_1_0_0_fu_122  |  32|   0|   32|          0|
    |pe_array_pe_a_pass_1_1_0_fu_126  |  32|   0|   32|          0|
    |pe_array_pe_a_pass_1_2_0_fu_130  |  32|   0|   32|          0|
    |pe_array_pe_a_pass_2_0_0_fu_134  |  32|   0|   32|          0|
    |pe_array_pe_a_pass_2_1_0_fu_138  |  32|   0|   32|          0|
    |pe_array_pe_a_pass_2_2_0_fu_142  |  32|   0|   32|          0|
    |pe_array_pe_a_pass_3_0_0_fu_146  |  32|   0|   32|          0|
    |pe_array_pe_a_pass_3_1_0_fu_150  |  32|   0|   32|          0|
    |pe_array_pe_a_pass_3_2_0_fu_154  |  32|   0|   32|          0|
    |pe_array_pe_b_pass_0_0_0_fu_158  |  32|   0|   32|          0|
    |pe_array_pe_b_pass_0_1_0_fu_162  |  32|   0|   32|          0|
    |pe_array_pe_b_pass_0_2_0_fu_166  |  32|   0|   32|          0|
    |pe_array_pe_b_pass_0_3_0_fu_170  |  32|   0|   32|          0|
    |pe_array_pe_b_pass_1_0_0_fu_174  |  32|   0|   32|          0|
    |pe_array_pe_b_pass_1_1_0_fu_178  |  32|   0|   32|          0|
    |pe_array_pe_b_pass_1_2_0_fu_182  |  32|   0|   32|          0|
    |pe_array_pe_b_pass_1_3_0_fu_186  |  32|   0|   32|          0|
    |pe_array_pe_b_pass_2_0_0_fu_190  |  32|   0|   32|          0|
    |pe_array_pe_b_pass_2_1_0_fu_194  |  32|   0|   32|          0|
    |pe_array_pe_b_pass_2_2_0_fu_198  |  32|   0|   32|          0|
    |pe_array_pe_b_pass_2_3_0_fu_202  |  32|   0|   32|          0|
    |pe_array_pe_val_0_0_0_fu_206     |  32|   0|   32|          0|
    |pe_array_pe_val_0_1_0_fu_210     |  32|   0|   32|          0|
    |pe_array_pe_val_0_2_0_fu_214     |  32|   0|   32|          0|
    |pe_array_pe_val_0_3_0_fu_218     |  32|   0|   32|          0|
    |pe_array_pe_val_1_0_0_fu_222     |  32|   0|   32|          0|
    |pe_array_pe_val_1_1_0_fu_226     |  32|   0|   32|          0|
    |pe_array_pe_val_1_2_0_fu_230     |  32|   0|   32|          0|
    |pe_array_pe_val_1_3_0_fu_234     |  32|   0|   32|          0|
    |pe_array_pe_val_2_0_0_fu_238     |  32|   0|   32|          0|
    |pe_array_pe_val_2_1_0_fu_242     |  32|   0|   32|          0|
    |pe_array_pe_val_2_2_0_fu_246     |  32|   0|   32|          0|
    |pe_array_pe_val_2_3_0_fu_250     |  32|   0|   32|          0|
    |pe_array_pe_val_3_0_0_fu_254     |  32|   0|   32|          0|
    |pe_array_pe_val_3_1_0_fu_258     |  32|   0|   32|          0|
    |pe_array_pe_val_3_2_0_fu_262     |  32|   0|   32|          0|
    |pe_array_pe_val_3_3_0_fu_266     |  32|   0|   32|          0|
    |phi_ln35_fu_106                  |   2|   0|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1284|   0| 1284|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|     systolic_array_Pipeline_1|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|     systolic_array_Pipeline_1|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|     systolic_array_Pipeline_1|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|     systolic_array_Pipeline_1|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|     systolic_array_Pipeline_1|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|     systolic_array_Pipeline_1|  return value|
|pe_array_pe_a_pass_0_0_1_out         |  out|   32|      ap_vld|  pe_array_pe_a_pass_0_0_1_out|       pointer|
|pe_array_pe_a_pass_0_0_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_a_pass_0_0_1_out|       pointer|
|pe_array_pe_a_pass_1_0_1_out         |  out|   32|      ap_vld|  pe_array_pe_a_pass_1_0_1_out|       pointer|
|pe_array_pe_a_pass_1_0_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_a_pass_1_0_1_out|       pointer|
|pe_array_pe_a_pass_2_0_1_out         |  out|   32|      ap_vld|  pe_array_pe_a_pass_2_0_1_out|       pointer|
|pe_array_pe_a_pass_2_0_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_a_pass_2_0_1_out|       pointer|
|pe_array_pe_a_pass_3_0_1_out         |  out|   32|      ap_vld|  pe_array_pe_a_pass_3_0_1_out|       pointer|
|pe_array_pe_a_pass_3_0_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_a_pass_3_0_1_out|       pointer|
|pe_array_pe_b_pass_0_0_1_out         |  out|   32|      ap_vld|  pe_array_pe_b_pass_0_0_1_out|       pointer|
|pe_array_pe_b_pass_0_0_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_b_pass_0_0_1_out|       pointer|
|pe_array_pe_b_pass_1_0_1_out         |  out|   32|      ap_vld|  pe_array_pe_b_pass_1_0_1_out|       pointer|
|pe_array_pe_b_pass_1_0_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_b_pass_1_0_1_out|       pointer|
|pe_array_pe_b_pass_2_0_1_out         |  out|   32|      ap_vld|  pe_array_pe_b_pass_2_0_1_out|       pointer|
|pe_array_pe_b_pass_2_0_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_b_pass_2_0_1_out|       pointer|
|pe_array_pe_a_pass_0_1_1_out         |  out|   32|      ap_vld|  pe_array_pe_a_pass_0_1_1_out|       pointer|
|pe_array_pe_a_pass_0_1_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_a_pass_0_1_1_out|       pointer|
|pe_array_pe_a_pass_1_1_1_out         |  out|   32|      ap_vld|  pe_array_pe_a_pass_1_1_1_out|       pointer|
|pe_array_pe_a_pass_1_1_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_a_pass_1_1_1_out|       pointer|
|pe_array_pe_a_pass_2_1_1_out         |  out|   32|      ap_vld|  pe_array_pe_a_pass_2_1_1_out|       pointer|
|pe_array_pe_a_pass_2_1_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_a_pass_2_1_1_out|       pointer|
|pe_array_pe_a_pass_3_1_1_out         |  out|   32|      ap_vld|  pe_array_pe_a_pass_3_1_1_out|       pointer|
|pe_array_pe_a_pass_3_1_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_a_pass_3_1_1_out|       pointer|
|pe_array_pe_b_pass_0_1_1_out         |  out|   32|      ap_vld|  pe_array_pe_b_pass_0_1_1_out|       pointer|
|pe_array_pe_b_pass_0_1_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_b_pass_0_1_1_out|       pointer|
|pe_array_pe_b_pass_1_1_1_out         |  out|   32|      ap_vld|  pe_array_pe_b_pass_1_1_1_out|       pointer|
|pe_array_pe_b_pass_1_1_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_b_pass_1_1_1_out|       pointer|
|pe_array_pe_b_pass_2_1_1_out         |  out|   32|      ap_vld|  pe_array_pe_b_pass_2_1_1_out|       pointer|
|pe_array_pe_b_pass_2_1_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_b_pass_2_1_1_out|       pointer|
|pe_array_pe_a_pass_0_2_1_out         |  out|   32|      ap_vld|  pe_array_pe_a_pass_0_2_1_out|       pointer|
|pe_array_pe_a_pass_0_2_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_a_pass_0_2_1_out|       pointer|
|pe_array_pe_a_pass_1_2_1_out         |  out|   32|      ap_vld|  pe_array_pe_a_pass_1_2_1_out|       pointer|
|pe_array_pe_a_pass_1_2_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_a_pass_1_2_1_out|       pointer|
|pe_array_pe_a_pass_2_2_1_out         |  out|   32|      ap_vld|  pe_array_pe_a_pass_2_2_1_out|       pointer|
|pe_array_pe_a_pass_2_2_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_a_pass_2_2_1_out|       pointer|
|pe_array_pe_a_pass_3_2_1_out         |  out|   32|      ap_vld|  pe_array_pe_a_pass_3_2_1_out|       pointer|
|pe_array_pe_a_pass_3_2_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_a_pass_3_2_1_out|       pointer|
|pe_array_pe_b_pass_0_2_1_out         |  out|   32|      ap_vld|  pe_array_pe_b_pass_0_2_1_out|       pointer|
|pe_array_pe_b_pass_0_2_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_b_pass_0_2_1_out|       pointer|
|pe_array_pe_b_pass_1_2_1_out         |  out|   32|      ap_vld|  pe_array_pe_b_pass_1_2_1_out|       pointer|
|pe_array_pe_b_pass_1_2_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_b_pass_1_2_1_out|       pointer|
|pe_array_pe_b_pass_2_2_1_out         |  out|   32|      ap_vld|  pe_array_pe_b_pass_2_2_1_out|       pointer|
|pe_array_pe_b_pass_2_2_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_b_pass_2_2_1_out|       pointer|
|pe_array_pe_b_pass_0_3_1_out         |  out|   32|      ap_vld|  pe_array_pe_b_pass_0_3_1_out|       pointer|
|pe_array_pe_b_pass_0_3_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_b_pass_0_3_1_out|       pointer|
|pe_array_pe_b_pass_1_3_1_out         |  out|   32|      ap_vld|  pe_array_pe_b_pass_1_3_1_out|       pointer|
|pe_array_pe_b_pass_1_3_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_b_pass_1_3_1_out|       pointer|
|pe_array_pe_b_pass_2_3_1_out         |  out|   32|      ap_vld|  pe_array_pe_b_pass_2_3_1_out|       pointer|
|pe_array_pe_b_pass_2_3_1_out_ap_vld  |  out|    1|      ap_vld|  pe_array_pe_b_pass_2_3_1_out|       pointer|
|select_ln14_2_out                    |  out|   32|      ap_vld|             select_ln14_2_out|       pointer|
|select_ln14_2_out_ap_vld             |  out|    1|      ap_vld|             select_ln14_2_out|       pointer|
|select_ln14_5_out                    |  out|   32|      ap_vld|             select_ln14_5_out|       pointer|
|select_ln14_5_out_ap_vld             |  out|    1|      ap_vld|             select_ln14_5_out|       pointer|
|select_ln14_8_out                    |  out|   32|      ap_vld|             select_ln14_8_out|       pointer|
|select_ln14_8_out_ap_vld             |  out|    1|      ap_vld|             select_ln14_8_out|       pointer|
|select_ln14_11_out                   |  out|   32|      ap_vld|            select_ln14_11_out|       pointer|
|select_ln14_11_out_ap_vld            |  out|    1|      ap_vld|            select_ln14_11_out|       pointer|
|select_ln14_14_out                   |  out|   32|      ap_vld|            select_ln14_14_out|       pointer|
|select_ln14_14_out_ap_vld            |  out|    1|      ap_vld|            select_ln14_14_out|       pointer|
|select_ln14_17_out                   |  out|   32|      ap_vld|            select_ln14_17_out|       pointer|
|select_ln14_17_out_ap_vld            |  out|    1|      ap_vld|            select_ln14_17_out|       pointer|
|select_ln14_20_out                   |  out|   32|      ap_vld|            select_ln14_20_out|       pointer|
|select_ln14_20_out_ap_vld            |  out|    1|      ap_vld|            select_ln14_20_out|       pointer|
|select_ln14_23_out                   |  out|   32|      ap_vld|            select_ln14_23_out|       pointer|
|select_ln14_23_out_ap_vld            |  out|    1|      ap_vld|            select_ln14_23_out|       pointer|
|select_ln14_25_out                   |  out|   32|      ap_vld|            select_ln14_25_out|       pointer|
|select_ln14_25_out_ap_vld            |  out|    1|      ap_vld|            select_ln14_25_out|       pointer|
|select_ln14_27_out                   |  out|   32|      ap_vld|            select_ln14_27_out|       pointer|
|select_ln14_27_out_ap_vld            |  out|    1|      ap_vld|            select_ln14_27_out|       pointer|
|select_ln14_29_out                   |  out|   32|      ap_vld|            select_ln14_29_out|       pointer|
|select_ln14_29_out_ap_vld            |  out|    1|      ap_vld|            select_ln14_29_out|       pointer|
|select_ln14_31_out                   |  out|   32|      ap_vld|            select_ln14_31_out|       pointer|
|select_ln14_31_out_ap_vld            |  out|    1|      ap_vld|            select_ln14_31_out|       pointer|
|select_ln14_32_out                   |  out|   32|      ap_vld|            select_ln14_32_out|       pointer|
|select_ln14_32_out_ap_vld            |  out|    1|      ap_vld|            select_ln14_32_out|       pointer|
|select_ln14_33_out                   |  out|   32|      ap_vld|            select_ln14_33_out|       pointer|
|select_ln14_33_out_ap_vld            |  out|    1|      ap_vld|            select_ln14_33_out|       pointer|
|select_ln14_34_out                   |  out|   32|      ap_vld|            select_ln14_34_out|       pointer|
|select_ln14_34_out_ap_vld            |  out|    1|      ap_vld|            select_ln14_34_out|       pointer|
|select_ln14_35_out                   |  out|   32|      ap_vld|            select_ln14_35_out|       pointer|
|select_ln14_35_out_ap_vld            |  out|    1|      ap_vld|            select_ln14_35_out|       pointer|
+-------------------------------------+-----+-----+------------+------------------------------+--------------+

