--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml lab_final.twx lab_final.ncd -o lab_final.twr lab_final.pcf
-ucf lab_final.ucf

Design file:              lab_final.ncd
Physical constraint file: lab_final.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock C_Shift
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AorD        |    3.879(R)|   -0.161(R)|C_Shift_BUFGP     |   0.000|
IRorDR      |    3.300(R)|    0.034(R)|C_Shift_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock C_Write
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AorD        |    3.271(R)|    1.752(R)|C_Write_BUFGP     |   0.000|
IRorDR      |    2.719(R)|    1.928(R)|C_Write_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock C_WriteOne
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AorD        |    2.260(R)|    2.026(R)|C_WriteOne_IBUF   |   0.000|
IRorDR      |    1.708(R)|    2.222(R)|C_WriteOne_IBUF   |   0.000|
------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CLK_1       |    9.581(R)|Clock_BUFGP       |   0.000|
CLK_LED     |   11.089(R)|Clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock RunMode to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
Neg         |   28.263(R)|XLXI_61/EN_ADDorSUB|   0.000|
OFL         |   28.681(R)|XLXI_61/EN_ADDorSUB|   0.000|
RegS_Neg    |   27.180(R)|XLXI_61/EN_ADDorSUB|   0.000|
RegS_OFL    |   28.556(R)|XLXI_61/EN_ADDorSUB|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock C_Shift
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_WriteOne     |    4.991|         |         |         |
EN_D_Memory    |    2.788|    2.788|         |         |
EN_I_Memory    |    3.905|    3.905|         |         |
RunMode        |    5.665|    5.665|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock C_Write
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Shift        |    1.698|         |         |         |
C_WriteOne     |    4.032|         |         |         |
EN_D_Memory    |    1.429|    1.429|         |         |
EN_I_Memory    |    2.546|    2.546|         |         |
RunMode        |    5.115|    5.115|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock C_WriteOne
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   11.572|         |         |         |
C_WriteOne     |    2.093|         |         |         |
EN_D_Memory    |    1.035|    1.035|         |         |
EN_I_Memory    |   13.377|    2.152|         |         |
RunMode        |   13.377|   12.042|         |         |
SWITCH_SPeed   |    2.093|         |         |         |
btn_Memory     |   13.377|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |   12.223|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EN_D_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   12.248|         |         |         |
EN_D_Memory    |    5.581|    5.581|         |         |
RunMode        |    9.998|    9.998|         |         |
btn_Memory     |   11.156|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EN_I_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   11.572|         |         |         |
C_WriteOne     |    2.093|         |         |         |
EN_I_Memory    |   13.377|    4.699|         |         |
RunMode        |   13.377|   10.762|         |         |
SWITCH_SPeed   |    2.093|         |         |         |
btn_Memory     |   13.377|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RunMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   29.977|         |         |         |
C_WriteOne     |    4.600|         |         |         |
EN_D_Memory    |   20.069|    6.418|         |         |
EN_I_Memory    |   27.371|    4.261|         |         |
RunMode        |   27.371|   24.059|         |         |
SWITCH_SPeed   |    4.600|         |         |         |
btn_Memory     |   28.885|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SWITCH_SPeed
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   11.572|         |         |         |
C_WriteOne     |    2.093|         |         |         |
EN_I_Memory    |   13.377|         |         |         |
RunMode        |   13.377|   11.000|         |         |
SWITCH_SPeed   |    2.093|         |         |         |
btn_Memory     |   13.377|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   12.248|         |         |         |
EN_D_Memory    |    5.256|    5.256|         |         |
EN_I_Memory    |   12.614|    5.776|         |         |
RunMode        |   12.614|   11.346|         |         |
btn_Memory     |   12.614|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+--------------------+---------+
Source Pad     |Destination Pad     |  Delay  |
---------------+--------------------+---------+
EN_D_Memory    |EnableDataLED       |    5.500|
EN_D_Memory    |sseg<0>             |   12.503|
EN_D_Memory    |sseg<1>             |   13.126|
EN_D_Memory    |sseg<2>             |   13.081|
EN_D_Memory    |sseg<3>             |   13.536|
EN_D_Memory    |sseg<4>             |   13.590|
EN_D_Memory    |sseg<5>             |   13.118|
EN_D_Memory    |sseg<6>             |   13.642|
EN_I_Memory    |EnableInstructionLED|    9.058|
RunMode        |CLK_LED             |   11.796|
RunMode        |sseg<0>             |   13.023|
RunMode        |sseg<1>             |   14.656|
RunMode        |sseg<2>             |   14.611|
RunMode        |sseg<3>             |   15.066|
RunMode        |sseg<4>             |   15.120|
RunMode        |sseg<5>             |   14.648|
RunMode        |sseg<6>             |   15.172|
SWITCH_SPeed   |CLK_1               |    7.860|
SWITCH_SPeed   |CLK_LED             |    9.652|
---------------+--------------------+---------+


Analysis completed Thu May 17 12:46:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 250 MB



