Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Mar 24 10:59:21 2023
| Host         : EEE-R448-33 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (274)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (274)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: SCANNER/clk_1kHz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.112        0.000                      0                   64        0.336        0.000                      0                   64        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.133        0.000                      0                   32        0.336        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.112        0.000                      0                   32        1.435        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 2.148ns (74.820%)  route 0.723ns (25.180%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/count_reg[1]/Q
                         net (fo=2, routed)           0.723     6.264    SCANNER/count_reg[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  SCANNER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    SCANNER/count_reg[0]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  SCANNER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    SCANNER/count_reg[4]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  SCANNER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    SCANNER/count_reg[8]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  SCANNER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    SCANNER/count_reg[12]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  SCANNER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    SCANNER/count_reg[16]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  SCANNER/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    SCANNER/count_reg[20]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  SCANNER/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    SCANNER/count_reg[24]_i_1_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  SCANNER/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.956    SCANNER/count_reg[28]_i_1_n_7
    SLICE_X36Y49         FDCE                                         r  SCANNER/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.446    14.787    SCANNER/clk
    SLICE_X36Y49         FDCE                                         r  SCANNER/count_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDCE (Setup_fdce_C_D)        0.062    15.089    SCANNER/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  7.133    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 2.127ns (74.634%)  route 0.723ns (25.366%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/count_reg[1]/Q
                         net (fo=2, routed)           0.723     6.264    SCANNER/count_reg[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  SCANNER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    SCANNER/count_reg[0]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  SCANNER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    SCANNER/count_reg[4]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  SCANNER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    SCANNER/count_reg[8]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  SCANNER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    SCANNER/count_reg[12]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  SCANNER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    SCANNER/count_reg[16]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  SCANNER/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    SCANNER/count_reg[20]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  SCANNER/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    SCANNER/count_reg[24]_i_1_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.935 r  SCANNER/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.935    SCANNER/count_reg[28]_i_1_n_5
    SLICE_X36Y49         FDCE                                         r  SCANNER/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.446    14.787    SCANNER/clk
    SLICE_X36Y49         FDCE                                         r  SCANNER/count_reg[31]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDCE (Setup_fdce_C_D)        0.062    15.089    SCANNER/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.228ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 2.053ns (73.958%)  route 0.723ns (26.042%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/count_reg[1]/Q
                         net (fo=2, routed)           0.723     6.264    SCANNER/count_reg[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  SCANNER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    SCANNER/count_reg[0]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  SCANNER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    SCANNER/count_reg[4]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  SCANNER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    SCANNER/count_reg[8]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  SCANNER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    SCANNER/count_reg[12]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  SCANNER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    SCANNER/count_reg[16]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  SCANNER/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    SCANNER/count_reg[20]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  SCANNER/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    SCANNER/count_reg[24]_i_1_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.861 r  SCANNER/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.861    SCANNER/count_reg[28]_i_1_n_6
    SLICE_X36Y49         FDCE                                         r  SCANNER/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.446    14.787    SCANNER/clk
    SLICE_X36Y49         FDCE                                         r  SCANNER/count_reg[30]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDCE (Setup_fdce_C_D)        0.062    15.089    SCANNER/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.228    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 2.037ns (73.807%)  route 0.723ns (26.193%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/count_reg[1]/Q
                         net (fo=2, routed)           0.723     6.264    SCANNER/count_reg[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  SCANNER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    SCANNER/count_reg[0]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  SCANNER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    SCANNER/count_reg[4]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  SCANNER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    SCANNER/count_reg[8]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  SCANNER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    SCANNER/count_reg[12]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  SCANNER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    SCANNER/count_reg[16]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  SCANNER/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    SCANNER/count_reg[20]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  SCANNER/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    SCANNER/count_reg[24]_i_1_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.845 r  SCANNER/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.845    SCANNER/count_reg[28]_i_1_n_8
    SLICE_X36Y49         FDCE                                         r  SCANNER/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.446    14.787    SCANNER/clk
    SLICE_X36Y49         FDCE                                         r  SCANNER/count_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDCE (Setup_fdce_C_D)        0.062    15.089    SCANNER/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 2.034ns (73.778%)  route 0.723ns (26.222%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/count_reg[1]/Q
                         net (fo=2, routed)           0.723     6.264    SCANNER/count_reg[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  SCANNER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    SCANNER/count_reg[0]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  SCANNER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    SCANNER/count_reg[4]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  SCANNER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    SCANNER/count_reg[8]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  SCANNER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    SCANNER/count_reg[12]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  SCANNER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    SCANNER/count_reg[16]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  SCANNER/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    SCANNER/count_reg[20]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.842 r  SCANNER/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.842    SCANNER/count_reg[24]_i_1_n_7
    SLICE_X36Y48         FDCE                                         r  SCANNER/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.446    14.787    SCANNER/clk
    SLICE_X36Y48         FDCE                                         r  SCANNER/count_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.062    15.089    SCANNER/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.268ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 2.013ns (73.577%)  route 0.723ns (26.423%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/count_reg[1]/Q
                         net (fo=2, routed)           0.723     6.264    SCANNER/count_reg[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  SCANNER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    SCANNER/count_reg[0]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  SCANNER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    SCANNER/count_reg[4]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  SCANNER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    SCANNER/count_reg[8]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  SCANNER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    SCANNER/count_reg[12]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  SCANNER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    SCANNER/count_reg[16]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  SCANNER/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    SCANNER/count_reg[20]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.821 r  SCANNER/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.821    SCANNER/count_reg[24]_i_1_n_5
    SLICE_X36Y48         FDCE                                         r  SCANNER/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.446    14.787    SCANNER/clk
    SLICE_X36Y48         FDCE                                         r  SCANNER/count_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.062    15.089    SCANNER/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  7.268    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 1.939ns (72.843%)  route 0.723ns (27.157%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/count_reg[1]/Q
                         net (fo=2, routed)           0.723     6.264    SCANNER/count_reg[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  SCANNER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    SCANNER/count_reg[0]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  SCANNER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    SCANNER/count_reg[4]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  SCANNER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    SCANNER/count_reg[8]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  SCANNER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    SCANNER/count_reg[12]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  SCANNER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    SCANNER/count_reg[16]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  SCANNER/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    SCANNER/count_reg[20]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.747 r  SCANNER/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.747    SCANNER/count_reg[24]_i_1_n_6
    SLICE_X36Y48         FDCE                                         r  SCANNER/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.446    14.787    SCANNER/clk
    SLICE_X36Y48         FDCE                                         r  SCANNER/count_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.062    15.089    SCANNER/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.358ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 1.923ns (72.678%)  route 0.723ns (27.322%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/count_reg[1]/Q
                         net (fo=2, routed)           0.723     6.264    SCANNER/count_reg[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  SCANNER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    SCANNER/count_reg[0]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  SCANNER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    SCANNER/count_reg[4]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  SCANNER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    SCANNER/count_reg[8]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  SCANNER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    SCANNER/count_reg[12]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  SCANNER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    SCANNER/count_reg[16]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  SCANNER/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    SCANNER/count_reg[20]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.731 r  SCANNER/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.731    SCANNER/count_reg[24]_i_1_n_8
    SLICE_X36Y48         FDCE                                         r  SCANNER/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.446    14.787    SCANNER/clk
    SLICE_X36Y48         FDCE                                         r  SCANNER/count_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.062    15.089    SCANNER/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  7.358    

Slack (MET) :             7.361ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 1.920ns (72.647%)  route 0.723ns (27.353%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/count_reg[1]/Q
                         net (fo=2, routed)           0.723     6.264    SCANNER/count_reg[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  SCANNER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    SCANNER/count_reg[0]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  SCANNER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    SCANNER/count_reg[4]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  SCANNER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    SCANNER/count_reg[8]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  SCANNER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    SCANNER/count_reg[12]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  SCANNER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    SCANNER/count_reg[16]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.728 r  SCANNER/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.728    SCANNER/count_reg[20]_i_1_n_7
    SLICE_X36Y47         FDCE                                         r  SCANNER/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.446    14.787    SCANNER/clk
    SLICE_X36Y47         FDCE                                         r  SCANNER/count_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.062    15.089    SCANNER/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  7.361    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 1.899ns (72.428%)  route 0.723ns (27.572%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/count_reg[1]/Q
                         net (fo=2, routed)           0.723     6.264    SCANNER/count_reg[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  SCANNER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    SCANNER/count_reg[0]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  SCANNER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    SCANNER/count_reg[4]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  SCANNER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    SCANNER/count_reg[8]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  SCANNER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    SCANNER/count_reg[12]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  SCANNER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    SCANNER/count_reg[16]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.707 r  SCANNER/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.707    SCANNER/count_reg[20]_i_1_n_5
    SLICE_X36Y47         FDCE                                         r  SCANNER/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.446    14.787    SCANNER/clk
    SLICE_X36Y47         FDCE                                         r  SCANNER/count_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.062    15.089    SCANNER/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  7.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  SCANNER/count_reg[0]/Q
                         net (fo=2, routed)           0.185     1.771    SCANNER/count_reg[0]
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  SCANNER/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.816    SCANNER/count[0]_i_2_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  SCANNER/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    SCANNER/count_reg[0]_i_1_n_8
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.105     1.550    SCANNER/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    SCANNER/clk
    SLICE_X36Y44         FDCE                                         r  SCANNER/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/count_reg[11]/Q
                         net (fo=2, routed)           0.194     1.781    SCANNER/count_reg[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  SCANNER/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    SCANNER/count_reg[8]_i_1_n_5
    SLICE_X36Y44         FDCE                                         r  SCANNER/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    SCANNER/clk
    SLICE_X36Y44         FDCE                                         r  SCANNER/count_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.105     1.551    SCANNER/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.165%)  route 0.194ns (43.835%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  SCANNER/count_reg[3]/Q
                         net (fo=2, routed)           0.194     1.780    SCANNER/count_reg[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  SCANNER/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    SCANNER/count_reg[0]_i_1_n_5
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.105     1.550    SCANNER/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    SCANNER/clk
    SLICE_X36Y45         FDCE                                         r  SCANNER/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/count_reg[12]/Q
                         net (fo=2, routed)           0.188     1.775    SCANNER/count_reg[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  SCANNER/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    SCANNER/count_reg[12]_i_1_n_8
    SLICE_X36Y45         FDCE                                         r  SCANNER/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    SCANNER/clk
    SLICE_X36Y45         FDCE                                         r  SCANNER/count_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.105     1.551    SCANNER/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.447    SCANNER/clk
    SLICE_X36Y47         FDCE                                         r  SCANNER/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  SCANNER/count_reg[20]/Q
                         net (fo=2, routed)           0.188     1.776    SCANNER/count_reg[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  SCANNER/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    SCANNER/count_reg[20]_i_1_n_8
    SLICE_X36Y47         FDCE                                         r  SCANNER/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.833     1.960    SCANNER/clk
    SLICE_X36Y47         FDCE                                         r  SCANNER/count_reg[20]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDCE (Hold_fdce_C_D)         0.105     1.552    SCANNER/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.447    SCANNER/clk
    SLICE_X36Y48         FDCE                                         r  SCANNER/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  SCANNER/count_reg[24]/Q
                         net (fo=2, routed)           0.188     1.776    SCANNER/count_reg[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  SCANNER/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    SCANNER/count_reg[24]_i_1_n_8
    SLICE_X36Y48         FDCE                                         r  SCANNER/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.833     1.960    SCANNER/clk
    SLICE_X36Y48         FDCE                                         r  SCANNER/count_reg[24]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDCE (Hold_fdce_C_D)         0.105     1.552    SCANNER/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    SCANNER/clk
    SLICE_X36Y46         FDCE                                         r  SCANNER/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/count_reg[16]/Q
                         net (fo=2, routed)           0.189     1.776    SCANNER/count_reg[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  SCANNER/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    SCANNER/count_reg[16]_i_1_n_8
    SLICE_X36Y46         FDCE                                         r  SCANNER/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    SCANNER/clk
    SLICE_X36Y46         FDCE                                         r  SCANNER/count_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.105     1.551    SCANNER/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.447    SCANNER/clk
    SLICE_X36Y49         FDCE                                         r  SCANNER/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  SCANNER/count_reg[28]/Q
                         net (fo=2, routed)           0.189     1.777    SCANNER/count_reg[28]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  SCANNER/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    SCANNER/count_reg[28]_i_1_n_8
    SLICE_X36Y49         FDCE                                         r  SCANNER/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.833     1.960    SCANNER/clk
    SLICE_X36Y49         FDCE                                         r  SCANNER/count_reg[28]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y49         FDCE (Hold_fdce_C_D)         0.105     1.552    SCANNER/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    SCANNER/clk
    SLICE_X36Y43         FDCE                                         r  SCANNER/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/count_reg[4]/Q
                         net (fo=2, routed)           0.189     1.776    SCANNER/count_reg[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  SCANNER/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    SCANNER/count_reg[4]_i_1_n_8
    SLICE_X36Y43         FDCE                                         r  SCANNER/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    SCANNER/clk
    SLICE_X36Y43         FDCE                                         r  SCANNER/count_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDCE (Hold_fdce_C_D)         0.105     1.551    SCANNER/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.250%)  route 0.185ns (38.750%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  SCANNER/count_reg[0]/Q
                         net (fo=2, routed)           0.185     1.771    SCANNER/count_reg[0]
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  SCANNER/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.816    SCANNER/count[0]_i_2_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.922 r  SCANNER/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.922    SCANNER/count_reg[0]_i_1_n_7
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.105     1.550    SCANNER/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.372    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   SCANNER/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   SCANNER/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   SCANNER/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   SCANNER/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   SCANNER/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   SCANNER/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   SCANNER/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   SCANNER/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   SCANNER/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   SCANNER/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   SCANNER/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   SCANNER/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   SCANNER/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   SCANNER/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   SCANNER/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   SCANNER/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   SCANNER/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   SCANNER/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   SCANNER/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   SCANNER/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   SCANNER/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   SCANNER/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   SCANNER/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   SCANNER/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   SCANNER/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   SCANNER/count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   SCANNER/count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   SCANNER/count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   SCANNER/count_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.800ns (14.750%)  route 4.624ns (85.250%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  SCANNER/count_reg[3]/Q
                         net (fo=2, routed)           1.049     6.590    SCANNER/count_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.714 r  SCANNER/n_0_65_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.091     7.805    SCANNER/n_0_65_BUFG_inst_i_7_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.929 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     8.649    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.745 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          1.764    10.509    SCANNER/n_0_65_BUFG
    SLICE_X36Y44         FDCE                                         f  SCANNER/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    SCANNER/clk
    SLICE_X36Y44         FDCE                                         r  SCANNER/count_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.800ns (14.750%)  route 4.624ns (85.250%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  SCANNER/count_reg[3]/Q
                         net (fo=2, routed)           1.049     6.590    SCANNER/count_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.714 r  SCANNER/n_0_65_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.091     7.805    SCANNER/n_0_65_BUFG_inst_i_7_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.929 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     8.649    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.745 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          1.764    10.509    SCANNER/n_0_65_BUFG
    SLICE_X36Y44         FDCE                                         f  SCANNER/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    SCANNER/clk
    SLICE_X36Y44         FDCE                                         r  SCANNER/count_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.800ns (14.750%)  route 4.624ns (85.250%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  SCANNER/count_reg[3]/Q
                         net (fo=2, routed)           1.049     6.590    SCANNER/count_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.714 r  SCANNER/n_0_65_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.091     7.805    SCANNER/n_0_65_BUFG_inst_i_7_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.929 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     8.649    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.745 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          1.764    10.509    SCANNER/n_0_65_BUFG
    SLICE_X36Y45         FDCE                                         f  SCANNER/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    SCANNER/clk
    SLICE_X36Y45         FDCE                                         r  SCANNER/count_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.800ns (14.750%)  route 4.624ns (85.250%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  SCANNER/count_reg[3]/Q
                         net (fo=2, routed)           1.049     6.590    SCANNER/count_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.714 r  SCANNER/n_0_65_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.091     7.805    SCANNER/n_0_65_BUFG_inst_i_7_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.929 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     8.649    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.745 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          1.764    10.509    SCANNER/n_0_65_BUFG
    SLICE_X36Y45         FDCE                                         f  SCANNER/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    SCANNER/clk
    SLICE_X36Y45         FDCE                                         r  SCANNER/count_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.800ns (14.750%)  route 4.624ns (85.250%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  SCANNER/count_reg[3]/Q
                         net (fo=2, routed)           1.049     6.590    SCANNER/count_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.714 r  SCANNER/n_0_65_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.091     7.805    SCANNER/n_0_65_BUFG_inst_i_7_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.929 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     8.649    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.745 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          1.764    10.509    SCANNER/n_0_65_BUFG
    SLICE_X36Y45         FDCE                                         f  SCANNER/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    SCANNER/clk
    SLICE_X36Y45         FDCE                                         r  SCANNER/count_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.800ns (14.750%)  route 4.624ns (85.250%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  SCANNER/count_reg[3]/Q
                         net (fo=2, routed)           1.049     6.590    SCANNER/count_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.714 r  SCANNER/n_0_65_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.091     7.805    SCANNER/n_0_65_BUFG_inst_i_7_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.929 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     8.649    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.745 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          1.764    10.509    SCANNER/n_0_65_BUFG
    SLICE_X36Y45         FDCE                                         f  SCANNER/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    SCANNER/clk
    SLICE_X36Y45         FDCE                                         r  SCANNER/count_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.800ns (14.750%)  route 4.624ns (85.250%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  SCANNER/count_reg[3]/Q
                         net (fo=2, routed)           1.049     6.590    SCANNER/count_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.714 r  SCANNER/n_0_65_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.091     7.805    SCANNER/n_0_65_BUFG_inst_i_7_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.929 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     8.649    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.745 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          1.764    10.509    SCANNER/n_0_65_BUFG
    SLICE_X36Y46         FDCE                                         f  SCANNER/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    SCANNER/clk
    SLICE_X36Y46         FDCE                                         r  SCANNER/count_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.800ns (14.750%)  route 4.624ns (85.250%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  SCANNER/count_reg[3]/Q
                         net (fo=2, routed)           1.049     6.590    SCANNER/count_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.714 r  SCANNER/n_0_65_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.091     7.805    SCANNER/n_0_65_BUFG_inst_i_7_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.929 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     8.649    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.745 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          1.764    10.509    SCANNER/n_0_65_BUFG
    SLICE_X36Y46         FDCE                                         f  SCANNER/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    SCANNER/clk
    SLICE_X36Y46         FDCE                                         r  SCANNER/count_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.800ns (14.750%)  route 4.624ns (85.250%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  SCANNER/count_reg[3]/Q
                         net (fo=2, routed)           1.049     6.590    SCANNER/count_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.714 r  SCANNER/n_0_65_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.091     7.805    SCANNER/n_0_65_BUFG_inst_i_7_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.929 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     8.649    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.745 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          1.764    10.509    SCANNER/n_0_65_BUFG
    SLICE_X36Y46         FDCE                                         f  SCANNER/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    SCANNER/clk
    SLICE_X36Y46         FDCE                                         r  SCANNER/count_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.800ns (14.750%)  route 4.624ns (85.250%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  SCANNER/count_reg[3]/Q
                         net (fo=2, routed)           1.049     6.590    SCANNER/count_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.714 r  SCANNER/n_0_65_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.091     7.805    SCANNER/n_0_65_BUFG_inst_i_7_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.929 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     8.649    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.745 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          1.764    10.509    SCANNER/n_0_65_BUFG
    SLICE_X36Y46         FDCE                                         f  SCANNER/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    SCANNER/clk
    SLICE_X36Y46         FDCE                                         r  SCANNER/count_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.257ns (18.923%)  route 1.101ns (81.077%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    SCANNER/clk
    SLICE_X36Y44         FDCE                                         r  SCANNER/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/count_reg[10]/Q
                         net (fo=2, routed)           0.066     1.653    SCANNER/count_reg[10]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.698 r  SCANNER/n_0_65_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.142     1.840    SCANNER/n_0_65_BUFG_inst_i_3_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.151    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.177 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          0.627     2.804    SCANNER/n_0_65_BUFG
    SLICE_X36Y42         FDCE                                         f  SCANNER/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[0]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X36Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.369    SCANNER/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.257ns (18.909%)  route 1.102ns (81.091%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    SCANNER/clk
    SLICE_X36Y44         FDCE                                         r  SCANNER/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/count_reg[10]/Q
                         net (fo=2, routed)           0.066     1.653    SCANNER/count_reg[10]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.698 r  SCANNER/n_0_65_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.142     1.840    SCANNER/n_0_65_BUFG_inst_i_3_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.151    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.177 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          0.628     2.805    SCANNER/n_0_65_BUFG
    SLICE_X36Y45         FDCE                                         f  SCANNER/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    SCANNER/clk
    SLICE_X36Y45         FDCE                                         r  SCANNER/count_reg[12]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.370    SCANNER/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.257ns (18.909%)  route 1.102ns (81.091%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    SCANNER/clk
    SLICE_X36Y44         FDCE                                         r  SCANNER/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/count_reg[10]/Q
                         net (fo=2, routed)           0.066     1.653    SCANNER/count_reg[10]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.698 r  SCANNER/n_0_65_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.142     1.840    SCANNER/n_0_65_BUFG_inst_i_3_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.151    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.177 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          0.628     2.805    SCANNER/n_0_65_BUFG
    SLICE_X36Y45         FDCE                                         f  SCANNER/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    SCANNER/clk
    SLICE_X36Y45         FDCE                                         r  SCANNER/count_reg[13]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.370    SCANNER/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.257ns (18.909%)  route 1.102ns (81.091%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    SCANNER/clk
    SLICE_X36Y44         FDCE                                         r  SCANNER/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/count_reg[10]/Q
                         net (fo=2, routed)           0.066     1.653    SCANNER/count_reg[10]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.698 r  SCANNER/n_0_65_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.142     1.840    SCANNER/n_0_65_BUFG_inst_i_3_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.151    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.177 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          0.628     2.805    SCANNER/n_0_65_BUFG
    SLICE_X36Y45         FDCE                                         f  SCANNER/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    SCANNER/clk
    SLICE_X36Y45         FDCE                                         r  SCANNER/count_reg[14]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.370    SCANNER/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.257ns (18.909%)  route 1.102ns (81.091%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    SCANNER/clk
    SLICE_X36Y44         FDCE                                         r  SCANNER/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/count_reg[10]/Q
                         net (fo=2, routed)           0.066     1.653    SCANNER/count_reg[10]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.698 r  SCANNER/n_0_65_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.142     1.840    SCANNER/n_0_65_BUFG_inst_i_3_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.151    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.177 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          0.628     2.805    SCANNER/n_0_65_BUFG
    SLICE_X36Y45         FDCE                                         f  SCANNER/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    SCANNER/clk
    SLICE_X36Y45         FDCE                                         r  SCANNER/count_reg[15]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.370    SCANNER/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.257ns (18.909%)  route 1.102ns (81.091%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    SCANNER/clk
    SLICE_X36Y44         FDCE                                         r  SCANNER/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/count_reg[10]/Q
                         net (fo=2, routed)           0.066     1.653    SCANNER/count_reg[10]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.698 r  SCANNER/n_0_65_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.142     1.840    SCANNER/n_0_65_BUFG_inst_i_3_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.151    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.177 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          0.628     2.805    SCANNER/n_0_65_BUFG
    SLICE_X36Y46         FDCE                                         f  SCANNER/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    SCANNER/clk
    SLICE_X36Y46         FDCE                                         r  SCANNER/count_reg[16]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.370    SCANNER/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.257ns (18.909%)  route 1.102ns (81.091%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    SCANNER/clk
    SLICE_X36Y44         FDCE                                         r  SCANNER/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/count_reg[10]/Q
                         net (fo=2, routed)           0.066     1.653    SCANNER/count_reg[10]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.698 r  SCANNER/n_0_65_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.142     1.840    SCANNER/n_0_65_BUFG_inst_i_3_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.151    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.177 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          0.628     2.805    SCANNER/n_0_65_BUFG
    SLICE_X36Y46         FDCE                                         f  SCANNER/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    SCANNER/clk
    SLICE_X36Y46         FDCE                                         r  SCANNER/count_reg[17]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.370    SCANNER/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.257ns (18.909%)  route 1.102ns (81.091%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    SCANNER/clk
    SLICE_X36Y44         FDCE                                         r  SCANNER/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/count_reg[10]/Q
                         net (fo=2, routed)           0.066     1.653    SCANNER/count_reg[10]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.698 r  SCANNER/n_0_65_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.142     1.840    SCANNER/n_0_65_BUFG_inst_i_3_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.151    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.177 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          0.628     2.805    SCANNER/n_0_65_BUFG
    SLICE_X36Y46         FDCE                                         f  SCANNER/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    SCANNER/clk
    SLICE_X36Y46         FDCE                                         r  SCANNER/count_reg[18]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.370    SCANNER/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.257ns (18.909%)  route 1.102ns (81.091%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    SCANNER/clk
    SLICE_X36Y44         FDCE                                         r  SCANNER/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/count_reg[10]/Q
                         net (fo=2, routed)           0.066     1.653    SCANNER/count_reg[10]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.698 r  SCANNER/n_0_65_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.142     1.840    SCANNER/n_0_65_BUFG_inst_i_3_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.151    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.177 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          0.628     2.805    SCANNER/n_0_65_BUFG
    SLICE_X36Y46         FDCE                                         f  SCANNER/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    SCANNER/clk
    SLICE_X36Y46         FDCE                                         r  SCANNER/count_reg[19]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.370    SCANNER/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.257ns (18.923%)  route 1.101ns (81.077%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    SCANNER/clk
    SLICE_X36Y44         FDCE                                         r  SCANNER/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/count_reg[10]/Q
                         net (fo=2, routed)           0.066     1.653    SCANNER/count_reg[10]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.698 r  SCANNER/n_0_65_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.142     1.840    SCANNER/n_0_65_BUFG_inst_i_3_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  SCANNER/n_0_65_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.151    n_0_65_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.177 f  n_0_65_BUFG_inst/O
                         net (fo=33, routed)          0.627     2.804    SCANNER/n_0_65_BUFG
    SLICE_X36Y42         FDCE                                         f  SCANNER/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    SCANNER/clk
    SLICE_X36Y42         FDCE                                         r  SCANNER/count_reg[1]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X36Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.369    SCANNER/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  1.435    





