--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml RACIMOStorm.twx RACIMOStorm.ncd -o RACIMOStorm.twr
RACIMOStorm.pcf -ucf FPGA.ucf

Design file:              RACIMOStorm.ncd
Physical constraint file: RACIMOStorm.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
D<0>        |    2.469(R)|      SLOW  |   -1.026(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<1>        |    2.443(R)|      SLOW  |   -0.991(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<2>        |    6.954(R)|      SLOW  |   -1.361(R)|      FAST  |CLK_BUFGP         |   0.000|
D<3>        |    6.342(R)|      SLOW  |   -1.155(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<4>        |    6.744(R)|      SLOW  |   -1.265(R)|      FAST  |CLK_BUFGP         |   0.000|
D<5>        |    6.553(R)|      SLOW  |   -1.165(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<6>        |    7.845(R)|      SLOW  |   -1.078(R)|      FAST  |CLK_BUFGP         |   0.000|
D<7>        |    6.624(R)|      SLOW  |   -0.988(R)|      FAST  |CLK_BUFGP         |   0.000|
D<8>        |    7.650(R)|      SLOW  |   -1.414(R)|      FAST  |CLK_BUFGP         |   0.000|
D<9>        |    7.037(R)|      SLOW  |   -1.144(R)|      FAST  |CLK_BUFGP         |   0.000|
D<10>       |    8.193(R)|      SLOW  |   -2.082(R)|      FAST  |CLK_BUFGP         |   0.000|
D<11>       |    7.983(R)|      SLOW  |   -1.925(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<0> |    2.071(R)|      SLOW  |   -0.571(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ_BIDIR<1> |    1.899(R)|      SLOW  |   -0.409(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ_BIDIR<2> |    1.809(R)|      SLOW  |   -0.325(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ_BIDIR<3> |    2.093(R)|      SLOW  |   -0.595(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ_BIDIR<4> |    2.566(R)|      SLOW  |   -0.989(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<5> |    3.390(R)|      SLOW  |   -1.406(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<6> |    3.351(R)|      SLOW  |   -1.397(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<7> |    2.972(R)|      SLOW  |   -1.232(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<8> |    1.816(R)|      SLOW  |   -0.330(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ_BIDIR<9> |    1.424(R)|      SLOW  |    0.039(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ_BIDIR<10>|    2.080(R)|      SLOW  |   -0.582(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ_BIDIR<11>|    2.112(R)|      SLOW  |   -0.614(R)|      SLOW  |CLK_BUFGP         |   0.000|
FROM_RP     |    3.364(R)|      SLOW  |   -1.433(R)|      FAST  |CLK_BUFGP         |   0.000|
RESET       |    3.940(R)|      SLOW  |   -0.604(R)|      FAST  |CLK_BUFGP         |   0.000|
SCL         |    1.320(R)|      SLOW  |    0.140(R)|      SLOW  |CLK_BUFGP         |   0.000|
SDA         |    1.759(R)|      SLOW  |   -0.415(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW0         |    6.139(R)|      SLOW  |   -1.064(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A<0>        |        18.941(R)|      SLOW  |         5.150(R)|      FAST  |CLK_BUFGP         |   0.000|
A<1>        |        18.174(R)|      SLOW  |         4.287(R)|      FAST  |CLK_BUFGP         |   0.000|
A<2>        |        18.074(R)|      SLOW  |         4.321(R)|      FAST  |CLK_BUFGP         |   0.000|
A<3>        |        18.247(R)|      SLOW  |         4.240(R)|      FAST  |CLK_BUFGP         |   0.000|
A<4>        |        18.271(R)|      SLOW  |         4.535(R)|      FAST  |CLK_BUFGP         |   0.000|
A<5>        |        19.397(R)|      SLOW  |         4.498(R)|      FAST  |CLK_BUFGP         |   0.000|
A<6>        |        18.636(R)|      SLOW  |         4.362(R)|      FAST  |CLK_BUFGP         |   0.000|
A<7>        |        19.154(R)|      SLOW  |         4.544(R)|      FAST  |CLK_BUFGP         |   0.000|
A<8>        |        19.078(R)|      SLOW  |         4.755(R)|      FAST  |CLK_BUFGP         |   0.000|
A<9>        |        19.154(R)|      SLOW  |         4.746(R)|      FAST  |CLK_BUFGP         |   0.000|
A<10>       |        19.165(R)|      SLOW  |         4.640(R)|      FAST  |CLK_BUFGP         |   0.000|
A<11>       |        18.864(R)|      SLOW  |         4.648(R)|      FAST  |CLK_BUFGP         |   0.000|
A<12>       |        18.342(R)|      SLOW  |         4.276(R)|      FAST  |CLK_BUFGP         |   0.000|
A<13>       |        18.624(R)|      SLOW  |         4.617(R)|      FAST  |CLK_BUFGP         |   0.000|
A<14>       |        17.625(R)|      SLOW  |         5.032(R)|      FAST  |CLK_BUFGP         |   0.000|
A<15>       |        14.472(R)|      SLOW  |         4.456(R)|      FAST  |CLK_BUFGP         |   0.000|
A<16>       |        14.031(R)|      SLOW  |         4.306(R)|      FAST  |CLK_BUFGP         |   0.000|
CE          |        18.829(R)|      SLOW  |         4.840(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<0> |        18.853(R)|      SLOW  |         4.523(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<1> |        17.667(R)|      SLOW  |         4.918(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<2> |        18.876(R)|      SLOW  |         4.419(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<3> |        16.891(R)|      SLOW  |         4.374(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<4> |        17.624(R)|      SLOW  |         4.503(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<5> |        17.524(R)|      SLOW  |         4.123(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<6> |        18.140(R)|      SLOW  |         4.227(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<7> |        17.286(R)|      SLOW  |         4.324(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<8> |        17.612(R)|      SLOW  |         4.591(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<9> |        17.495(R)|      SLOW  |         4.571(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<10>|        17.512(R)|      SLOW  |         4.077(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<11>|        17.558(R)|      SLOW  |         4.036(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<0>      |        11.660(R)|      SLOW  |         4.510(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |        12.070(R)|      SLOW  |         4.768(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |        12.881(R)|      SLOW  |         4.704(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |        12.424(R)|      SLOW  |         4.424(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<4>      |        12.989(R)|      SLOW  |         4.764(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |        13.138(R)|      SLOW  |         4.566(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<6>      |        12.950(R)|      SLOW  |         4.701(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<7>      |        12.766(R)|      SLOW  |         4.603(R)|      FAST  |CLK_BUFGP         |   0.000|
OE          |        18.272(R)|      SLOW  |         4.518(R)|      FAST  |CLK_BUFGP         |   0.000|
Reloj_ADC   |         9.233(R)|      SLOW  |         3.814(R)|      FAST  |CLK_BUFGP         |   0.000|
SDA         |        10.333(R)|      SLOW  |         3.875(R)|      FAST  |CLK_BUFGP         |   0.000|
TO_RP       |        12.347(R)|      SLOW  |         5.387(R)|      FAST  |CLK_BUFGP         |   0.000|
WE          |        17.759(R)|      SLOW  |         5.191(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.588|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
D<0>           |DQ_BIDIR<0>    |   11.136|
D<1>           |DQ_BIDIR<1>    |   12.272|
D<2>           |DQ_BIDIR<2>    |   11.061|
D<3>           |DQ_BIDIR<3>    |   14.091|
D<4>           |DQ_BIDIR<4>    |   12.470|
D<5>           |DQ_BIDIR<5>    |   12.231|
D<6>           |DQ_BIDIR<6>    |   12.525|
D<7>           |DQ_BIDIR<7>    |   12.824|
D<8>           |DQ_BIDIR<8>    |   12.352|
D<9>           |DQ_BIDIR<9>    |   10.710|
D<10>          |DQ_BIDIR<10>   |   12.920|
D<11>          |DQ_BIDIR<11>   |   12.128|
---------------+---------------+---------+


Analysis completed Mon May 25 15:39:27 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 388 MB



