
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

1. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/runs/RUN_2025-05-10_09-56-20/tmp/2ec964944af84e8f995e5b5adf88eae0.bb.v
Parsing SystemVerilog input from `/home/asic/workspace/lab3/runs/RUN_2025-05-10_09-56-20/tmp/2ec964944af84e8f995e5b5adf88eae0.bb.v' to AST representation.
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputisolatch_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/axi_fifo.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/axi_fifo.sv' to AST representation.
Storing AST representation for module `$abstract\axi_fifo'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/pixel_processor.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/pixel_processor.sv' to AST representation.
Storing AST representation for module `$abstract\pixel_processor'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/raster.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/raster.sv' to AST representation.
Storing AST representation for module `$abstract\raster'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/tile_processor.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/tile_processor.sv' to AST representation.
Storing AST representation for module `$abstract\tile_processor'.
Successfully finished Verilog frontend.

6. Executing HIERARCHY pass (managing design hierarchy).

7. Executing AST frontend in derive mode using pre-parsed AST for module `\raster'.
Generating RTLIL representation for module `\raster'.

7.1. Analyzing design hierarchy..
Top module:  \raster

7.2. Executing AST frontend in derive mode using pre-parsed AST for module `\pixel_processor'.
Generating RTLIL representation for module `\pixel_processor'.
Parameter \WIDTH = 371
Parameter \DEPTH = 4

7.3. Executing AST frontend in derive mode using pre-parsed AST for module `\axi_fifo'.
Parameter \WIDTH = 371
Parameter \DEPTH = 4
Generating RTLIL representation for module `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo'.

7.4. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_processor'.
Generating RTLIL representation for module `\tile_processor'.
Warning: Replacing memory \edges with list of registers. See /home/asic/workspace/lab3/rtl/tile_processor.sv:145

7.5. Analyzing design hierarchy..
Top module:  \raster
Used module:     \pixel_processor
Used module:     $paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo
Used module:     \tile_processor

7.6. Analyzing design hierarchy..
Top module:  \raster
Used module:     \pixel_processor
Used module:     $paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo
Used module:     \tile_processor
Removing unused module `$abstract\tile_processor'.
Removing unused module `$abstract\raster'.
Removing unused module `$abstract\pixel_processor'.
Removing unused module `$abstract\axi_fifo'.
Removed 4 unused modules.
Renaming module raster to raster.

8. Executing PROC pass (convert processes to netlists).

8.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1887'.
Cleaned up 2 empty switches.

8.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 7 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860 in module $paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.
Marked 7 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545 in module pixel_processor.
Marked 5 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$541 in module pixel_processor.
Removed 1 dead cases from process $proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925 in module tile_processor.
Marked 2 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925 in module tile_processor.
Marked 3 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901 in module tile_processor.
Removed a total of 1 dead cases.

8.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 690 assignments to connections.

8.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1887'.
  Set init value: \data_out = 371'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  Set init value: \write_ptr = 3'000
  Set init value: \read_ptr = 3'000
  Set init value: \count = 4'0000

8.5. Executing PROC_ARST pass (detect async resets in processes).

8.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~29 debug messages>

8.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1887'.
Creating decoders for process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
     1/13: $3\next_read_ptr[2:0]
     2/13: $2\next_read_ptr[2:0]
     3/13: $2$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1872
     4/13: $2$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_DATA[370:0]$1871
     5/13: $2$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_ADDR[1:0]$1870
     6/13: $1$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1867
     7/13: $1$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_DATA[370:0]$1866
     8/13: $1$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_ADDR[1:0]$1865
     9/13: $1\next_read_ptr[2:0]
    10/13: $0\count[3:0]
    11/13: $0\read_ptr[2:0]
    12/13: $0\write_ptr[2:0]
    13/13: $0\data_out[370:0]
Creating decoders for process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1856'.
Creating decoders for process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
     1/739: $3$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1846
     2/739: $3$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_ADDR[7:0]$1845
     3/739: $3$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1844
     4/739: $3$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_ADDR[7:0]$1843
     5/739: $3\temp_edge_row_off[31:0]
     6/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.out[31:0]$1794
     7/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dx[31:0]$1796
     8/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.out[31:0]$1800
     9/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.in[15:0]$1799
    10/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dy[31:0]$1795
    11/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.out[31:0]$1798
    12/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.in[15:0]$1797
    13/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.delta_i[47:0]$1793
    14/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.out[31:0]$1786
    15/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dx[31:0]$1788
    16/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.out[31:0]$1792
    17/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.in[15:0]$1791
    18/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dy[31:0]$1787
    19/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.out[31:0]$1790
    20/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.in[15:0]$1789
    21/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.delta_i[47:0]$1785
    22/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.out[31:0]$1778
    23/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dx[31:0]$1780
    24/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.out[31:0]$1784
    25/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.in[15:0]$1783
    26/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dy[31:0]$1779
    27/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.out[31:0]$1782
    28/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.in[15:0]$1781
    29/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.delta_i[47:0]$1777
    30/739: $3\temp_z_row_off[31:0]
    31/739: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.out[31:0]$1770
    32/739: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy_ext[31:0]$1772
    33/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.out[31:0]$1776
    34/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.in[15:0]$1775
    35/739: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx_ext[31:0]$1771
    36/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.out[31:0]$1774
    37/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.in[15:0]$1773
    38/739: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy[15:0]$1769
    39/739: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx[15:0]$1768
    40/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.out[31:0]$1814
    41/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.in[15:0]$1813
    42/739: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.out[31:0]$1812
    43/739: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.delta_i[47:0]$1811
    44/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.out[31:0]$1810
    45/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.in[15:0]$1809
    46/739: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.out[31:0]$1808
    47/739: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.delta_i[47:0]$1807
    48/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.out[31:0]$1806
    49/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.in[15:0]$1805
    50/739: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.out[31:0]$1804
    51/739: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.delta_i[47:0]$1803
    52/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.out[31:0]$1802
    53/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.in[15:0]$1801
    54/739: $3\temp_edge_col_off[31:0]
    55/739: $3\temp_z_col_off[31:0]
    56/739: $3$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1765
    57/739: $3$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_DATA[7:0]$1764
    58/739: $3$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_ADDR[7:0]$1763
    59/739: $3$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1762
    60/739: $3$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_DATA[31:0]$1761
    61/739: $3$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_ADDR[7:0]$1760
    62/739: $3\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.out[47:0]$1751 [47:32]
    63/739: $0\flush_abs_pos[47:0] [47:32]
    64/739: $3\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.out[47:0]$1751 [15:0]
    65/739: $3\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.out[47:0]$1751 [31:16]
    66/739: $3\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.in[18:0]$1750
    67/739: $2\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.out[47:0]$1692
    68/739: $2\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.in[18:0]$1691
    69/739: $2\temp_coord[47:0]
    70/739: $2$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1749
    71/739: $2$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_ADDR[7:0]$1748
    72/739: $2$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1747
    73/739: $2$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_ADDR[7:0]$1746
    74/739: $2$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1745
    75/739: $2$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_DATA[7:0]$1744
    76/739: $2$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_ADDR[7:0]$1743
    77/739: $2$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1742
    78/739: $2$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_DATA[31:0]$1741
    79/739: $2$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_ADDR[7:0]$1740
    80/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.out[31:0]$1739
    81/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.in[15:0]$1738
    82/739: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.out[31:0]$1737
    83/739: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.delta_i[47:0]$1736
    84/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.out[31:0]$1735
    85/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.in[15:0]$1734
    86/739: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.out[31:0]$1733
    87/739: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.delta_i[47:0]$1732
    88/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.out[31:0]$1731
    89/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.in[15:0]$1730
    90/739: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.out[31:0]$1729
    91/739: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.delta_i[47:0]$1728
    92/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.out[31:0]$1727
    93/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.in[15:0]$1726
    94/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.out[31:0]$1725
    95/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.in[15:0]$1724
    96/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.out[31:0]$1723
    97/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.in[15:0]$1722
    98/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dx[31:0]$1721
    99/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dy[31:0]$1720
   100/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.out[31:0]$1719
   101/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.delta_i[47:0]$1718
   102/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.out[31:0]$1717
   103/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.in[15:0]$1716
   104/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.out[31:0]$1715
   105/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.in[15:0]$1714
   106/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dx[31:0]$1713
   107/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dy[31:0]$1712
   108/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.out[31:0]$1711
   109/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.delta_i[47:0]$1710
   110/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.out[31:0]$1709
   111/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.in[15:0]$1708
   112/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.out[31:0]$1707
   113/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.in[15:0]$1706
   114/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dx[31:0]$1705
   115/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dy[31:0]$1704
   116/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.out[31:0]$1703
   117/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.delta_i[47:0]$1702
   118/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.out[31:0]$1701
   119/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.in[15:0]$1700
   120/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.out[31:0]$1699
   121/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.in[15:0]$1698
   122/739: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy_ext[31:0]$1697
   123/739: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx_ext[31:0]$1696
   124/739: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.out[31:0]$1695
   125/739: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy[15:0]$1694
   126/739: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx[15:0]$1693
   127/739: $2\temp_edge_col_off[31:0]
   128/739: $2\temp_z_col_off[31:0]
   129/739: $2\temp_edge_row_off[31:0]
   130/739: $2\temp_z_row_off[31:0]
   131/739: $0\present_state[1:0]
   132/739: $1$fordecl_block$1.i[31:0]$1119
   133/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$536_EN[7:0]$1680
   134/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1679
   135/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$534_EN[7:0]$1678
   136/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1677
   137/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$532_EN[7:0]$1676
   138/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1675
   139/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$530_EN[7:0]$1674
   140/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1673
   141/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$528_EN[7:0]$1672
   142/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1671
   143/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$526_EN[7:0]$1670
   144/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1669
   145/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$524_EN[7:0]$1668
   146/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1667
   147/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$522_EN[7:0]$1666
   148/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1665
   149/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$520_EN[7:0]$1664
   150/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1663
   151/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$518_EN[7:0]$1662
   152/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1661
   153/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$516_EN[7:0]$1660
   154/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1659
   155/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$514_EN[7:0]$1658
   156/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1657
   157/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$512_EN[7:0]$1656
   158/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1655
   159/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$510_EN[7:0]$1654
   160/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1653
   161/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$508_EN[7:0]$1652
   162/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1651
   163/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$506_EN[7:0]$1650
   164/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1649
   165/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$504_EN[7:0]$1648
   166/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1647
   167/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$502_EN[7:0]$1646
   168/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1645
   169/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$500_EN[7:0]$1644
   170/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1643
   171/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$498_EN[7:0]$1642
   172/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1641
   173/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$496_EN[7:0]$1640
   174/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1639
   175/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$494_EN[7:0]$1638
   176/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1637
   177/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$492_EN[7:0]$1636
   178/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1635
   179/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$490_EN[7:0]$1634
   180/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1633
   181/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$488_EN[7:0]$1632
   182/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1631
   183/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$486_EN[7:0]$1630
   184/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1629
   185/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$484_EN[7:0]$1628
   186/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1627
   187/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$482_EN[7:0]$1626
   188/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1625
   189/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$480_EN[7:0]$1624
   190/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1623
   191/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$478_EN[7:0]$1622
   192/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1621
   193/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$476_EN[7:0]$1620
   194/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1619
   195/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$474_EN[7:0]$1618
   196/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1617
   197/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$472_EN[7:0]$1616
   198/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1615
   199/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$470_EN[7:0]$1614
   200/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1613
   201/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$468_EN[7:0]$1612
   202/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1611
   203/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$466_EN[7:0]$1610
   204/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1609
   205/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$464_EN[7:0]$1608
   206/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1607
   207/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$462_EN[7:0]$1606
   208/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1605
   209/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$460_EN[7:0]$1604
   210/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1603
   211/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$458_EN[7:0]$1602
   212/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1601
   213/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$456_EN[7:0]$1600
   214/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1599
   215/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$454_EN[7:0]$1598
   216/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1597
   217/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$452_EN[7:0]$1596
   218/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1595
   219/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$450_EN[7:0]$1594
   220/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1593
   221/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$448_EN[7:0]$1592
   222/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1591
   223/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$446_EN[7:0]$1590
   224/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1589
   225/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$444_EN[7:0]$1588
   226/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1587
   227/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$442_EN[7:0]$1586
   228/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1585
   229/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$440_EN[7:0]$1584
   230/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1583
   231/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$438_EN[7:0]$1582
   232/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1581
   233/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$436_EN[7:0]$1580
   234/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1579
   235/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$434_EN[7:0]$1578
   236/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1577
   237/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$432_EN[7:0]$1576
   238/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1575
   239/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$430_EN[7:0]$1574
   240/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1573
   241/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$428_EN[7:0]$1572
   242/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$1571
   243/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$426_EN[7:0]$1570
   244/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$1569
   245/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$424_EN[7:0]$1568
   246/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$1567
   247/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$422_EN[7:0]$1566
   248/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$1565
   249/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$420_EN[7:0]$1564
   250/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$1563
   251/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$418_EN[7:0]$1562
   252/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$1561
   253/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$416_EN[7:0]$1560
   254/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$1559
   255/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$414_EN[7:0]$1558
   256/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$1557
   257/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$412_EN[7:0]$1556
   258/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$1555
   259/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$410_EN[7:0]$1554
   260/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$1553
   261/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$408_EN[7:0]$1552
   262/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$1551
   263/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$406_EN[7:0]$1550
   264/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$1549
   265/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$404_EN[7:0]$1548
   266/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$1547
   267/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$402_EN[7:0]$1546
   268/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$1545
   269/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$400_EN[7:0]$1544
   270/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$1543
   271/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$398_EN[7:0]$1542
   272/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$1541
   273/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$396_EN[7:0]$1540
   274/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$1539
   275/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$394_EN[7:0]$1538
   276/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$1537
   277/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$392_EN[7:0]$1536
   278/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$1535
   279/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$390_EN[7:0]$1534
   280/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$1533
   281/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$388_EN[7:0]$1532
   282/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$1531
   283/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$386_EN[7:0]$1530
   284/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$1529
   285/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$384_EN[7:0]$1528
   286/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$1527
   287/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$382_EN[7:0]$1526
   288/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$1525
   289/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$380_EN[7:0]$1524
   290/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$1523
   291/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$378_EN[7:0]$1522
   292/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$1521
   293/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$376_EN[7:0]$1520
   294/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$1519
   295/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$374_EN[7:0]$1518
   296/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$1517
   297/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$372_EN[7:0]$1516
   298/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$1515
   299/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$370_EN[7:0]$1514
   300/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$1513
   301/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$368_EN[7:0]$1512
   302/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$1511
   303/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$366_EN[7:0]$1510
   304/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$1509
   305/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$364_EN[7:0]$1508
   306/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$1507
   307/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$362_EN[7:0]$1506
   308/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$1505
   309/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$360_EN[7:0]$1504
   310/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$1503
   311/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$358_EN[7:0]$1502
   312/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$1501
   313/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$356_EN[7:0]$1500
   314/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$1499
   315/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$354_EN[7:0]$1498
   316/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$1497
   317/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$352_EN[7:0]$1496
   318/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$1495
   319/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$350_EN[7:0]$1494
   320/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$1493
   321/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$348_EN[7:0]$1492
   322/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$1491
   323/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$346_EN[7:0]$1490
   324/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$1489
   325/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$344_EN[7:0]$1488
   326/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$1487
   327/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$342_EN[7:0]$1486
   328/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$1485
   329/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$340_EN[7:0]$1484
   330/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$1483
   331/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$338_EN[7:0]$1482
   332/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$1481
   333/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$336_EN[7:0]$1480
   334/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$1479
   335/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$334_EN[7:0]$1478
   336/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$1477
   337/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$332_EN[7:0]$1476
   338/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$1475
   339/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$330_EN[7:0]$1474
   340/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$1473
   341/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$328_EN[7:0]$1472
   342/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$1471
   343/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$326_EN[7:0]$1470
   344/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$1469
   345/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$324_EN[7:0]$1468
   346/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$1467
   347/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$322_EN[7:0]$1466
   348/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$1465
   349/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$320_EN[7:0]$1464
   350/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$1463
   351/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$318_EN[7:0]$1462
   352/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$1461
   353/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$316_EN[7:0]$1460
   354/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$1459
   355/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$314_EN[7:0]$1458
   356/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$1457
   357/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$312_EN[7:0]$1456
   358/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$1455
   359/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$310_EN[7:0]$1454
   360/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$1453
   361/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$308_EN[7:0]$1452
   362/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$1451
   363/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$306_EN[7:0]$1450
   364/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$1449
   365/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$304_EN[7:0]$1448
   366/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$1447
   367/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$302_EN[7:0]$1446
   368/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$1445
   369/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$300_EN[7:0]$1444
   370/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$1443
   371/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$298_EN[7:0]$1442
   372/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$1441
   373/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$296_EN[7:0]$1440
   374/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$1439
   375/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$294_EN[7:0]$1438
   376/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$1437
   377/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$292_EN[7:0]$1436
   378/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$1435
   379/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$290_EN[7:0]$1434
   380/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$1433
   381/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$288_EN[7:0]$1432
   382/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$1431
   383/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$286_EN[7:0]$1430
   384/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$1429
   385/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$284_EN[7:0]$1428
   386/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$1427
   387/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$282_EN[7:0]$1426
   388/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$1425
   389/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$280_EN[7:0]$1424
   390/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$1423
   391/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$278_EN[7:0]$1422
   392/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$1421
   393/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$276_EN[7:0]$1420
   394/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$1419
   395/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$274_EN[7:0]$1418
   396/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$1417
   397/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$272_EN[7:0]$1416
   398/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$1415
   399/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$270_EN[7:0]$1414
   400/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$1413
   401/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$268_EN[7:0]$1412
   402/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$1411
   403/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$266_EN[7:0]$1410
   404/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$1409
   405/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$264_EN[7:0]$1408
   406/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$1407
   407/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$262_EN[7:0]$1406
   408/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$1405
   409/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$260_EN[7:0]$1404
   410/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$1403
   411/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$258_EN[7:0]$1402
   412/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$1401
   413/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$256_EN[7:0]$1400
   414/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$1399
   415/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$254_EN[7:0]$1398
   416/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$1397
   417/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$252_EN[7:0]$1396
   418/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$1395
   419/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$250_EN[7:0]$1394
   420/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$1393
   421/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$248_EN[7:0]$1392
   422/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$1391
   423/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$246_EN[7:0]$1390
   424/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$1389
   425/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$244_EN[7:0]$1388
   426/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$1387
   427/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$242_EN[7:0]$1386
   428/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$1385
   429/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$240_EN[7:0]$1384
   430/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$1383
   431/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$238_EN[7:0]$1382
   432/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$1381
   433/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$236_EN[7:0]$1380
   434/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$1379
   435/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$234_EN[7:0]$1378
   436/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$1377
   437/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$232_EN[7:0]$1376
   438/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$1375
   439/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$230_EN[7:0]$1374
   440/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$1373
   441/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$228_EN[7:0]$1372
   442/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$1371
   443/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$226_EN[7:0]$1370
   444/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$1369
   445/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$224_EN[7:0]$1368
   446/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$1367
   447/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$222_EN[7:0]$1366
   448/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$1365
   449/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$220_EN[7:0]$1364
   450/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$1363
   451/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$218_EN[7:0]$1362
   452/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$1361
   453/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$216_EN[7:0]$1360
   454/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$1359
   455/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$214_EN[7:0]$1358
   456/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$1357
   457/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$212_EN[7:0]$1356
   458/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$1355
   459/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$210_EN[7:0]$1354
   460/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$1353
   461/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$208_EN[7:0]$1352
   462/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$1351
   463/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$206_EN[7:0]$1350
   464/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$1349
   465/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$204_EN[7:0]$1348
   466/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$1347
   467/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$202_EN[7:0]$1346
   468/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$1345
   469/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$200_EN[7:0]$1344
   470/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$1343
   471/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$198_EN[7:0]$1342
   472/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$1341
   473/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$196_EN[7:0]$1340
   474/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$1339
   475/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$194_EN[7:0]$1338
   476/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$1337
   477/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$192_EN[7:0]$1336
   478/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$1335
   479/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$190_EN[7:0]$1334
   480/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$1333
   481/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$188_EN[7:0]$1332
   482/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$1331
   483/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$186_EN[7:0]$1330
   484/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$1329
   485/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$184_EN[7:0]$1328
   486/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$1327
   487/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$182_EN[7:0]$1326
   488/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$1325
   489/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$180_EN[7:0]$1324
   490/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$1323
   491/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$178_EN[7:0]$1322
   492/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$1321
   493/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$176_EN[7:0]$1320
   494/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$1319
   495/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$174_EN[7:0]$1318
   496/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$1317
   497/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$172_EN[7:0]$1316
   498/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$1315
   499/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$170_EN[7:0]$1314
   500/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$1313
   501/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$168_EN[7:0]$1312
   502/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$1311
   503/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$166_EN[7:0]$1310
   504/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$1309
   505/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$164_EN[7:0]$1308
   506/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$1307
   507/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$162_EN[7:0]$1306
   508/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$1305
   509/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$160_EN[7:0]$1304
   510/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$1303
   511/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$158_EN[7:0]$1302
   512/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$1301
   513/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$156_EN[7:0]$1300
   514/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$1299
   515/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$154_EN[7:0]$1298
   516/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$1297
   517/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$152_EN[7:0]$1296
   518/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$1295
   519/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$150_EN[7:0]$1294
   520/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$1293
   521/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$148_EN[7:0]$1292
   522/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$1291
   523/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$146_EN[7:0]$1290
   524/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$1289
   525/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$144_EN[7:0]$1288
   526/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$1287
   527/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$142_EN[7:0]$1286
   528/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$1285
   529/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$140_EN[7:0]$1284
   530/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$1283
   531/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$138_EN[7:0]$1282
   532/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$1281
   533/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$136_EN[7:0]$1280
   534/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$1279
   535/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$134_EN[7:0]$1278
   536/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$1277
   537/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$132_EN[7:0]$1276
   538/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$1275
   539/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$130_EN[7:0]$1274
   540/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$1273
   541/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$128_EN[7:0]$1272
   542/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$1271
   543/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$126_EN[7:0]$1270
   544/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$1269
   545/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$124_EN[7:0]$1268
   546/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$1267
   547/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$122_EN[7:0]$1266
   548/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$1265
   549/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$120_EN[7:0]$1264
   550/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$1263
   551/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$118_EN[7:0]$1262
   552/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$1261
   553/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$116_EN[7:0]$1260
   554/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$1259
   555/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$114_EN[7:0]$1258
   556/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$1257
   557/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$112_EN[7:0]$1256
   558/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$1255
   559/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$110_EN[7:0]$1254
   560/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$1253
   561/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$108_EN[7:0]$1252
   562/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$1251
   563/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$106_EN[7:0]$1250
   564/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$1249
   565/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$104_EN[7:0]$1248
   566/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$1247
   567/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$102_EN[7:0]$1246
   568/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$1245
   569/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$100_EN[7:0]$1244
   570/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$1243
   571/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$98_EN[7:0]$1242
   572/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$1241
   573/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$96_EN[7:0]$1240
   574/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$1239
   575/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$94_EN[7:0]$1238
   576/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$1237
   577/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$92_EN[7:0]$1236
   578/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$1235
   579/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$90_EN[7:0]$1234
   580/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$1233
   581/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$88_EN[7:0]$1232
   582/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$1231
   583/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$86_EN[7:0]$1230
   584/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$1229
   585/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$84_EN[7:0]$1228
   586/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$1227
   587/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$82_EN[7:0]$1226
   588/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$1225
   589/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$80_EN[7:0]$1224
   590/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$1223
   591/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$78_EN[7:0]$1222
   592/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$1221
   593/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$76_EN[7:0]$1220
   594/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$1219
   595/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$74_EN[7:0]$1218
   596/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$1217
   597/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$72_EN[7:0]$1216
   598/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$1215
   599/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$70_EN[7:0]$1214
   600/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$1213
   601/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$68_EN[7:0]$1212
   602/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$1211
   603/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$66_EN[7:0]$1210
   604/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$1209
   605/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$64_EN[7:0]$1208
   606/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$1207
   607/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$62_EN[7:0]$1206
   608/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$1205
   609/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$60_EN[7:0]$1204
   610/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$1203
   611/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$58_EN[7:0]$1202
   612/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$1201
   613/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$56_EN[7:0]$1200
   614/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$1199
   615/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$54_EN[7:0]$1198
   616/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$1197
   617/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$52_EN[7:0]$1196
   618/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$1195
   619/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$50_EN[7:0]$1194
   620/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$1193
   621/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$48_EN[7:0]$1192
   622/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$1191
   623/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$46_EN[7:0]$1190
   624/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$1189
   625/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$44_EN[7:0]$1188
   626/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$1187
   627/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$42_EN[7:0]$1186
   628/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$1185
   629/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$40_EN[7:0]$1184
   630/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$1183
   631/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$38_EN[7:0]$1182
   632/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$1181
   633/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$36_EN[7:0]$1180
   634/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$1179
   635/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$34_EN[7:0]$1178
   636/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$1177
   637/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$32_EN[7:0]$1176
   638/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$1175
   639/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$30_EN[7:0]$1174
   640/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$1173
   641/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$28_EN[7:0]$1172
   642/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$1171
   643/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$26_EN[7:0]$1170
   644/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$1169
   645/739: $0\metadata[18:0] [10:5]
   646/739: $0\metadata[18:0] [4:0]
   647/739: $0\metadata[18:0] [18:11]
   648/739: $0\delta_2[47:0] [15:0]
   649/739: $0\delta_2[47:0] [47:32]
   650/739: $0\delta_1[47:0] [15:0]
   651/739: $0\delta_1[47:0] [47:32]
   652/739: $0\delta_0[47:0] [15:0]
   653/739: $0\delta_0[47:0] [47:32]
   654/739: $3\temp_coord[47:0]
   655/739: $0\flush_abs_pos[47:0] [31:16]
   656/739: $0\abs_pos[47:0] [15:0]
   657/739: $0\abs_pos[47:0] [47:32]
   658/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_ADDR[7:0]$1689
   659/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1688
   660/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_ADDR[7:0]$1687
   661/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1686
   662/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_DATA[7:0]$1685
   663/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_ADDR[7:0]$1684
   664/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1683
   665/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_DATA[31:0]$1682
   666/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_ADDR[7:0]$1681
   667/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.out[31:0]$1168
   668/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.in[15:0]$1167
   669/739: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.out[31:0]$1166
   670/739: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.delta_i[47:0]$1165
   671/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.out[31:0]$1164
   672/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.in[15:0]$1163
   673/739: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.out[31:0]$1162
   674/739: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.delta_i[47:0]$1161
   675/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.out[31:0]$1160
   676/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.in[15:0]$1159
   677/739: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.out[31:0]$1158
   678/739: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.delta_i[47:0]$1157
   679/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.out[31:0]$1156
   680/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.in[15:0]$1155
   681/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.out[31:0]$1154
   682/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.in[15:0]$1153
   683/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.out[31:0]$1152
   684/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.in[15:0]$1151
   685/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dx[31:0]$1150
   686/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dy[31:0]$1149
   687/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.out[31:0]$1148
   688/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.delta_i[47:0]$1147
   689/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.out[31:0]$1146
   690/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.in[15:0]$1145
   691/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.out[31:0]$1144
   692/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.in[15:0]$1143
   693/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dx[31:0]$1142
   694/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dy[31:0]$1141
   695/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.out[31:0]$1140
   696/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.delta_i[47:0]$1139
   697/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.out[31:0]$1138
   698/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.in[15:0]$1137
   699/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.out[31:0]$1136
   700/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.in[15:0]$1135
   701/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dx[31:0]$1134
   702/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dy[31:0]$1133
   703/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.out[31:0]$1132
   704/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.delta_i[47:0]$1131
   705/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.out[31:0]$1130
   706/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.in[15:0]$1129
   707/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.out[31:0]$1128
   708/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.in[15:0]$1127
   709/739: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy_ext[31:0]$1126
   710/739: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx_ext[31:0]$1125
   711/739: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.out[31:0]$1124
   712/739: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy[15:0]$1123
   713/739: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx[15:0]$1122
   714/739: $1\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.out[47:0]$1121
   715/739: $1\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.in[18:0]$1120
   716/739: $1\temp_edge_col_off[31:0]
   717/739: $1\temp_z_col_off[31:0]
   718/739: $1\temp_edge_row_off[31:0]
   719/739: $1\temp_z_row_off[31:0]
   720/739: $1\temp_coord[47:0]
   721/739: $0\z_current[31:0]
   722/739: $0\dzdy[15:0]
   723/739: $0\dzdx[15:0]
   724/739: $0\delta_2[47:0] [31:16]
   725/739: $0\edge_2[31:0]
   726/739: $0\edge_1[31:0]
   727/739: $0\edge_0[31:0]
   728/739: $0\delta_1[47:0] [31:16]
   729/739: $0\delta_0[47:0] [31:16]
   730/739: $0\flush_abs_pos[47:0] [15:0]
   731/739: $0\flush_rel_pos[7:0]
   732/739: $0\rel_pos[7:0]
   733/739: $0\abs_pos[47:0] [31:16]
   734/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1690
   735/739: $0\pixel_out_y[15:0]
   736/739: $0\pixel_out_x[15:0]
   737/739: $0\color_out[7:0]
   738/739: $0\vld_out[0:0]
   739/739: $0\rdy_in[0:0]
Creating decoders for process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$541'.
     1/5: $5\next_state[1:0]
     2/5: $4\next_state[1:0]
     3/5: $3\next_state[1:0]
     4/5: $2\next_state[1:0]
     5/5: $1\next_state[1:0]
Creating decoders for process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
     1/171: $2\temp_edge_i[31:0]
     2/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.out[31:0]$2062
     3/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_y_mult[31:0]$2066
     4/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_x_mult[31:0]$2065
     5/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_y_sub[15:0]$2064
     6/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_x_sub[15:0]$2063
     7/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.delta_i[47:0]$2061
     8/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.v_i[47:0]$2060
     9/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.start[47:0]$2059
    10/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.out[31:0]$2054
    11/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_y_mult[31:0]$2058
    12/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_x_mult[31:0]$2057
    13/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_y_sub[15:0]$2056
    14/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_x_sub[15:0]$2055
    15/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.delta_i[47:0]$2053
    16/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.v_i[47:0]$2052
    17/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.start[47:0]$2051
    18/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.out[31:0]$2046
    19/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_y_mult[31:0]$2050
    20/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_x_mult[31:0]$2049
    21/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_y_sub[15:0]$2048
    22/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_x_sub[15:0]$2047
    23/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.delta_i[47:0]$2045
    24/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.v_i[47:0]$2044
    25/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.start[47:0]$2043
    26/171: $0\abs_pos[47:0] [47:32]
    27/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.y_component[31:0]$2098
    28/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.x_component[31:0]$2097
    29/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.delta_y[15:0]$2096
    30/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.delta_x[15:0]$2095
    31/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.out[31:0]$2094
    32/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.dzdy[15:0]$2093
    33/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.dzdx[15:0]$2092
    34/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.abs_pos[47:0]$2091
    35/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.v_0[47:0]$2090
    36/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.div_result_dz[31:0]$2089
    37/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.out[15:0]$2088
    38/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.c[31:0]$2087
    39/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.dz_undiv[31:0]$2086
    40/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.div_result_dz[31:0]$2085
    41/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.out[15:0]$2084
    42/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.c[31:0]$2083
    43/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.dz_undiv[31:0]$2082
    44/171: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.temp_y0x2_mult[31:0]$2081
    45/171: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.temp_x0y2_mult[31:0]$2080
    46/171: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.out[31:0]$2079
    47/171: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.delta_2[47:0]$2078
    48/171: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.delta_0[47:0]$2077
    49/171: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.temp_x0z2_mult[31:0]$2076
    50/171: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.temp_z0x2_mult[31:0]$2075
    51/171: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.out[31:0]$2074
    52/171: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.delta_2[47:0]$2073
    53/171: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.delta_0[47:0]$2072
    54/171: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.temp_z0y2_mult[31:0]$2071
    55/171: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.temp_y0z2_mult[31:0]$2070
    56/171: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.out[31:0]$2069
    57/171: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.delta_2[47:0]$2068
    58/171: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.delta_0[47:0]$2067
    59/171: $2\temp_dzdy[15:0]
    60/171: $2\temp_dzdx[15:0]
    61/171: $2\temp_z[31:0]
    62/171: $2\temp_coeff_c[31:0]
    63/171: $2\temp_coeff_b[31:0]
    64/171: $2\temp_coeff_a[31:0]
    65/171: $0\present_state[31:0]
    66/171: $0\metadata[18:0] [10:5]
    67/171: $0\metadata[18:0] [4:0]
    68/171: $0\metadata[18:0] [18:11]
    69/171: $0\abs_pos[47:0] [15:0]
    70/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.z_component[31:0]$2099
    71/171: $0\abs_pos[47:0] [31:16]
    72/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.y_component[31:0]$2041
    73/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.x_component[31:0]$2040
    74/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.delta_y[15:0]$2039
    75/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.delta_x[15:0]$2038
    76/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.out[31:0]$2037
    77/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.dzdy[15:0]$2036
    78/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.dzdx[15:0]$2035
    79/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.abs_pos[47:0]$2034
    80/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.v_0[47:0]$2033
    81/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.div_result_dz[31:0]$2032
    82/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.out[15:0]$2031
    83/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.c[31:0]$2030
    84/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.dz_undiv[31:0]$2029
    85/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.div_result_dz[31:0]$2028
    86/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.out[15:0]$2027
    87/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.c[31:0]$2026
    88/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.dz_undiv[31:0]$2025
    89/171: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.temp_y0x2_mult[31:0]$2024
    90/171: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.temp_x0y2_mult[31:0]$2023
    91/171: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.out[31:0]$2022
    92/171: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.delta_2[47:0]$2021
    93/171: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.delta_0[47:0]$2020
    94/171: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.temp_x0z2_mult[31:0]$2019
    95/171: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.temp_z0x2_mult[31:0]$2018
    96/171: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.out[31:0]$2017
    97/171: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.delta_2[47:0]$2016
    98/171: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.delta_0[47:0]$2015
    99/171: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.temp_z0y2_mult[31:0]$2014
   100/171: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.temp_y0z2_mult[31:0]$2013
   101/171: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.out[31:0]$2012
   102/171: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.delta_2[47:0]$2011
   103/171: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.delta_0[47:0]$2010
   104/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_y_mult[31:0]$2009
   105/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_x_mult[31:0]$2008
   106/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_y_sub[15:0]$2007
   107/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_x_sub[15:0]$2006
   108/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.out[31:0]$2005
   109/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.delta_i[47:0]$2004
   110/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.v_i[47:0]$2003
   111/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.start[47:0]$2002
   112/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_y_mult[31:0]$2001
   113/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_x_mult[31:0]$2000
   114/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_y_sub[15:0]$1999
   115/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_x_sub[15:0]$1998
   116/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.out[31:0]$1997
   117/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.delta_i[47:0]$1996
   118/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.v_i[47:0]$1995
   119/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.start[47:0]$1994
   120/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_y_mult[31:0]$1993
   121/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_x_mult[31:0]$1992
   122/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_y_sub[15:0]$1991
   123/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_x_sub[15:0]$1990
   124/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.out[31:0]$1989
   125/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.delta_i[47:0]$1988
   126/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.v_i[47:0]$1987
   127/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.start[47:0]$1986
   128/171: $1\temp_dzdy[15:0]
   129/171: $1\temp_dzdx[15:0]
   130/171: $1\temp_z[31:0]
   131/171: $1\temp_coeff_c[31:0]
   132/171: $1\temp_coeff_b[31:0]
   133/171: $1\temp_coeff_a[31:0]
   134/171: $1\temp_edge_i[31:0]
   135/171: $0\edges[2][31:0]
   136/171: $0\edges[1][31:0]
   137/171: $0\edges[0][31:0]
   138/171: $0\coeff_C[31:0]
   139/171: $0\coeff_B[31:0]
   140/171: $0\coeff_A[31:0]
   141/171: $0\z_current[31:0]
   142/171: $0\dzdy[15:0]
   143/171: $0\dzdx[15:0]
   144/171: $1$fordecl_block$3.i[31:0]$1985
   145/171: $0\delta_2[47:0]
   146/171: $0\delta_1[47:0]
   147/171: $0\delta_0[47:0]
   148/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.z_component[31:0]$2042
   149/171: $0\out_z_current[31:0]
   150/171: $0\out_dzdy[15:0]
   151/171: $0\out_dzdx[15:0]
   152/171: $0\out_tile_y[4:0]
   153/171: $0\out_tile_x[5:0]
   154/171: $0\out_color[7:0]
   155/171: $0\out_edge_2[31:0]
   156/171: $0\out_edge_1[31:0]
   157/171: $0\out_edge_0[31:0]
   158/171: $0\out_delta_2_z[15:0]
   159/171: $0\out_delta_2_y[15:0]
   160/171: $0\out_delta_2_x[15:0]
   161/171: $0\out_delta_1_z[15:0]
   162/171: $0\out_delta_1_y[15:0]
   163/171: $0\out_delta_1_x[15:0]
   164/171: $0\out_delta_0_z[15:0]
   165/171: $0\out_delta_0_y[15:0]
   166/171: $0\out_delta_0_x[15:0]
   167/171: $0\out_abs_pos_z[15:0]
   168/171: $0\out_abs_pos_y[15:0]
   169/171: $0\out_abs_pos_x[15:0]
   170/171: $0\vld_out[0:0]
   171/171: $0\rdy_in[0:0]
Creating decoders for process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
     1/3: $3\next_state[31:0]
     2/3: $2\next_state[31:0]
     3/3: $1\next_state[31:0]

8.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.\rdy_in' from process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1856'.
No latch inferred for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.\vld_out' from process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1856'.
No latch inferred for signal `\pixel_processor.\next_state' from process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$541'.
No latch inferred for signal `\tile_processor.\next_state' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\temp_start' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\temp_delta_0' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\temp_delta_1' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\temp_delta_2' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\v0' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\v1' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\v2' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\zero' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:91$1888.tile_x' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:91$1888.tile_y' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:91$1888.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:93$1889.a' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:93$1889.b' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:93$1889.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:94$1890.a' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:94$1890.b' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:94$1890.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:95$1891.a' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:95$1891.b' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:95$1891.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.

8.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.\data_out' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6679' with positive edge clock.
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.\write_ptr' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6680' with positive edge clock.
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.\read_ptr' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6681' with positive edge clock.
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.\count' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6682' with positive edge clock.
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.\next_read_ptr' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6683' with positive edge clock.
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_ADDR' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6684' with positive edge clock.
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_DATA' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6685' with positive edge clock.
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6686' with positive edge clock.
Creating register for signal `\pixel_processor.\rdy_in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6687' with positive edge clock.
Creating register for signal `\pixel_processor.\vld_out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6688' with positive edge clock.
Creating register for signal `\pixel_processor.\color_out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6689' with positive edge clock.
Creating register for signal `\pixel_processor.\pixel_out_x' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6690' with positive edge clock.
Creating register for signal `\pixel_processor.\pixel_out_y' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6691' with positive edge clock.
Creating register for signal `\pixel_processor.\present_state' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6692' with positive edge clock.
Creating register for signal `\pixel_processor.\abs_pos' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6693' with positive edge clock.
Creating register for signal `\pixel_processor.\flush_abs_pos' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6694' with positive edge clock.
Creating register for signal `\pixel_processor.\rel_pos' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6695' with positive edge clock.
Creating register for signal `\pixel_processor.\flush_rel_pos' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6696' with positive edge clock.
Creating register for signal `\pixel_processor.\delta_0' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6697' with positive edge clock.
Creating register for signal `\pixel_processor.\delta_1' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6698' with positive edge clock.
Creating register for signal `\pixel_processor.\delta_2' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6699' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_0' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6700' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_1' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6701' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_2' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6702' with positive edge clock.
Creating register for signal `\pixel_processor.\metadata' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6703' with positive edge clock.
Creating register for signal `\pixel_processor.\dzdx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6704' with positive edge clock.
Creating register for signal `\pixel_processor.\dzdy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6705' with positive edge clock.
Creating register for signal `\pixel_processor.\z_current' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6706' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_coord' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6707' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_z_row_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6708' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_edge_row_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6709' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_z_col_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6710' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_edge_col_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6711' with positive edge clock.
Creating register for signal `\pixel_processor.$fordecl_block$1.i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6712' with positive edge clock.
Creating register for signal `\pixel_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6713' with positive edge clock.
Creating register for signal `\pixel_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6714' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6715' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6716' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6717' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx_ext' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6718' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy_ext' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6719' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6720' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6721' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6722' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6723' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6724' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6725' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6726' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6727' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6728' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6729' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6730' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6731' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6732' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6733' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6734' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6735' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6736' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6737' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6738' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6739' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6740' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6741' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6742' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6743' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6744' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6745' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6746' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6747' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6748' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6749' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6750' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6751' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6752' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6753' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6754' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6755' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6756' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6757' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6758' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6759' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6760' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6761' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6762' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$26_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6763' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6764' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$28_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6765' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6766' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$30_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6767' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6768' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$32_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6769' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6770' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$34_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6771' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6772' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$36_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6773' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6774' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$38_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6775' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6776' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$40_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6777' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6778' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$42_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6779' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6780' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$44_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6781' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6782' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$46_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6783' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6784' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$48_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6785' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6786' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$50_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6787' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6788' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$52_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6789' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6790' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$54_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6791' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6792' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$56_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6793' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6794' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$58_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6795' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6796' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$60_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6797' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6798' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$62_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6799' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6800' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$64_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6801' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6802' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$66_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6803' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6804' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$68_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6805' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6806' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$70_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6807' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6808' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$72_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6809' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6810' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$74_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6811' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6812' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$76_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6813' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6814' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$78_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6815' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6816' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$80_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6817' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6818' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$82_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6819' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6820' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$84_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6821' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6822' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$86_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6823' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6824' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$88_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6825' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6826' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$90_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6827' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6828' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$92_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6829' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6830' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$94_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6831' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6832' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$96_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6833' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6834' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$98_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6835' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6836' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$100_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6837' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6838' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$102_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6839' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6840' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$104_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6841' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6842' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$106_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6843' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6844' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$108_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6845' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6846' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$110_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6847' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6848' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$112_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6849' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6850' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$114_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6851' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6852' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$116_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6853' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6854' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$118_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6855' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6856' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$120_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6857' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6858' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$122_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6859' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6860' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$124_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6861' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6862' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$126_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6863' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6864' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$128_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6865' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6866' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$130_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6867' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6868' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$132_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6869' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6870' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$134_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6871' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6872' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$136_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6873' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6874' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$138_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6875' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6876' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$140_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6877' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6878' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$142_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6879' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6880' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$144_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6881' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6882' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$146_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6883' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6884' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$148_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6885' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6886' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$150_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6887' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6888' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$152_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6889' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6890' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$154_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6891' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6892' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$156_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6893' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6894' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$158_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6895' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6896' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$160_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6897' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6898' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$162_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6899' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6900' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$164_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6901' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6902' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$166_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6903' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6904' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$168_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6905' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6906' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$170_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6907' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6908' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$172_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6909' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6910' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$174_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6911' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6912' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$176_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6913' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6914' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$178_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6915' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6916' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$180_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6917' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6918' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$182_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6919' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6920' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$184_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6921' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6922' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$186_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6923' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6924' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$188_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6925' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6926' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$190_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6927' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6928' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$192_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6929' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6930' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$194_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6931' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6932' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$196_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6933' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6934' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$198_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6935' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6936' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$200_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6937' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6938' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$202_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6939' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6940' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$204_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6941' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6942' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$206_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6943' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6944' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$208_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6945' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6946' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$210_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6947' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6948' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$212_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6949' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6950' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$214_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6951' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6952' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$216_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6953' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6954' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$218_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6955' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6956' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$220_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6957' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6958' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$222_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6959' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6960' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$224_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6961' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6962' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$226_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6963' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6964' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$228_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6965' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6966' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$230_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6967' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6968' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$232_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6969' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6970' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$234_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6971' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6972' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$236_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6973' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6974' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$238_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6975' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6976' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$240_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6977' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6978' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$242_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6979' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6980' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$244_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6981' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6982' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$246_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6983' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6984' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$248_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6985' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6986' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$250_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6987' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6988' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$252_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6989' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6990' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$254_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6991' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6992' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$256_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6993' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6994' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$258_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6995' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6996' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$260_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6997' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6998' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$262_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6999' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7000' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$264_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7001' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7002' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$266_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7003' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7004' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$268_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7005' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7006' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$270_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7007' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7008' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$272_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7009' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7010' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$274_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7011' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7012' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$276_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7013' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7014' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$278_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7015' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7016' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$280_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7017' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7018' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$282_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7019' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7020' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$284_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7021' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7022' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$286_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7023' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7024' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$288_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7025' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7026' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$290_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7027' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7028' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$292_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7029' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7030' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$294_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7031' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7032' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$296_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7033' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7034' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$298_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7035' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7036' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$300_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7037' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7038' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$302_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7039' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7040' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$304_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7041' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7042' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$306_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7043' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7044' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$308_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7045' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7046' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$310_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7047' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7048' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$312_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7049' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7050' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$314_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7051' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7052' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$316_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7053' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7054' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$318_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7055' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7056' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$320_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7057' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7058' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$322_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7059' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7060' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$324_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7061' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7062' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$326_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7063' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7064' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$328_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7065' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7066' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$330_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7067' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7068' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$332_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7069' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7070' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$334_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7071' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7072' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$336_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7073' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7074' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$338_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7075' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7076' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$340_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7077' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7078' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$342_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7079' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7080' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$344_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7081' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7082' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$346_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7083' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7084' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$348_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7085' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7086' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$350_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7087' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7088' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$352_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7089' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7090' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$354_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7091' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7092' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$356_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7093' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7094' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$358_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7095' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7096' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$360_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7097' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7098' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$362_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7099' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7100' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$364_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7101' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7102' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$366_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7103' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7104' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$368_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7105' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7106' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$370_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7107' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7108' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$372_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7109' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7110' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$374_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7111' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7112' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$376_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7113' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7114' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$378_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7115' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7116' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$380_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7117' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7118' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$382_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7119' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7120' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$384_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7121' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7122' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$386_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7123' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7124' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$388_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7125' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7126' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$390_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7127' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7128' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$392_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7129' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7130' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$394_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7131' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7132' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$396_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7133' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7134' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$398_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7135' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7136' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$400_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7137' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7138' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$402_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7139' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7140' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$404_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7141' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7142' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$406_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7143' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7144' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$408_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7145' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7146' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$410_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7147' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7148' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$412_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7149' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7150' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$414_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7151' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7152' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$416_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7153' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7154' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$418_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7155' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7156' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$420_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7157' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7158' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$422_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7159' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7160' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$424_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7161' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7162' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$426_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7163' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7164' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$428_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7165' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7166' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$430_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7167' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7168' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$432_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7169' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7170' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$434_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7171' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7172' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$436_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7173' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7174' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$438_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7175' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7176' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$440_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7177' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7178' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$442_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7179' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7180' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$444_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7181' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7182' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$446_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7183' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7184' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$448_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7185' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7186' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$450_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7187' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7188' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$452_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7189' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7190' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$454_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7191' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7192' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$456_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7193' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7194' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$458_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7195' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7196' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$460_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7197' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7198' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$462_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7199' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7200' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$464_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7201' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7202' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$466_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7203' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7204' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$468_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7205' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7206' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$470_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7207' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7208' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$472_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7209' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7210' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$474_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7211' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7212' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$476_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7213' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7214' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$478_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7215' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7216' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$480_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7217' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7218' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$482_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7219' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7220' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$484_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7221' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7222' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$486_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7223' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7224' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$488_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7225' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7226' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$490_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7227' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7228' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$492_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7229' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7230' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$494_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7231' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7232' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$496_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7233' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7234' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$498_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7235' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7236' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$500_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7237' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7238' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$502_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7239' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7240' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$504_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7241' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7242' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$506_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7243' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7244' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$508_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7245' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7246' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$510_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7247' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7248' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$512_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7249' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7250' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$514_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7251' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7252' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$516_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7253' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7254' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$518_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7255' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7256' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$520_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7257' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7258' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$522_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7259' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7260' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$524_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7261' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7262' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$526_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7263' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7264' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$528_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7265' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7266' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$530_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7267' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7268' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$532_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7269' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7270' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$534_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7271' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7272' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$536_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7273' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_ADDR' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7274' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_DATA' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7275' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7276' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_ADDR' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7277' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_DATA' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7278' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7279' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_ADDR' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7280' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7281' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_ADDR' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7282' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7283' with positive edge clock.
Creating register for signal `\tile_processor.\rdy_in' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7284' with positive edge clock.
Creating register for signal `\tile_processor.\vld_out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7285' with positive edge clock.
Creating register for signal `\tile_processor.\out_abs_pos_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7286' with positive edge clock.
Creating register for signal `\tile_processor.\out_abs_pos_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7287' with positive edge clock.
Creating register for signal `\tile_processor.\out_abs_pos_z' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7288' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_0_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7289' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_0_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7290' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_0_z' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7291' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_1_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7292' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_1_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7293' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_1_z' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7294' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_2_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7295' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_2_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7296' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_2_z' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7297' with positive edge clock.
Creating register for signal `\tile_processor.\out_edge_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7298' with positive edge clock.
Creating register for signal `\tile_processor.\out_edge_1' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7299' with positive edge clock.
Creating register for signal `\tile_processor.\out_edge_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7300' with positive edge clock.
Creating register for signal `\tile_processor.\out_color' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7301' with positive edge clock.
Creating register for signal `\tile_processor.\out_tile_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7302' with positive edge clock.
Creating register for signal `\tile_processor.\out_tile_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7303' with positive edge clock.
Creating register for signal `\tile_processor.\out_dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7304' with positive edge clock.
Creating register for signal `\tile_processor.\out_dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7305' with positive edge clock.
Creating register for signal `\tile_processor.\out_z_current' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7306' with positive edge clock.
Creating register for signal `\tile_processor.\present_state' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7307' with positive edge clock.
Creating register for signal `\tile_processor.\abs_pos' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7308' with positive edge clock.
Creating register for signal `\tile_processor.\delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7309' with positive edge clock.
Creating register for signal `\tile_processor.\delta_1' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7310' with positive edge clock.
Creating register for signal `\tile_processor.\delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7311' with positive edge clock.
Creating register for signal `\tile_processor.\metadata' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7312' with positive edge clock.
Creating register for signal `\tile_processor.\dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7313' with positive edge clock.
Creating register for signal `\tile_processor.\dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7314' with positive edge clock.
Creating register for signal `\tile_processor.\z_current' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7315' with positive edge clock.
Creating register for signal `\tile_processor.\temp_edge_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7316' with positive edge clock.
Creating register for signal `\tile_processor.\temp_coeff_a' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7317' with positive edge clock.
Creating register for signal `\tile_processor.\temp_coeff_b' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7318' with positive edge clock.
Creating register for signal `\tile_processor.\temp_coeff_c' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7319' with positive edge clock.
Creating register for signal `\tile_processor.\temp_z' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7320' with positive edge clock.
Creating register for signal `\tile_processor.\temp_dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7321' with positive edge clock.
Creating register for signal `\tile_processor.\temp_dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7322' with positive edge clock.
Creating register for signal `\tile_processor.\coeff_A' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7323' with positive edge clock.
Creating register for signal `\tile_processor.\coeff_B' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7324' with positive edge clock.
Creating register for signal `\tile_processor.\coeff_C' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7325' with positive edge clock.
Creating register for signal `\tile_processor.$fordecl_block$3.i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7326' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.start' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7327' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.v_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7328' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.delta_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7329' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7330' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_x_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7331' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_y_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7332' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_x_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7333' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_y_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7334' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.start' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7335' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.v_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7336' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.delta_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7337' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7338' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_x_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7339' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_y_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7340' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_x_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7341' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_y_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7342' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.start' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7343' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.v_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7344' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.delta_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7345' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7346' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_x_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7347' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_y_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7348' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_x_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7349' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_y_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7350' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7351' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7352' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7353' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.temp_y0z2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7354' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.temp_z0y2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7355' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7356' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7357' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7358' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.temp_z0x2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7359' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.temp_x0z2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7360' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7361' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7362' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7363' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.temp_x0y2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7364' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.temp_y0x2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7365' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.dz_undiv' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7366' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.c' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7367' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7368' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.div_result_dz' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7369' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.dz_undiv' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7370' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.c' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7371' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7372' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.div_result_dz' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7373' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.v_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7374' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.abs_pos' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7375' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7376' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7377' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7378' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.delta_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7379' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.delta_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7380' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.x_component' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7381' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.y_component' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7382' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.z_component' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7383' with positive edge clock.
Creating register for signal `\tile_processor.\edges[0]' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7384' with positive edge clock.
Creating register for signal `\tile_processor.\edges[1]' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7385' with positive edge clock.
Creating register for signal `\tile_processor.\edges[2]' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7386' with positive edge clock.

8.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1887'.
Found and cleaned up 9 empty switches in `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
Removing empty process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
Removing empty process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1856'.
Found and cleaned up 9 empty switches in `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
Removing empty process `pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
Found and cleaned up 5 empty switches in `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$541'.
Removing empty process `pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$541'.
Found and cleaned up 3 empty switches in `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
Removing empty process `tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
Found and cleaned up 3 empty switches in `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
Removing empty process `tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
Cleaned up 29 empty switches.

8.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
Optimizing module $paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.
<suppressed ~15 debug messages>
Optimizing module pixel_processor.
<suppressed ~784 debug messages>
Optimizing module tile_processor.
<suppressed ~214 debug messages>

9. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.
Deleting now unused module pixel_processor.
Deleting now unused module tile_processor.
<suppressed ~3 debug messages>

10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 1374 unused cells and 4167 unused wires.
<suppressed ~1611 debug messages>
