INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/FP/Clock/Clock.srcs/sources_1/new/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/FP/Clock/Clock.srcs/sim_1/new/Clock_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Sim
