// Seed: 3785260184
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    inout uwire id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wire id_6,
    input wire id_7,
    output tri0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input wor id_13,
    output tri1 id_14
);
  assign id_8 = 1;
endmodule
module module_1 (
    output tri0 id_0
);
  tri1 id_3 = id_2 - 1;
  assign id_0 = id_2;
  assign id_3 = 1;
  wor id_4, id_5;
  assign id_5 = 1;
  wire id_6, id_7;
  assign id_5 = 1 | 1;
  assign id_2 = id_2;
  assign id_0 = id_2;
  logic [7:0] id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_9 = 0;
  assign id_4 = 1'b0;
  assign id_4 = id_8[1];
  always $display;
endmodule
