# risc_cpu
5 stage pipelined risc cpu
