// Seed: 857938107
module module_0;
  always id_1 = -1;
  assign id_2[""] = -1;
  module_3 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_3(
      .id_0(id_1), .id_1(id_1 - -1), .id_2(id_2), .id_3(id_2), .id_4(-1)
  );
endmodule
module module_1;
  reg  id_1;
  tri0 id_2;
  wire id_5;
  always_ff id_3 <= id_1;
  module_0 modCall_1 ();
  assign id_3 = id_2 - id_3;
endmodule
module module_2;
  assign id_1 = 1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3;
  assign id_1 = -1;
  always id_2 <= id_2;
endmodule
