   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3	@ Tag_ABI_HardFP_use
   4              		.eabi_attribute 28, 1	@ Tag_ABI_VFP_args
   5              		.fpu vfp
   6              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   7              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   8              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   9              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
  10              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
  11              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
  12              		.eabi_attribute 30, 6	@ Tag_ABI_optimization_goals
  13              		.eabi_attribute 34, 1	@ Tag_CPU_unaligned_access
  14              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  15              		.file	"hello_world.c"
  16              	@ GNU C (Sourcery CodeBench Lite 2014.05-28) version 4.8.3 20140320 (prerelease) (arm-none-eabi)
  17              	@	compiled by GNU C version 4.7.2, GMP version 5.0.5, MPFR version 3.1.1-p2, MPC version 1.0.1
  18              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  19              	@ options passed: 
  20              	@ -I /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world
  21              	@ -I /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src
  22              	@ -I /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/project
  23              	@ -I /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core
  24              	@ -I /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device
  25              	@ -imultilib thumb2
  26              	@ -iprefix /opt/toolchains/eabi/arm-2014.05/bin/../lib/gcc/arm-none-eabi/4.8.3/
  27              	@ -isysroot /opt/toolchains/eabi/arm-2014.05/bin/../arm-none-eabi
  28              	@ -MMD /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/build/hello_world.d
  29              	@ -MF /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/build/.dep/hello_world.
  30              	@ -MP
  31              	@ -MQ /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/build/hello_world.o
  32              	@ -D__USES_INITFINI__ -D USE_STDPERIPH_DRIVER -D STM32F4XX
  33              	@ -D __CS_SOURCERYGXX_MAJ__=2014 -D __CS_SOURCERYGXX_MIN__=5
  34              	@ -D __CS_SOURCERYGXX_REV__=28
  35              	@ /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c
  36              	@ -mcpu=cortex-m4 -mtune=cortex-m4 -mfloat-abi=hard -mthumb -mapcs-frame
  37              	@ -auxbase-strip /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/build/hello_
  38              	@ -g -O0 -Wall -Wstrict-prototypes -fverbose-asm
  39              	@ options enabled:  -faggressive-loop-optimizations -fauto-inc-dec
  40              	@ -fbranch-count-reg -fcommon -fdelete-null-pointer-checks -fdwarf2-cfi-asm
  41              	@ -fearly-inlining -feliminate-unused-debug-types -ffunction-cse -fgcse-lm
  42              	@ -fgnu-runtime -fident -finline-atomics -fira-hoist-pressure
  43              	@ -fira-share-save-slots -fira-share-spill-slots -fivopts
  44              	@ -fkeep-static-consts -fleading-underscore -fmath-errno
  45              	@ -fmerge-debug-strings -fmove-loop-invariants -fpeephole
  46              	@ -fprefetch-loop-arrays -freg-struct-return
  47              	@ -fsched-critical-path-heuristic -fsched-dep-count-heuristic
  48              	@ -fsched-group-heuristic -fsched-interblock -fsched-last-insn-heuristic
  49              	@ -fsched-rank-heuristic -fsched-spec -fsched-spec-insn-heuristic
  50              	@ -fsched-stalled-insns-dep -fshow-column -fsigned-zeros
  51              	@ -fsplit-ivs-in-unroller -fstrict-volatile-bitfields -fsync-libcalls
  52              	@ -ftrapping-math -ftree-coalesce-vars -ftree-cselim -ftree-forwprop
  53              	@ -ftree-loop-if-convert -ftree-loop-im -ftree-loop-ivcanon
  54              	@ -ftree-loop-optimize -ftree-parallelize-loops= -ftree-phiprop -ftree-pta
  55              	@ -ftree-reassoc -ftree-scev-cprop -ftree-slp-vectorize
  56              	@ -ftree-vect-loop-version -funit-at-a-time -fverbose-asm
  57              	@ -fzero-initialized-in-bss -mlittle-endian -msched-prolog -mthumb
  58              	@ -munaligned-access -mvectorize-with-neon-quad
  59              	
  60              		.text
  61              	.Ltext0:
  62              		.cfi_sections	.debug_frame
  63              		.align	2
  64              		.thumb
  65              		.thumb_func
  67              	NVIC_SetPriority:
  68              	.LFB101:
  69              		.file 1 "/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4
   1:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /**************************************************************************//**
   2:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * @file     core_cm4.h
   3:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * @version  V2.10
   5:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * @date     19. July 2011
   6:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  *
   7:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * @note
   8:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  *
  10:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * @par
  11:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  *
  15:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * @par
  16:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  *
  22:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  ******************************************************************************/
  23:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #if defined ( __ICCARM__ )
  24:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #endif
  26:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  27:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #ifdef __cplusplus
  28:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  extern "C" {
  29:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #endif
  30:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  31:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  34:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  35:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \mainpage CMSIS Cortex-M4
  36:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  37:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
  38:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   It consists of:
  39:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  40:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****      - Cortex-M Core Register Definitions
  41:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****      - Cortex-M functions
  42:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****      - Cortex-M instructions
  43:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****      - Cortex-M SIMD instructions
  44:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  45:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   The CMSIS Cortex-M4 Core Peripheral Access Layer contains C and assembly functions that ease
  46:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   access to the Cortex-M Core
  47:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
  48:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  49:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
  50:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   CMSIS violates following MISRA-C2004 Rules:
  51:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   
  52:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****    - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
  53:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  54:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  55:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****    - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{.
  56:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****    
  58:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****    - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
  59:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  60:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  61:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
  62:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  63:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  64:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*******************************************************************************
  65:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  *                 CMSIS definitions
  66:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  ******************************************************************************/
  67:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
  68:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   This file defines all structures and symbols for CMSIS core:
  69:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****    - CMSIS version number
  70:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****    - Cortex-M core
  71:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****    - Cortex-M core Revision Number
  72:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   @{
  73:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
  74:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  75:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*  CMSIS CM4 definitions */
  76:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  77:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x10)                                                       /*!<
  78:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB) /*!<
  79:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  80:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define __CORTEX_M                (0x04)                                                       /*!<
  81:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  82:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  83:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #if   defined ( __CC_ARM )
  84:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  85:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  86:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  87:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #elif defined ( __ICCARM__ )
  88:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  89:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  90:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  91:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #elif defined ( __GNUC__ )
  92:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  93:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  94:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  95:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #elif defined ( __TASKING__ )
  96:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  97:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  98:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
  99:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #endif
 100:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 101:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
 102:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #if defined ( __CC_ARM )
 103:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 104:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 105:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****       #define __FPU_USED       1
 106:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #else
 107:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 108:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****       #define __FPU_USED       0
 109:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #endif
 110:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #else
 111:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #define __FPU_USED         0
 112:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #endif
 113:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 114:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #elif defined ( __ICCARM__ )
 115:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #if defined __ARMVFP__
 116:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****       #define __FPU_USED       1
 118:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #else
 119:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****       #define __FPU_USED       0
 121:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #endif
 122:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #else
 123:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #define __FPU_USED         0
 124:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #endif
 125:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 126:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #elif defined ( __GNUC__ )
 127:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****       #define __FPU_USED       1
 130:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #else
 131:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****       #define __FPU_USED       0
 133:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #endif
 134:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #else
 135:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #define __FPU_USED         0
 136:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #endif
 137:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 138:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #elif defined ( __TASKING__ )
 139:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 140:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #define __FPU_USED         0
 141:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #endif
 142:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 143:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #include <stdint.h>                      /*!< standard types definitions                      */
 144:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #include <core_cmInstr.h>                /*!< Core Instruction Access                         */
 145:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #include <core_cmFunc.h>                 /*!< Core Function Access                            */
 146:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #include <core_cm4_simd.h>               /*!< Compiler specific SIMD Intrinsics               */
 147:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 148:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 149:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 150:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #ifndef __CMSIS_GENERIC
 151:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 152:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 153:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 154:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 155:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* check device defines and use defaults */
 156:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 157:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #ifndef __CM4_REV
 158:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #define __CM4_REV               0x0000
 159:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 160:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #endif
 161:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 162:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #ifndef __FPU_PRESENT
 163:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #define __FPU_PRESENT             0
 164:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 165:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #endif
 166:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 167:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #ifndef __MPU_PRESENT
 168:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #define __MPU_PRESENT             0
 169:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 170:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #endif
 171:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 172:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 173:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 174:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 175:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #endif
 176:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 177:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 178:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 179:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 180:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #endif
 181:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #endif
 182:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 183:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 184:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #ifdef __cplusplus
 185:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #define   __I     volatile             /*!< defines 'read only' permissions                 */
 186:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #else
 187:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #define   __I     volatile const       /*!< defines 'read only' permissions                 */
 188:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #endif
 189:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 190:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 191:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 192:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*@} end of group CMSIS_core_definitions */
 193:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 194:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 195:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 196:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*******************************************************************************
 197:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  *                 Register Abstraction
 198:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  ******************************************************************************/
 199:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \defgroup CMSIS_core_register CMSIS Core Register
 200:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   Core Register contain:
 201:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   - Core Register
 202:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   - Core NVIC Register
 203:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   - Core SCB Register
 204:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   - Core SysTick Register
 205:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   - Core Debug Register
 206:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   - Core MPU Register
 207:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   - Core FPU Register
 208:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** */
 209:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 210:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 211:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \defgroup CMSIS_CORE CMSIS Core
 212:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   Type definitions for the Cortex-M Core Registers
 213:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   @{
 214:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 215:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 216:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 217:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 218:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** typedef union
 219:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
 220:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   struct
 221:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   {
 222:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #if (__CORTEX_M != 0x04)
 223:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 224:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #else
 225:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 226:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 227:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 228:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #endif
 229:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 230:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 231:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 232:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 233:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 234:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 235:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 236:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** } APSR_Type;
 237:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 238:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 239:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 240:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 241:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** typedef union
 242:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
 243:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   struct
 244:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   {
 245:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 246:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 247:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** } IPSR_Type;
 250:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 251:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 252:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 253:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 254:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** typedef union
 255:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
 256:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   struct
 257:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   {
 258:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 259:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #if (__CORTEX_M != 0x04)
 260:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 261:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #else
 262:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 263:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 264:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 265:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #endif
 266:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 267:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 268:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 269:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 270:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 271:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 272:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 273:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 274:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 275:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** } xPSR_Type;
 276:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 277:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 278:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 279:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 280:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** typedef union
 281:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
 282:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   struct
 283:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   {
 284:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 285:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 286:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 287:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 288:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 289:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 290:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** } CONTROL_Type;
 291:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 292:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*@} end of group CMSIS_CORE */
 293:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 294:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 295:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 296:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 297:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   Type definitions for the Cortex-M NVIC Registers
 298:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   @{
 299:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 300:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 301:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 302:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 303:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** typedef struct
 304:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
 305:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 306:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****        uint32_t RESERVED0[24];
 307:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 308:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****        uint32_t RSERVED1[24];
 309:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 310:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****        uint32_t RESERVED2[24];
 311:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 312:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****        uint32_t RESERVED3[24];
 313:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 314:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****        uint32_t RESERVED4[56];
 315:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 316:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****        uint32_t RESERVED5[644];
 317:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 318:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** }  NVIC_Type;
 319:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 320:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 321:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 322:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 323:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 324:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 325:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 326:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 327:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 328:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \defgroup CMSIS_SCB CMSIS SCB
 329:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   Type definitions for the Cortex-M System Control Block Registers
 330:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   @{
 331:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 332:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 333:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 334:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 335:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** typedef struct
 336:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
 337:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 338:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 339:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 340:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 341:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 342:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 343:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 344:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 345:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 346:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 347:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 348:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 349:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 350:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 351:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 352:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 353:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 354:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 355:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 356:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****        uint32_t RESERVED0[5];
 357:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 358:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** } SCB_Type;
 359:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 360:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* SCB CPUID Register Definitions */
 361:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 362:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 363:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 364:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 365:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 366:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 367:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 368:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 369:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 370:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 371:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 372:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 373:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 374:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 375:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 376:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 377:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 378:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 379:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 380:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 381:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 382:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 383:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 384:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 385:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 386:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 387:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 388:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 389:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 390:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 391:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 392:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 393:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 394:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 395:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 396:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 397:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 398:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 399:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 400:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 401:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 402:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 403:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 404:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 405:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 406:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 407:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 408:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 409:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 410:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 411:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 412:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 413:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 414:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 415:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 416:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 417:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 418:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 419:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 420:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 421:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 422:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 423:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 424:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 425:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 426:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 427:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 428:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 429:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 430:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 431:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 432:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 433:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* SCB System Control Register Definitions */
 434:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 435:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 436:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 437:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 438:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 439:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 440:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 441:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 442:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 443:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 444:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 445:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 446:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 447:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 448:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 449:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 450:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 451:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 452:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 453:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 454:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 455:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 456:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 457:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 458:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 459:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 460:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 461:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 462:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 463:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 464:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 465:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 466:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 467:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 468:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 469:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 470:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 471:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 472:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 473:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 474:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 475:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 476:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 477:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 478:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 479:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 480:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 481:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 482:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 483:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 484:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 485:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 486:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 487:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 488:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 489:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 490:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 491:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 492:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 493:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 494:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 495:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 496:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 497:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 498:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 499:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 500:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 501:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 502:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 503:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 504:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 505:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 506:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 507:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 508:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 509:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 510:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 511:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 512:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 513:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 514:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 515:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 516:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 517:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 518:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 519:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 520:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 521:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 522:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 523:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 524:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 525:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 526:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 527:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 528:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 529:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 530:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 531:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 532:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 533:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 534:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 535:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 536:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 537:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 538:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 539:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 540:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 541:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*@} end of group CMSIS_SCB */
 542:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 543:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 544:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 545:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
 546:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   Type definitions for the Cortex-M System Control and ID Register not in the SCB
 547:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   @{
 548:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 549:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 550:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 551:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 552:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** typedef struct
 553:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
 554:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****        uint32_t RESERVED0[1];
 555:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 556:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 557:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** } SCnSCB_Type;
 558:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 559:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 560:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 561:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 562:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 563:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* Auxiliary Control Register Definitions */
 564:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 565:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 566:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 567:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 568:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 569:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 570:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 571:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 572:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 573:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 574:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 575:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 576:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 577:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 578:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 579:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 580:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 581:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 582:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 583:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 584:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   Type definitions for the Cortex-M System Timer Registers
 585:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   @{
 586:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 587:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 588:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 589:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 590:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** typedef struct
 591:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
 592:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 593:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 594:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 595:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 596:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** } SysTick_Type;
 597:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 598:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 599:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 600:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 601:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 602:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 603:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 604:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 605:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 606:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 607:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 608:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 609:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 610:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 611:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* SysTick Reload Register Definitions */
 612:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 613:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 614:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 615:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* SysTick Current Register Definitions */
 616:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 617:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 618:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 619:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* SysTick Calibration Register Definitions */
 620:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 621:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 622:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 623:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 624:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 625:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 626:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 627:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 629:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 630:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 631:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 632:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 633:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \defgroup CMSIS_ITM CMSIS ITM
 634:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 635:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   @{
 636:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 637:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 638:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 639:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 640:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** typedef struct
 641:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
 642:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __O  union
 643:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   {
 644:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 645:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 646:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 647:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 648:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****        uint32_t RESERVED0[864];
 649:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 650:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****        uint32_t RESERVED1[15];
 651:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 652:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****        uint32_t RESERVED2[15];
 653:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 654:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** } ITM_Type;
 655:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 656:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 657:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 658:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 659:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 660:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* ITM Trace Control Register Definitions */
 661:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 662:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 663:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 664:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 665:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 666:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 667:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 668:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 669:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 670:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 671:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 672:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 673:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 674:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 675:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 676:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 677:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 678:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 679:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 680:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 681:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 682:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 683:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 684:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 685:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 686:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 687:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 688:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 689:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 690:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 691:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #if (__MPU_PRESENT == 1)
 692:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 693:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \defgroup CMSIS_MPU CMSIS MPU
 694:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 695:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   @{
 696:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 697:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 698:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 699:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 700:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** typedef struct
 701:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
 702:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 703:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 704:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 705:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 706:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 707:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 708:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 709:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 710:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 711:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 712:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 713:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** } MPU_Type;
 714:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 715:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* MPU Type Register */
 716:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 717:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 718:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 719:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 720:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 721:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 722:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 723:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 724:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 725:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* MPU Control Register */
 726:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 727:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 728:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 729:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 730:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 731:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 732:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 733:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 734:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 735:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* MPU Region Number Register */
 736:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 737:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 738:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 739:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* MPU Region Base Address Register */
 740:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 741:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 742:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 743:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 744:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 745:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 746:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 747:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 748:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 749:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* MPU Region Attribute and Size Register */
 750:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
 751:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 752:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 753:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 754:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 755:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 756:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 757:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 758:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 759:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
 760:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
 761:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 762:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*@} end of group CMSIS_MPU */
 763:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #endif
 764:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 765:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 766:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #if (__FPU_PRESENT == 1)
 767:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 768:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \defgroup CMSIS_FPU CMSIS FPU
 769:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   Type definitions for the Cortex-M Floating Point Unit (FPU)
 770:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   @{
 771:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 772:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 773:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
 774:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 775:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** typedef struct
 776:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
 777:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****        uint32_t RESERVED0[1];
 778:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
 779:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
 780:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
 781:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
 782:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
 783:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** } FPU_Type;
 784:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 785:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* Floating-Point Context Control Register */
 786:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
 787:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
 788:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 789:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
 790:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
 791:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 792:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
 793:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
 794:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 795:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
 796:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
 797:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 798:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
 799:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
 800:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 801:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
 802:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
 803:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 804:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
 805:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
 806:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 807:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
 808:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
 809:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 810:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
 811:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
 812:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 813:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* Floating-Point Context Address Register */
 814:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
 815:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
 816:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 817:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* Floating-Point Default Status Control Register */
 818:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
 819:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
 820:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 821:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
 822:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
 823:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 824:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
 825:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
 826:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 827:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
 828:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
 829:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 830:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* Media and FP Feature Register 0 */
 831:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
 832:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
 833:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 834:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
 835:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
 836:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 837:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
 838:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
 839:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 840:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
 841:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
 842:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 843:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
 844:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
 845:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 846:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
 847:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
 848:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 849:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
 850:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
 851:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 852:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
 853:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
 854:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 855:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* Media and FP Feature Register 1 */
 856:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
 857:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
 858:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 859:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
 860:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
 861:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 862:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
 863:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
 864:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 865:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
 866:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
 867:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 868:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*@} end of group CMSIS_FPU */
 869:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #endif
 870:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 871:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 872:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 873:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 874:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   Type definitions for the Cortex-M Core Debug Registers
 875:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   @{
 876:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 877:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 878:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 879:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 880:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** typedef struct
 881:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
 882:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 883:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 884:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 885:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 886:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** } CoreDebug_Type;
 887:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 888:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* Debug Halting Control and Status Register */
 889:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 890:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 891:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 892:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 893:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 894:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 895:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 896:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 897:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 898:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 899:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 900:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 901:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 902:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 903:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 904:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 905:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 906:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 907:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 908:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 909:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 910:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 911:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 912:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 913:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 914:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 915:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 916:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 917:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 918:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 919:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 920:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 921:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 922:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 923:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 924:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 925:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* Debug Core Register Selector Register */
 926:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 927:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 928:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 929:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 930:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 931:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 932:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* Debug Exception and Monitor Control Register */
 933:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 934:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 935:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 936:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 937:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 938:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 939:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 940:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 941:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 942:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 943:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 944:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 945:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 946:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 947:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 948:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 949:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 950:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 951:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 952:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 953:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 954:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 955:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 956:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 957:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 958:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 959:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 960:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 961:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 962:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 963:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 964:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 965:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 966:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 967:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 968:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 969:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 970:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 971:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 972:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
 973:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 974:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 975:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 976:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   @{
 977:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
 978:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 979:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
 980:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 981:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 982:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 983:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 984:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 985:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 986:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 987:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
 988:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 989:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 990:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 991:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
 992:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 993:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 994:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #if (__MPU_PRESENT == 1)
 995:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 996:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
 997:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #endif
 998:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
 999:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #if (__FPU_PRESENT == 1)
1000:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1001:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1002:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #endif
1003:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1004:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*@} */
1005:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1006:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1007:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1008:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*******************************************************************************
1009:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  *                Hardware Abstraction Layer
1010:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  ******************************************************************************/
1011:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
1012:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   Core Function Interface contains:
1013:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   - Core NVIC Functions
1014:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   - Core SysTick Functions
1015:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   - Core Debug Functions
1016:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   - Core Register Access Functions
1017:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** */
1018:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1019:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1020:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1021:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1022:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1023:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
1024:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   @{
1025:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1026:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1027:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Set Priority Grouping
1028:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1029:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   This function sets the priority grouping field using the required unlock sequence.
1030:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1031:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   Only values from 0..7 are used.
1032:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   In case of a conflict between priority grouping and available
1033:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1034:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1035:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field
1036:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1037:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1038:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
1039:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   uint32_t reg_value;
1040:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1041:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1042:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1043:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1044:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   reg_value  =  (reg_value                                 |
1045:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1046:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1047:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   SCB->AIRCR =  reg_value;
1048:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** }
1049:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1050:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1051:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Get Priority Grouping
1052:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1053:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
1054:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1055:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1056:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \return                Priority grouping field
1057:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1058:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1059:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
1060:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1061:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** }
1062:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1063:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1064:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Enable External Interrupt
1065:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1066:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     This function enables a device specific interrupt in the NVIC interrupt controller.
1067:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     The interrupt number cannot be a negative value.
1068:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1069:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to enable
1070:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1071:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1072:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
1073:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1074:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1075:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** }
1076:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1077:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1078:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Disable External Interrupt
1079:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1080:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     This function disables a device specific interrupt in the NVIC interrupt controller.
1081:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     The interrupt number cannot be a negative value.
1082:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1083:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to disable
1084:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1085:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1086:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
1087:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1088:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** }
1089:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1090:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1091:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Get Pending Interrupt
1092:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1093:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     This function reads the pending register in the NVIC and returns the pending bit
1094:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     for the specified interrupt.
1095:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1096:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get pending
1097:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \return             0  Interrupt status is not pending
1098:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \return             1  Interrupt status is pending
1099:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1100:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1101:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
1102:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1103:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** }
1104:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1105:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1106:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Set Pending Interrupt
1107:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1108:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     This function sets the pending bit for the specified interrupt.
1109:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     The interrupt number cannot be a negative value.
1110:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1111:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set pending
1112:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1113:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1114:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
1115:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1116:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** }
1117:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1118:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1119:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Clear Pending Interrupt
1120:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1121:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     This function clears the pending bit for the specified interrupt.
1122:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     The interrupt number cannot be a negative value.
1123:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1124:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for clear pending
1125:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1126:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1127:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
1128:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1129:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** }
1130:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1131:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1132:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Get Active Interrupt
1133:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1134:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     This function reads the active register in NVIC and returns the active bit.
1135:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get active
1136:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \return             0  Interrupt status is not active
1137:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \return             1  Interrupt status is active
1138:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1139:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1140:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
1141:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1142:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** }
1143:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1144:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1145:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Set Interrupt Priority
1146:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1147:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     This function sets the priority for the specified interrupt. The interrupt
1148:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     number can be positive to specify an external (device specific)
1149:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1150:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1151:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     Note: The priority cannot be set for every core interrupt.
1152:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1153:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set priority
1154:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]  priority  Priority to set
1155:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1156:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1157:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
  70              		.loc 1 1157 0
  71              		.cfi_startproc
  72              		@ args = 0, pretend = 0, frame = 8
  73              		@ frame_needed = 1, uses_anonymous_args = 0
  74              		@ link register save eliminated.
  75 0000 80B4     		push	{r7}	@
  76              		.cfi_def_cfa_offset 4
  77              		.cfi_offset 7, -4
  78 0002 83B0     		sub	sp, sp, #12	@,,
  79              		.cfi_def_cfa_offset 16
  80 0004 00AF     		add	r7, sp, #0	@,,
  81              		.cfi_def_cfa_register 7
  82 0006 0346     		mov	r3, r0	@ tmp121, IRQn
  83 0008 3960     		str	r1, [r7]	@ priority, priority
  84 000a FB71     		strb	r3, [r7, #7]	@ tmp122, IRQn
1158:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   if(IRQn < 0) {
  85              		.loc 1 1158 0
  86 000c 97F90730 		ldrsb	r3, [r7, #7]	@ tmp123, IRQn
  87 0010 002B     		cmp	r3, #0	@ tmp123,
  88 0012 0EDA     		bge	.L2	@,
1159:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
  89              		.loc 1 1159 0
  90 0014 4FF46D43 		mov	r3, #60672	@ D.8141,
  91 0018 CEF20003 		movt	r3, 57344	@ D.8141,
  92 001c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2	@ IRQn.4, IRQn
  93 001e 02F00F02 		and	r2, r2, #15	@ D.8142, D.8142,
  94 0022 111F     		subs	r1, r2, #4	@ D.8142, D.8142,
  95 0024 3A68     		ldr	r2, [r7]	@ tmp124, priority
  96 0026 D2B2     		uxtb	r2, r2	@ D.8143, tmp124
  97 0028 1201     		lsls	r2, r2, #4	@ tmp125, D.8143,
  98 002a D2B2     		uxtb	r2, r2	@ D.8143, tmp125
  99 002c 0B44     		add	r3, r3, r1	@ tmp126, D.8142
 100 002e 1A76     		strb	r2, [r3, #24]	@ tmp127, _2->SHP
 101 0030 0CE0     		b	.L1	@
 102              	.L2:
1160:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   else {
1161:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
 103              		.loc 1 1161 0
 104 0032 4FF46143 		mov	r3, #57600	@ D.8144,
 105 0036 CEF20003 		movt	r3, 57344	@ D.8144,
 106 003a 97F90710 		ldrsb	r1, [r7, #7]	@ D.8142, IRQn
 107 003e 3A68     		ldr	r2, [r7]	@ tmp128, priority
 108 0040 D2B2     		uxtb	r2, r2	@ D.8143, tmp128
 109 0042 1201     		lsls	r2, r2, #4	@ tmp129, D.8143,
 110 0044 D2B2     		uxtb	r2, r2	@ D.8143, tmp129
 111 0046 0B44     		add	r3, r3, r1	@ tmp130, D.8142
 112 0048 83F80023 		strb	r2, [r3, #768]	@ tmp131, _10->IP
 113              	.L1:
1162:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** }
 114              		.loc 1 1162 0
 115 004c 0C37     		adds	r7, r7, #12	@,,
 116 004e BD46     		mov	sp, r7	@,
 117              		@ sp needed	@
 118 0050 5DF8047B 		ldr	r7, [sp], #4	@,
 119 0054 7047     		bx	lr	@
 120              		.cfi_endproc
 121              	.LFE101:
 123 0056 00BF     		.align	2
 124              		.thumb
 125              		.thumb_func
 127              	SysTick_Config:
 128              	.LFB106:
1163:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1164:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1165:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Get Interrupt Priority
1166:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1167:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     This function reads the priority for the specified interrupt. The interrupt
1168:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     number can be positive to specify an external (device specific)
1169:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1170:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1171:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     The returned priority value is automatically aligned to the implemented
1172:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     priority bits of the microcontroller.
1173:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1174:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]   IRQn  Number of the interrupt for get priority
1175:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \return             Interrupt Priority
1176:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1177:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1178:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
1179:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1180:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   if(IRQn < 0) {
1181:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1182:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   else {
1183:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1184:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** }
1185:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1186:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1187:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Encode Priority
1188:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1189:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     This function encodes the priority for an interrupt with the given priority group,
1190:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     preemptive priority value and sub priority value.
1191:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     In case of a conflict between priority grouping and available
1192:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1193:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1194:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     The returned priority value can be used for NVIC_SetPriority(...) function
1195:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1196:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group
1197:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0)
1198:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]       SubPriority  Sub priority value (starting from 0)
1199:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \return                        Encoded priority for the interrupt
1200:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1201:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1202:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
1203:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1204:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   uint32_t PreemptPriorityBits;
1205:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   uint32_t SubPriorityBits;
1206:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1207:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1208:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1209:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1210:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   return (
1211:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1212:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1213:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****          );
1214:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** }
1215:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1216:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1217:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  Decode Priority
1218:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1219:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     This function decodes an interrupt priority value with the given priority group to
1220:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     preemptive priority value and sub priority value.
1221:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     In case of a conflict between priority grouping and available
1222:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1223:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1224:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     The priority value can be retrieved with NVIC_GetPriority(...) function
1225:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1226:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]         Priority   Priority value
1227:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group
1228:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0)
1229:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [out]     pSubPriority  Sub priority value (starting from 0)
1230:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1231:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1232:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
1233:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1234:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   uint32_t PreemptPriorityBits;
1235:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   uint32_t SubPriorityBits;
1236:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1237:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1238:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1239:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1240:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1241:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1242:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** }
1243:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1244:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1245:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  System Reset
1246:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1247:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     This function initiate a system reset request to reset the MCU.
1248:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1249:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** static __INLINE void NVIC_SystemReset(void)
1250:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
1251:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1252:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****                                                                   buffered write are completed befo
1253:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1254:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1255:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1256:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   __DSB();                                                     /* Ensure completion of memory acces
1257:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   while(1);                                                    /* wait until reset */
1258:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** }
1259:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1260:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1261:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1262:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1263:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1264:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /* ##################################    SysTick function  ########################################
1265:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1266:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \defgroup CMSIS_Core_SysTickFunctions CMSIS Core SysTick Functions
1267:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   @{
1268:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1269:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1270:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** #if (__Vendor_SysTickConfig == 0)
1271:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1272:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** /** \brief  System Tick Configuration
1273:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1274:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     This function initialises the system tick timer and its interrupt and start the system tick tim
1275:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     Counter is in free running mode to generate periodical interrupts.
1276:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1277:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \param [in]  ticks  Number of ticks between two interrupts
1278:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \return          0  Function succeeded
1279:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****     \return          1  Function failed
1280:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****  */
1281:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** static __INLINE uint32_t SysTick_Config(uint32_t ticks)
1282:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** {
 129              		.loc 1 1282 0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 8
 132              		@ frame_needed = 1, uses_anonymous_args = 0
 133 0058 80B5     		push	{r7, lr}	@
 134              		.cfi_def_cfa_offset 8
 135              		.cfi_offset 7, -8
 136              		.cfi_offset 14, -4
 137 005a 82B0     		sub	sp, sp, #8	@,,
 138              		.cfi_def_cfa_offset 16
 139 005c 00AF     		add	r7, sp, #0	@,,
 140              		.cfi_def_cfa_register 7
 141 005e 7860     		str	r0, [r7, #4]	@ ticks, ticks
1283:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 142              		.loc 1 1283 0
 143 0060 7B68     		ldr	r3, [r7, #4]	@ tmp117, ticks
 144 0062 B3F1807F 		cmp	r3, #16777216	@ tmp117,
 145 0066 01D3     		bcc	.L5	@,
 146              		.loc 1 1283 0 is_stmt 0 discriminator 1
 147 0068 0123     		movs	r3, #1	@ D.8145,
 148 006a 1AE0     		b	.L6	@
 149              	.L5:
1284:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** 
1285:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 150              		.loc 1 1285 0 is_stmt 1
 151 006c 4EF21003 		movw	r3, #57360	@ D.8146,
 152 0070 CEF20003 		movt	r3, 57344	@ D.8146,
 153 0074 7A68     		ldr	r2, [r7, #4]	@ tmp118, ticks
 154 0076 22F07F42 		bic	r2, r2, #-16777216	@ D.8147, tmp118,
 155 007a 013A     		subs	r2, r2, #1	@ D.8147, D.8147,
 156 007c 5A60     		str	r2, [r3, #4]	@ D.8147, _4->LOAD
1286:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
 157              		.loc 1 1286 0
 158 007e 4FF0FF30 		mov	r0, #-1	@,
 159 0082 0F21     		movs	r1, #15	@,
 160 0084 FFF7BCFF 		bl	NVIC_SetPriority	@
1287:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 161              		.loc 1 1287 0
 162 0088 4EF21003 		movw	r3, #57360	@ D.8146,
 163 008c CEF20003 		movt	r3, 57344	@ D.8146,
 164 0090 0022     		movs	r2, #0	@ tmp119,
 165 0092 9A60     		str	r2, [r3, #8]	@ tmp119, _7->VAL
1288:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 166              		.loc 1 1288 0
 167 0094 4EF21003 		movw	r3, #57360	@ D.8146,
 168 0098 CEF20003 		movt	r3, 57344	@ D.8146,
 169 009c 0722     		movs	r2, #7	@ tmp120,
 170 009e 1A60     		str	r2, [r3]	@ tmp120, _8->CTRL
1289:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1290:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1291:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h ****   return (0);                                                  /* Function successful */
 171              		.loc 1 1291 0
 172 00a0 0023     		movs	r3, #0	@ D.8145,
 173              	.L6:
1292:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4.h **** }
 174              		.loc 1 1292 0
 175 00a2 1846     		mov	r0, r3	@, <retval>
 176 00a4 0837     		adds	r7, r7, #8	@,,
 177 00a6 BD46     		mov	sp, r7	@,
 178              		@ sp needed	@
 179 00a8 80BD     		pop	{r7, pc}	@
 180              		.cfi_endproc
 181              	.LFE106:
 183              		.bss
 184              		.align	2
 185              	GPIO_InitStructure:
 186 0000 00000000 		.space	8
 186      00000000 
 187              		.align	2
 188              	ticks:
 189 0008 00000000 		.space	4
 190              		.text
 191 00aa 00BF     		.align	2
 192              		.thumb
 193              		.thumb_func
 195              	busy_wait:
 196              	.LFB110:
 197              		.file 2 "/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c"
   1:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** /*=================================================================================================
   2:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
   3:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   hello_world.c
   4:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
   5:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   Used hardware: STM32F4 - Discovery evaluation board
   6:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
   7:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   =================================================================================================
   8:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
   9:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   Author: Henrique Persico Rossi
  10:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   e-mail: henriqueprossi@gmail.com
  11:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  12:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   ================================================================================================*
  13:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  14:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** /*=================================================================================================
  15:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   INCLUDE FILES
  16:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** ==================================================================================================*
  17:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  18:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #include "stm32f4xx.h"
  19:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #include "stm32f4_discovery.h"
  20:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #include "project.h"
  21:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #include <stdint.h>
  22:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #include <stdlib.h>
  23:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #include <string.h>
  24:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  25:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** /*=================================================================================================
  26:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   LOCAL DEFINITIONS
  27:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** =================================================================================================*/
  28:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  29:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #define DELAY_1000_MS   	1000u
  30:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  31:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #ifdef PROJ_TEST_DINAMIC_MEM
  32:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #define DINAMIC_MEM_BLOCK	1024u
  33:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #endif
  34:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  35:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** /*=================================================================================================
  36:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   LOCAL FUNCTIONS
  37:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** ==================================================================================================*
  38:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  39:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** static void busy_wait(const uint32_t ticks_to_wait);
  40:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  41:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** /*=================================================================================================
  42:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   LOCAL VARIABLES
  43:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** ==================================================================================================*
  44:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  45:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** static GPIO_InitTypeDef   GPIO_InitStructure;
  46:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** static volatile uint32_t  ticks;
  47:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  48:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** /*=================================================================================================
  49:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   Function    : busy_wait
  50:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  51:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   Description : It forces a busy wait of the number of ticks specified by the argument which is
  52:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****                 passed in the function.
  53:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  54:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   Parameters  : ticks_to_wait [IN] Number of ticks to be busy-waited
  55:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  56:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   Returns     : None
  57:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** ==================================================================================================*
  58:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  59:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** static void busy_wait(const uint32_t ticks_to_wait)
  60:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** {
 198              		.loc 2 60 0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 16
 201              		@ frame_needed = 1, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 203 00ac 80B4     		push	{r7}	@
 204              		.cfi_def_cfa_offset 4
 205              		.cfi_offset 7, -4
 206 00ae 85B0     		sub	sp, sp, #20	@,,
 207              		.cfi_def_cfa_offset 24
 208 00b0 00AF     		add	r7, sp, #0	@,,
 209              		.cfi_def_cfa_register 7
 210 00b2 7860     		str	r0, [r7, #4]	@ ticks_to_wait, ticks_to_wait
  61:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   const uint32_t initial_ticks = ticks;
 211              		.loc 2 61 0
 212 00b4 40F20003 		movw	r3, #:lower16:ticks	@ tmp112,
 213 00b8 C0F20003 		movt	r3, #:upper16:ticks	@ tmp112,
 214 00bc 1B68     		ldr	r3, [r3]	@ tmp113, ticks
 215 00be FB60     		str	r3, [r7, #12]	@ tmp113, initial_ticks
  62:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  63:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   while ((ticks - initial_ticks) < ticks_to_wait) ;
 216              		.loc 2 63 0
 217 00c0 00BF     		nop
 218              	.L8:
 219              		.loc 2 63 0 is_stmt 0 discriminator 1
 220 00c2 40F20003 		movw	r3, #:lower16:ticks	@ tmp114,
 221 00c6 C0F20003 		movt	r3, #:upper16:ticks	@ tmp114,
 222 00ca 1A68     		ldr	r2, [r3]	@ ticks.0, ticks
 223 00cc FB68     		ldr	r3, [r7, #12]	@ tmp115, initial_ticks
 224 00ce D21A     		subs	r2, r2, r3	@ D.8148, ticks.0, tmp115
 225 00d0 7B68     		ldr	r3, [r7, #4]	@ tmp116, ticks_to_wait
 226 00d2 9A42     		cmp	r2, r3	@ D.8148, tmp116
 227 00d4 F5D3     		bcc	.L8	@,
  64:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** }
 228              		.loc 2 64 0 is_stmt 1
 229 00d6 1437     		adds	r7, r7, #20	@,,
 230 00d8 BD46     		mov	sp, r7	@,
 231              		@ sp needed	@
 232 00da 5DF8047B 		ldr	r7, [sp], #4	@,
 233 00de 7047     		bx	lr	@
 234              		.cfi_endproc
 235              	.LFE110:
 237              		.align	2
 238              		.global	SysTick_Handler
 239              		.thumb
 240              		.thumb_func
 242              	SysTick_Handler:
 243              	.LFB111:
  65:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  66:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** /*=================================================================================================
  67:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   Function    : SysTick_Handler
  68:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  69:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   Description : Callback function which is called upon SysTick timer interrupt, which takes place
  70:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****                 every 1 ms.
  71:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  72:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   Parameters  : None
  73:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  74:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   Returns     : None
  75:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** ==================================================================================================*
  76:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  77:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** void SysTick_Handler(void)
  78:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** {
 244              		.loc 2 78 0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
 247              		@ frame_needed = 1, uses_anonymous_args = 0
 248              		@ link register save eliminated.
 249 00e0 80B4     		push	{r7}	@
 250              		.cfi_def_cfa_offset 4
 251              		.cfi_offset 7, -4
 252 00e2 00AF     		add	r7, sp, #0	@,,
 253              		.cfi_def_cfa_register 7
  79:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   /* Increment the counter which is necessary for busy-wating. */
  80:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   ticks++;
 254              		.loc 2 80 0
 255 00e4 40F20003 		movw	r3, #:lower16:ticks	@ tmp112,
 256 00e8 C0F20003 		movt	r3, #:upper16:ticks	@ tmp112,
 257 00ec 1B68     		ldr	r3, [r3]	@ ticks.1, ticks
 258 00ee 5A1C     		adds	r2, r3, #1	@ ticks.2, ticks.1,
 259 00f0 40F20003 		movw	r3, #:lower16:ticks	@ tmp113,
 260 00f4 C0F20003 		movt	r3, #:upper16:ticks	@ tmp113,
 261 00f8 1A60     		str	r2, [r3]	@ ticks.2, ticks
  81:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** }
 262              		.loc 2 81 0
 263 00fa BD46     		mov	sp, r7	@,
 264              		@ sp needed	@
 265 00fc 5DF8047B 		ldr	r7, [sp], #4	@,
 266 0100 7047     		bx	lr	@
 267              		.cfi_endproc
 268              	.LFE111:
 270 0102 00BF     		.align	2
 271              		.global	main
 272              		.thumb
 273              		.thumb_func
 275              	main:
 276              	.LFB112:
  82:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  83:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** /*=================================================================================================
  84:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   Function    : main
  85:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  86:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  87:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   Description : Entry point of the user application. It only set/clear the LD3, LD4, LD5 and LD6 le
  88:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****                 on the board.
  89:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  90:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   Parameters  : None
  91:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  92:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   Returns     : EXIT_SUCCESS:	Successfull termination
  93:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  94:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****                 Otherwise:		Error
  95:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** ==================================================================================================*
  96:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
  97:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** int main(void)
  98:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** {
 277              		.loc 2 98 0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 1, uses_anonymous_args = 0
 281 0104 80B5     		push	{r7, lr}	@
 282              		.cfi_def_cfa_offset 8
 283              		.cfi_offset 7, -8
 284              		.cfi_offset 14, -4
 285 0106 00AF     		add	r7, sp, #0	@,,
 286              		.cfi_def_cfa_register 7
  99:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #ifdef PROJ_TEST_DINAMIC_MEM
 100:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   unsigned char * pmem;
 101:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #endif
 102:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #ifdef PROJ_TEST_FLOAT_OPERATION
 103:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   float	myfloat1 = 1.25;
 104:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   float	myfloat2 = 3.89;
 105:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   float	myfloat3;
 106:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #endif
 107:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
 108:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   /* At this point the microcontroller clock is already set, which is done through SystemInit()
 109:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****    * function. This is done by means of the C runtime initialization (crt.c), which, afterwards,
 110:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****    * call the main application.
 111:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****    */
 112:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
 113:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****    /* Set system tick for 1ms interrupt. */
 114:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   SystemCoreClockUpdate();
 287              		.loc 2 114 0
 288 0108 FFF7FEFF 		bl	SystemCoreClockUpdate	@
 115:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
 116:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   if (SysTick_Config(SystemCoreClock / 1000)) {
 289              		.loc 2 116 0
 290 010c 40F20003 		movw	r3, #:lower16:SystemCoreClock	@ tmp114,
 291 0110 C0F20003 		movt	r3, #:upper16:SystemCoreClock	@ tmp114,
 292 0114 1A68     		ldr	r2, [r3]	@ SystemCoreClock.3, SystemCoreClock
 293 0116 44F6D353 		movw	r3, #19923	@ tmp116,
 294 011a C1F26203 		movt	r3, 4194	@ tmp116,
 295 011e A3FB0213 		umull	r1, r3, r3, r2	@, tmp115, tmp116, SystemCoreClock.3
 296 0122 9B09     		lsrs	r3, r3, #6	@ D.8149, tmp115,
 297 0124 1846     		mov	r0, r3	@, D.8149
 298 0126 FFF797FF 		bl	SysTick_Config	@
 299 012a 0346     		mov	r3, r0	@ D.8149,
 300 012c 002B     		cmp	r3, #0	@ D.8149,
 301 012e 00D0     		beq	.L11	@,
 302              	.L12:
 117:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****     for (;;) ;
 303              		.loc 2 117 0 discriminator 1
 304 0130 FEE7     		b	.L12	@
 305              	.L11:
 118:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   }
 119:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
 120:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   /* GPIOD Peripheral clock enable. */
 121:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 306              		.loc 2 121 0
 307 0132 0820     		movs	r0, #8	@,
 308 0134 0121     		movs	r1, #1	@,
 309 0136 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd	@
 122:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****    
 123:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   /* LED's configuration:
 124:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****    * LD3: GPIO PD13 (0: OFF, 1: ON)
 125:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****    * LD4: GPIO PD12 (0: OFF, 1: ON)
 126:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****    * LD5: GPIO PD14 (0: OFF, 1: ON)
 127:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****    * LD6: GPIO PD15 (0: OFF, 1: ON)
 128:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****    */
 129:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
 130:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   /* Configure PD12, PD13, PD14 and PD15 in output pushpull mode. */
 131:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   GPIO_InitStructure.GPIO_Pin   = LED4_PIN | LED3_PIN | LED5_PIN | LED6_PIN;
 310              		.loc 2 131 0
 311 013a 40F20003 		movw	r3, #:lower16:GPIO_InitStructure	@ tmp117,
 312 013e C0F20003 		movt	r3, #:upper16:GPIO_InitStructure	@ tmp117,
 313 0142 4FF47042 		mov	r2, #61440	@ tmp118,
 314 0146 1A60     		str	r2, [r3]	@ tmp118, GPIO_InitStructure.GPIO_Pin
 132:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_OUT;
 315              		.loc 2 132 0
 316 0148 40F20003 		movw	r3, #:lower16:GPIO_InitStructure	@ tmp119,
 317 014c C0F20003 		movt	r3, #:upper16:GPIO_InitStructure	@ tmp119,
 318 0150 0122     		movs	r2, #1	@ tmp120,
 319 0152 1A71     		strb	r2, [r3, #4]	@ tmp121, GPIO_InitStructure.GPIO_Mode
 133:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 320              		.loc 2 133 0
 321 0154 40F20003 		movw	r3, #:lower16:GPIO_InitStructure	@ tmp122,
 322 0158 C0F20003 		movt	r3, #:upper16:GPIO_InitStructure	@ tmp122,
 323 015c 0022     		movs	r2, #0	@ tmp123,
 324 015e 9A71     		strb	r2, [r3, #6]	@ tmp124, GPIO_InitStructure.GPIO_OType
 134:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 325              		.loc 2 134 0
 326 0160 40F20003 		movw	r3, #:lower16:GPIO_InitStructure	@ tmp125,
 327 0164 C0F20003 		movt	r3, #:upper16:GPIO_InitStructure	@ tmp125,
 328 0168 0322     		movs	r2, #3	@ tmp126,
 329 016a 5A71     		strb	r2, [r3, #5]	@ tmp127, GPIO_InitStructure.GPIO_Speed
 135:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 330              		.loc 2 135 0
 331 016c 40F20003 		movw	r3, #:lower16:GPIO_InitStructure	@ tmp128,
 332 0170 C0F20003 		movt	r3, #:upper16:GPIO_InitStructure	@ tmp128,
 333 0174 0022     		movs	r2, #0	@ tmp129,
 334 0176 DA71     		strb	r2, [r3, #7]	@ tmp130, GPIO_InitStructure.GPIO_PuPd
 136:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   
 137:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   GPIO_Init(GPIOD, &GPIO_InitStructure);
 335              		.loc 2 137 0
 336 0178 4FF44060 		mov	r0, #3072	@,
 337 017c C4F20200 		movt	r0, 16386	@,
 338 0180 40F20001 		movw	r1, #:lower16:GPIO_InitStructure	@,
 339 0184 C0F20001 		movt	r1, #:upper16:GPIO_InitStructure	@,
 340 0188 FFF7FEFF 		bl	GPIO_Init	@
 341              	.L13:
 138:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
 139:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #ifdef PROJ_TEST_DINAMIC_MEM
 140:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   pmem = (unsigned char *) malloc(DINAMIC_MEM_BLOCK);
 141:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   if (!pmem) {
 142:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****     return 1;
 143:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   }
 144:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
 145:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   memset(pmem, 0, DINAMIC_MEM_BLOCK);
 146:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   pmem[2] = 10;
 147:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   free(pmem);
 148:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #endif
 149:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
 150:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #ifdef PROJ_TEST_FLOAT_OPERATION
 151:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   myfloat3 = myfloat1 * myfloat2;
 152:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   if (myfloat3 < 1.00) {
 153:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 	  return 2;
 154:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   }
 155:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** #endif
 156:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c **** 
 157:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   while (1) {
 158:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****     GPIO_SetBits(GPIOD, LED4_PIN); /* LED4 ON */
 342              		.loc 2 158 0 discriminator 1
 343 018c 4FF44060 		mov	r0, #3072	@,
 344 0190 C4F20200 		movt	r0, 16386	@,
 345 0194 4FF48051 		mov	r1, #4096	@,
 346 0198 FFF7FEFF 		bl	GPIO_SetBits	@
 159:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****     busy_wait(DELAY_1000_MS); /* Keep the LED on for 1 second */
 347              		.loc 2 159 0 discriminator 1
 348 019c 4FF47A70 		mov	r0, #1000	@,
 349 01a0 FFF784FF 		bl	busy_wait	@
 160:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****     GPIO_SetBits(GPIOD, LED3_PIN); /* LED3 ON */
 350              		.loc 2 160 0 discriminator 1
 351 01a4 4FF44060 		mov	r0, #3072	@,
 352 01a8 C4F20200 		movt	r0, 16386	@,
 353 01ac 4FF40051 		mov	r1, #8192	@,
 354 01b0 FFF7FEFF 		bl	GPIO_SetBits	@
 161:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****     busy_wait(DELAY_1000_MS); /* Keep the LED on for 1 second */
 355              		.loc 2 161 0 discriminator 1
 356 01b4 4FF47A70 		mov	r0, #1000	@,
 357 01b8 FFF778FF 		bl	busy_wait	@
 162:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****     GPIO_SetBits(GPIOD, LED5_PIN); /* LED5 ON */
 358              		.loc 2 162 0 discriminator 1
 359 01bc 4FF44060 		mov	r0, #3072	@,
 360 01c0 C4F20200 		movt	r0, 16386	@,
 361 01c4 4FF48041 		mov	r1, #16384	@,
 362 01c8 FFF7FEFF 		bl	GPIO_SetBits	@
 163:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****     busy_wait(DELAY_1000_MS); /* Keep the LED on for 1 second */
 363              		.loc 2 163 0 discriminator 1
 364 01cc 4FF47A70 		mov	r0, #1000	@,
 365 01d0 FFF76CFF 		bl	busy_wait	@
 164:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****     GPIO_SetBits(GPIOD, LED6_PIN); /* LED6 ON */
 366              		.loc 2 164 0 discriminator 1
 367 01d4 4FF44060 		mov	r0, #3072	@,
 368 01d8 C4F20200 		movt	r0, 16386	@,
 369 01dc 4FF40041 		mov	r1, #32768	@,
 370 01e0 FFF7FEFF 		bl	GPIO_SetBits	@
 165:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****     busy_wait(DELAY_1000_MS); /* Keep the LED on for 1 second */
 371              		.loc 2 165 0 discriminator 1
 372 01e4 4FF47A70 		mov	r0, #1000	@,
 373 01e8 FFF760FF 		bl	busy_wait	@
 166:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****     GPIO_ResetBits(GPIOD, LED4_PIN | LED3_PIN | LED5_PIN | LED6_PIN);  /* All LEDs are OFF. */
 374              		.loc 2 166 0 discriminator 1
 375 01ec 4FF44060 		mov	r0, #3072	@,
 376 01f0 C4F20200 		movt	r0, 16386	@,
 377 01f4 4FF47041 		mov	r1, #61440	@,
 378 01f8 FFF7FEFF 		bl	GPIO_ResetBits	@
 167:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****     busy_wait(DELAY_1000_MS); /* Keep all LEDs off for 1 second */
 379              		.loc 2 167 0 discriminator 1
 380 01fc 4FF47A70 		mov	r0, #1000	@,
 381 0200 FFF754FF 		bl	busy_wait	@
 168:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/hello_world.c ****   }
 382              		.loc 2 168 0 discriminator 1
 383 0204 C2E7     		b	.L13	@
 384              		.cfi_endproc
 385              	.LFE112:
 387              	.Letext0:
 388              		.file 3 "/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/stm32f4xx.h"
 389              		.file 4 "/opt/toolchains/eabi/arm-2014.05/arm-none-eabi/include/stdint.h"
 390              		.file 5 "/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f
 391              		.file 6 "/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/system_stm32f4x
DEFINED SYMBOLS
                            *ABS*:00000000 hello_world.c
     /tmp/ccLReydz.s:63     .text:00000000 $t
     /tmp/ccLReydz.s:67     .text:00000000 NVIC_SetPriority
     /tmp/ccLReydz.s:127    .text:00000058 SysTick_Config
     /tmp/ccLReydz.s:184    .bss:00000000 $d
     /tmp/ccLReydz.s:185    .bss:00000000 GPIO_InitStructure
     /tmp/ccLReydz.s:188    .bss:00000008 ticks
     /tmp/ccLReydz.s:195    .text:000000ac busy_wait
     /tmp/ccLReydz.s:242    .text:000000e0 SysTick_Handler
     /tmp/ccLReydz.s:275    .text:00000104 main
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
SystemCoreClockUpdate
SystemCoreClock
RCC_AHB1PeriphClockCmd
GPIO_Init
GPIO_SetBits
GPIO_ResetBits
