#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jul 16 09:46:32 2021
# Process ID: 11864
# Current directory: C:/Users/Eternal/Desktop/QAQ/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11368 C:\Users\Eternal\Desktop\QAQ\project_1\project_1.xpr
# Log file: C:/Users/Eternal/Desktop/QAQ/project_1/vivado.log
# Journal file: C:/Users/Eternal/Desktop/QAQ/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Eternal/Desktop/QAQ/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 923.805 ; gain = 250.609
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Eternal/Desktop/QAQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'QAQtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Eternal/Desktop/QAQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj QAQtb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/Soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/de_coder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/mux_2_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/regers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol aluop, assumed default net type wire [C:/Users/Eternal/Desktop/QAQ/top.v:37]
WARNING: [VRFC 10-2938] 'aluop' is already implicitly declared on line 37 [C:/Users/Eternal/Desktop/QAQ/top.v:41]
INFO: [VRFC 10-2458] undeclared symbol ALU_result, assumed default net type wire [C:/Users/Eternal/Desktop/QAQ/top.v:53]
WARNING: [VRFC 10-2938] 'ALU_result' is already implicitly declared on line 53 [C:/Users/Eternal/Desktop/QAQ/top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/project_1/project_1.srcs/sim_1/new/QAQtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QAQtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Eternal/Desktop/QAQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto de5c8618aa4249cea1c577f9decfdf53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot QAQtb_behav xil_defaultlib.QAQtb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto de5c8618aa4249cea1c577f9decfdf53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot QAQtb_behav xil_defaultlib.QAQtb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'tb' [C:/Users/Eternal/Desktop/QAQ/Soc.v:16]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'waddr' [C:/Users/Eternal/Desktop/QAQ/top.v:54]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Eternal/Desktop/QAQ/Soc.v" Line 1. Module simply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Eternal/Desktop/QAQ/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Eternal/Desktop/QAQ/pc.v" Line 1. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Eternal/Desktop/QAQ/de_coder.v" Line 1. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Eternal/Desktop/QAQ/regers.v" Line 1. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Eternal/Desktop/QAQ/ext.v" Line 1. Module ext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Eternal/Desktop/QAQ/mux_2_64.v" Line 1. Module mux_2_64 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Eternal/Desktop/QAQ/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Eternal/Desktop/QAQ/rom.v" Line 1. Module test_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.mux_2_64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_rom
Compiling module xil_defaultlib.simply
Compiling module xil_defaultlib.QAQtb
Compiling module xil_defaultlib.glbl
Built simulation snapshot QAQtb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Eternal/Desktop/QAQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QAQtb_behav -key {Behavioral:sim_1:Functional:QAQtb} -tclbatch {QAQtb.tcl} -view {C:/Users/Eternal/Desktop/QAQ/project_1/QAQtb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/Eternal/Desktop/QAQ/project_1/QAQtb_behav.wcfg
source QAQtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QAQtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 928.578 ; gain = 4.773
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 16 10:41:16 2021...
