

================================================================
== Vitis HLS Report for 'Loop_Loop2_proc'
================================================================
* Date:           Sun Dec 11 11:12:52 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol4_fifo (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.470 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49153|    49153|  0.492 ms|  0.492 ms|  49153|  49153|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop2   |    49152|    49152|         3|          -|          -|  16384|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %temp2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln31 = store i15 0, i15 %j" [./source/lab5_z1.c:31]   --->   Operation 8 'store' 'store_ln31' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln31 = br void" [./source/lab5_z1.c:31]   --->   Operation 9 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.77>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%j_1 = load i15 %j" [./source/lab5_z1.c:31]   --->   Operation 10 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i15 %j_1" [./source/lab5_z1.c:31]   --->   Operation 11 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (2.26ns)   --->   "%icmp_ln31 = icmp_eq  i15 %j_1, i15 16384" [./source/lab5_z1.c:31]   --->   Operation 12 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.14ns)   --->   "%add_ln31 = add i15 %j_1, i15 1" [./source/lab5_z1.c:31]   --->   Operation 14 'add' 'add_ln31' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void, void %.split2.exitStub" [./source/lab5_z1.c:31]   --->   Operation 15 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (3.50ns)   --->   "%temp2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %temp2" [./source/lab5_z1.c:34]   --->   Operation 16 'read' 'temp2_read' <Predicate = (!icmp_ln31)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16384> <FIFO>
ST_2 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln31 = store i15 %add_ln31, i15 %j" [./source/lab5_z1.c:31]   --->   Operation 17 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.61>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.47>
ST_3 : Operation 19 [1/1] (8.47ns)   --->   "%mul_ln34 = mul i32 %temp2_read, i32 22" [./source/lab5_z1.c:34]   --->   Operation 19 'mul' 'mul_ln34' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./source/lab5_z1.c:34]   --->   Operation 20 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%data_out1_addr = getelementptr i32 %data_out1, i64 0, i64 %zext_ln31" [./source/lab5_z1.c:34]   --->   Operation 21 'getelementptr' 'data_out1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (3.25ns)   --->   "%store_ln34 = store i32 %mul_ln34, i14 %data_out1_addr" [./source/lab5_z1.c:34]   --->   Operation 22 'store' 'store_ln34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln31 = br void" [./source/lab5_z1.c:31]   --->   Operation 23 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'store' operation ('store_ln31', ./source/lab5_z1.c:31) of constant 0 on local variable 'j' [6]  (1.61 ns)

 <State 2>: 5.77ns
The critical path consists of the following:
	'load' operation ('j', ./source/lab5_z1.c:31) on local variable 'j' [9]  (0 ns)
	'add' operation ('add_ln31', ./source/lab5_z1.c:31) [13]  (2.14 ns)
	'store' operation ('store_ln31', ./source/lab5_z1.c:31) of variable 'add_ln31', ./source/lab5_z1.c:31 on local variable 'j' [21]  (1.61 ns)
	blocking operation 2.02 ns on control path)

 <State 3>: 8.47ns
The critical path consists of the following:
	'mul' operation ('mul_ln34', ./source/lab5_z1.c:34) [18]  (8.47 ns)

 <State 4>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('data_out1_addr', ./source/lab5_z1.c:34) [19]  (0 ns)
	'store' operation ('store_ln34', ./source/lab5_z1.c:34) of variable 'mul_ln34', ./source/lab5_z1.c:34 on array 'data_out1' [20]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
