{
  "design": {
    "design_info": {
      "boundary_crc": "0xFEAFF45FF9B24C10",
      "device": "xc7k325tffg676-2",
      "name": "ethernet",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_ethernet_0": ""
    },
    "interface_ports": {
      "m_axis_rxd_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ethernet_axis_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m_axis_rxd_0_tdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "m_axis_rxd_0_tkeep",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "m_axis_rxd_0_tlast",
            "direction": "O"
          },
          "TREADY": {
            "physical_name": "m_axis_rxd_0_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m_axis_rxd_0_tvalid",
            "direction": "O"
          }
        }
      },
      "s_axis_txd_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ethernet_axis_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "s_axis_txd_0_tdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "s_axis_txd_0_tkeep",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "s_axis_txd_0_tlast",
            "direction": "I"
          },
          "TREADY": {
            "physical_name": "s_axis_txd_0_tready",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "s_axis_txd_0_tvalid",
            "direction": "I"
          }
        }
      },
      "s_axi_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "18"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "ethernet_s_axi_lite_clk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "s_axi_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0003FFFF",
          "width": "18"
        },
        "bd_attributes": {
          "TYPE": {
            "value": "END_POINT",
            "value_src": "auto"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "s_axi_0_araddr",
            "direction": "I",
            "left": "17",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "s_axi_0_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "s_axi_0_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "s_axi_0_awaddr",
            "direction": "I",
            "left": "17",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "s_axi_0_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "s_axi_0_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "s_axi_0_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "s_axi_0_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "s_axi_0_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "s_axi_0_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "s_axi_0_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "s_axi_0_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "s_axi_0_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "s_axi_0_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "s_axi_0_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "s_axi_0_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "s_axi_0_wvalid",
            "direction": "I"
          }
        }
      },
      "rgmii_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0",
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        },
        "port_maps": {
          "RD": {
            "physical_name": "rgmii_0_rd",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RX_CTL": {
            "physical_name": "rgmii_0_rx_ctl",
            "direction": "I"
          },
          "RXC": {
            "physical_name": "rgmii_0_rxc",
            "direction": "I"
          },
          "TD": {
            "physical_name": "rgmii_0_td",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "TX_CTL": {
            "physical_name": "rgmii_0_tx_ctl",
            "direction": "O"
          },
          "TXC": {
            "physical_name": "rgmii_0_txc",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "ref_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ethernet_ref_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "gtx_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ethernet_gtx_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "1000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "axis_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m_axis_rxd_0:s_axis_txd_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "ethernet_axis_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "phy_rst_n_0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "user_prop"
          }
        }
      },
      "s_axi_lite_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axi_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "ethernet_s_axi_lite_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "s_axis_txc_tvalid_0": {
        "direction": "I"
      }
    },
    "components": {
      "axi_ethernet_0": {
        "vlnv": "xilinx.com:ip:axi_ethernet:8.0",
        "ip_revision": "0",
        "xci_name": "ethernet_axi_ethernet_0_0",
        "xci_path": "ip\\ethernet_axi_ethernet_0_0\\ethernet_axi_ethernet_0_0.xci",
        "inst_hier_path": "axi_ethernet_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Number_of_Table_Entries": {
            "value": "1"
          },
          "PHY_TYPE": {
            "value": "RGMII"
          },
          "RXVLAN_STRP": {
            "value": "false"
          },
          "RXVLAN_TAG": {
            "value": "true"
          },
          "TXVLAN_STRP": {
            "value": "true"
          },
          "axiliteclkrate": {
            "value": "125"
          },
          "axisclkrate": {
            "value": "125"
          }
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "18"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            },
            "memory_map_ref": "s_axi"
          },
          "s_axis_txd": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_txc": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxd": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxs": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "mdio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
          },
          "rgmii": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
            "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi": {
              "address_blocks": {
                "Reg0": {
                  "base_address": "0",
                  "range": "256K",
                  "width": "18",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_eth_buf_REG;/eth_buf/S_AXI/Reg;xilinx.com:ip:axi_ethernet_buffer:2.0;/eth_buf;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "256K",
                      "width": "18",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_ethernet_0_m_axis_rxd": {
        "interface_ports": [
          "m_axis_rxd_0",
          "axi_ethernet_0/m_axis_rxd"
        ]
      },
      "axi_ethernet_0_rgmii": {
        "interface_ports": [
          "rgmii_0",
          "axi_ethernet_0/rgmii"
        ]
      },
      "s_axi_0_1": {
        "interface_ports": [
          "s_axi_0",
          "axi_ethernet_0/s_axi"
        ]
      },
      "s_axis_txd_0_1": {
        "interface_ports": [
          "s_axis_txd_0",
          "axi_ethernet_0/s_axis_txd"
        ]
      }
    },
    "nets": {
      "axi_ethernet_0_phy_rst_n": {
        "ports": [
          "axi_ethernet_0/phy_rst_n",
          "phy_rst_n_0"
        ]
      },
      "axis_clk_0_1": {
        "ports": [
          "axis_clk_0",
          "axi_ethernet_0/axis_clk"
        ]
      },
      "gtx_clk_0_1": {
        "ports": [
          "gtx_clk_0",
          "axi_ethernet_0/gtx_clk"
        ]
      },
      "ref_clk_0_1": {
        "ports": [
          "ref_clk_0",
          "axi_ethernet_0/ref_clk"
        ]
      },
      "s_axi_lite_clk_0_1": {
        "ports": [
          "s_axi_lite_clk_0",
          "axi_ethernet_0/s_axi_lite_clk"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_0": {
            "range": "256K",
            "width": "18",
            "segments": {
              "SEG_axi_ethernet_0_Reg0": {
                "address_block": "/axi_ethernet_0/s_axi/Reg0",
                "offset": "0x00000",
                "range": "1",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}