<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: NVIC Support</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<h1>NVIC Support<br/>
<small>
[<a class="el" href="group___a_r_m_c_mx.html">ARM Cortex-Mx</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p>ARM Cortex-Mx NVIC support.  
<a href="#_details">More...</a></p>

<p><div class="dynheader">
Collaboration diagram for NVIC Support:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___a_r_m_c_mx___n_v_i_c.png" border="0" alt="" usemap="#group______a__r__m__c__mx______n__v__i__c"/>
<map name="group______a__r__m__c__mx______n__v__i__c" id="group______a__r__m__c__mx______n__v__i__c">
<area shape="rect" id="node2" href="group___a_r_m_c_mx.html" title="ARM Cortex&#45;Mx" alt="" coords="5,5,104,32"/></map>
</td></tr></table></center>
</div>
</p>
<hr/><a name="_details"></a><h2>Description</h2>
<p>ARM Cortex-Mx NVIC support. </p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m3___s_t.html">CM3_ST</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Structure representing the SYSTICK I/O space.  <a href="struct_c_m3___s_t.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m3___n_v_i_c.html">CM3_NVIC</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Structure representing the NVIC I/O space.  <a href="struct_c_m3___n_v_i_c.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m3___s_c_b.html">CM3_SCB</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Structure representing the System Control Block I/O space.  <a href="struct_c_m3___s_c_b.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#gab6ec63854f5a572650a0da800e12974f">HANDLER_MEM_MANAGE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#gaea14651f492c92bd57e4625364d69ff2">HANDLER_BUS_FAULT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#ga5fd129625060d09dd552182cccb99a1d">HANDLER_USAGE_FAULT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#gaf1a1755ab445b421e7213fcab63bced5">HANDLER_SVCALL</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#ga916caa231c853049768c4b3e214f796b">HANDLER_DEBUG_MONITOR</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#ga4a9ffb0f74fc91f6dac8a54422e24c64">HANDLER_PENDSV</a>&nbsp;&nbsp;&nbsp;10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#ga9af0796781886f000d84c841b61a77e2">HANDLER_SYSTICK</a>&nbsp;&nbsp;&nbsp;11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#ga005f75c1323f8573abdf5894e8da7552">NVIC_ITCR</a>&nbsp;&nbsp;&nbsp;(*((<a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a> *)0xE000E004))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NVIC ITCR register.  <a href="#ga005f75c1323f8573abdf5894e8da7552"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#gaaa80bc30d455351b9231f252632d481b">NVIC_STIR</a>&nbsp;&nbsp;&nbsp;(*((<a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a> *)0xE000EF00))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NVIC STIR register.  <a href="#gaaa80bc30d455351b9231f252632d481b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#ga53599e3baa092c73f97a33c3f0889fe5">STBase</a>&nbsp;&nbsp;&nbsp;((<a class="el" href="struct_c_m3___s_t.html">CM3_ST</a> *)0xE000E010)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SYSTICK peripheral base address.  <a href="#ga53599e3baa092c73f97a33c3f0889fe5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#ga9be85cd1df2d663931254c92e2d822ad">NVICBase</a>&nbsp;&nbsp;&nbsp;((<a class="el" href="struct_c_m3___n_v_i_c.html">CM3_NVIC</a> *)0xE000E100)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NVIC peripheral base address.  <a href="#ga9be85cd1df2d663931254c92e2d822ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#gae0b689c91aa1605a75ff3c07b1846187">SCBBase</a>&nbsp;&nbsp;&nbsp;((<a class="el" href="struct_c_m3___s_c_b.html">CM3_SCB</a> *)0xE000ED00)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SCB peripheral base address.  <a href="#gae0b689c91aa1605a75ff3c07b1846187"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef volatile <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#gaa8b1de9f01a8c9bf3363436874058cb2">IOREG8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef volatile <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#ga607470c0f5d4bd0ee0f7208a9def4986">NVICEnableVector</a> (<a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> n, <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> prio)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the priority of an interrupt handler and enables it.  <a href="#ga607470c0f5d4bd0ee0f7208a9def4986"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#ga66f3c540c80ac9d9ea7878671b0bd59e">NVICDisableVector</a> (<a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> n)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disables an interrupt handler.  <a href="#ga66f3c540c80ac9d9ea7878671b0bd59e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#ga0e210980bade4563602ebd04325f3cec">NVICSetSystemHandlerPriority</a> (<a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> handler, <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> prio)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Changes the priority of a system handler.  <a href="#ga0e210980bade4563602ebd04325f3cec"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gab6ec63854f5a572650a0da800e12974f"></a><!-- doxytag: member="nvic.h::HANDLER_MEM_MANAGE" ref="gab6ec63854f5a572650a0da800e12974f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HANDLER_MEM_MANAGE&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MEM MANAGE vector id. </p>

<p>Definition at line <a class="el" href="nvic_8h_source.html#l00041">41</a> of file <a class="el" href="nvic_8h_source.html">nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea14651f492c92bd57e4625364d69ff2"></a><!-- doxytag: member="nvic.h::HANDLER_BUS_FAULT" ref="gaea14651f492c92bd57e4625364d69ff2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HANDLER_BUS_FAULT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BUS FAULT vector id. </p>

<p>Definition at line <a class="el" href="nvic_8h_source.html#l00042">42</a> of file <a class="el" href="nvic_8h_source.html">nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fd129625060d09dd552182cccb99a1d"></a><!-- doxytag: member="nvic.h::HANDLER_USAGE_FAULT" ref="ga5fd129625060d09dd552182cccb99a1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HANDLER_USAGE_FAULT&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USAGE FAULT vector id. </p>

<p>Definition at line <a class="el" href="nvic_8h_source.html#l00043">43</a> of file <a class="el" href="nvic_8h_source.html">nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1a1755ab445b421e7213fcab63bced5"></a><!-- doxytag: member="nvic.h::HANDLER_SVCALL" ref="gaf1a1755ab445b421e7213fcab63bced5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HANDLER_SVCALL&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SVCALL vector id. </p>

<p>Definition at line <a class="el" href="nvic_8h_source.html#l00048">48</a> of file <a class="el" href="nvic_8h_source.html">nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga916caa231c853049768c4b3e214f796b"></a><!-- doxytag: member="nvic.h::HANDLER_DEBUG_MONITOR" ref="ga916caa231c853049768c4b3e214f796b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HANDLER_DEBUG_MONITOR&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DEBUG MONITOR vector id. </p>

<p>Definition at line <a class="el" href="nvic_8h_source.html#l00049">49</a> of file <a class="el" href="nvic_8h_source.html">nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a9ffb0f74fc91f6dac8a54422e24c64"></a><!-- doxytag: member="nvic.h::HANDLER_PENDSV" ref="ga4a9ffb0f74fc91f6dac8a54422e24c64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HANDLER_PENDSV&nbsp;&nbsp;&nbsp;10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PENDSV vector id. </p>

<p>Definition at line <a class="el" href="nvic_8h_source.html#l00051">51</a> of file <a class="el" href="nvic_8h_source.html">nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9af0796781886f000d84c841b61a77e2"></a><!-- doxytag: member="nvic.h::HANDLER_SYSTICK" ref="ga9af0796781886f000d84c841b61a77e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HANDLER_SYSTICK&nbsp;&nbsp;&nbsp;11</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYS TCK vector id. </p>

<p>Definition at line <a class="el" href="nvic_8h_source.html#l00052">52</a> of file <a class="el" href="nvic_8h_source.html">nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga005f75c1323f8573abdf5894e8da7552"></a><!-- doxytag: member="nvic.h::NVIC_ITCR" ref="ga005f75c1323f8573abdf5894e8da7552" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ITCR&nbsp;&nbsp;&nbsp;(*((<a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a> *)0xE000E004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>NVIC ITCR register. </p>

<p>Definition at line <a class="el" href="nvic_8h_source.html#l00060">60</a> of file <a class="el" href="nvic_8h_source.html">nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa80bc30d455351b9231f252632d481b"></a><!-- doxytag: member="nvic.h::NVIC_STIR" ref="gaaa80bc30d455351b9231f252632d481b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_STIR&nbsp;&nbsp;&nbsp;(*((<a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a> *)0xE000EF00))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>NVIC STIR register. </p>

<p>Definition at line <a class="el" href="nvic_8h_source.html#l00065">65</a> of file <a class="el" href="nvic_8h_source.html">nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53599e3baa092c73f97a33c3f0889fe5"></a><!-- doxytag: member="nvic.h::STBase" ref="ga53599e3baa092c73f97a33c3f0889fe5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STBase&nbsp;&nbsp;&nbsp;((<a class="el" href="struct_c_m3___s_t.html">CM3_ST</a> *)0xE000E010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SYSTICK peripheral base address. </p>

<p>Definition at line <a class="el" href="nvic_8h_source.html#l00080">80</a> of file <a class="el" href="nvic_8h_source.html">nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9be85cd1df2d663931254c92e2d822ad"></a><!-- doxytag: member="nvic.h::NVICBase" ref="ga9be85cd1df2d663931254c92e2d822ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVICBase&nbsp;&nbsp;&nbsp;((<a class="el" href="struct_c_m3___n_v_i_c.html">CM3_NVIC</a> *)0xE000E100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>NVIC peripheral base address. </p>

<p>Definition at line <a class="el" href="nvic_8h_source.html#l00125">125</a> of file <a class="el" href="nvic_8h_source.html">nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae0b689c91aa1605a75ff3c07b1846187"></a><!-- doxytag: member="nvic.h::SCBBase" ref="gae0b689c91aa1605a75ff3c07b1846187" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCBBase&nbsp;&nbsp;&nbsp;((<a class="el" href="struct_c_m3___s_c_b.html">CM3_SCB</a> *)0xE000ED00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SCB peripheral base address. </p>

<p>Definition at line <a class="el" href="nvic_8h_source.html#l00156">156</a> of file <a class="el" href="nvic_8h_source.html">nvic.h</a>.</p>

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="gaa8b1de9f01a8c9bf3363436874058cb2"></a><!-- doxytag: member="nvic.h::IOREG8" ref="gaa8b1de9f01a8c9bf3363436874058cb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#gaa8b1de9f01a8c9bf3363436874058cb2">IOREG8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>8 bits I/O register type. </p>

<p>Definition at line <a class="el" href="nvic_8h_source.html#l00054">54</a> of file <a class="el" href="nvic_8h_source.html">nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf485fff865c489bedf668cb8a478a68"></a><!-- doxytag: member="nvic.h::IOREG32" ref="gaaf485fff865c489bedf668cb8a478a68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> <a class="el" href="group___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>32 bits I/O register type. </p>

<p>Definition at line <a class="el" href="nvic_8h_source.html#l00055">55</a> of file <a class="el" href="nvic_8h_source.html">nvic.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ga607470c0f5d4bd0ee0f7208a9def4986"></a><!-- doxytag: member="nvic.c::NVICEnableVector" ref="ga607470c0f5d4bd0ee0f7208a9def4986" args="(uint32_t n, uint32_t prio)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void NVICEnableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>prio</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets the priority of an interrupt handler and enables it. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>n</em>&nbsp;</td><td>the interrupt number </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>prio</em>&nbsp;</td><td>the interrupt priority mask</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>The parameters are not tested for correctness. </dd></dl>

</div>
</div>
<a class="anchor" id="ga66f3c540c80ac9d9ea7878671b0bd59e"></a><!-- doxytag: member="nvic.c::NVICDisableVector" ref="ga66f3c540c80ac9d9ea7878671b0bd59e" args="(uint32_t n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void NVICDisableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>n</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disables an interrupt handler. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>n</em>&nbsp;</td><td>the interrupt number</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>The parameters are not tested for correctness. </dd></dl>

</div>
</div>
<a class="anchor" id="ga0e210980bade4563602ebd04325f3cec"></a><!-- doxytag: member="nvic.c::NVICSetSystemHandlerPriority" ref="ga0e210980bade4563602ebd04325f3cec" args="(uint32_t handler, uint32_t prio)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void NVICSetSystemHandlerPriority </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>handler</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>prio</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Changes the priority of a system handler. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>handler</em>&nbsp;</td><td>the system handler number </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>prio</em>&nbsp;</td><td>the system handler priority mask </td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>The parameters are not tested for correctness. </dd></dl>

</div>
</div>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Oct 24 2010 09:40:46 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.7.1</small></address>
</body>
</html>
