-- VHDL for IBM SMS ALD group CycleControls
-- Title: CycleControls
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 6/21/2020 12:25:03 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity CycleControls is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MS_LOGIC_GATE_D_1: in STD_LOGIC;
		PS_SET_A_CYCLE_CTRL: in STD_LOGIC;
		MS_PROGRAM_RESET_1: in STD_LOGIC;
		PS_SET_C_CYCLE_CTRL: in STD_LOGIC;
		PS_LOGIC_GATE_A_1: in STD_LOGIC;
		MS_1401_I_O_SET_BRANCH_CNDS: in STD_LOGIC;
		PS_SET_B_CYCLE_CTRL: in STD_LOGIC;
		PS_SET_D_CYCLE_CTRL: in STD_LOGIC;
		MS_DISPLAY_ROUTINE: in STD_LOGIC;
		MS_ALTER_ROUTINE: in STD_LOGIC;
		PS_CONSOLE_STROBE: in STD_LOGIC;
		PS_LOGIC_GATE_Z: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE: in STD_LOGIC;
		MS_ANY_CHECK_TEST: in STD_LOGIC;
		MS_CONS_RESET_START_CONDITION: in STD_LOGIC;
		PS_SET_I_CYCLE_CTRL: in STD_LOGIC;
		PS_NOT_INTR_START: in STD_LOGIC;
		PS_STORAGE_SCAN_ROUTINE: in STD_LOGIC;
		PS_CONS_PRINTER_STROBE: in STD_LOGIC;
		MS_CONSOLE_SET_START_CND: in STD_LOGIC;
		PS_I_O_LAST_EX_CYCLE: in STD_LOGIC;
		PS_PROCESS_ROUTINE: in STD_LOGIC;
		PS_SET_X_CYCLE_CTRL: in STD_LOGIC;
		PS_B_CYCLE_1: in STD_LOGIC;
		PS_I_CYCLE: in STD_LOGIC;
		PS_C_CYCLE_1: in STD_LOGIC;
		PS_D_CYCLE: in STD_LOGIC;
		PS_COMPARE_OP_CODE: in STD_LOGIC;
		MS_STOP_AT_F_TLU: in STD_LOGIC;
		MS_B_CYCLE_DOT_NO_SCAN: in STD_LOGIC;
		PS_1401_STORE_A_AR_OP_CODE: in STD_LOGIC;
		MS_MPLY_OP_CODE: in STD_LOGIC;
		MS_FILE_OP: in STD_LOGIC;
		PS_STOP_AT_F_STAR_ARITH: in STD_LOGIC;
		MS_STORE_ADDR_REGS_OP_CODE: in STD_LOGIC;
		MS_1401_COND_TEST_DOT_I9: in STD_LOGIC;
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE: in STD_LOGIC;
		PS_STOP_AT_F_ON_B_CY_OPS: in STD_LOGIC;
		MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT: in STD_LOGIC;
		MS_INTERRUPT_DOT_B_CYCLE: in STD_LOGIC;
		MS_MPLY_DOT_3_DOT_D: in STD_LOGIC;
		MS_WORD_MARK_OP_DOT_A_CYCLE: in STD_LOGIC;
		MS_WORD_MARK_OP_DOT_B_CYCLE: in STD_LOGIC;
		PS_STOP_AT_F_ON_B_CY_OP_CODES: in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3_JRJ: in STD_LOGIC;
		MS_STOP_AT_F_DOT_LOGIC_GATE_D: in STD_LOGIC;
		MS_STOP_AT_H_DOT_LOGIC_GATE_F: in STD_LOGIC;
		MS_STOP_AT_G_DOT_LOGIC_GATE_E: in STD_LOGIC;
		MS_STOP_AT_J_DOT_LOGIC_GATE_G: in STD_LOGIC;
		MS_STOP_AT_K_DOT_LOGIC_GATE_H: in STD_LOGIC;
		MS_COMPUTER_RESET_1: in STD_LOGIC;
		PS_A_CYCLE: in STD_LOGIC;
		PS_X_CYCLE: in STD_LOGIC;
		PS_C_CYCLE: in STD_LOGIC;
		MS_OUTPUT_CYCLE: in STD_LOGIC;
		PS_STOP_AT_H_ON_B_CYCLE_OPS: in STD_LOGIC;
		MS_FILE_OP_DOT_D_CYCLE: in STD_LOGIC;
		PS_1ST_SCAN: in STD_LOGIC;
		MS_INPUT_CYCLE: in STD_LOGIC;
		PS_STOP_AT_J_ON_B_CY_OP_CODES: in STD_LOGIC;
		MS_STOP_AT_J_TLU: in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_CODE: in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES: in STD_LOGIC;
		PS_I_RING_5_OR_10_TIME: in STD_LOGIC;
		PS_A_RING_4_TIME: in STD_LOGIC;
		PS_1401_MODE_1: in STD_LOGIC;
		MS_ADDRESS_SET_ROUTINE: in STD_LOGIC;
		MV_36_VOLTS: in STD_LOGIC;
		GROUND: in STD_LOGIC;
		SWITCH_ROT_STOR_SCAN: in STD_LOGIC_VECTOR(5 downTo 0);
		PS_A_CYCLE_CTRL: out STD_LOGIC;
		MS_A_CYCLE_CTRL: out STD_LOGIC;
		PS_C_CYCLE_CTRL: out STD_LOGIC;
		MS_C_CYCLE_CTRL: out STD_LOGIC;
		PS_C_OR_D_CYCLE_CTRL: out STD_LOGIC;
		PS_B_CYCLE_CTRL: out STD_LOGIC;
		MS_B_CYCLE_CTRL: out STD_LOGIC;
		PS_D_CYCLE_CTRL: out STD_LOGIC;
		MS_D_CYCLE_CTRL: out STD_LOGIC;
		MS_DISPLAY_OR_ALTER: out STD_LOGIC;
		PS_DISPLAY_OR_ALTER: out STD_LOGIC;
		MS_DISPLAY_OR_ALTER_SET_2ND_SCAN: out STD_LOGIC;
		PS_I_CYCLE_CTRL: out STD_LOGIC;
		MS_I_CYCLE_CTRL: out STD_LOGIC;
		PS_X_CYCLE_CTRL: out STD_LOGIC;
		MS_X_CYCLE_CTRL: out STD_LOGIC;
		MS_I_O_LAST_EX_DOT_Z: out STD_LOGIC;
		MS_LAST_EX_DOT_NEXT_TO_LAST: out STD_LOGIC;
		PS_STOP_AT_F: out STD_LOGIC;
		MS_STOP_AT_F_DOT_B_CYCLE: out STD_LOGIC;
		MS_STORAGE_SCAN_RGEN: out STD_LOGIC;
		PS_LAST_LOGIC_GATE_1: out STD_LOGIC;
		MS_LAST_LOGIC_GATE_1: out STD_LOGIC;
		PS_NEXT_TO_LAST_LOGIC_GATE: out STD_LOGIC;
		PS_LAST_LOGIC_GATE_2: out STD_LOGIC;
		MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN: out STD_LOGIC;
		PS_STOP_AT_H: out STD_LOGIC;
		PS_STOP_AT_J: out STD_LOGIC;
		MS_STORAGE_SCAN_LOAD: out STD_LOGIC;
		PS_STOP_AT_K: out STD_LOGIC);
end CycleControls;


ARCHITECTURE structural of CycleControls is

	 signal PS_NEXT_TO_AND_LAST_LOGIC_GATE: STD_LOGIC;
	 signal PS_STOP_AT_F_JRJ: STD_LOGIC;
	 signal MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY: STD_LOGIC;
	 signal MV_STORAGE_SCAN_REGEN_MODE: STD_LOGIC;
	 signal MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE: STD_LOGIC;

	 signal XX_PS_NEXT_TO_LAST_LOGIC_GATE: STD_LOGIC;
	 signal XX_MS_D_CYCLE_CTRL: STD_LOGIC;
	 signal XX_MS_STORAGE_SCAN_LOAD: STD_LOGIC;

BEGIN

	PS_NEXT_TO_LAST_LOGIC_GATE <= 
		XX_PS_NEXT_TO_LAST_LOGIC_GATE;
	MS_D_CYCLE_CTRL <= 
		XX_MS_D_CYCLE_CTRL;
	MS_STORAGE_SCAN_LOAD <= 
		XX_MS_STORAGE_SCAN_LOAD;

Page_12_12_20_1: ENTITY ALD_12_12_20_1_A_AND_C_CYCLE_CTRL_LATCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_A_CYCLE_CTRL =>
		PS_SET_A_CYCLE_CTRL,
	MS_LOGIC_GATE_D_1 =>
		MS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		XX_PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_SET_C_CYCLE_CTRL =>
		PS_SET_C_CYCLE_CTRL,
	MS_D_CYCLE_CTRL =>
		XX_MS_D_CYCLE_CTRL,
	PS_A_CYCLE_CTRL =>
		PS_A_CYCLE_CTRL,
	MS_A_CYCLE_CTRL =>
		MS_A_CYCLE_CTRL,
	PS_C_CYCLE_CTRL =>
		PS_C_CYCLE_CTRL,
	MS_C_CYCLE_CTRL =>
		MS_C_CYCLE_CTRL,
	PS_C_OR_D_CYCLE_CTRL =>
		PS_C_OR_D_CYCLE_CTRL
	);

Page_12_12_21_1: ENTITY ALD_12_12_21_1_B_AND_D_CYCLE_CTRL_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_I_O_SET_BRANCH_CNDS =>
		MS_1401_I_O_SET_BRANCH_CNDS,
	PS_SET_B_CYCLE_CTRL =>
		PS_SET_B_CYCLE_CTRL,
	MS_LOGIC_GATE_D_1 =>
		MS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		XX_PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_SET_D_CYCLE_CTRL =>
		PS_SET_D_CYCLE_CTRL,
	MS_DISPLAY_ROUTINE =>
		MS_DISPLAY_ROUTINE,
	MS_ALTER_ROUTINE =>
		MS_ALTER_ROUTINE,
	PS_LOGIC_GATE_A_1 =>
		PS_LOGIC_GATE_A_1,
	PS_CONSOLE_STROBE =>
		PS_CONSOLE_STROBE,
	PS_B_CYCLE_CTRL =>
		PS_B_CYCLE_CTRL,
	MS_B_CYCLE_CTRL =>
		MS_B_CYCLE_CTRL,
	PS_D_CYCLE_CTRL =>
		PS_D_CYCLE_CTRL,
	MS_D_CYCLE_CTRL =>
		XX_MS_D_CYCLE_CTRL,
	MS_DISPLAY_OR_ALTER =>
		MS_DISPLAY_OR_ALTER,
	PS_DISPLAY_OR_ALTER =>
		PS_DISPLAY_OR_ALTER,
	MS_DISPLAY_OR_ALTER_SET_2ND_SCAN =>
		MS_DISPLAY_OR_ALTER_SET_2ND_SCAN
	);

Page_12_12_23_1: ENTITY ALD_12_12_23_1_I_AND_X_CYCLE_CTRL_LATCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LAST_EXECUTE_CYCLE =>
		PS_LAST_EXECUTE_CYCLE,
	PS_NEXT_TO_AND_LAST_LOGIC_GATE =>
		PS_NEXT_TO_AND_LAST_LOGIC_GATE,
	MS_ANY_CHECK_TEST =>
		MS_ANY_CHECK_TEST,
	MS_CONS_RESET_START_CONDITION =>
		MS_CONS_RESET_START_CONDITION,
	PS_SET_I_CYCLE_CTRL =>
		PS_SET_I_CYCLE_CTRL,
	PS_NOT_INTR_START =>
		PS_NOT_INTR_START,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	PS_CONS_PRINTER_STROBE =>
		PS_CONS_PRINTER_STROBE,
	MS_CONSOLE_SET_START_CND =>
		MS_CONSOLE_SET_START_CND,
	MS_LOGIC_GATE_D_1 =>
		MS_LOGIC_GATE_D_1,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	PS_I_O_LAST_EX_CYCLE =>
		PS_I_O_LAST_EX_CYCLE,
	PS_PROCESS_ROUTINE =>
		PS_PROCESS_ROUTINE,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		XX_PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_SET_X_CYCLE_CTRL =>
		PS_SET_X_CYCLE_CTRL,
	PS_I_CYCLE_CTRL =>
		PS_I_CYCLE_CTRL,
	MS_LAST_EX_DOT_NEXT_TO_LAST =>
		MS_LAST_EX_DOT_NEXT_TO_LAST,
	MS_I_CYCLE_CTRL =>
		MS_I_CYCLE_CTRL,
	PS_X_CYCLE_CTRL =>
		PS_X_CYCLE_CTRL,
	MS_I_O_LAST_EX_DOT_Z =>
		MS_I_O_LAST_EX_DOT_Z,
	MS_X_CYCLE_CTRL =>
		MS_X_CYCLE_CTRL
	);

Page_12_12_30_1: ENTITY ALD_12_12_30_1_CYCLE_LENGTH_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_COMPARE_OP_CODE =>
		PS_COMPARE_OP_CODE,
	MS_STOP_AT_F_TLU =>
		MS_STOP_AT_F_TLU,
	MS_B_CYCLE_DOT_NO_SCAN =>
		MS_B_CYCLE_DOT_NO_SCAN,
	PS_1401_STORE_A_AR_OP_CODE =>
		PS_1401_STORE_A_AR_OP_CODE,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	MS_MPLY_OP_CODE =>
		MS_MPLY_OP_CODE,
	MS_FILE_OP =>
		MS_FILE_OP,
	PS_STOP_AT_F_STAR_ARITH =>
		PS_STOP_AT_F_STAR_ARITH,
	PS_STOP_AT_F_ON_B_CY_OP_CODES =>
		PS_STOP_AT_F_ON_B_CY_OP_CODES,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_C_CYCLE_1 =>
		PS_C_CYCLE_1,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	MS_1401_COND_TEST_DOT_I9 =>
		MS_1401_COND_TEST_DOT_I9,
	PS_STOP_AT_F_JRJ =>
		PS_STOP_AT_F_JRJ,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	MS_STORAGE_SCAN_LOAD =>
		XX_MS_STORAGE_SCAN_LOAD,
	MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY =>
		MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY,
	MS_STD_A_CYCLE_OPS_DOT_A_CYCLE =>
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
	PS_STOP_AT_F_ON_B_CY_OPS =>
		PS_STOP_AT_F_ON_B_CY_OPS,
	MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT =>
		MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT,
	MV_STORAGE_SCAN_REGEN_MODE =>
		MV_STORAGE_SCAN_REGEN_MODE,
	MS_INTERRUPT_DOT_B_CYCLE =>
		MS_INTERRUPT_DOT_B_CYCLE,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	MS_MPLY_DOT_3_DOT_D =>
		MS_MPLY_DOT_3_DOT_D,
	MS_WORD_MARK_OP_DOT_A_CYCLE =>
		MS_WORD_MARK_OP_DOT_A_CYCLE,
	MS_WORD_MARK_OP_DOT_B_CYCLE =>
		MS_WORD_MARK_OP_DOT_B_CYCLE,
	PS_STOP_AT_F =>
		PS_STOP_AT_F,
	MS_STOP_AT_F_DOT_B_CYCLE =>
		MS_STOP_AT_F_DOT_B_CYCLE,
	MS_STORAGE_SCAN_RGEN =>
		MS_STORAGE_SCAN_RGEN
	);

Page_12_12_31_1: ENTITY ALD_12_12_31_1_CYCLE_LENGTH_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_STOP_AT_F_DOT_LOGIC_GATE_D =>
		MS_STOP_AT_F_DOT_LOGIC_GATE_D,
	MS_STOP_AT_H_DOT_LOGIC_GATE_F =>
		MS_STOP_AT_H_DOT_LOGIC_GATE_F,
	MS_STOP_AT_G_DOT_LOGIC_GATE_E =>
		MS_STOP_AT_G_DOT_LOGIC_GATE_E,
	MS_STOP_AT_J_DOT_LOGIC_GATE_G =>
		MS_STOP_AT_J_DOT_LOGIC_GATE_G,
	MS_STOP_AT_K_DOT_LOGIC_GATE_H =>
		MS_STOP_AT_K_DOT_LOGIC_GATE_H,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		PS_2ND_CLOCK_PULSE_3_JRJ,
	MS_COMPUTER_RESET_1 =>
		MS_COMPUTER_RESET_1,
	PS_NEXT_TO_AND_LAST_LOGIC_GATE =>
		PS_NEXT_TO_AND_LAST_LOGIC_GATE,
	MS_LAST_LOGIC_GATE_1 =>
		MS_LAST_LOGIC_GATE_1,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		XX_PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1
	);

Page_12_12_32_1: ENTITY ALD_12_12_32_1_CYCLE_LENGTH_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_OUTPUT_CYCLE =>
		MS_OUTPUT_CYCLE,
	PS_STOP_AT_H_ON_B_CYCLE_OPS =>
		PS_STOP_AT_H_ON_B_CYCLE_OPS,
	MS_FILE_OP_DOT_D_CYCLE =>
		MS_FILE_OP_DOT_D_CYCLE,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE =>
		MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE,
	MS_INPUT_CYCLE =>
		MS_INPUT_CYCLE,
	PS_STOP_AT_J_ON_B_CY_OP_CODES =>
		PS_STOP_AT_J_ON_B_CY_OP_CODES,
	MS_STOP_AT_J_TLU =>
		MS_STOP_AT_J_TLU,
	PS_C_CYCLE =>
		PS_C_CYCLE,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_STOP_AT_F_JRJ =>
		PS_STOP_AT_F_JRJ,
	MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN =>
		MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN,
	PS_STOP_AT_H =>
		PS_STOP_AT_H,
	PS_STOP_AT_J =>
		PS_STOP_AT_J
	);

Page_12_12_33_1: ENTITY ALD_12_12_33_1_CYCLE_LENGTH_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	GROUND =>
		GROUND,
	SWITCH_ROT_STOR_SCAN =>
		SWITCH_ROT_STOR_SCAN,
	MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE =>
		MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE,
	MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY =>
		MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY,
	PS_STOP_AT_K =>
		PS_STOP_AT_K,
	MS_STORAGE_SCAN_LOAD =>
		XX_MS_STORAGE_SCAN_LOAD,
	MV_STORAGE_SCAN_REGEN_MODE =>
		MV_STORAGE_SCAN_REGEN_MODE
	);


END;
