#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 16 16:42:11 2022
# Process ID: 7220
# Current directory: G:/VC707/top_kfenps/top_kfenps
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12228 G:\VC707\top_kfenps\top_kfenps\top_kfenps.xpr
# Log file: G:/VC707/top_kfenps/top_kfenps/vivado.log
# Journal file: G:/VC707/top_kfenps/top_kfenps\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/VC707/top_kfenps/top_kfenps/top_kfenps.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 760.051 ; gain = 148.051
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1286.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1461.137 ; gain = 640.871
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
write_verilog: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.977 ; gain = 2.594
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1501.520 ; gain = 36.543
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1974.605 ; gain = 473.086
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:56 ; elapsed = 00:01:32 . Memory (MB): peak = 2027.355 ; gain = 1207.090
run 5 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 16:48:10 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2096.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2167.992 ; gain = 71.277
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2167.992 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 2167.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 2174.391 ; gain = 77.676
run 5 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 16:56:17 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2176.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.793 ; gain = 30.832
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2210.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 2213.016 ; gain = 2.691
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 2218.406 ; gain = 41.445
run 5 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 17:00:47 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2223.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2223.543 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2223.543 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 2223.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:47 ; elapsed = 00:01:03 . Memory (MB): peak = 2223.543 ; gain = 0.000
run 5 us
current_wave_config {kfenps_tb_func_synth.wcfg}
kfenps_tb_func_synth.wcfg
add_wave {{/kfenps_tb/u_kfenps/finish_div1}} {{/kfenps_tb/u_kfenps/finish_div2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 17:09:49 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
save_wave_config {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2225.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2260.672 ; gain = 35.484
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2260.824 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 2260.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/div_start was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 2272.969 ; gain = 47.781
run 5 us
current_wave_config {kfenps_tb_func_synth.wcfg}
kfenps_tb_func_synth.wcfg
add_wave {{/kfenps_tb/u_kfenps/div_start2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 17:14:50 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
save_wave_config {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2279.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.312 ; gain = 34.773
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.418 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2317.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div1 was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div2 was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2322.625 ; gain = 43.086
run 5 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 17:19:44 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2330.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2340.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2340.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div1 was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div2 was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2350.539 ; gain = 20.016
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 17:26:13 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2353.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2353.777 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2353.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div1 was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div2 was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/div_start2 was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2353.777 ; gain = 0.000
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 17:32:26 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2474.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.098 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2474.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div1 was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div2 was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 2474.098 ; gain = 0.000
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2474.098 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2474.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div1 was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div2 was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2474.098 ; gain = 0.000
run 1 us
current_wave_config {kfenps_tb_func_synth.wcfg}
kfenps_tb_func_synth.wcfg
add_wave {{/kfenps_tb/u_kfenps/div_start2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 17:41:01 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'kfenps' does not have a parameter named Q [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v:39]
WARNING: [VRFC 10-2861] module 'kfenps' does not have a parameter named R [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div2/m_axis_dout_tdata was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div2/m_axis_dout_tvalid was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div2/s_axis_dividend_tdata was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div2/s_axis_dividend_tvalid was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div2/s_axis_divisor_tdata was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div2/s_axis_divisor_tvalid was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div1/m_axis_dout_tdata was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div1/m_axis_dout_tvalid was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div1/s_axis_dividend_tdata was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div1/s_axis_dividend_tvalid was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div1/s_axis_divisor_tdata was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div1/s_axis_divisor_tvalid was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div2/m_axis_dout_tdata was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div2/m_axis_dout_tvalid was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div2/s_axis_dividend_tdata was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div2/s_axis_dividend_tvalid was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div2/s_axis_divisor_tdata was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/kfenps_div2/s_axis_divisor_tvalid was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div1 was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div2 was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/div_start2 was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2474.098 ; gain = 0.000
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 17:44:09 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2474.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2474.098 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2474.098 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div1 was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div2 was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2474.098 ; gain = 0.000
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 17:54:43 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2474.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2474.098 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2474.098 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 2474.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/div_start2 was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 2474.098 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 17:59:45 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2809.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2809.660 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2809.660 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 2809.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/div_start2 was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2809.660 ; gain = 0.000
run 1 us
current_wave_config {kfenps_tb_func_synth.wcfg}
kfenps_tb_func_synth.wcfg
add_wave {{/kfenps_tb/u_kfenps/div_start}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 18:03:40 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
save_wave_config {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2809.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2809.660 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2809.660 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 2809.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2809.660 ; gain = 0.000
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2945.586 ; gain = 1.938
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 2945.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 2951.766 ; gain = 8.117
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 18:09:25 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 18:10:07 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2951.766 ; gain = 0.000
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 18:21:05 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 2951.766 ; gain = 0.000
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 18:26:59 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:51 . Memory (MB): peak = 2951.766 ; gain = 0.000
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 19:08:23 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 19:10:59 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 19:12:13 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 19:13:36 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xb4'". [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:70]
[Sat Apr 16 19:14:57 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 19:16:08 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div1 was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div2 was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/div_start was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2951.766 ; gain = 0.000
run 1 us
run 1 us
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 19:20:28 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div1 was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div2 was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2951.766 ; gain = 0.000
run 1 us
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 19:25:10 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div1 was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/finish_div2 was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/div_start was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2951.766 ; gain = 0.000
run 1 us
current_wave_config {kfenps_tb_func_synth.wcfg}
kfenps_tb_func_synth.wcfg
add_wave {{/kfenps_tb/u_kfenps/\div_start_reg_n_0_[0] }} 
current_wave_config {kfenps_tb_func_synth.wcfg}
kfenps_tb_func_synth.wcfg
add_wave {{/kfenps_tb/u_kfenps/\div_start[0]_i_1_n_0 }} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 19:29:51 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
save_wave_config {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/\div_start_reg_n_0_[0]  was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/\div_start[0]_i_1_n_0  was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 2951.766 ; gain = 0.000
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 19:32:58 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2951.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/\div_start_reg_n_0_[0]  was not found in the design.
WARNING: Simulation object /kfenps_tb/u_kfenps/\div_start[0]_i_1_n_0  was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 2951.766 ; gain = 0.000
run 1 us
current_wave_config {kfenps_tb_func_synth.wcfg}
kfenps_tb_func_synth.wcfg
add_wave {{/kfenps_tb/u_kfenps/div_start_reg_n_0}} 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 19:37:04 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
save_wave_config {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 3452.684 ; gain = 0.000
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 3452.684 ; gain = 0.000
run 1 us
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 20:05:56 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 20:09:53 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 20:12:14 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
save_wave_config {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:27 ; elapsed = 00:00:54 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:52 ; elapsed = 00:01:21 . Memory (MB): peak = 3452.684 ; gain = 0.000
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:56 . Memory (MB): peak = 3452.684 ; gain = 0.000
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 3452.684 ; gain = 0.000
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 3452.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 3452.684 ; gain = 0.000
run 1 us
run 1 us
add_files -norecurse {G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/key_launch.v G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/tx_process.v G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/top_kfenps.v G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/uart_tx.v G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/flash_led.v G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/rx_process.v G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/uart_rx.v}
update_compile_order -fileset sources_1
set_property top top_kfenps [current_fileset]
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {200.0} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {50} CONFIG.CLKIN1_JITTER_PS {50.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {5} CONFIG.MMCM_CLKIN1_PERIOD {5.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.MMCM_CLKOUT2_DIVIDE {20} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {98.146} CONFIG.CLKOUT1_PHASE_ERROR {89.971} CONFIG.CLKOUT2_JITTER {112.316} CONFIG.CLKOUT2_PHASE_ERROR {89.971} CONFIG.CLKOUT3_JITTER {129.198} CONFIG.CLKOUT3_PHASE_ERROR {89.971}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
[Sat Apr 16 20:40:14 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.ip_user_files/sim_scripts -ip_user_files_dir G:/VC707/top_kfenps/top_kfenps/top_kfenps.ip_user_files -ipstatic_source_dir G:/VC707/top_kfenps/top_kfenps/top_kfenps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/VC707/top_kfenps/top_kfenps/top_kfenps.cache/compile_simlib/modelsim} {questa=G:/VC707/top_kfenps/top_kfenps/top_kfenps.cache/compile_simlib/questa} {riviera=G:/VC707/top_kfenps/top_kfenps/top_kfenps.cache/compile_simlib/riviera} {activehdl=G:/VC707/top_kfenps/top_kfenps/top_kfenps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 20:45:46 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Apr 16 20:47:22 2022] Launched impl_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Apr 16 20:52:55 2022] Launched impl_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_0_i/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3469.793 ; gain = 1.305
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3469.793 ; gain = 1.305
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3469.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3716.324 ; gain = 263.641
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3831.570 ; gain = 12.789
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
place_ports uart_rx BB21
place_ports uart_tx BA21
place_ports sys_rst_n AW40
place_ports sys_clk_p E19
place_ports key_launch AP40
place_ports {led[0]} AM39
place_ports {led[1]} AN39
place_ports {led[2]} AR37
place_ports {led[3]} AT37
place_ports {led[4]} AR35
place_ports {led[5]} AP41
place_ports {led[6]} AP42
place_ports {led[7]} AU39
place_ports uart_rx AU33
place_ports uart_tx AU36
set_property IOSTANDARD LVDS [get_ports [list sys_clk_p]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list key_launch]]
set_property IOSTANDARD LVCMOS18 [get_ports [list sys_rst_n]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rx]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_tx]]
file mkdir G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/constrs_1/new
close [ open G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/constrs_1/new/kfenps_pinplan.xdc w ]
add_files -fileset constrs_1 G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/constrs_1/new/kfenps_pinplan.xdc
set_property target_constrs_file G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/constrs_1/new/kfenps_pinplan.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3850.031 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Apr 16 21:09:56 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
[Sat Apr 16 21:09:56 2022] Launched impl_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249A14E25
set_property PROGRAM.FILE {G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/top_kfenps.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/top_kfenps.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 4840.352 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Apr 16 21:22:06 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
[Sat Apr 16 21:22:06 2022] Launched impl_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/runme.log
current_design synth_1
report_ip_status -name ip_status 
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1761-2
Top: top_kfenps
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4949.441 ; gain = 54.926
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_kfenps' [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/top_kfenps.v:23]
	Parameter CLK bound to: 100000000 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [G:/VC707/top_kfenps/top_kfenps/.Xil/Vivado-7220-DESKTOP-A9E5TQ0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [G:/VC707/top_kfenps/top_kfenps/.Xil/Vivado-7220-DESKTOP-A9E5TQ0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/uart_rx.v:1]
	Parameter CLK bound to: 100000000 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 868 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'rx_process' [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/rx_process.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rx_process' (4#1) [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/rx_process.v:1]
INFO: [Synth 8-6157] synthesizing module 'kfenps' [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:1]
	Parameter Q bound to: 50 - type: integer 
	Parameter R bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kfenps_div' [G:/VC707/top_kfenps/top_kfenps/.Xil/Vivado-7220-DESKTOP-A9E5TQ0/realtime/kfenps_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kfenps_div' (5#1) [G:/VC707/top_kfenps/top_kfenps/.Xil/Vivado-7220-DESKTOP-A9E5TQ0/realtime/kfenps_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kfenps' (6#1) [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:1]
INFO: [Synth 8-6157] synthesizing module 'tx_process' [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/tx_process.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tx_process' (7#1) [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/tx_process.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/uart_tx.v:1]
	Parameter CLK bound to: 100000000 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 868 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (8#1) [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/uart_tx.v:1]
INFO: [Synth 8-6157] synthesizing module 'key_launch' [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/key_launch.v:1]
	Parameter DELAY_TIME bound to: 2000000 - type: integer 
	Parameter s0 bound to: 1'b0 
	Parameter s1 bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/key_launch.v:25]
INFO: [Synth 8-6155] done synthesizing module 'key_launch' (9#1) [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/key_launch.v:1]
INFO: [Synth 8-6157] synthesizing module 'flash_led' [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/flash_led.v:1]
	Parameter DELAY_TIME bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flash_led' (10#1) [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/flash_led.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_kfenps' (11#1) [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/top_kfenps.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5000.230 ; gain = 105.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5000.230 ; gain = 105.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5000.230 ; gain = 105.715
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0_i'
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_i/kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz_0_i/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_0_i/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_kfenps_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_kfenps_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 5216.293 ; gain = 0.086
Parsing XDC File [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/constrs_1/new/kfenps_pinplan.xdc]
Finished Parsing XDC File [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/constrs_1/new/kfenps_pinplan.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 5216.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 5235.266 ; gain = 340.750
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 5235.266 ; gain = 340.750
write_schematic -format pdf -orientation portrait G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/schematic.pdf
G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/schematic.pdf
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/top_kfenps.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 5280.484 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210249A14E25}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210249A14E25
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0_i'
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_i/kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz_0_i/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_0_i/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/constrs_1/new/kfenps_pinplan.xdc]
Finished Parsing XDC File [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/constrs_1/new/kfenps_pinplan.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 5367.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 5367.406 ; gain = 86.469
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module flash_led
INFO: [VRFC 10-311] analyzing module key_launch
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module rx_process
INFO: [VRFC 10-311] analyzing module top_kfenps
INFO: [VRFC 10-311] analyzing module tx_process
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
WARNING: [VRFC 10-3609] overwriting previous definition of module 'kfenps' [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 5367.406 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module xil_defaultlib.kfenps(Q=100)
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 5367.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '49' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/div_start_reg_n_0 was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 5367.406 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:01:27 . Memory (MB): peak = 5367.406 ; gain = 86.469
run 1 us
run 1 us
current_design impl_1
close_design
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 1335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_0_i/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5367.406 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5367.406 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 5367.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 5367.406 ; gain = 0.000
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/impl/timing/xsim/kfenps_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/impl/timing/xsim/kfenps_tb_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 5367.406 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/impl/timing/xsim/kfenps_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/impl/timing/xsim/kfenps_tb_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/impl/timing/xsim/kfenps_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module flash_led
INFO: [VRFC 10-311] analyzing module key_launch
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module kfenps_div_HD1020
INFO: [VRFC 10-311] analyzing module kfenps_div_HD1188
INFO: [VRFC 10-311] analyzing module kfenps_div_HD12
INFO: [VRFC 10-311] analyzing module kfenps_div_HD1356
INFO: [VRFC 10-311] analyzing module kfenps_div_HD1524
INFO: [VRFC 10-311] analyzing module kfenps_div_HD1692
INFO: [VRFC 10-311] analyzing module kfenps_div_HD180
INFO: [VRFC 10-311] analyzing module kfenps_div_HD348
INFO: [VRFC 10-311] analyzing module kfenps_div_HD516
INFO: [VRFC 10-311] analyzing module kfenps_div_HD684
INFO: [VRFC 10-311] analyzing module kfenps_div_HD852
INFO: [VRFC 10-311] analyzing module rx_process
INFO: [VRFC 10-311] analyzing module top_kfenps
INFO: [VRFC 10-311] analyzing module tx_process
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_HD1021
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_HD1189
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_HD13
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_HD1357
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_HD1525
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_HD1693
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_HD181
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_HD349
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_HD517
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_HD685
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_HD853
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10_HD1071
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10_HD1239
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10_HD1407
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10_HD1575
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10_HD1743
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10_HD231
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10_HD399
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10_HD567
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10_HD63
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10_HD735
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10_HD903
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12_HD1080
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12_HD1248
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12_HD1416
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12_HD1584
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12_HD1752
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12_HD240
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12_HD408
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12_HD576
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12_HD72
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12_HD744
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12_HD912
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15_HD1089
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15_HD1257
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15_HD1425
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15_HD1593
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15_HD1761
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15_HD249
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15_HD417
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15_HD585
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15_HD753
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15_HD81
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15_HD921
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17_HD1098
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17_HD1266
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17_HD1434
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17_HD1602
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17_HD1770
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17_HD258
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17_HD426
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17_HD594
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17_HD762
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17_HD90
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17_HD930
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19_HD1107
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19_HD1275
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19_HD1443
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19_HD1611
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19_HD1779
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19_HD267
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19_HD435
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19_HD603
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19_HD771
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19_HD939
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19_HD99
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21_HD108
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21_HD1116
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21_HD1284
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21_HD1452
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21_HD1620
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21_HD1788
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21_HD276
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21_HD444
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21_HD612
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21_HD780
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21_HD948
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23_HD1125
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23_HD117
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23_HD1293
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23_HD1461
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23_HD1629
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23_HD1797
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23_HD285
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23_HD453
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23_HD621
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23_HD789
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23_HD957
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25_HD1134
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25_HD126
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25_HD1302
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25_HD1470
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25_HD1638
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25_HD1806
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25_HD294
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25_HD462
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25_HD630
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25_HD798
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25_HD966
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27_HD1143
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27_HD1311
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27_HD135
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27_HD1479
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27_HD1647
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27_HD1815
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27_HD303
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27_HD471
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27_HD639
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27_HD807
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27_HD975
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29_HD1152
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29_HD1320
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29_HD144
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29_HD1488
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29_HD1656
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29_HD1824
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29_HD312
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29_HD480
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29_HD648
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29_HD816
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29_HD984
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2_HD1035
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2_HD1203
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2_HD1371
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2_HD1539
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2_HD1707
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2_HD195
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2_HD27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2_HD363
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2_HD531
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2_HD699
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2_HD867
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31_HD1161
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31_HD1329
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31_HD1497
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31_HD153
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31_HD1665
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31_HD1833
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31_HD321
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31_HD489
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31_HD657
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31_HD825
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31_HD993
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4_HD1044
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4_HD1212
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4_HD1380
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4_HD1548
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4_HD1716
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4_HD204
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4_HD36
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4_HD372
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4_HD540
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4_HD708
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4_HD876
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6_HD1053
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6_HD1221
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6_HD1389
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6_HD1557
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6_HD1725
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6_HD213
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6_HD381
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6_HD45
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6_HD549
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6_HD717
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6_HD885
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8_HD1062
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8_HD1230
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8_HD1398
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8_HD1566
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8_HD1734
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8_HD222
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8_HD390
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8_HD54
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8_HD558
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8_HD726
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8_HD894
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_HD1027
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_HD1195
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_HD1363
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_HD1531
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_HD1699
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_HD187
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_HD19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_HD355
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_HD523
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_HD691
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_HD859
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth_HD1025
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth_HD1193
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth_HD1361
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth_HD1529
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth_HD1697
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth_HD17
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth_HD185
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth_HD353
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth_HD521
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth_HD689
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth_HD857
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100_HD1046
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100_HD1214
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100_HD1382
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100_HD1550
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100_HD1718
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100_HD206
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100_HD374
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100_HD38
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100_HD542
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100_HD710
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100_HD878
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105_HD1037
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105_HD1205
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105_HD1373
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105_HD1541
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105_HD1709
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105_HD197
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105_HD29
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105_HD365
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105_HD533
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105_HD701
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105_HD869
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110_HD1029
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110_HD1197
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110_HD1365
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110_HD1533
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110_HD1701
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110_HD189
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110_HD21
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110_HD357
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110_HD525
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110_HD693
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110_HD861
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40_HD1154
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40_HD1322
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40_HD146
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40_HD1490
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40_HD1658
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40_HD1826
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40_HD314
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40_HD482
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40_HD650
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40_HD818
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40_HD986
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45_HD1145
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45_HD1313
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45_HD137
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45_HD1481
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45_HD1649
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45_HD1817
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45_HD305
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45_HD473
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45_HD641
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45_HD809
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45_HD977
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50_HD1136
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50_HD128
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50_HD1304
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50_HD1472
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50_HD1640
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50_HD1808
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50_HD296
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50_HD464
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50_HD632
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50_HD800
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50_HD968
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55_HD1127
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55_HD119
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55_HD1295
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55_HD1463
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55_HD1631
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55_HD1799
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55_HD287
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55_HD455
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55_HD623
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55_HD791
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55_HD959
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60_HD110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60_HD1118
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60_HD1286
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60_HD1454
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60_HD1622
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60_HD1790
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60_HD278
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60_HD446
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60_HD614
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60_HD782
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60_HD950
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65_HD101
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65_HD1109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65_HD1277
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65_HD1445
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65_HD1613
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65_HD1781
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65_HD269
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65_HD437
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65_HD605
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65_HD773
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65_HD941
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70_HD1100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70_HD1268
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70_HD1436
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70_HD1604
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70_HD1772
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70_HD260
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70_HD428
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70_HD596
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70_HD764
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70_HD92
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70_HD932
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75_HD1091
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75_HD1259
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75_HD1427
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75_HD1595
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75_HD1763
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75_HD251
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75_HD419
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75_HD587
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75_HD755
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75_HD83
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75_HD923
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80_HD1082
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80_HD1250
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80_HD1418
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80_HD1586
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80_HD1754
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80_HD242
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80_HD410
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80_HD578
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80_HD74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80_HD746
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80_HD914
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85_HD1073
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85_HD1241
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85_HD1409
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85_HD1577
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85_HD1745
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85_HD233
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85_HD401
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85_HD569
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85_HD65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85_HD737
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85_HD905
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90_HD1064
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90_HD1232
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90_HD1400
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90_HD1568
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90_HD1736
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90_HD224
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90_HD392
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90_HD56
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90_HD560
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90_HD728
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90_HD896
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95_HD1055
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95_HD1223
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95_HD1391
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95_HD1559
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95_HD1727
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95_HD215
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95_HD383
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95_HD47
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95_HD551
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95_HD719
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95_HD887
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_HD1163
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_HD1331
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_HD1499
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_HD155
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_HD1667
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_HD1835
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_HD323
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_HD491
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_HD659
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_HD827
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_HD995
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104_HD1036
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104_HD1204
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104_HD1372
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104_HD1540
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104_HD1708
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104_HD196
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104_HD28
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104_HD364
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104_HD532
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104_HD700
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104_HD868
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109_HD1028
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109_HD1196
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109_HD1364
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109_HD1532
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109_HD1700
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109_HD188
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109_HD20
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109_HD356
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109_HD524
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109_HD692
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109_HD860
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39_HD1153
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39_HD1321
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39_HD145
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39_HD1489
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39_HD1657
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39_HD1825
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39_HD313
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39_HD481
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39_HD649
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39_HD817
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39_HD985
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44_HD1144
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44_HD1312
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44_HD136
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44_HD1480
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44_HD1648
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44_HD1816
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44_HD304
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44_HD472
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44_HD640
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44_HD808
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44_HD976
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49_HD1135
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49_HD127
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49_HD1303
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49_HD1471
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49_HD1639
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49_HD1807
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49_HD295
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49_HD463
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49_HD631
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49_HD799
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49_HD967
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54_HD1126
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54_HD118
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54_HD1294
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54_HD1462
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54_HD1630
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54_HD1798
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54_HD286
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54_HD454
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54_HD622
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54_HD790
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54_HD958
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59_HD109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59_HD1117
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59_HD1285
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59_HD1453
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59_HD1621
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59_HD1789
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59_HD277
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59_HD445
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59_HD613
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59_HD781
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59_HD949
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64_HD100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64_HD1108
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64_HD1276
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64_HD1444
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64_HD1612
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64_HD1780
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64_HD268
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64_HD436
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64_HD604
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64_HD772
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64_HD940
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69_HD1099
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69_HD1267
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69_HD1435
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69_HD1603
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69_HD1771
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69_HD259
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69_HD427
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69_HD595
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69_HD763
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69_HD91
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69_HD931
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74_HD1090
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74_HD1258
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74_HD1426
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74_HD1594
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74_HD1762
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74_HD250
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74_HD418
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74_HD586
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74_HD754
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74_HD82
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74_HD922
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79_HD1081
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79_HD1249
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79_HD1417
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79_HD1585
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79_HD1753
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79_HD241
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79_HD409
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79_HD577
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79_HD73
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79_HD745
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79_HD913
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84_HD1072
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84_HD1240
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84_HD1408
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84_HD1576
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84_HD1744
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84_HD232
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84_HD400
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84_HD568
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84_HD64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84_HD736
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84_HD904
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89_HD1063
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89_HD1231
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89_HD1399
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89_HD1567
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89_HD1735
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89_HD223
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89_HD391
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89_HD55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89_HD559
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89_HD727
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89_HD895
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94_HD1054
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94_HD1222
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94_HD1390
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94_HD1558
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94_HD1726
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94_HD214
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94_HD382
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94_HD46
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94_HD550
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94_HD718
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94_HD886
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99_HD1045
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99_HD1213
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99_HD1381
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99_HD1549
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99_HD1717
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99_HD205
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99_HD37
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99_HD373
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99_HD541
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99_HD709
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99_HD877
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_HD1162
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_HD1330
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_HD1498
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_HD154
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_HD1666
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_HD1834
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_HD322
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_HD490
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_HD658
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_HD826
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_HD994
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv_HD1011
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv_HD1179
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv_HD1347
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv_HD1515
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv_HD1683
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv_HD171
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv_HD1851
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv_HD339
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv_HD507
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv_HD675
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv_HD843
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0_HD1013
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0_HD1181
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0_HD1349
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0_HD1517
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0_HD1685
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0_HD173
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0_HD1853
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0_HD341
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0_HD509
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0_HD677
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0_HD845
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1_HD1016
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1_HD1184
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1_HD1352
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1_HD1520
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1_HD1688
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1_HD176
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1_HD1856
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1_HD344
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1_HD512
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1_HD680
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1_HD848
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v_HD1010
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v_HD1178
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v_HD1346
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v_HD1514
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v_HD1682
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v_HD170
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v_HD1850
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v_HD338
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v_HD506
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v_HD674
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v_HD842
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0_HD1012
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0_HD1180
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0_HD1348
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0_HD1516
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0_HD1684
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0_HD172
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0_HD1852
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0_HD340
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0_HD508
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0_HD676
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0_HD844
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_HD1015
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_HD1183
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_HD1351
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_HD1519
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_HD1687
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_HD175
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_HD1855
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_HD343
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_HD511
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_HD679
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_HD847
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth_HD1024
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth_HD1192
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth_HD1360
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth_HD1528
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth_HD16
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth_HD1696
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth_HD184
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth_HD352
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth_HD520
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth_HD688
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth_HD856
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv_HD1022
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv_HD1190
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv_HD1358
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv_HD14
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv_HD1526
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv_HD1694
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv_HD182
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv_HD350
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv_HD518
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv_HD686
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv_HD854
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v_HD1026
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v_HD1194
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v_HD1362
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v_HD1530
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v_HD1698
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v_HD18
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v_HD186
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v_HD354
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v_HD522
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v_HD690
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v_HD858
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv_HD1023
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv_HD1191
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv_HD1359
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv_HD15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv_HD1527
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv_HD1695
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv_HD183
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv_HD351
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv_HD519
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv_HD687
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv_HD855
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_HD1096
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_HD1264
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_HD1432
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_HD1600
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_HD1768
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_HD256
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_HD424
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_HD592
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_HD760
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_HD88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_HD928
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13_HD1097
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13_HD1265
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13_HD1433
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13_HD1601
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13_HD1769
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13_HD257
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13_HD425
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13_HD593
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13_HD761
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13_HD89
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13_HD929
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15_HD1105
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15_HD1273
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15_HD1441
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15_HD1609
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15_HD1777
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15_HD265
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15_HD433
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15_HD601
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15_HD769
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15_HD937
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15_HD97
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17_HD1106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17_HD1274
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17_HD1442
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17_HD1610
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17_HD1778
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17_HD266
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17_HD434
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17_HD602
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17_HD770
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17_HD938
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17_HD98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19_HD106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19_HD1114
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19_HD1282
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19_HD1450
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19_HD1618
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19_HD1786
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19_HD274
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19_HD442
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19_HD610
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19_HD778
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19_HD946
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1_HD1014
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1_HD1182
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1_HD1350
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1_HD1518
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1_HD1686
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1_HD174
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1_HD1854
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1_HD342
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1_HD510
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1_HD678
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1_HD846
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21_HD107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21_HD1115
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21_HD1283
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21_HD1451
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21_HD1619
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21_HD1787
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21_HD275
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21_HD443
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21_HD611
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21_HD779
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21_HD947
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23_HD1123
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23_HD115
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23_HD1291
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23_HD1459
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23_HD1627
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23_HD1795
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23_HD283
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23_HD451
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23_HD619
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23_HD787
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23_HD955
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25_HD1124
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25_HD116
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25_HD1292
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25_HD1460
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25_HD1628
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25_HD1796
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25_HD284
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25_HD452
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25_HD620
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25_HD788
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25_HD956
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27_HD1132
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27_HD124
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27_HD1300
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27_HD1468
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27_HD1636
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27_HD1804
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27_HD292
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27_HD460
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27_HD628
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27_HD796
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27_HD964
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29_HD1133
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29_HD125
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29_HD1301
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29_HD1469
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29_HD1637
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29_HD1805
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29_HD293
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29_HD461
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29_HD629
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29_HD797
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29_HD965
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31_HD1141
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31_HD1309
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31_HD133
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31_HD1477
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31_HD1645
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31_HD1813
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31_HD301
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31_HD469
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31_HD637
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31_HD805
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31_HD973
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33_HD1142
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33_HD1310
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33_HD134
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33_HD1478
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33_HD1646
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33_HD1814
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33_HD302
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33_HD470
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33_HD638
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33_HD806
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33_HD974
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35_HD1150
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35_HD1318
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35_HD142
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35_HD1486
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35_HD1654
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35_HD1822
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35_HD310
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35_HD478
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35_HD646
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35_HD814
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35_HD982
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37_HD1151
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37_HD1319
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37_HD143
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37_HD1487
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37_HD1655
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37_HD1823
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37_HD311
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37_HD479
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37_HD647
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37_HD815
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37_HD983
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39_HD1159
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39_HD1327
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39_HD1495
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39_HD151
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39_HD1663
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39_HD1831
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39_HD319
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39_HD487
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39_HD655
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39_HD823
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39_HD991
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34_HD1003
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34_HD1171
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34_HD1339
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34_HD1507
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34_HD163
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34_HD1675
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34_HD1843
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34_HD331
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34_HD499
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34_HD667
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34_HD835
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_HD1034
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_HD1202
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_HD1370
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_HD1538
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_HD1706
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_HD194
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_HD26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_HD362
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_HD530
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_HD698
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_HD866
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41_HD1160
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41_HD1328
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41_HD1496
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41_HD152
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41_HD1664
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41_HD1832
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41_HD320
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41_HD488
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41_HD656
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41_HD824
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41_HD992
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43_HD1000
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43_HD1168
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43_HD1336
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43_HD1504
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43_HD160
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43_HD1672
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43_HD1840
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43_HD328
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43_HD496
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43_HD664
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43_HD832
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45_HD1001
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45_HD1169
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45_HD1337
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45_HD1505
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45_HD161
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45_HD1673
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45_HD1841
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45_HD329
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45_HD497
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45_HD665
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45_HD833
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47_HD1042
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47_HD1210
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47_HD1378
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47_HD1546
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47_HD1714
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47_HD202
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47_HD34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47_HD370
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47_HD538
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47_HD706
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47_HD874
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49_HD1043
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49_HD1211
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49_HD1379
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49_HD1547
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49_HD1715
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49_HD203
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49_HD35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49_HD371
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49_HD539
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49_HD707
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49_HD875
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51_HD1051
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51_HD1219
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51_HD1387
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51_HD1555
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51_HD1723
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51_HD211
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51_HD379
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51_HD43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51_HD547
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51_HD715
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51_HD883
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53_HD1052
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53_HD1220
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53_HD1388
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53_HD1556
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53_HD1724
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53_HD212
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53_HD380
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53_HD44
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53_HD548
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53_HD716
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53_HD884
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55_HD1060
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55_HD1228
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55_HD1396
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55_HD1564
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55_HD1732
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55_HD220
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55_HD388
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55_HD52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55_HD556
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55_HD724
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55_HD892
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57_HD1061
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57_HD1229
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57_HD1397
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57_HD1565
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57_HD1733
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57_HD221
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57_HD389
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57_HD53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57_HD557
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57_HD725
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57_HD893
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59_HD1069
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59_HD1237
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59_HD1405
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59_HD1573
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59_HD1741
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59_HD229
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59_HD397
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59_HD565
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59_HD61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59_HD733
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59_HD901
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11_HD1077
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11_HD1245
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11_HD1413
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11_HD1581
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11_HD1749
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11_HD237
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11_HD405
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11_HD573
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11_HD69
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11_HD741
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11_HD909
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13_HD1086
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13_HD1254
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13_HD1422
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13_HD1590
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13_HD1758
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13_HD246
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13_HD414
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13_HD582
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13_HD750
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13_HD78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13_HD918
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16_HD1095
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16_HD1263
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16_HD1431
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16_HD1599
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16_HD1767
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16_HD255
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16_HD423
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16_HD591
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16_HD759
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16_HD87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16_HD927
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18_HD1104
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18_HD1272
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18_HD1440
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18_HD1608
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18_HD1776
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18_HD264
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18_HD432
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18_HD600
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18_HD768
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18_HD936
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18_HD96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20_HD105
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20_HD1113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20_HD1281
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20_HD1449
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20_HD1617
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20_HD1785
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20_HD273
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20_HD441
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20_HD609
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20_HD777
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20_HD945
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22_HD1122
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22_HD114
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22_HD1290
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22_HD1458
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22_HD1626
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22_HD1794
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22_HD282
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22_HD450
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22_HD618
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22_HD786
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22_HD954
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24_HD1131
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24_HD123
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24_HD1299
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24_HD1467
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24_HD1635
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24_HD1803
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24_HD291
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24_HD459
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24_HD627
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24_HD795
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24_HD963
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26_HD1140
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26_HD1308
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26_HD132
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26_HD1476
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26_HD1644
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26_HD1812
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26_HD300
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26_HD468
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26_HD636
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26_HD804
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26_HD972
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28_HD1149
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28_HD1317
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28_HD141
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28_HD1485
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28_HD1653
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28_HD1821
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28_HD309
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28_HD477
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28_HD645
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28_HD813
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28_HD981
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30_HD1158
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30_HD1326
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30_HD1494
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30_HD150
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30_HD1662
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30_HD1830
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30_HD318
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30_HD486
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30_HD654
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30_HD822
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30_HD990
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32_HD1167
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32_HD1335
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32_HD1503
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32_HD159
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32_HD1671
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32_HD1839
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32_HD327
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32_HD495
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32_HD663
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32_HD831
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32_HD999
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3_HD1041
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3_HD1209
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3_HD1377
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3_HD1545
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3_HD1713
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3_HD201
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3_HD33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3_HD369
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3_HD537
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3_HD705
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3_HD873
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5_HD1050
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5_HD1218
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5_HD1386
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5_HD1554
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5_HD1722
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5_HD210
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5_HD378
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5_HD42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5_HD546
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5_HD714
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5_HD882
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7_HD1059
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7_HD1227
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7_HD1395
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7_HD1563
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7_HD1731
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7_HD219
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7_HD387
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7_HD51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7_HD555
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7_HD723
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7_HD891
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9_HD1068
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9_HD1236
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9_HD1404
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9_HD1572
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9_HD1740
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9_HD228
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9_HD396
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9_HD564
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9_HD60
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9_HD732
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9_HD900
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_HD1033
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_HD1201
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_HD1369
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_HD1537
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_HD1705
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_HD193
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_HD25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_HD361
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_HD529
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_HD697
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_HD865
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61_HD1070
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61_HD1238
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61_HD1406
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61_HD1574
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61_HD1742
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61_HD230
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61_HD398
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61_HD566
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61_HD62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61_HD734
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61_HD902
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63_HD1078
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63_HD1246
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63_HD1414
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63_HD1582
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63_HD1750
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63_HD238
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63_HD406
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63_HD574
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63_HD70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63_HD742
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63_HD910
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65_HD1079
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65_HD1247
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65_HD1415
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65_HD1583
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65_HD1751
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65_HD239
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65_HD407
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65_HD575
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65_HD71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65_HD743
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65_HD911
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68_HD1088
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68_HD1256
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68_HD1424
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68_HD1592
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68_HD1760
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68_HD248
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68_HD416
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68_HD584
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68_HD752
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68_HD80
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68_HD920
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14_HD1087
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14_HD1255
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14_HD1423
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14_HD1591
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14_HD1759
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14_HD247
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14_HD415
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14_HD583
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14_HD751
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14_HD79
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14_HD919
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102_HD1048
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102_HD1216
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102_HD1384
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102_HD1552
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102_HD1720
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102_HD208
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102_HD376
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102_HD40
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102_HD544
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102_HD712
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102_HD880
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107_HD1039
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107_HD1207
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107_HD1375
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107_HD1543
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107_HD1711
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107_HD199
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107_HD31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107_HD367
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107_HD535
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107_HD703
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107_HD871
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112_HD1031
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112_HD1199
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112_HD1367
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112_HD1535
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112_HD1703
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112_HD191
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112_HD23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112_HD359
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112_HD527
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112_HD695
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112_HD863
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42_HD1156
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42_HD1324
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42_HD148
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42_HD1492
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42_HD1660
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42_HD1828
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42_HD316
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42_HD484
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42_HD652
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42_HD820
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42_HD988
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47_HD1147
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47_HD1315
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47_HD139
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47_HD1483
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47_HD1651
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47_HD1819
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47_HD307
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47_HD475
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47_HD643
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47_HD811
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47_HD979
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52_HD1138
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52_HD130
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52_HD1306
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52_HD1474
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52_HD1642
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52_HD1810
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52_HD298
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52_HD466
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52_HD634
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52_HD802
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52_HD970
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57_HD1129
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57_HD121
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57_HD1297
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57_HD1465
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57_HD1633
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57_HD1801
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57_HD289
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57_HD457
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57_HD625
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57_HD793
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57_HD961
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62_HD112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62_HD1120
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62_HD1288
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62_HD1456
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62_HD1624
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62_HD1792
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62_HD280
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62_HD448
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62_HD616
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62_HD784
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62_HD952
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67_HD103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67_HD1111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67_HD1279
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67_HD1447
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67_HD1615
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67_HD1783
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67_HD271
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67_HD439
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67_HD607
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67_HD775
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67_HD943
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72_HD1102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72_HD1270
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72_HD1438
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72_HD1606
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72_HD1774
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72_HD262
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72_HD430
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72_HD598
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72_HD766
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72_HD934
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72_HD94
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77_HD1093
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77_HD1261
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77_HD1429
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77_HD1597
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77_HD1765
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77_HD253
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77_HD421
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77_HD589
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77_HD757
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77_HD85
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77_HD925
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82_HD1084
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82_HD1252
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82_HD1420
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82_HD1588
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82_HD1756
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82_HD244
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82_HD412
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82_HD580
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82_HD748
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82_HD76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82_HD916
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87_HD1075
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87_HD1243
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87_HD1411
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87_HD1579
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87_HD1747
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87_HD235
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87_HD403
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87_HD571
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87_HD67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87_HD739
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87_HD907
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92_HD1066
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92_HD1234
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92_HD1402
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92_HD1570
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92_HD1738
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92_HD226
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92_HD394
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92_HD562
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92_HD58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92_HD730
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92_HD898
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97_HD1057
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97_HD1225
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97_HD1393
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97_HD1561
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97_HD1729
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97_HD217
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97_HD385
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97_HD49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97_HD553
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97_HD721
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97_HD889
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_HD1165
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_HD1333
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_HD1501
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_HD157
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_HD1669
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_HD1837
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_HD325
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_HD493
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_HD661
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_HD829
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_HD997
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
WARNING: [VRFC 10-3609] overwriting previous definition of module 'kfenps' [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:37 ; elapsed = 00:01:08 . Memory (MB): peak = 5367.406 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '68' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot kfenps_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module xil_defaultlib.kfenps(Q=100)
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_time_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/impl/timing/xsim/xsim.dir/kfenps_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 16 22:00:29 2022...
run_program: Time (s): cpu = 00:04:41 ; elapsed = 00:13:58 . Memory (MB): peak = 5367.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '838' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_time_impl -key {Post-Implementation:sim_1:Timing:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
WARNING: Simulation object /kfenps_tb/u_kfenps/div_start_reg_n_0 was not found in the design.
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 5367.406 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:06:12 ; elapsed = 00:15:49 . Memory (MB): peak = 5367.406 ; gain = 0.000
run 1 us
add_bp {G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v} 119
remove_bps -file {G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v} -line 119
add_bp {G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v} 191
remove_bps -file {G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v} -line 191
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 22:09:56 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 22:11:20 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
save_wave_config {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg}
current_sim simulation_31
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0_i'
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_i/kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz_0_i/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_0_i/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/constrs_1/new/kfenps_pinplan.xdc]
Finished Parsing XDC File [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/constrs_1/new/kfenps_pinplan.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 5387.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 5387.320 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module flash_led
INFO: [VRFC 10-311] analyzing module key_launch
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module rx_process
INFO: [VRFC 10-311] analyzing module top_kfenps
INFO: [VRFC 10-311] analyzing module tx_process
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_100
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_105
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_110
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_40
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_45
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_50
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_55
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_60
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_65
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_70
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_75
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_80
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_85
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_90
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_95
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_38
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_48
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_58
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
WARNING: [VRFC 10-3609] overwriting previous definition of module 'kfenps' [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5387.320 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_110
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_109
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_105
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_104
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_100
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_99
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_95
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_94
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_90
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_89
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_85
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_84
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_80
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_79
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_75
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_74
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_70
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_69
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_65
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_64
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_60
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_59
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_55
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_54
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_50
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_49
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_45
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_44
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_40
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_39
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module xil_defaultlib.kfenps(Q=100)
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 5387.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5387.320 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:01:11 . Memory (MB): peak = 5387.320 ; gain = 0.000
run 1 us
run 1 us
launch_runs impl_1 -to_step write_bitstream -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 5788.758 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 5788.758 ; gain = 0.000
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.266 . Memory (MB): peak = 5788.758 ; gain = 0.000
[Sat Apr 16 22:14:50 2022] Launched impl_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249A14E25
set_property PROGRAM.FILE {G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/top_kfenps.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/top_kfenps.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 5788.758 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.divide_by_zero_detect {false} CONFIG.ACLKEN {false} CONFIG.ARESETN {true}] [get_ips kfenps_div]
generate_target all [get_files  G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'kfenps_div'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kfenps_div'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kfenps_div'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'kfenps_div'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'kfenps_div'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'kfenps_div'...
catch { config_ip_cache -export [get_ips -all kfenps_div] }
export_ip_user_files -of_objects [get_files G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.xci] -no_script -sync -force -quiet
reset_run kfenps_div_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/kfenps_div_synth_1

launch_runs -jobs 4 kfenps_div_synth_1
[Sat Apr 16 22:23:44 2022] Launched kfenps_div_synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/kfenps_div_synth_1/runme.log
export_simulation -of_objects [get_files G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.xci] -directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.ip_user_files/sim_scripts -ip_user_files_dir G:/VC707/top_kfenps/top_kfenps/top_kfenps.ip_user_files -ipstatic_source_dir G:/VC707/top_kfenps/top_kfenps/top_kfenps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/VC707/top_kfenps/top_kfenps/top_kfenps.cache/compile_simlib/modelsim} {questa=G:/VC707/top_kfenps/top_kfenps/top_kfenps.cache/compile_simlib/questa} {riviera=G:/VC707/top_kfenps/top_kfenps/top_kfenps.cache/compile_simlib/riviera} {activehdl=G:/VC707/top_kfenps/top_kfenps/top_kfenps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 16 22:26:17 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0_i'
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div.dcp' for cell 'kfenps_i/kfenps_div1'
INFO: [Netlist 29-17] Analyzing 1443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz_0_i/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_0_i/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/constrs_1/new/kfenps_pinplan.xdc]
Finished Parsing XDC File [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/constrs_1/new/kfenps_pinplan.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 5788.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 5788.758 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module flash_led
INFO: [VRFC 10-311] analyzing module key_launch
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module rx_process
INFO: [VRFC 10-311] analyzing module top_kfenps
INFO: [VRFC 10-311] analyzing module tx_process
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_103
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_108
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_38
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_43
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_48
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_53
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_58
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_63
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_68
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_73
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_78
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_83
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_88
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_93
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_98
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized69
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized69_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized69_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized69_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized74
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_100
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_105
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_110
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_40
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_50
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_60
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_75
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_80
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_85
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_90
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_95
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
WARNING: [VRFC 10-3609] overwriting previous definition of module 'kfenps' [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 5788.758 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_109
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_108
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_104
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_103
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_99
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_98
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_94
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_93
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_89
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_88
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_84
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_83
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_79
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_78
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_74
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_73
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_69
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_68
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_64
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_63
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_59
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_58
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_54
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_53
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_49
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_48
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_44
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_43
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_39
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_38
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 5788.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5788.758 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:02 ; elapsed = 00:01:27 . Memory (MB): peak = 5788.758 ; gain = 0.000
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kfenps_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj kfenps_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim/kfenps_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module flash_led
INFO: [VRFC 10-311] analyzing module key_launch
INFO: [VRFC 10-311] analyzing module kfenps
INFO: [VRFC 10-311] analyzing module kfenps_div
INFO: [VRFC 10-311] analyzing module rx_process
INFO: [VRFC 10-311] analyzing module top_kfenps
INFO: [VRFC 10-311] analyzing module tx_process
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_15
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_17
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_19
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_21
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_23
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_25
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_27
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_29
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_31
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module kfenps_div_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_104
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_109
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_39
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_44
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_49
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_54
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_59
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_64
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_69
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_74
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_79
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_84
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_89
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_94
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6_99
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_103
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_108
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_38
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_43
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_48
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_53
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_58
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_63
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_68
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_73
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_78
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_83
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_88
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_93
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv_98
INFO: [VRFC 10-311] analyzing module kfenps_div_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_synth
INFO: [VRFC 10-311] analyzing module kfenps_div_div_gen_v5_1_14_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_dividervdc_v
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_101
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_106
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_111
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_46
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_56
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_66
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_76
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_81
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_86
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_91
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized11_96
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized15
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized17
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized19
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized21
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized23
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized25
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized27
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized29
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized31
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized39
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized41
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized43
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized49
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized51
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized53
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized59
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized5_34
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized61
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized63
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized69
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized69_14
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized69_35
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized69_36
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized71
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized74
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_11
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_13
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_16
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_18
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_20
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_22
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_24
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_26
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_28
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_3
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_30
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_32
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_33
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_5
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_7
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized7_9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_100
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_102
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_105
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_107
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_110
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_112
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_37
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_40
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_42
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_45
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_47
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_50
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_52
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_55
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_57
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_60
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_62
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_65
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_67
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_70
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_72
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_75
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_77
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_80
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_82
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_85
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_87
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_90
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_92
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_95
INFO: [VRFC 10-311] analyzing module kfenps_div_xbip_pipe_v3_0_5_viv__parameterized9_97
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps
WARNING: [VRFC 10-3609] overwriting previous definition of module 'kfenps' [G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VC707/top_kfenps/top_kfenps/top_kfenps.srcs/sim_1/new/kfenps_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kfenps_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 5805.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5fce73665ab74173b2d67418f997880f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot kfenps_tb_func_synth xil_defaultlib.kfenps_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_109
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_108
Compiling module xil_defaultlib.kfenps_div_addsubreg_v
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_104
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_103
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_2
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_99
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_98
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_4
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_94
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_93
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_6
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_89
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_88
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_8
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_84
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_83
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_10
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_79
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_78
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_12
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_74
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_73
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_15
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_69
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_68
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_17
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_64
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_63
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_19
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_59
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_58
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_21
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_54
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_53
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_23
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_49
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_48
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_25
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_44
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_43
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_27
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6_39
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv_38
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_29
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv
Compiling module xil_defaultlib.kfenps_div_addsubreg_v_31
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_addsub_lut6__parame...
Compiling module xil_defaultlib.kfenps_div_c_addsub_viv__paramet...
Compiling module xil_defaultlib.kfenps_div_addsubreg_v__paramete...
Compiling module xil_defaultlib.kfenps_div_dividervdc_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv
Compiling module xil_defaultlib.kfenps_div_cmp2s_v
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_xbip_pipe_v3_0_5_viv_...
Compiling module xil_defaultlib.kfenps_div_c_twos_comp_viv__para...
Compiling module xil_defaultlib.kfenps_div_cmp2s_v__parameterize...
Compiling module xil_defaultlib.kfenps_div_bip_sdivider_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_synth
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14_viv
Compiling module xil_defaultlib.kfenps_div_div_gen_v5_1_14
Compiling module xil_defaultlib.kfenps_div
Compiling module xil_defaultlib.kfenps
Compiling module xil_defaultlib.kfenps_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kfenps_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 5805.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/VC707/top_kfenps/top_kfenps/top_kfenps.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kfenps_tb_func_synth -key {Post-Synthesis:sim_1:Functional:kfenps_tb} -tclbatch {kfenps_tb.tcl} -view {G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/VC707/top_kfenps/top_kfenps/kfenps_tb_func_synth.wcfg
source kfenps_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kfenps_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 5805.609 ; gain = 0.000
run 1 us
run 1 us
launch_runs impl_1 -to_step write_bitstream -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 5805.609 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.263 . Memory (MB): peak = 5805.609 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 5805.609 ; gain = 0.000
[Sat Apr 16 22:33:26 2022] Launched impl_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/top_kfenps.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 5805.609 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/top_kfenps.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 5805.609 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Apr 16 22:44:50 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
[Sat Apr 16 22:44:50 2022] Launched impl_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/top_kfenps.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 5805.609 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Apr 16 22:56:10 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
[Sat Apr 16 22:56:10 2022] Launched impl_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/top_kfenps.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 5805.609 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Apr 16 23:11:36 2022] Launched synth_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/synth_1/runme.log
[Sat Apr 16 23:11:36 2022] Launched impl_1...
Run output will be captured here: G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {G:/VC707/top_kfenps/top_kfenps/top_kfenps.runs/impl_1/top_kfenps.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 5805.609 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5805.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5805.609 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 23:23:43 2022...
