#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1f11ab0 .scope module, "add_sub_last" "add_sub_last" 2 31;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
o0x7f1240a99018 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f1240a99048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1f9c1e0 .functor XOR 1, o0x7f1240a99018, o0x7f1240a99048, C4<0>, C4<0>;
o0x7f1240a99078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1f9c270 .functor XOR 1, L_0x1f9c1e0, o0x7f1240a99078, C4<0>, C4<0>;
L_0x1f9c2e0 .functor AND 1, L_0x1f9c1e0, o0x7f1240a99078, C4<1>, C4<1>;
L_0x1f9c3a0 .functor AND 1, o0x7f1240a99018, o0x7f1240a99048, C4<1>, C4<1>;
L_0x1f9c4b0 .functor OR 1, L_0x1f9c2e0, L_0x1f9c3a0, C4<0>, C4<0>;
L_0x1f9c5c0 .functor XOR 1, L_0x1f9c4b0, o0x7f1240a99078, C4<0>, C4<0>;
v0x1e66130_0 .net "A", 0 0, o0x7f1240a99018;  0 drivers
v0x1f101b0_0 .net "B", 0 0, o0x7f1240a99048;  0 drivers
v0x1f0fdf0_0 .net "carryin", 0 0, o0x7f1240a99078;  0 drivers
v0x1f0fa30_0 .net "carryout", 0 0, L_0x1f9c4b0;  1 drivers
v0x1f0faf0_0 .net "out1", 0 0, L_0x1f9c1e0;  1 drivers
v0x1ea2230_0 .net "out2", 0 0, L_0x1f9c2e0;  1 drivers
v0x1ea22d0_0 .net "out3", 0 0, L_0x1f9c3a0;  1 drivers
v0x1f0b800_0 .net "overflow", 0 0, L_0x1f9c5c0;  1 drivers
v0x1f0b8c0_0 .net "sum", 0 0, L_0x1f9c270;  1 drivers
S_0x1ebdf40 .scope module, "cpu_test" "cpu_test" 3 3;
 .timescale 0 0;
v0x1f9b0c0_0 .var "clk", 0 0;
v0x1f9b160_0 .net "dataMem", 31 0, L_0x1f9c760;  1 drivers
v0x1f9b220_0 .net "regRT", 31 0, L_0x1fb0ab0;  1 drivers
S_0x1f15c20 .scope module, "cpu" "singlecycleCPU" 3 9, 4 21 0, S_0x1ebdf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "dataMem"
    .port_info 2 /OUTPUT 32 "regRT"
v0x1f98f10_0 .net "ALU_op", 2 0, v0x1eecc80_0;  1 drivers
v0x1f98ff0_0 .net "DM_WE", 0 0, v0x1eec860_0;  1 drivers
v0x1f990b0_0 .net "DM_add", 0 0, v0x1ee85d0_0;  1 drivers
v0x1f99150_0 .net "JumpAddress", 25 0, v0x1ee8670_0;  1 drivers
v0x1f99240_0 .net "PC", 31 0, v0x1f89540_0;  1 drivers
v0x1f99330_0 .net "S", 1 0, v0x1f06f00_0;  1 drivers
v0x1f993d0_0 .net *"_s2", 29 0, L_0x1f9c9c0;  1 drivers
L_0x7f1240a50018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f99470_0 .net *"_s4", 1 0, L_0x7f1240a50018;  1 drivers
L_0x7f1240a50b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1f99550_0 .net/2u *"_s8", 31 0, L_0x7f1240a50b58;  1 drivers
v0x1f996c0_0 .net "alu2", 31 0, L_0x1fd90f0;  1 drivers
v0x1f99780_0 .net "alu_out", 31 0, L_0x1fd5550;  1 drivers
v0x1f99840_0 .net "clk", 0 0, v0x1f9b0c0_0;  1 drivers
v0x1f99970_0 .net "co_flag", 0 0, L_0x1f6d780;  1 drivers
v0x1f99aa0_0 .net "dataMem", 31 0, L_0x1f9c760;  alias, 1 drivers
v0x1f99b60_0 .net "data_mem_address", 31 0, L_0x1fd9190;  1 drivers
v0x1f99c20_0 .net "dest_add", 1 0, v0x1ee3fe0_0;  1 drivers
v0x1f99d30_0 .net "funct", 5 0, v0x1ee3c20_0;  1 drivers
v0x1f99ee0_0 .net "immediate", 31 0, v0x1ee3ce0_0;  1 drivers
v0x1f9a010_0 .net "instruction", 31 0, L_0x1f9c900;  1 drivers
v0x1f9a0d0_0 .net "op_imm", 0 0, v0x1ecdc30_0;  1 drivers
v0x1f9a1c0_0 .net "opcode", 5 0, v0x1ecdcf0_0;  1 drivers
v0x1f9a2d0_0 .net "ov_flag", 0 0, L_0x1fd5100;  1 drivers
v0x1f9a400_0 .net "pc", 1 0, v0x1ec9a00_0;  1 drivers
v0x1f9a4c0_0 .net "rd", 4 0, v0x1ec9ac0_0;  1 drivers
v0x1f9a5d0_0 .net "regRS", 31 0, L_0x1fae260;  1 drivers
v0x1f9a720_0 .net "regRT", 31 0, L_0x1fb0ab0;  alias, 1 drivers
v0x1f9a870_0 .net "reg_WE", 0 0, v0x1ec9640_0;  1 drivers
v0x1f9a9a0_0 .net "reg_in", 1 0, v0x1ec9700_0;  1 drivers
v0x1f9aa60_0 .net "reg_in_mux_out", 31 0, L_0x1fd8db0;  1 drivers
v0x1f9ab20_0 .net "reg_select_mux_out", 4 0, L_0x1fd8780;  1 drivers
v0x1f9abe0_0 .net "rs", 4 0, v0x1ec5450_0;  1 drivers
v0x1f9aca0_0 .net "rt", 4 0, v0x1ec5050_0;  1 drivers
v0x1f9adf0_0 .net "shamt", 5 0, v0x1ec50f0_0;  1 drivers
v0x1f99df0_0 .net "zero_flag", 0 0, L_0x1fd45a0;  1 drivers
L_0x1f9c9c0 .part v0x1f89540_0, 2, 30;
L_0x1f9cab0 .concat [ 30 2 0 0], L_0x1f9c9c0, L_0x7f1240a50018;
L_0x1fd8f40 .arith/sum 32, v0x1f89540_0, L_0x7f1240a50b58;
S_0x1f11f50 .scope module, "controlPC" "pcController" 4 54, 5 8 0, S_0x1f15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zeroFlag"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 6 "function1"
    .port_info 3 /OUTPUT 2 "controlSig"
v0x1f06f00_0 .var "controlSig", 1 0;
v0x1ea1e90_0 .net "function1", 5 0, v0x1ee3c20_0;  alias, 1 drivers
v0x1f02c20_0 .net "opcode", 5 0, v0x1ecdcf0_0;  alias, 1 drivers
v0x1f02860_0 .net "zeroFlag", 0 0, L_0x1fd45a0;  alias, 1 drivers
E_0x1e90af0 .event edge, v0x1f02c20_0;
S_0x1effd80 .scope module, "decode" "instructionDecoder" 4 58, 6 20 0, S_0x1f15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /OUTPUT 5 "rs"
    .port_info 3 /OUTPUT 5 "rt"
    .port_info 4 /OUTPUT 5 "rd"
    .port_info 5 /OUTPUT 32 "immediate"
    .port_info 6 /OUTPUT 6 "funct"
    .port_info 7 /OUTPUT 6 "shamt"
    .port_info 8 /OUTPUT 26 "address"
    .port_info 9 /OUTPUT 3 "ALU_op"
    .port_info 10 /OUTPUT 1 "reg_WE"
    .port_info 11 /OUTPUT 1 "op_imm"
    .port_info 12 /OUTPUT 1 "DM_WE"
    .port_info 13 /OUTPUT 2 "dest_add"
    .port_info 14 /OUTPUT 2 "reg_in"
    .port_info 15 /OUTPUT 1 "DM_add"
    .port_info 16 /OUTPUT 6 "opcode"
    .port_info 17 /OUTPUT 2 "pc"
v0x1eecc80_0 .var "ALU_op", 2 0;
v0x1eec860_0 .var "DM_WE", 0 0;
v0x1ee85d0_0 .var "DM_add", 0 0;
v0x1ee8670_0 .var "address", 25 0;
v0x1ee8210_0 .net "clk", 0 0, v0x1f9b0c0_0;  alias, 1 drivers
v0x1ee3fe0_0 .var "dest_add", 1 0;
v0x1ee3c20_0 .var "funct", 5 0;
v0x1ee3ce0_0 .var "immediate", 31 0;
v0x1ecdff0_0 .net "instruction", 31 0, L_0x1f9c900;  alias, 1 drivers
v0x1ecdc30_0 .var "op_imm", 0 0;
v0x1ecdcf0_0 .var "opcode", 5 0;
v0x1ec9a00_0 .var "pc", 1 0;
v0x1ec9ac0_0 .var "rd", 4 0;
v0x1ec9640_0 .var "reg_WE", 0 0;
v0x1ec9700_0 .var "reg_in", 1 0;
v0x1ec5450_0 .var "rs", 4 0;
v0x1ec5050_0 .var "rt", 4 0;
v0x1ec50f0_0 .var "shamt", 5 0;
E_0x1ea1f90 .event edge, v0x1ecdff0_0;
S_0x1efb6f0 .scope module, "dm_we_mux" "mux2" 4 69, 7 1 0, S_0x1f15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input0"
    .port_info 1 /INPUT 32 "input1"
    .port_info 2 /INPUT 1 "select0"
    .port_info 3 /OUTPUT 32 "out"
v0x1eb2010_0 .net "input0", 31 0, v0x1ee3ce0_0;  alias, 1 drivers
v0x1eb20b0_0 .net "input1", 31 0, L_0x1fd5550;  alias, 1 drivers
v0x1f1efd0_0 .net "out", 31 0, L_0x1fd9190;  alias, 1 drivers
v0x1f1b740_0 .net "select0", 0 0, v0x1ee85d0_0;  alias, 1 drivers
L_0x1fd9190 .functor MUXZ 32, L_0x1fd5550, v0x1ee3ce0_0, v0x1ee85d0_0, C4<>;
S_0x1ef7050 .scope module, "lulu" "ALU" 4 64, 8 105 0, S_0x1f15c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
    .port_info 6 /INPUT 3 "command"
L_0x1fd45a0/0/0 .functor OR 1, L_0x1fc3b90, L_0x1fc3c30, L_0x1fd5830, L_0x1fd5920;
L_0x1fd45a0/0/4 .functor OR 1, L_0x1fd6290, L_0x1fd6330, L_0x1fd5f50, L_0x1fd6040;
L_0x1fd45a0/0/8 .functor OR 1, L_0x1fd6130, L_0x1fd6730, L_0x1fd63d0, L_0x1fd64c0;
L_0x1fd45a0/0/12 .functor OR 1, L_0x1fd5a10, L_0x1fd65b0, L_0x1fd67d0, L_0x1fd68c0;
L_0x1fd45a0/0/16 .functor OR 1, L_0x1fd69b0, L_0x1fd6aa0, L_0x1fd7100, L_0x1fd71f0;
L_0x1fd45a0/0/20 .functor OR 1, L_0x1fd6d50, L_0x1fd6e40, L_0x1fd6f30, L_0x1fd7020;
L_0x1fd45a0/0/24 .functor OR 1, L_0x1fd72e0, L_0x1fd73d0, L_0x1fd74c0, L_0x1fd75b0;
L_0x1fd45a0/0/28 .functor OR 1, L_0x1fd6b40, L_0x1fd6c30, L_0x1fd7700, L_0x1fd77f0;
L_0x1fd45a0/0/32 .functor OR 1, L_0x1fd78e0, L_0x1fd79d0, C4<0>, C4<0>;
L_0x1fd45a0/1/0 .functor OR 1, L_0x1fd45a0/0/0, L_0x1fd45a0/0/4, L_0x1fd45a0/0/8, L_0x1fd45a0/0/12;
L_0x1fd45a0/1/4 .functor OR 1, L_0x1fd45a0/0/16, L_0x1fd45a0/0/20, L_0x1fd45a0/0/24, L_0x1fd45a0/0/28;
L_0x1fd45a0/1/8 .functor OR 1, L_0x1fd45a0/0/32, C4<0>, C4<0>, C4<0>;
L_0x1fd45a0 .functor NOR 1, L_0x1fd45a0/1/0, L_0x1fd45a0/1/4, L_0x1fd45a0/1/8, C4<0>;
v0x1f85700_0 .net "A", 31 0, L_0x1fae260;  alias, 1 drivers
v0x1f85800_0 .net "B", 31 0, L_0x1fd90f0;  alias, 1 drivers
v0x1f858e0_0 .net *"_s322", 0 0, L_0x1fc3b90;  1 drivers
v0x1f859d0_0 .net *"_s324", 0 0, L_0x1fc3c30;  1 drivers
v0x1f85ab0_0 .net *"_s326", 0 0, L_0x1fd5830;  1 drivers
v0x1f85be0_0 .net *"_s328", 0 0, L_0x1fd5920;  1 drivers
v0x1f85cc0_0 .net *"_s330", 0 0, L_0x1fd6290;  1 drivers
v0x1f85da0_0 .net *"_s332", 0 0, L_0x1fd6330;  1 drivers
v0x1f85e80_0 .net *"_s334", 0 0, L_0x1fd5f50;  1 drivers
v0x1f85ff0_0 .net *"_s336", 0 0, L_0x1fd6040;  1 drivers
v0x1f860d0_0 .net *"_s338", 0 0, L_0x1fd6130;  1 drivers
v0x1f861b0_0 .net *"_s340", 0 0, L_0x1fd6730;  1 drivers
v0x1f86290_0 .net *"_s342", 0 0, L_0x1fd63d0;  1 drivers
v0x1f86370_0 .net *"_s344", 0 0, L_0x1fd64c0;  1 drivers
v0x1f86450_0 .net *"_s346", 0 0, L_0x1fd5a10;  1 drivers
v0x1f86530_0 .net *"_s348", 0 0, L_0x1fd65b0;  1 drivers
v0x1f86610_0 .net *"_s350", 0 0, L_0x1fd67d0;  1 drivers
v0x1f867c0_0 .net *"_s352", 0 0, L_0x1fd68c0;  1 drivers
v0x1f86860_0 .net *"_s354", 0 0, L_0x1fd69b0;  1 drivers
v0x1f86940_0 .net *"_s356", 0 0, L_0x1fd6aa0;  1 drivers
v0x1f86a20_0 .net *"_s358", 0 0, L_0x1fd7100;  1 drivers
v0x1f86b00_0 .net *"_s360", 0 0, L_0x1fd71f0;  1 drivers
v0x1f86be0_0 .net *"_s362", 0 0, L_0x1fd6d50;  1 drivers
v0x1f86cc0_0 .net *"_s364", 0 0, L_0x1fd6e40;  1 drivers
v0x1f86da0_0 .net *"_s366", 0 0, L_0x1fd6f30;  1 drivers
v0x1f86e80_0 .net *"_s368", 0 0, L_0x1fd7020;  1 drivers
v0x1f86f60_0 .net *"_s370", 0 0, L_0x1fd72e0;  1 drivers
v0x1f87040_0 .net *"_s372", 0 0, L_0x1fd73d0;  1 drivers
v0x1f87120_0 .net *"_s374", 0 0, L_0x1fd74c0;  1 drivers
v0x1f87200_0 .net *"_s376", 0 0, L_0x1fd75b0;  1 drivers
v0x1f872e0_0 .net *"_s378", 0 0, L_0x1fd6b40;  1 drivers
v0x1f873c0_0 .net *"_s380", 0 0, L_0x1fd6c30;  1 drivers
v0x1f874a0_0 .net *"_s382", 0 0, L_0x1fd7700;  1 drivers
v0x1f866f0_0 .net *"_s384", 0 0, L_0x1fd77f0;  1 drivers
v0x1f87770_0 .net *"_s386", 0 0, L_0x1fd78e0;  1 drivers
v0x1f87850_0 .net *"_s388", 0 0, L_0x1fd79d0;  1 drivers
v0x1f87930_0 .net "carryout", 0 0, L_0x1f6d780;  alias, 1 drivers
v0x1f879d0_0 .net "command", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f87a90_0 .net "cout", 30 0, L_0x1fd4210;  1 drivers
v0x1f87b70_0 .net "overflow", 0 0, L_0x1fd5100;  alias, 1 drivers
v0x1f87c10_0 .net "result", 31 0, L_0x1fd5550;  alias, 1 drivers
v0x1f87cd0_0 .net "zero", 0 0, L_0x1fd45a0;  alias, 1 drivers
L_0x1fb1530 .part L_0x1fae260, 0, 1;
L_0x1fb15d0 .part L_0x1fd90f0, 0, 1;
L_0x1fb1670 .part v0x1eecc80_0, 0, 1;
L_0x1fb2440 .part L_0x1fae260, 1, 1;
L_0x1fb24e0 .part L_0x1fd90f0, 1, 1;
L_0x1fb2610 .part L_0x1fd4210, 0, 1;
L_0x1fb36e0 .part L_0x1fae260, 2, 1;
L_0x1fb3890 .part L_0x1fd90f0, 2, 1;
L_0x1fb3930 .part L_0x1fd4210, 1, 1;
L_0x1fb4830 .part L_0x1fae260, 3, 1;
L_0x1fb4930 .part L_0x1fd90f0, 3, 1;
L_0x1fb49d0 .part L_0x1fd4210, 2, 1;
L_0x1fb59c0 .part L_0x1fae260, 4, 1;
L_0x1fb5a60 .part L_0x1fd90f0, 4, 1;
L_0x1fb5b80 .part L_0x1fd4210, 3, 1;
L_0x1fb6be0 .part L_0x1fae260, 5, 1;
L_0x1fb6d10 .part L_0x1fd90f0, 5, 1;
L_0x1fb6ec0 .part L_0x1fd4210, 4, 1;
L_0x1fb7f10 .part L_0x1fae260, 6, 1;
L_0x1fb7fb0 .part L_0x1fd90f0, 6, 1;
L_0x1fb6f60 .part L_0x1fd4210, 5, 1;
L_0x1fb9130 .part L_0x1fae260, 7, 1;
L_0x1fb8050 .part L_0x1fd90f0, 7, 1;
L_0x1fb9290 .part L_0x1fd4210, 6, 1;
L_0x1fba380 .part L_0x1fae260, 8, 1;
L_0x1fba420 .part L_0x1fd90f0, 8, 1;
L_0x1fb93c0 .part L_0x1fd4210, 7, 1;
L_0x1fbb630 .part L_0x1fae260, 9, 1;
L_0x1fba4c0 .part L_0x1fd90f0, 9, 1;
L_0x1fbb7c0 .part L_0x1fd4210, 8, 1;
L_0x1fbc980 .part L_0x1fae260, 10, 1;
L_0x1fb3780 .part L_0x1fd90f0, 10, 1;
L_0x1fbb8f0 .part L_0x1fd4210, 9, 1;
L_0x1fbdc10 .part L_0x1fae260, 11, 1;
L_0x1fbcc30 .part L_0x1fd90f0, 11, 1;
L_0x1fbddd0 .part L_0x1fd4210, 10, 1;
L_0x1fbee60 .part L_0x1fae260, 12, 1;
L_0x1fbef00 .part L_0x1fd90f0, 12, 1;
L_0x1fbdf00 .part L_0x1fd4210, 11, 1;
L_0x1fc0080 .part L_0x1fae260, 13, 1;
L_0x1fbefa0 .part L_0x1fd90f0, 13, 1;
L_0x1fbf040 .part L_0x1fd4210, 12, 1;
L_0x1fc13e0 .part L_0x1fae260, 14, 1;
L_0x1fc1480 .part L_0x1fd90f0, 14, 1;
L_0x1fc0480 .part L_0x1fd4210, 13, 1;
L_0x1fc2630 .part L_0x1fae260, 15, 1;
L_0x1fc1520 .part L_0x1fd90f0, 15, 1;
L_0x1fc15c0 .part L_0x1fd4210, 14, 1;
L_0x1fc38b0 .part L_0x1fae260, 16, 1;
L_0x1fc3950 .part L_0x1fd90f0, 16, 1;
L_0x1fc28e0 .part L_0x1fd4210, 15, 1;
L_0x1fc4bf0 .part L_0x1fae260, 17, 1;
L_0x1fc39f0 .part L_0x1fd90f0, 17, 1;
L_0x1fc3a90 .part L_0x1fd4210, 16, 1;
L_0x1fc5e30 .part L_0x1fae260, 18, 1;
L_0x1fc5ed0 .part L_0x1fd90f0, 18, 1;
L_0x1fc4ed0 .part L_0x1fd4210, 17, 1;
L_0x1fc7050 .part L_0x1fae260, 19, 1;
L_0x1fc5f70 .part L_0x1fd90f0, 19, 1;
L_0x1fc6010 .part L_0x1fd4210, 18, 1;
L_0x1fc8280 .part L_0x1fae260, 20, 1;
L_0x1fc8320 .part L_0x1fd90f0, 20, 1;
L_0x1fc70f0 .part L_0x1fd4210, 19, 1;
L_0x1fc94b0 .part L_0x1fae260, 21, 1;
L_0x1fc83c0 .part L_0x1fd90f0, 21, 1;
L_0x1fc8460 .part L_0x1fd4210, 20, 1;
L_0x1fca6f0 .part L_0x1fae260, 22, 1;
L_0x1fca790 .part L_0x1fd90f0, 22, 1;
L_0x1fc9550 .part L_0x1fd4210, 21, 1;
L_0x1fcb920 .part L_0x1fae260, 23, 1;
L_0x1fca830 .part L_0x1fd90f0, 23, 1;
L_0x1fca8d0 .part L_0x1fd4210, 22, 1;
L_0x1fccb50 .part L_0x1fae260, 24, 1;
L_0x1fccbf0 .part L_0x1fd90f0, 24, 1;
L_0x1fcb9c0 .part L_0x1fd4210, 23, 1;
L_0x1fcdd80 .part L_0x1fae260, 25, 1;
L_0x1fccc90 .part L_0x1fd90f0, 25, 1;
L_0x1fccd30 .part L_0x1fd4210, 24, 1;
L_0x1fbc870 .part L_0x1fae260, 26, 1;
L_0x1fbca20 .part L_0x1fd90f0, 26, 1;
L_0x1fbcac0 .part L_0x1fd4210, 25, 1;
L_0x1fd0370 .part L_0x1fae260, 27, 1;
L_0x1fcf5d0 .part L_0x1fd90f0, 27, 1;
L_0x1fcf670 .part L_0x1fd4210, 26, 1;
L_0x1fd14f0 .part L_0x1fae260, 28, 1;
L_0x1fd1590 .part L_0x1fd90f0, 28, 1;
L_0x1fd0410 .part L_0x1fd4210, 27, 1;
L_0x1fd2610 .part L_0x1fae260, 29, 1;
L_0x1fd1630 .part L_0x1fd90f0, 29, 1;
L_0x1fc0270 .part L_0x1fd4210, 28, 1;
LS_0x1fd4210_0_0 .concat8 [ 1 1 1 1], L_0x1e8c080, L_0x1f069c0, L_0x1f3e660, L_0x1f663d0;
LS_0x1fd4210_0_4 .concat8 [ 1 1 1 1], L_0x1f71ba0, L_0x1f75570, L_0x1f78f40, L_0x1f7c910;
LS_0x1fd4210_0_8 .concat8 [ 1 1 1 1], L_0x1f802e0, L_0x1f83cb0, L_0x1e90970, L_0x1ed39d0;
LS_0x1fd4210_0_12 .concat8 [ 1 1 1 1], L_0x1edcfd0, L_0x1e77750, L_0x1e98f60, L_0x1ed2070;
LS_0x1fd4210_0_16 .concat8 [ 1 1 1 1], L_0x1d52fc0, L_0x1d5aae0, L_0x1f372c0, L_0x1f3ac90;
LS_0x1fd4210_0_20 .concat8 [ 1 1 1 1], L_0x1f42030, L_0x1f45a00, L_0x1f493d0, L_0x1f4cf20;
LS_0x1fd4210_0_24 .concat8 [ 1 1 1 1], L_0x1f508f0, L_0x1f542c0, L_0x1f57c90, L_0x1f5b660;
LS_0x1fd4210_0_28 .concat8 [ 1 1 1 0], L_0x1f5f030, L_0x1f62a00, L_0x1f69da0;
LS_0x1fd4210_1_0 .concat8 [ 4 4 4 4], LS_0x1fd4210_0_0, LS_0x1fd4210_0_4, LS_0x1fd4210_0_8, LS_0x1fd4210_0_12;
LS_0x1fd4210_1_4 .concat8 [ 4 4 4 3], LS_0x1fd4210_0_16, LS_0x1fd4210_0_20, LS_0x1fd4210_0_24, LS_0x1fd4210_0_28;
L_0x1fd4210 .concat8 [ 16 15 0 0], LS_0x1fd4210_1_0, LS_0x1fd4210_1_4;
L_0x1fd43c0 .part L_0x1fae260, 30, 1;
L_0x1fd2d90 .part L_0x1fd90f0, 30, 1;
L_0x1fd2e30 .part L_0x1fd4210, 29, 1;
LS_0x1fd5550_0_0 .concat8 [ 1 1 1 1], L_0x1fb1260, L_0x1fb1fa0, L_0x1fb3020, L_0x1fb42b0;
LS_0x1fd5550_0_4 .concat8 [ 1 1 1 1], L_0x1fb53f0, L_0x1fb65b0, L_0x1fb78e0, L_0x1fb8b00;
LS_0x1fd5550_0_8 .concat8 [ 1 1 1 1], L_0x1fb9d50, L_0x1fbb000, L_0x1fbc240, L_0x1fbd5e0;
LS_0x1fd5550_0_12 .concat8 [ 1 1 1 1], L_0x1fbe830, L_0x1fbfa50, L_0x1fc0db0, L_0x1fc1fe0;
LS_0x1fd5550_0_16 .concat8 [ 1 1 1 1], L_0x1fc3260, L_0x1fc45a0, L_0x1fc5800, L_0x1fc6a20;
LS_0x1fd5550_0_20 .concat8 [ 1 1 1 1], L_0x1fc7c50, L_0x1fc8e80, L_0x1fca0c0, L_0x1fcb2f0;
LS_0x1fd5550_0_24 .concat8 [ 1 1 1 1], L_0x1fcc520, L_0x1fcd750, L_0x1fce980, L_0x1fcfda0;
LS_0x1fd5550_0_28 .concat8 [ 1 1 1 1], L_0x1fd0f20, L_0x1fd2040, L_0x1f84ee0, L_0x1fd5010;
LS_0x1fd5550_1_0 .concat8 [ 4 4 4 4], LS_0x1fd5550_0_0, LS_0x1fd5550_0_4, LS_0x1fd5550_0_8, LS_0x1fd5550_0_12;
LS_0x1fd5550_1_4 .concat8 [ 4 4 4 4], LS_0x1fd5550_0_16, LS_0x1fd5550_0_20, LS_0x1fd5550_0_24, LS_0x1fd5550_0_28;
L_0x1fd5550 .concat8 [ 16 16 0 0], LS_0x1fd5550_1_0, LS_0x1fd5550_1_4;
L_0x1fd5790 .part L_0x1fae260, 31, 1;
L_0x1fd4460 .part L_0x1fd90f0, 31, 1;
L_0x1fd4500 .part L_0x1fd4210, 30, 1;
L_0x1fc3b90 .part L_0x1fd5550, 0, 1;
L_0x1fc3c30 .part L_0x1fd5550, 1, 1;
L_0x1fd5830 .part L_0x1fd5550, 2, 1;
L_0x1fd5920 .part L_0x1fd5550, 3, 1;
L_0x1fd6290 .part L_0x1fd5550, 4, 1;
L_0x1fd6330 .part L_0x1fd5550, 5, 1;
L_0x1fd5f50 .part L_0x1fd5550, 6, 1;
L_0x1fd6040 .part L_0x1fd5550, 7, 1;
L_0x1fd6130 .part L_0x1fd5550, 8, 1;
L_0x1fd6730 .part L_0x1fd5550, 9, 1;
L_0x1fd63d0 .part L_0x1fd5550, 10, 1;
L_0x1fd64c0 .part L_0x1fd5550, 11, 1;
L_0x1fd5a10 .part L_0x1fd5550, 12, 1;
L_0x1fd65b0 .part L_0x1fd5550, 13, 1;
L_0x1fd67d0 .part L_0x1fd5550, 14, 1;
L_0x1fd68c0 .part L_0x1fd5550, 15, 1;
L_0x1fd69b0 .part L_0x1fd5550, 16, 1;
L_0x1fd6aa0 .part L_0x1fd5550, 17, 1;
L_0x1fd7100 .part L_0x1fd5550, 18, 1;
L_0x1fd71f0 .part L_0x1fd5550, 19, 1;
L_0x1fd6d50 .part L_0x1fd5550, 20, 1;
L_0x1fd6e40 .part L_0x1fd5550, 21, 1;
L_0x1fd6f30 .part L_0x1fd5550, 22, 1;
L_0x1fd7020 .part L_0x1fd5550, 23, 1;
L_0x1fd72e0 .part L_0x1fd5550, 24, 1;
L_0x1fd73d0 .part L_0x1fd5550, 25, 1;
L_0x1fd74c0 .part L_0x1fd5550, 26, 1;
L_0x1fd75b0 .part L_0x1fd5550, 27, 1;
L_0x1fd6b40 .part L_0x1fd5550, 28, 1;
L_0x1fd6c30 .part L_0x1fd5550, 29, 1;
L_0x1fd7700 .part L_0x1fd5550, 28, 1;
L_0x1fd77f0 .part L_0x1fd5550, 29, 1;
L_0x1fd78e0 .part L_0x1fd5550, 30, 1;
L_0x1fd79d0 .part L_0x1fd5550, 31, 1;
S_0x1e9f3b0 .scope module, "alu0" "ALU_1bit" 8 118, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fb1300 .functor BUFZ 1, L_0x1fb0d30, C4<0>, C4<0>, C4<0>;
L_0x1fb1370 .functor BUFZ 1, L_0x1fb0d30, C4<0>, C4<0>, C4<0>;
v0x1e8a810_0 .net "A", 0 0, L_0x1fb1530;  1 drivers
v0x1e8a2e0_0 .net "B", 0 0, L_0x1fb15d0;  1 drivers
v0x1e8a3a0_0 .net "I", 7 0, L_0x1fb1490;  1 drivers
v0x1e89e10_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1e89940_0 .net *"_s15", 0 0, L_0x1fb1300;  1 drivers
v0x1e89470_0 .net *"_s19", 0 0, L_0x1fb1370;  1 drivers
L_0x7f1240a501c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e88fa0_0 .net/2s *"_s23", 0 0, L_0x7f1240a501c8;  1 drivers
v0x1e84770_0 .net "addORsub", 0 0, L_0x1fb0d30;  1 drivers
v0x1e84810_0 .net "carryin", 0 0, L_0x1fb1670;  1 drivers
v0x1e88ad0_0 .net "carryout", 0 0, L_0x1e8c080;  1 drivers
v0x1e88b70_0 .net "modB", 0 0, L_0x1fb0b20;  1 drivers
v0x1e88600_0 .net "out", 0 0, L_0x1fb1260;  1 drivers
L_0x1fb0b90 .part v0x1eecc80_0, 0, 1;
LS_0x1fb1490_0_0 .concat8 [ 1 1 1 1], L_0x1fb1300, L_0x1fb1370, L_0x1fb0f90, L_0x7f1240a501c8;
LS_0x1fb1490_0_4 .concat8 [ 1 1 1 1], L_0x1e8bb90, L_0x1fb1110, L_0x1fb1180, L_0x1fb11f0;
L_0x1fb1490 .concat8 [ 4 4 0 0], LS_0x1fb1490_0_0, LS_0x1fb1490_0_4;
S_0x1edcaf0 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1e9f3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fb0c30 .functor XOR 1, L_0x1fb1530, L_0x1fb0b20, C4<0>, C4<0>;
L_0x1fb0d30 .functor XOR 1, L_0x1fb0c30, L_0x1fb1670, C4<0>, C4<0>;
L_0x1fb0da0 .functor AND 1, L_0x1fb0c30, L_0x1fb1670, C4<1>, C4<1>;
L_0x1fb0e10 .functor AND 1, L_0x1fb1530, L_0x1fb0b20, C4<1>, C4<1>;
L_0x1e8c080 .functor OR 1, L_0x1fb0da0, L_0x1fb0e10, C4<0>, C4<0>;
v0x1f12aa0_0 .net "A", 0 0, L_0x1fb1530;  alias, 1 drivers
v0x1efcb80_0 .net "B", 0 0, L_0x1fb0b20;  alias, 1 drivers
v0x1efcc40_0 .net "carryin", 0 0, L_0x1fb1670;  alias, 1 drivers
v0x1ef84e0_0 .net "carryout", 0 0, L_0x1e8c080;  alias, 1 drivers
v0x1ef85a0_0 .net "out1", 0 0, L_0x1fb0c30;  1 drivers
v0x1ef3eb0_0 .net "out2", 0 0, L_0x1fb0da0;  1 drivers
v0x1eddf80_0 .net "out3", 0 0, L_0x1fb0e10;  1 drivers
v0x1ede040_0 .net "sum", 0 0, L_0x1fb0d30;  alias, 1 drivers
S_0x1ed8460 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1e9f3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1e8bb90 .functor AND 1, L_0x1fb1530, L_0x1fb15d0, C4<1>, C4<1>;
v0x1ed5260_0 .net "A", 0 0, L_0x1fb1530;  alias, 1 drivers
v0x1ed5320_0 .net "B", 0 0, L_0x1fb15d0;  alias, 1 drivers
v0x1e9c1a0_0 .net "out", 0 0, L_0x1e8bb90;  1 drivers
S_0x1ed3dd0 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1e9f3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1e97a20_0 .net "I", 7 0, L_0x1fb1490;  alias, 1 drivers
v0x1d18870_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1e8eae0_0 .net "out", 0 0, L_0x1fb1260;  alias, 1 drivers
L_0x1fb1260 .part/v L_0x1fb1490, v0x1eecc80_0, 1;
S_0x1ec16f0 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1e9f3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb1110 .functor NAND 1, L_0x1fb1530, L_0x1fb15d0, C4<1>, C4<1>;
v0x1e8d7d0_0 .net "A", 0 0, L_0x1fb1530;  alias, 1 drivers
v0x1e8d300_0 .net "B", 0 0, L_0x1fb15d0;  alias, 1 drivers
v0x1e8d3c0_0 .net "out", 0 0, L_0x1fb1110;  1 drivers
S_0x1e9ad10 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1e9f3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb1180 .functor NOR 1, L_0x1fb1530, L_0x1fb15d0, C4<0>, C4<0>;
v0x1e8ce80_0 .net "A", 0 0, L_0x1fb1530;  alias, 1 drivers
v0x1e8c960_0 .net "B", 0 0, L_0x1fb15d0;  alias, 1 drivers
v0x1e8c490_0 .net "out", 0 0, L_0x1fb1180;  1 drivers
S_0x1eaca90 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1e9f3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb11f0 .functor OR 1, L_0x1fb1530, L_0x1fb15d0, C4<0>, C4<0>;
v0x1e8bfc0_0 .net "A", 0 0, L_0x1fb1530;  alias, 1 drivers
v0x1e84c40_0 .net "B", 0 0, L_0x1fb15d0;  alias, 1 drivers
v0x1e84ce0_0 .net "out", 0 0, L_0x1fb11f0;  1 drivers
S_0x1ea84a0 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1e9f3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb0b20 .functor XOR 1, L_0x1fb15d0, L_0x1fb0b90, C4<0>, C4<0>;
v0x1e8baf0_0 .net "A", 0 0, L_0x1fb15d0;  alias, 1 drivers
v0x1e8b620_0 .net "B", 0 0, L_0x1fb0b90;  1 drivers
v0x1e8b6c0_0 .net "out", 0 0, L_0x1fb0b20;  alias, 1 drivers
S_0x1ea3eb0 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1e9f3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb0f90 .functor XOR 1, L_0x1fb1530, L_0x1fb15d0, C4<0>, C4<0>;
v0x1e8b1e0_0 .net "A", 0 0, L_0x1fb1530;  alias, 1 drivers
v0x1e8ac80_0 .net "B", 0 0, L_0x1fb15d0;  alias, 1 drivers
v0x1e8ad20_0 .net "out", 0 0, L_0x1fb0f90;  1 drivers
S_0x1f0d480 .scope module, "alu1" "ALU_1bit" 8 119, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fb2060 .functor BUFZ 1, L_0x1fb19f0, C4<0>, C4<0>, C4<0>;
L_0x1fb20f0 .functor BUFZ 1, L_0x1fb19f0, C4<0>, C4<0>, C4<0>;
v0x1ecd7a0_0 .net "A", 0 0, L_0x1fb2440;  1 drivers
v0x1ecd840_0 .net "B", 0 0, L_0x1fb24e0;  1 drivers
v0x1ec91b0_0 .net "I", 7 0, L_0x1fb2210;  1 drivers
v0x1ec9280_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1ec4c50_0 .net *"_s15", 0 0, L_0x1fb2060;  1 drivers
v0x1ec7090_0 .net *"_s19", 0 0, L_0x1fb20f0;  1 drivers
L_0x7f1240a50210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ec7170_0 .net/2s *"_s23", 0 0, L_0x7f1240a50210;  1 drivers
v0x1ec2aa0_0 .net "addORsub", 0 0, L_0x1fb19f0;  1 drivers
v0x1ec2b40_0 .net "carryin", 0 0, L_0x1fb2610;  1 drivers
v0x1e7ede0_0 .net "carryout", 0 0, L_0x1f069c0;  1 drivers
v0x1e7e9f0_0 .net "modB", 0 0, L_0x1fb17a0;  1 drivers
v0x1e7ea90_0 .net "out", 0 0, L_0x1fb1fa0;  1 drivers
L_0x1fb1810 .part v0x1eecc80_0, 0, 1;
LS_0x1fb2210_0_0 .concat8 [ 1 1 1 1], L_0x1fb2060, L_0x1fb20f0, L_0x1fb1c90, L_0x7f1240a50210;
LS_0x1fb2210_0_4 .concat8 [ 1 1 1 1], L_0x1ea1aa0, L_0x1fb1e10, L_0x1fb1e80, L_0x1fb1f10;
L_0x1fb2210 .concat8 [ 4 4 0 0], LS_0x1fb2210_0_0, LS_0x1fb2210_0_4;
S_0x1f08e90 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f0d480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fb18d0 .functor XOR 1, L_0x1fb2440, L_0x1fb17a0, C4<0>, C4<0>;
L_0x1fb19f0 .functor XOR 1, L_0x1fb18d0, L_0x1fb2610, C4<0>, C4<0>;
L_0x1fb1a80 .functor AND 1, L_0x1fb18d0, L_0x1fb2610, C4<1>, C4<1>;
L_0x1fb1b10 .functor AND 1, L_0x1fb2440, L_0x1fb17a0, C4<1>, C4<1>;
L_0x1f069c0 .functor OR 1, L_0x1fb1a80, L_0x1fb1b10, C4<0>, C4<0>;
v0x1e881d0_0 .net "A", 0 0, L_0x1fb2440;  alias, 1 drivers
v0x1e87c60_0 .net "B", 0 0, L_0x1fb17a0;  alias, 1 drivers
v0x1e87d20_0 .net "carryin", 0 0, L_0x1fb2610;  alias, 1 drivers
v0x1e87790_0 .net "carryout", 0 0, L_0x1f069c0;  alias, 1 drivers
v0x1e87830_0 .net "out1", 0 0, L_0x1fb18d0;  1 drivers
v0x1e87330_0 .net "out2", 0 0, L_0x1fb1a80;  1 drivers
v0x1e86df0_0 .net "out3", 0 0, L_0x1fb1b10;  1 drivers
v0x1e86eb0_0 .net "sum", 0 0, L_0x1fb19f0;  alias, 1 drivers
S_0x1f048a0 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f0d480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1ea1aa0 .functor AND 1, L_0x1fb2440, L_0x1fb24e0, C4<1>, C4<1>;
v0x1e86450_0 .net "A", 0 0, L_0x1fb2440;  alias, 1 drivers
v0x1e86510_0 .net "B", 0 0, L_0x1fb24e0;  alias, 1 drivers
v0x1e85f80_0 .net "out", 0 0, L_0x1ea1aa0;  1 drivers
S_0x1eee840 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f0d480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1e842f0_0 .net "I", 7 0, L_0x1fb2210;  alias, 1 drivers
v0x1e85ab0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1e85b70_0 .net "out", 0 0, L_0x1fb1fa0;  alias, 1 drivers
L_0x1fb1fa0 .part/v L_0x1fb2210, v0x1eecc80_0, 1;
S_0x1eea250 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f0d480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb1e10 .functor NAND 1, L_0x1fb2440, L_0x1fb24e0, C4<1>, C4<1>;
v0x1e85110_0 .net "A", 0 0, L_0x1fb2440;  alias, 1 drivers
v0x1e851d0_0 .net "B", 0 0, L_0x1fb24e0;  alias, 1 drivers
v0x1eaebd0_0 .net "out", 0 0, L_0x1fb1e10;  1 drivers
S_0x1ee5c60 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f0d480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb1e80 .functor NOR 1, L_0x1fb2440, L_0x1fb24e0, C4<0>, C4<0>;
v0x1ea5fd0_0 .net "A", 0 0, L_0x1fb2440;  alias, 1 drivers
v0x1ea6090_0 .net "B", 0 0, L_0x1fb24e0;  alias, 1 drivers
v0x1f0f5a0_0 .net "out", 0 0, L_0x1fb1e80;  1 drivers
S_0x1ee1b50 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f0d480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb1f10 .functor OR 1, L_0x1fb2440, L_0x1fb24e0, C4<0>, C4<0>;
v0x1f0b000_0 .net "A", 0 0, L_0x1fb2440;  alias, 1 drivers
v0x1f06a50_0 .net "B", 0 0, L_0x1fb24e0;  alias, 1 drivers
v0x1f023d0_0 .net "out", 0 0, L_0x1fb1f10;  1 drivers
S_0x1ecfc70 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f0d480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb17a0 .functor XOR 1, L_0x1fb24e0, L_0x1fb1810, C4<0>, C4<0>;
v0x1ea19e0_0 .net "A", 0 0, L_0x1fb24e0;  alias, 1 drivers
v0x1ef0960_0 .net "B", 0 0, L_0x1fb1810;  1 drivers
v0x1ef0a00_0 .net "out", 0 0, L_0x1fb17a0;  alias, 1 drivers
S_0x1ecb680 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f0d480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb1c90 .functor XOR 1, L_0x1fb2440, L_0x1fb24e0, C4<0>, C4<0>;
v0x1ee7d80_0 .net "A", 0 0, L_0x1fb2440;  alias, 1 drivers
v0x1ee7e40_0 .net "B", 0 0, L_0x1fb24e0;  alias, 1 drivers
v0x1ee3790_0 .net "out", 0 0, L_0x1fb1c90;  1 drivers
S_0x1e7e670 .scope module, "alu10" "ALU_1bit" 8 128, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fbc3a0 .functor BUFZ 1, L_0x1fbbb20, C4<0>, C4<0>, C4<0>;
L_0x1fbc430 .functor BUFZ 1, L_0x1fbbb20, C4<0>, C4<0>, C4<0>;
v0x1e7f430_0 .net "A", 0 0, L_0x1fbc980;  1 drivers
v0x1e7f4d0_0 .net "B", 0 0, L_0x1fb3780;  1 drivers
v0x1e7f0b0_0 .net "I", 7 0, L_0x1fbc550;  1 drivers
v0x1e7f180_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1eec370_0 .net *"_s15", 0 0, L_0x1fbc3a0;  1 drivers
v0x1f2c2a0_0 .net *"_s19", 0 0, L_0x1fbc430;  1 drivers
L_0x7f1240a50498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f2c380_0 .net/2s *"_s23", 0 0, L_0x7f1240a50498;  1 drivers
v0x1e7cc90_0 .net "addORsub", 0 0, L_0x1fbbb20;  1 drivers
v0x1e7cd30_0 .net "carryin", 0 0, L_0x1fbb8f0;  1 drivers
v0x1f29620_0 .net "carryout", 0 0, L_0x1e90970;  1 drivers
v0x1f2b980_0 .net "modB", 0 0, L_0x1fbb6d0;  1 drivers
v0x1f2ba20_0 .net "out", 0 0, L_0x1fbc240;  1 drivers
L_0x1fbb9f0 .part v0x1eecc80_0, 0, 1;
LS_0x1fbc550_0_0 .concat8 [ 1 1 1 1], L_0x1fbc3a0, L_0x1fbc430, L_0x1fbbf30, L_0x7f1240a50498;
LS_0x1fbc550_0_4 .concat8 [ 1 1 1 1], L_0x1e7dd00, L_0x1fbc0b0, L_0x1fbc120, L_0x1fbc1b0;
L_0x1fbc550 .concat8 [ 4 4 0 0], LS_0x1fbc550_0_0, LS_0x1fbc550_0_4;
S_0x1e94d20 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1e7e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fbb740 .functor XOR 1, L_0x1fbc980, L_0x1fbb6d0, C4<0>, C4<0>;
L_0x1fbbb20 .functor XOR 1, L_0x1fbb740, L_0x1fbb8f0, C4<0>, C4<0>;
L_0x1fbbc30 .functor AND 1, L_0x1fbb740, L_0x1fbb8f0, C4<1>, C4<1>;
L_0x1fbbcc0 .functor AND 1, L_0x1fbc980, L_0x1fbb6d0, C4<1>, C4<1>;
L_0x1e90970 .functor OR 1, L_0x1fbbc30, L_0x1fbbcc0, C4<0>, C4<0>;
v0x1e94970_0 .net "A", 0 0, L_0x1fbc980;  alias, 1 drivers
v0x1e945c0_0 .net "B", 0 0, L_0x1fbb6d0;  alias, 1 drivers
v0x1e94680_0 .net "carryin", 0 0, L_0x1fbb8f0;  alias, 1 drivers
v0x1e94290_0 .net "carryout", 0 0, L_0x1e90970;  alias, 1 drivers
v0x1e94350_0 .net "out1", 0 0, L_0x1fbb740;  1 drivers
v0x1e93fd0_0 .net "out2", 0 0, L_0x1fbbc30;  1 drivers
v0x1e93c30_0 .net "out3", 0 0, L_0x1fbbcc0;  1 drivers
v0x1e93cf0_0 .net "sum", 0 0, L_0x1fbbb20;  alias, 1 drivers
S_0x1e93900 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1e7e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1e7dd00 .functor AND 1, L_0x1fbc980, L_0x1fb3780, C4<1>, C4<1>;
v0x1e93670_0 .net "A", 0 0, L_0x1fbc980;  alias, 1 drivers
v0x1e932a0_0 .net "B", 0 0, L_0x1fb3780;  alias, 1 drivers
v0x1e93340_0 .net "out", 0 0, L_0x1e7dd00;  1 drivers
S_0x1e92c40 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1e7e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1e92910_0 .net "I", 7 0, L_0x1fbc550;  alias, 1 drivers
v0x1e929f0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1e925e0_0 .net "out", 0 0, L_0x1fbc240;  alias, 1 drivers
L_0x1fbc240 .part/v L_0x1fbc550, v0x1eecc80_0, 1;
S_0x1e922b0 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1e7e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbc0b0 .functor NAND 1, L_0x1fbc980, L_0x1fb3780, C4<1>, C4<1>;
v0x1e91fd0_0 .net "A", 0 0, L_0x1fbc980;  alias, 1 drivers
v0x1e7df70_0 .net "B", 0 0, L_0x1fb3780;  alias, 1 drivers
v0x1e7e030_0 .net "out", 0 0, L_0x1fbc0b0;  1 drivers
S_0x1e91c50 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1e7e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbc120 .functor NOR 1, L_0x1fbc980, L_0x1fb3780, C4<0>, C4<0>;
v0x1e91a10_0 .net "A", 0 0, L_0x1fbc980;  alias, 1 drivers
v0x1e91240_0 .net "B", 0 0, L_0x1fb3780;  alias, 1 drivers
v0x1e90f10_0 .net "out", 0 0, L_0x1fbc120;  1 drivers
S_0x1e90be0 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1e7e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbc1b0 .functor OR 1, L_0x1fbc980, L_0x1fb3780, C4<0>, C4<0>;
v0x1e908b0_0 .net "A", 0 0, L_0x1fbc980;  alias, 1 drivers
v0x1e90580_0 .net "B", 0 0, L_0x1fb3780;  alias, 1 drivers
v0x1e90640_0 .net "out", 0 0, L_0x1fbc1b0;  1 drivers
S_0x1e90250 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1e7e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbb6d0 .functor XOR 1, L_0x1fb3780, L_0x1fbb9f0, C4<0>, C4<0>;
v0x1e7dc60_0 .net "A", 0 0, L_0x1fb3780;  alias, 1 drivers
v0x1e7d890_0 .net "B", 0 0, L_0x1fbb9f0;  1 drivers
v0x1e7d950_0 .net "out", 0 0, L_0x1fbb6d0;  alias, 1 drivers
S_0x1e7fad0 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1e7e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbbf30 .functor XOR 1, L_0x1fbc980, L_0x1fb3780, C4<0>, C4<0>;
v0x1e7fec0_0 .net "A", 0 0, L_0x1fbc980;  alias, 1 drivers
v0x1e7f770_0 .net "B", 0 0, L_0x1fb3780;  alias, 1 drivers
v0x1e7f830_0 .net "out", 0 0, L_0x1fbbf30;  1 drivers
S_0x1eafcb0 .scope module, "alu11" "ALU_1bit" 8 129, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fbd740 .functor BUFZ 1, L_0x1fbcee0, C4<0>, C4<0>, C4<0>;
L_0x1fbd7d0 .functor BUFZ 1, L_0x1fbcee0, C4<0>, C4<0>, C4<0>;
v0x1f05240_0 .net "A", 0 0, L_0x1fbdc10;  1 drivers
v0x1f052e0_0 .net "B", 0 0, L_0x1fbcc30;  1 drivers
v0x1eef1e0_0 .net "I", 7 0, L_0x1fbd8f0;  1 drivers
v0x1eef2b0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1ea0380_0 .net *"_s15", 0 0, L_0x1fbd740;  1 drivers
v0x1eeabf0_0 .net *"_s19", 0 0, L_0x1fbd7d0;  1 drivers
L_0x7f1240a504e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1eeacb0_0 .net/2s *"_s23", 0 0, L_0x7f1240a504e0;  1 drivers
v0x1ee6600_0 .net "addORsub", 0 0, L_0x1fbcee0;  1 drivers
v0x1ee66a0_0 .net "carryin", 0 0, L_0x1fbddd0;  1 drivers
v0x1ed0610_0 .net "carryout", 0 0, L_0x1ed39d0;  1 drivers
v0x1ed06e0_0 .net "modB", 0 0, L_0x1fb3820;  1 drivers
v0x1ecc020_0 .net "out", 0 0, L_0x1fbd5e0;  1 drivers
L_0x1fbcd40 .part v0x1eecc80_0, 0, 1;
LS_0x1fbd8f0_0_0 .concat8 [ 1 1 1 1], L_0x1fbd740, L_0x1fbd7d0, L_0x1fbd2d0, L_0x7f1240a504e0;
LS_0x1fbd8f0_0_4 .concat8 [ 1 1 1 1], L_0x1ea8e40, L_0x1fbd450, L_0x1fbd4c0, L_0x1fbd550;
L_0x1fbd8f0 .concat8 [ 4 4 0 0], LS_0x1fbd8f0_0_0, LS_0x1fbd8f0_0_4;
S_0x1ea70d0 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1eafcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fbcde0 .functor XOR 1, L_0x1fbdc10, L_0x1fb3820, C4<0>, C4<0>;
L_0x1fbcee0 .functor XOR 1, L_0x1fbcde0, L_0x1fbddd0, C4<0>, C4<0>;
L_0x1fbcff0 .functor AND 1, L_0x1fbcde0, L_0x1fbddd0, C4<1>, C4<1>;
L_0x1fbd060 .functor AND 1, L_0x1fbdc10, L_0x1fb3820, C4<1>, C4<1>;
L_0x1ed39d0 .functor OR 1, L_0x1fbcff0, L_0x1fbd060, C4<0>, C4<0>;
v0x1ea2ae0_0 .net "A", 0 0, L_0x1fbdc10;  alias, 1 drivers
v0x1ea2b80_0 .net "B", 0 0, L_0x1fb3820;  alias, 1 drivers
v0x1f0c0b0_0 .net "carryin", 0 0, L_0x1fbddd0;  alias, 1 drivers
v0x1f0c180_0 .net "carryout", 0 0, L_0x1ed39d0;  alias, 1 drivers
v0x1f07ac0_0 .net "out1", 0 0, L_0x1fbcde0;  1 drivers
v0x1f07b80_0 .net "out2", 0 0, L_0x1fbcff0;  1 drivers
v0x1f034d0_0 .net "out3", 0 0, L_0x1fbd060;  1 drivers
v0x1f03570_0 .net "sum", 0 0, L_0x1fbcee0;  alias, 1 drivers
S_0x1eed490 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1eafcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1ea8e40 .functor AND 1, L_0x1fbdc10, L_0x1fbcc30, C4<1>, C4<1>;
v0x1ee8f40_0 .net "A", 0 0, L_0x1fbdc10;  alias, 1 drivers
v0x1ee4890_0 .net "B", 0 0, L_0x1fbcc30;  alias, 1 drivers
v0x1ee4930_0 .net "out", 0 0, L_0x1ea8e40;  1 drivers
S_0x1eca2b0 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1eafcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1ec5cc0_0 .net "I", 7 0, L_0x1fbd8f0;  alias, 1 drivers
v0x1ec5d80_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1ebdb40_0 .net "out", 0 0, L_0x1fbd5e0;  alias, 1 drivers
L_0x1fbd5e0 .part/v L_0x1fbd8f0, v0x1eecc80_0, 1;
S_0x1eb94b0 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1eafcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbd450 .functor NAND 1, L_0x1fbdc10, L_0x1fbcc30, C4<1>, C4<1>;
v0x1eb4e20_0 .net "A", 0 0, L_0x1fbdc10;  alias, 1 drivers
v0x1eb4f30_0 .net "B", 0 0, L_0x1fbcc30;  alias, 1 drivers
v0x1f19eb0_0 .net "out", 0 0, L_0x1fbd450;  1 drivers
S_0x1f15820 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1eafcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbd4c0 .functor NOR 1, L_0x1fbdc10, L_0x1fbcc30, C4<0>, C4<0>;
v0x1efb340_0 .net "A", 0 0, L_0x1fbdc10;  alias, 1 drivers
v0x1efb400_0 .net "B", 0 0, L_0x1fbcc30;  alias, 1 drivers
v0x1ef6ca0_0 .net "out", 0 0, L_0x1fbd4c0;  1 drivers
S_0x1edc6f0 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1eafcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbd550 .functor OR 1, L_0x1fbdc10, L_0x1fbcc30, C4<0>, C4<0>;
v0x1ed8100_0 .net "A", 0 0, L_0x1fbdc10;  alias, 1 drivers
v0x1ed3a60_0 .net "B", 0 0, L_0x1fbcc30;  alias, 1 drivers
v0x1e9a910_0 .net "out", 0 0, L_0x1fbd550;  1 drivers
S_0x1ead430 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1eafcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb3820 .functor XOR 1, L_0x1fbcc30, L_0x1fbcd40, C4<0>, C4<0>;
v0x1e9aa10_0 .net "A", 0 0, L_0x1fbcc30;  alias, 1 drivers
v0x1ea8ed0_0 .net "B", 0 0, L_0x1fbcd40;  1 drivers
v0x1ea4850_0 .net "out", 0 0, L_0x1fb3820;  alias, 1 drivers
S_0x1f0de20 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1eafcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbd2d0 .functor XOR 1, L_0x1fbdc10, L_0x1fbcc30, C4<0>, C4<0>;
v0x1ea4930_0 .net "A", 0 0, L_0x1fbdc10;  alias, 1 drivers
v0x1f09830_0 .net "B", 0 0, L_0x1fbcc30;  alias, 1 drivers
v0x1f098f0_0 .net "out", 0 0, L_0x1fbd2d0;  1 drivers
S_0x1ec7a30 .scope module, "alu12" "ALU_1bit" 8 130, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fbe990 .functor BUFZ 1, L_0x1fbe130, C4<0>, C4<0>, C4<0>;
L_0x1fbea20 .functor BUFZ 1, L_0x1fbe130, C4<0>, C4<0>, C4<0>;
v0x1f0bb60_0 .net "A", 0 0, L_0x1fbee60;  1 drivers
v0x1f0bc00_0 .net "B", 0 0, L_0x1fbef00;  1 drivers
v0x1f07570_0 .net "I", 7 0, L_0x1fbeb40;  1 drivers
v0x1f07670_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f02f80_0 .net *"_s15", 0 0, L_0x1fbe990;  1 drivers
v0x1f03070_0 .net *"_s19", 0 0, L_0x1fbea20;  1 drivers
L_0x7f1240a50528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1eecf20_0 .net/2s *"_s23", 0 0, L_0x7f1240a50528;  1 drivers
v0x1eecfe0_0 .net "addORsub", 0 0, L_0x1fbe130;  1 drivers
v0x1ee8930_0 .net "carryin", 0 0, L_0x1fbdf00;  1 drivers
v0x1ee4340_0 .net "carryout", 0 0, L_0x1edcfd0;  1 drivers
v0x1ee4410_0 .net "modB", 0 0, L_0x1fbccd0;  1 drivers
v0x1ece350_0 .net "out", 0 0, L_0x1fbe830;  1 drivers
L_0x1fbdcb0 .part v0x1eecc80_0, 0, 1;
LS_0x1fbeb40_0_0 .concat8 [ 1 1 1 1], L_0x1fbe990, L_0x1fbea20, L_0x1fbe520, L_0x7f1240a50528;
LS_0x1fbeb40_0_4 .concat8 [ 1 1 1 1], L_0x1e9b1f0, L_0x1fbe6a0, L_0x1fbe710, L_0x1fbe7a0;
L_0x1fbeb40 .concat8 [ 4 4 0 0], LS_0x1fbeb40_0_0, LS_0x1fbeb40_0_4;
S_0x1e7e2d0 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1ec7a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fbe030 .functor XOR 1, L_0x1fbee60, L_0x1fbccd0, C4<0>, C4<0>;
L_0x1fbe130 .functor XOR 1, L_0x1fbe030, L_0x1fbdf00, C4<0>, C4<0>;
L_0x1fbe240 .functor AND 1, L_0x1fbe030, L_0x1fbdf00, C4<1>, C4<1>;
L_0x1fbe2b0 .functor AND 1, L_0x1fbee60, L_0x1fbccd0, C4<1>, C4<1>;
L_0x1edcfd0 .functor OR 1, L_0x1fbe240, L_0x1fbe2b0, C4<0>, C4<0>;
v0x1e72940_0 .net "A", 0 0, L_0x1fbee60;  alias, 1 drivers
v0x1e72a00_0 .net "B", 0 0, L_0x1fbccd0;  alias, 1 drivers
v0x1e72450_0 .net "carryin", 0 0, L_0x1fbdf00;  alias, 1 drivers
v0x1e724f0_0 .net "carryout", 0 0, L_0x1edcfd0;  alias, 1 drivers
v0x1eb0bf0_0 .net "out1", 0 0, L_0x1fbe030;  1 drivers
v0x1eb0cb0_0 .net "out2", 0 0, L_0x1fbe240;  1 drivers
v0x1f1e9e0_0 .net "out3", 0 0, L_0x1fbe2b0;  1 drivers
v0x1f1eaa0_0 .net "sum", 0 0, L_0x1fbe130;  alias, 1 drivers
S_0x1f00c20 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1ec7a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1e9b1f0 .functor AND 1, L_0x1fbee60, L_0x1fbef00, C4<1>, C4<1>;
v0x1e96650_0 .net "A", 0 0, L_0x1fbee60;  alias, 1 drivers
v0x1ebe420_0 .net "B", 0 0, L_0x1fbef00;  alias, 1 drivers
v0x1ebe4c0_0 .net "out", 0 0, L_0x1e9b1f0;  1 drivers
S_0x1eb9d90 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1ec7a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1eb57a0_0 .net "I", 7 0, L_0x1fbeb40;  alias, 1 drivers
v0x1eb1540_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1eb1600_0 .net "out", 0 0, L_0x1fbe830;  alias, 1 drivers
L_0x1fbe830 .part/v L_0x1fbeb40, v0x1eecc80_0, 1;
S_0x1f1e500 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1ec7a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbe6a0 .functor NAND 1, L_0x1fbee60, L_0x1fbef00, C4<1>, C4<1>;
v0x1f1a830_0 .net "A", 0 0, L_0x1fbee60;  alias, 1 drivers
v0x1f16100_0 .net "B", 0 0, L_0x1fbef00;  alias, 1 drivers
v0x1f161c0_0 .net "out", 0 0, L_0x1fbe6a0;  1 drivers
S_0x1f12430 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1ec7a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbe710 .functor NOR 1, L_0x1fbee60, L_0x1fbef00, C4<0>, C4<0>;
v0x1f00350_0 .net "A", 0 0, L_0x1fbee60;  alias, 1 drivers
v0x1efbbd0_0 .net "B", 0 0, L_0x1fbef00;  alias, 1 drivers
v0x1efbce0_0 .net "out", 0 0, L_0x1fbe710;  1 drivers
S_0x1ef7530 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1ec7a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbe7a0 .functor OR 1, L_0x1fbee60, L_0x1fbef00, C4<0>, C4<0>;
v0x1e9f930_0 .net "A", 0 0, L_0x1fbee60;  alias, 1 drivers
v0x1edd060_0 .net "B", 0 0, L_0x1fbef00;  alias, 1 drivers
v0x1ed8940_0 .net "out", 0 0, L_0x1fbe7a0;  1 drivers
S_0x1ed42b0 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1ec7a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbccd0 .functor XOR 1, L_0x1fbef00, L_0x1fbdcb0, C4<0>, C4<0>;
v0x1ed8a40_0 .net "A", 0 0, L_0x1fbef00;  alias, 1 drivers
v0x1e9b280_0 .net "B", 0 0, L_0x1fbdcb0;  1 drivers
v0x1eab170_0 .net "out", 0 0, L_0x1fbccd0;  alias, 1 drivers
S_0x1ea6b80 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1ec7a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbe520 .functor XOR 1, L_0x1fbee60, L_0x1fbef00, C4<0>, C4<0>;
v0x1eab250_0 .net "A", 0 0, L_0x1fbee60;  alias, 1 drivers
v0x1ea2590_0 .net "B", 0 0, L_0x1fbef00;  alias, 1 drivers
v0x1ea2630_0 .net "out", 0 0, L_0x1fbe520;  1 drivers
S_0x1ec9d60 .scope module, "alu13" "ALU_1bit" 8 131, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fbfbb0 .functor BUFZ 1, L_0x1fbf310, C4<0>, C4<0>, C4<0>;
L_0x1fbfc40 .functor BUFZ 1, L_0x1fbf310, C4<0>, C4<0>, C4<0>;
v0x1e755c0_0 .net "A", 0 0, L_0x1fc0080;  1 drivers
v0x1e74fc0_0 .net "B", 0 0, L_0x1fbefa0;  1 drivers
v0x1e75080_0 .net "I", 7 0, L_0x1fbfd60;  1 drivers
v0x1e74af0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1e74b90_0 .net *"_s15", 0 0, L_0x1fbfbb0;  1 drivers
v0x1e74620_0 .net *"_s19", 0 0, L_0x1fbfc40;  1 drivers
L_0x7f1240a50570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e74700_0 .net/2s *"_s23", 0 0, L_0x7f1240a50570;  1 drivers
v0x1e74150_0 .net "addORsub", 0 0, L_0x1fbf310;  1 drivers
v0x1e741f0_0 .net "carryin", 0 0, L_0x1fbf040;  1 drivers
v0x1e73c70_0 .net "carryout", 0 0, L_0x1e77750;  1 drivers
v0x1e73d40_0 .net "modB", 0 0, L_0x1fbf0e0;  1 drivers
v0x1e737a0_0 .net "out", 0 0, L_0x1fbfa50;  1 drivers
L_0x1fbf150 .part v0x1eecc80_0, 0, 1;
LS_0x1fbfd60_0_0 .concat8 [ 1 1 1 1], L_0x1fbfbb0, L_0x1fbfc40, L_0x1fbf740, L_0x7f1240a50570;
LS_0x1fbfd60_0_4 .concat8 [ 1 1 1 1], L_0x1e76890, L_0x1fbf8c0, L_0x1fbf930, L_0x1fbf9c0;
L_0x1fbfd60 .concat8 [ 4 4 0 0], LS_0x1fbfd60_0_0, LS_0x1fbfd60_0_4;
S_0x1ec5770 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1ec9d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fbf1f0 .functor XOR 1, L_0x1fc0080, L_0x1fbf0e0, C4<0>, C4<0>;
L_0x1fbf310 .functor XOR 1, L_0x1fbf1f0, L_0x1fbf040, C4<0>, C4<0>;
L_0x1fbf440 .functor AND 1, L_0x1fbf1f0, L_0x1fbf040, C4<1>, C4<1>;
L_0x1fbf4d0 .functor AND 1, L_0x1fc0080, L_0x1fbf0e0, C4<1>, C4<1>;
L_0x1e77750 .functor OR 1, L_0x1fbf440, L_0x1fbf4d0, C4<0>, C4<0>;
v0x1e8e350_0 .net "A", 0 0, L_0x1fc0080;  alias, 1 drivers
v0x1e8e410_0 .net "B", 0 0, L_0x1fbf0e0;  alias, 1 drivers
v0x1e7b9a0_0 .net "carryin", 0 0, L_0x1fbf040;  alias, 1 drivers
v0x1e7ba70_0 .net "carryout", 0 0, L_0x1e77750;  alias, 1 drivers
v0x1e7b4d0_0 .net "out1", 0 0, L_0x1fbf1f0;  1 drivers
v0x1e7b590_0 .net "out2", 0 0, L_0x1fbf440;  1 drivers
v0x1e7b000_0 .net "out3", 0 0, L_0x1fbf4d0;  1 drivers
v0x1e7b0c0_0 .net "sum", 0 0, L_0x1fbf310;  alias, 1 drivers
S_0x1e7ab30 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1ec9d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1e76890 .functor AND 1, L_0x1fc0080, L_0x1fbefa0, C4<1>, C4<1>;
v0x1e7a660_0 .net "A", 0 0, L_0x1fc0080;  alias, 1 drivers
v0x1e7a750_0 .net "B", 0 0, L_0x1fbefa0;  alias, 1 drivers
v0x1e7a190_0 .net "out", 0 0, L_0x1e76890;  1 drivers
S_0x1e72e00 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1ec9d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1e79cc0_0 .net "I", 7 0, L_0x1fbfd60;  alias, 1 drivers
v0x1e79da0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1e797f0_0 .net "out", 0 0, L_0x1fbfa50;  alias, 1 drivers
L_0x1fbfa50 .part/v L_0x1fbfd60, v0x1eecc80_0, 1;
S_0x1e79320 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1ec9d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbf8c0 .functor NAND 1, L_0x1fc0080, L_0x1fbefa0, C4<1>, C4<1>;
v0x1e79910_0 .net "A", 0 0, L_0x1fc0080;  alias, 1 drivers
v0x1e78ea0_0 .net "B", 0 0, L_0x1fbefa0;  alias, 1 drivers
v0x1e78f60_0 .net "out", 0 0, L_0x1fbf8c0;  1 drivers
S_0x1e78980 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1ec9d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbf930 .functor NOR 1, L_0x1fc0080, L_0x1fbefa0, C4<0>, C4<0>;
v0x1e78550_0 .net "A", 0 0, L_0x1fc0080;  alias, 1 drivers
v0x1e77fe0_0 .net "B", 0 0, L_0x1fbefa0;  alias, 1 drivers
v0x1e780f0_0 .net "out", 0 0, L_0x1fbf930;  1 drivers
S_0x1e77b10 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1ec9d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbf9c0 .functor OR 1, L_0x1fc0080, L_0x1fbefa0, C4<0>, C4<0>;
v0x1e77690_0 .net "A", 0 0, L_0x1fc0080;  alias, 1 drivers
v0x1e77170_0 .net "B", 0 0, L_0x1fbefa0;  alias, 1 drivers
v0x1e77230_0 .net "out", 0 0, L_0x1fbf9c0;  1 drivers
S_0x1e76ca0 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1ec9d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbf0e0 .functor XOR 1, L_0x1fbefa0, L_0x1fbf150, C4<0>, C4<0>;
v0x1e767d0_0 .net "A", 0 0, L_0x1fbefa0;  alias, 1 drivers
v0x1e76300_0 .net "B", 0 0, L_0x1fbf150;  1 drivers
v0x1e763c0_0 .net "out", 0 0, L_0x1fbf0e0;  alias, 1 drivers
S_0x1e75e30 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1ec9d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbf740 .functor XOR 1, L_0x1fc0080, L_0x1fbefa0, C4<0>, C4<0>;
v0x1e75960_0 .net "A", 0 0, L_0x1fc0080;  alias, 1 drivers
v0x1e75a20_0 .net "B", 0 0, L_0x1fbefa0;  alias, 1 drivers
v0x1e75490_0 .net "out", 0 0, L_0x1fbf740;  1 drivers
S_0x1e732c0 .scope module, "alu14" "ALU_1bit" 8 132, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fc0f10 .functor BUFZ 1, L_0x1fc0670, C4<0>, C4<0>, C4<0>;
L_0x1fc0fa0 .functor BUFZ 1, L_0x1fc0670, C4<0>, C4<0>, C4<0>;
v0x1efe810_0 .net "A", 0 0, L_0x1fc13e0;  1 drivers
v0x1efe8b0_0 .net "B", 0 0, L_0x1fc1480;  1 drivers
v0x1efe410_0 .net "I", 7 0, L_0x1fc10c0;  1 drivers
v0x1efe4e0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1efe020_0 .net *"_s15", 0 0, L_0x1fc0f10;  1 drivers
v0x1efe130_0 .net *"_s19", 0 0, L_0x1fc0fa0;  1 drivers
L_0x7f1240a505b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1efa180_0 .net/2s *"_s23", 0 0, L_0x7f1240a505b8;  1 drivers
v0x1efa260_0 .net "addORsub", 0 0, L_0x1fc0670;  1 drivers
v0x1ef9d80_0 .net "carryin", 0 0, L_0x1fc0480;  1 drivers
v0x1ef9990_0 .net "carryout", 0 0, L_0x1e98f60;  1 drivers
v0x1ef9a60_0 .net "modB", 0 0, L_0x1fb6e40;  1 drivers
v0x1ef5ae0_0 .net "out", 0 0, L_0x1fc0db0;  1 drivers
L_0x1fc0120 .part v0x1eecc80_0, 0, 1;
LS_0x1fc10c0_0_0 .concat8 [ 1 1 1 1], L_0x1fc0f10, L_0x1fc0fa0, L_0x1fc0aa0, L_0x7f1240a505b8;
LS_0x1fc10c0_0_4 .concat8 [ 1 1 1 1], L_0x1f18550, L_0x1fc0c20, L_0x1fc0c90, L_0x1fc0d20;
L_0x1fc10c0 .concat8 [ 4 4 0 0], LS_0x1fc10c0_0_0, LS_0x1fc10c0_0_4;
S_0x1e7c5b0 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1e732c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc01e0 .functor XOR 1, L_0x1fc13e0, L_0x1fb6e40, C4<0>, C4<0>;
L_0x1fc0670 .functor XOR 1, L_0x1fc01e0, L_0x1fc0480, C4<0>, C4<0>;
L_0x1fc07a0 .functor AND 1, L_0x1fc01e0, L_0x1fc0480, C4<1>, C4<1>;
L_0x1fc0830 .functor AND 1, L_0x1fc13e0, L_0x1fb6e40, C4<1>, C4<1>;
L_0x1e98f60 .functor OR 1, L_0x1fc07a0, L_0x1fc0830, C4<0>, C4<0>;
v0x1e5ae00_0 .net "A", 0 0, L_0x1fc13e0;  alias, 1 drivers
v0x1e5aee0_0 .net "B", 0 0, L_0x1fb6e40;  alias, 1 drivers
v0x1e5a6c0_0 .net "carryin", 0 0, L_0x1fc0480;  alias, 1 drivers
v0x1e5a760_0 .net "carryout", 0 0, L_0x1e98f60;  alias, 1 drivers
v0x1dc00f0_0 .net "out1", 0 0, L_0x1fc01e0;  1 drivers
v0x1dc0200_0 .net "out2", 0 0, L_0x1fc07a0;  1 drivers
v0x1ec1060_0 .net "out3", 0 0, L_0x1fc0830;  1 drivers
v0x1ec1120_0 .net "sum", 0 0, L_0x1fc0670;  alias, 1 drivers
S_0x1ec0c60 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1e732c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f18550 .functor AND 1, L_0x1fc13e0, L_0x1fc1480, C4<1>, C4<1>;
v0x1ec0870_0 .net "A", 0 0, L_0x1fc13e0;  alias, 1 drivers
v0x1ec0910_0 .net "B", 0 0, L_0x1fc1480;  alias, 1 drivers
v0x1e997a0_0 .net "out", 0 0, L_0x1f18550;  1 drivers
S_0x1ebc9d0 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1e732c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1e998d0_0 .net "I", 7 0, L_0x1fc10c0;  alias, 1 drivers
v0x1ebc610_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1ebc6d0_0 .net "out", 0 0, L_0x1fc0db0;  alias, 1 drivers
L_0x1fc0db0 .part/v L_0x1fc10c0, v0x1eecc80_0, 1;
S_0x1eb8340 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1e732c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc0c20 .functor NAND 1, L_0x1fc13e0, L_0x1fc1480, C4<1>, C4<1>;
v0x1ebc2b0_0 .net "A", 0 0, L_0x1fc13e0;  alias, 1 drivers
v0x1eb7f90_0 .net "B", 0 0, L_0x1fc1480;  alias, 1 drivers
v0x1eb8050_0 .net "out", 0 0, L_0x1fc0c20;  1 drivers
S_0x1eb7b70 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1e732c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc0c90 .functor NOR 1, L_0x1fc13e0, L_0x1fc1480, C4<0>, C4<0>;
v0x1e99470_0 .net "A", 0 0, L_0x1fc13e0;  alias, 1 drivers
v0x1eb3cb0_0 .net "B", 0 0, L_0x1fc1480;  alias, 1 drivers
v0x1eb3dc0_0 .net "out", 0 0, L_0x1fc0c90;  1 drivers
S_0x1eb38d0 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1e732c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc0d20 .functor OR 1, L_0x1fc13e0, L_0x1fc1480, C4<0>, C4<0>;
v0x1eb3560_0 .net "A", 0 0, L_0x1fc13e0;  alias, 1 drivers
v0x1e98ff0_0 .net "B", 0 0, L_0x1fc1480;  alias, 1 drivers
v0x1f18d40_0 .net "out", 0 0, L_0x1fc0d20;  1 drivers
S_0x1f18940 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1e732c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb6e40 .functor XOR 1, L_0x1fc1480, L_0x1fc0120, C4<0>, C4<0>;
v0x1f18e40_0 .net "A", 0 0, L_0x1fc1480;  alias, 1 drivers
v0x1f185e0_0 .net "B", 0 0, L_0x1fc0120;  1 drivers
v0x1f146b0_0 .net "out", 0 0, L_0x1fb6e40;  alias, 1 drivers
S_0x1f142b0 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1e732c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc0aa0 .functor XOR 1, L_0x1fc13e0, L_0x1fc1480, C4<0>, C4<0>;
v0x1f14790_0 .net "A", 0 0, L_0x1fc13e0;  alias, 1 drivers
v0x1f13ec0_0 .net "B", 0 0, L_0x1fc1480;  alias, 1 drivers
v0x1f13f80_0 .net "out", 0 0, L_0x1fc0aa0;  1 drivers
S_0x1ef56e0 .scope module, "alu15" "ALU_1bit" 8 133, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fc2140 .functor BUFZ 1, L_0x1fc18a0, C4<0>, C4<0>, C4<0>;
L_0x1fc21f0 .functor BUFZ 1, L_0x1fc18a0, C4<0>, C4<0>, C4<0>;
v0x1efa7d0_0 .net "A", 0 0, L_0x1fc2630;  1 drivers
v0x1efa870_0 .net "B", 0 0, L_0x1fc1520;  1 drivers
v0x1ef6130_0 .net "I", 7 0, L_0x1fc2310;  1 drivers
v0x1ef6230_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f1f860_0 .net *"_s15", 0 0, L_0x1fc2140;  1 drivers
v0x1ea0270_0 .net *"_s19", 0 0, L_0x1fc21f0;  1 drivers
L_0x7f1240a50600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ef1a80_0 .net/2s *"_s23", 0 0, L_0x7f1240a50600;  1 drivers
v0x1ef1b60_0 .net "addORsub", 0 0, L_0x1fc18a0;  1 drivers
v0x1e9e490_0 .net "carryin", 0 0, L_0x1fc15c0;  1 drivers
v0x1e9e5c0_0 .net "carryout", 0 0, L_0x1ed2070;  1 drivers
v0x1ee0260_0 .net "modB", 0 0, L_0x1fc1690;  1 drivers
v0x1ee0300_0 .net "out", 0 0, L_0x1fc1fe0;  1 drivers
L_0x1fc1700 .part v0x1eecc80_0, 0, 1;
LS_0x1fc2310_0_0 .concat8 [ 1 1 1 1], L_0x1fc2140, L_0x1fc21f0, L_0x1fc1cd0, L_0x7f1240a50600;
LS_0x1fc2310_0_4 .concat8 [ 1 1 1 1], L_0x1eb4300, L_0x1fc1e50, L_0x1fc1ec0, L_0x1fc1f50;
L_0x1fc2310 .concat8 [ 4 4 0 0], LS_0x1fc2310_0_0, LS_0x1fc2310_0_4;
S_0x1ef52f0 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1ef56e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc17a0 .functor XOR 1, L_0x1fc2630, L_0x1fc1690, C4<0>, C4<0>;
L_0x1fc18a0 .functor XOR 1, L_0x1fc17a0, L_0x1fc15c0, C4<0>, C4<0>;
L_0x1fc19d0 .functor AND 1, L_0x1fc17a0, L_0x1fc15c0, C4<1>, C4<1>;
L_0x1fc1a60 .functor AND 1, L_0x1fc2630, L_0x1fc1690, C4<1>, C4<1>;
L_0x1ed2070 .functor OR 1, L_0x1fc19d0, L_0x1fc1a60, C4<0>, C4<0>;
v0x1ef1420_0 .net "A", 0 0, L_0x1fc2630;  alias, 1 drivers
v0x1ef1500_0 .net "B", 0 0, L_0x1fc1690;  alias, 1 drivers
v0x1ef1020_0 .net "carryin", 0 0, L_0x1fc15c0;  alias, 1 drivers
v0x1ef10c0_0 .net "carryout", 0 0, L_0x1ed2070;  alias, 1 drivers
v0x1e9de40_0 .net "out1", 0 0, L_0x1fc17a0;  1 drivers
v0x1e9df00_0 .net "out2", 0 0, L_0x1fc19d0;  1 drivers
v0x1e9da40_0 .net "out3", 0 0, L_0x1fc1a60;  1 drivers
v0x1e9db00_0 .net "sum", 0 0, L_0x1fc18a0;  alias, 1 drivers
S_0x1edfc10 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1ef56e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1eb4300 .functor AND 1, L_0x1fc2630, L_0x1fc1520, C4<1>, C4<1>;
v0x1edf810_0 .net "A", 0 0, L_0x1fc2630;  alias, 1 drivers
v0x1edf8d0_0 .net "B", 0 0, L_0x1fc1520;  alias, 1 drivers
v0x1edf420_0 .net "out", 0 0, L_0x1eb4300;  1 drivers
S_0x1edb580 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1ef56e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1edb180_0 .net "I", 7 0, L_0x1fc2310;  alias, 1 drivers
v0x1edb260_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1edad90_0 .net "out", 0 0, L_0x1fc1fe0;  alias, 1 drivers
L_0x1fc1fe0 .part/v L_0x1fc2310, v0x1eecc80_0, 1;
S_0x1e9d650 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1ef56e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc1e50 .functor NAND 1, L_0x1fc2630, L_0x1fc1520, C4<1>, C4<1>;
v0x1edaeb0_0 .net "A", 0 0, L_0x1fc2630;  alias, 1 drivers
v0x1ed6ef0_0 .net "B", 0 0, L_0x1fc1520;  alias, 1 drivers
v0x1ed6f90_0 .net "out", 0 0, L_0x1fc1e50;  1 drivers
S_0x1ed6af0 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1ef56e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc1ec0 .functor NOR 1, L_0x1fc2630, L_0x1fc1520, C4<0>, C4<0>;
v0x1ed6700_0 .net "A", 0 0, L_0x1fc2630;  alias, 1 drivers
v0x1ed67a0_0 .net "B", 0 0, L_0x1fc1520;  alias, 1 drivers
v0x1ed2860_0 .net "out", 0 0, L_0x1fc1ec0;  1 drivers
S_0x1ed2460 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1ef56e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc1f50 .functor OR 1, L_0x1fc2630, L_0x1fc1520, C4<0>, C4<0>;
v0x1ed2940_0 .net "A", 0 0, L_0x1fc2630;  alias, 1 drivers
v0x1ed2100_0 .net "B", 0 0, L_0x1fc1520;  alias, 1 drivers
v0x1ebd020_0 .net "out", 0 0, L_0x1fc1f50;  1 drivers
S_0x1eb8990 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1ef56e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc1690 .functor XOR 1, L_0x1fc1520, L_0x1fc1700, C4<0>, C4<0>;
v0x1ebd120_0 .net "A", 0 0, L_0x1fc1520;  alias, 1 drivers
v0x1eb4390_0 .net "B", 0 0, L_0x1fc1700;  1 drivers
v0x1f19390_0 .net "out", 0 0, L_0x1fc1690;  alias, 1 drivers
S_0x1f14d00 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1ef56e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc1cd0 .functor XOR 1, L_0x1fc2630, L_0x1fc1520, C4<0>, C4<0>;
v0x1f19470_0 .net "A", 0 0, L_0x1fc2630;  alias, 1 drivers
v0x1efee60_0 .net "B", 0 0, L_0x1fc1520;  alias, 1 drivers
v0x1efef20_0 .net "out", 0 0, L_0x1fc1cd0;  1 drivers
S_0x1edbbd0 .scope module, "alu16" "ALU_1bit" 8 134, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fc33c0 .functor BUFZ 1, L_0x1fc2b20, C4<0>, C4<0>, C4<0>;
L_0x1fc3470 .functor BUFZ 1, L_0x1fc2b20, C4<0>, C4<0>, C4<0>;
v0x1d58590_0 .net "A", 0 0, L_0x1fc38b0;  1 drivers
v0x1d58630_0 .net "B", 0 0, L_0x1fc3950;  1 drivers
v0x1d586f0_0 .net "I", 7 0, L_0x1fc3590;  1 drivers
v0x1d587f0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1d58890_0 .net *"_s15", 0 0, L_0x1fc33c0;  1 drivers
v0x1d677e0_0 .net *"_s19", 0 0, L_0x1fc3470;  1 drivers
L_0x7f1240a50648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d678c0_0 .net/2s *"_s23", 0 0, L_0x7f1240a50648;  1 drivers
v0x1d679a0_0 .net "addORsub", 0 0, L_0x1fc2b20;  1 drivers
v0x1d67a40_0 .net "carryin", 0 0, L_0x1fc28e0;  1 drivers
v0x1d10c90_0 .net "carryout", 0 0, L_0x1d52fc0;  1 drivers
v0x1d10d60_0 .net "modB", 0 0, L_0x1fc26d0;  1 drivers
v0x1d10e00_0 .net "out", 0 0, L_0x1fc3260;  1 drivers
L_0x1fc2740 .part v0x1eecc80_0, 0, 1;
LS_0x1fc3590_0_0 .concat8 [ 1 1 1 1], L_0x1fc33c0, L_0x1fc3470, L_0x1fc2f50, L_0x7f1240a50648;
LS_0x1fc3590_0_4 .concat8 [ 1 1 1 1], L_0x1d55870, L_0x1fc30d0, L_0x1fc3140, L_0x1fc31d0;
L_0x1fc3590 .concat8 [ 4 4 0 0], LS_0x1fc3590_0_0, LS_0x1fc3590_0_4;
S_0x1ed2eb0 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1edbbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc27e0 .functor XOR 1, L_0x1fc38b0, L_0x1fc26d0, C4<0>, C4<0>;
L_0x1fc2b20 .functor XOR 1, L_0x1fc27e0, L_0x1fc28e0, C4<0>, C4<0>;
L_0x1fc2c50 .functor AND 1, L_0x1fc27e0, L_0x1fc28e0, C4<1>, C4<1>;
L_0x1fc2ce0 .functor AND 1, L_0x1fc38b0, L_0x1fc26d0, C4<1>, C4<1>;
L_0x1d52fc0 .functor OR 1, L_0x1fc2c50, L_0x1fc2ce0, C4<0>, C4<0>;
v0x1ed7670_0 .net "A", 0 0, L_0x1fc38b0;  alias, 1 drivers
v0x1e99df0_0 .net "B", 0 0, L_0x1fc26d0;  alias, 1 drivers
v0x1e99e90_0 .net "carryin", 0 0, L_0x1fc28e0;  alias, 1 drivers
v0x1f106a0_0 .net "carryout", 0 0, L_0x1d52fc0;  alias, 1 drivers
v0x1f10760_0 .net "out1", 0 0, L_0x1fc27e0;  1 drivers
v0x1f1ceb0_0 .net "out2", 0 0, L_0x1fc2c50;  1 drivers
v0x1f1cf70_0 .net "out3", 0 0, L_0x1fc2ce0;  1 drivers
v0x1f1d030_0 .net "sum", 0 0, L_0x1fc2b20;  alias, 1 drivers
S_0x1f200f0 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1edbbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1d55870 .functor AND 1, L_0x1fc38b0, L_0x1fc3950, C4<1>, C4<1>;
v0x1f20330_0 .net "A", 0 0, L_0x1fc38b0;  alias, 1 drivers
v0x1d37130_0 .net "B", 0 0, L_0x1fc3950;  alias, 1 drivers
v0x1d371d0_0 .net "out", 0 0, L_0x1d55870;  1 drivers
S_0x1d37320 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1edbbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1d32b70_0 .net "I", 7 0, L_0x1fc3590;  alias, 1 drivers
v0x1d32c50_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1d32d10_0 .net "out", 0 0, L_0x1fc3260;  alias, 1 drivers
L_0x1fc3260 .part/v L_0x1fc3590, v0x1eecc80_0, 1;
S_0x1d52230 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1edbbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc30d0 .functor NAND 1, L_0x1fc38b0, L_0x1fc3950, C4<1>, C4<1>;
v0x1d52450_0 .net "A", 0 0, L_0x1fc38b0;  alias, 1 drivers
v0x1d52560_0 .net "B", 0 0, L_0x1fc3950;  alias, 1 drivers
v0x1d32e30_0 .net "out", 0 0, L_0x1fc30d0;  1 drivers
S_0x1d53d10 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1edbbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc3140 .functor NOR 1, L_0x1fc38b0, L_0x1fc3950, C4<0>, C4<0>;
v0x1d53f80_0 .net "A", 0 0, L_0x1fc38b0;  alias, 1 drivers
v0x1d54040_0 .net "B", 0 0, L_0x1fc3950;  alias, 1 drivers
v0x1d54a60_0 .net "out", 0 0, L_0x1fc3140;  1 drivers
S_0x1d54b60 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1edbbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc31d0 .functor OR 1, L_0x1fc38b0, L_0x1fc3950, C4<0>, C4<0>;
v0x1d54d80_0 .net "A", 0 0, L_0x1fc38b0;  alias, 1 drivers
v0x1d53050_0 .net "B", 0 0, L_0x1fc3950;  alias, 1 drivers
v0x1d53110_0 .net "out", 0 0, L_0x1fc31d0;  1 drivers
S_0x1d53210 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1edbbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc26d0 .functor XOR 1, L_0x1fc3950, L_0x1fc2740, C4<0>, C4<0>;
v0x1d557b0_0 .net "A", 0 0, L_0x1fc3950;  alias, 1 drivers
v0x1d55900_0 .net "B", 0 0, L_0x1fc2740;  1 drivers
v0x1d559c0_0 .net "out", 0 0, L_0x1fc26d0;  alias, 1 drivers
S_0x1d56540 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1edbbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc2f50 .functor XOR 1, L_0x1fc38b0, L_0x1fc3950, C4<0>, C4<0>;
v0x1d56760_0 .net "A", 0 0, L_0x1fc38b0;  alias, 1 drivers
v0x1d56820_0 .net "B", 0 0, L_0x1fc3950;  alias, 1 drivers
v0x1d55ad0_0 .net "out", 0 0, L_0x1fc2f50;  1 drivers
S_0x1d10f20 .scope module, "alu17" "ALU_1bit" 8 135, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fc4700 .functor BUFZ 1, L_0x1fc3ea0, C4<0>, C4<0>, C4<0>;
L_0x1fc47b0 .functor BUFZ 1, L_0x1fc3ea0, C4<0>, C4<0>, C4<0>;
v0x1d288e0_0 .net "A", 0 0, L_0x1fc4bf0;  1 drivers
v0x1d28980_0 .net "B", 0 0, L_0x1fc39f0;  1 drivers
v0x1d28a40_0 .net "I", 7 0, L_0x1fc48d0;  1 drivers
v0x1d28b40_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1d28be0_0 .net *"_s15", 0 0, L_0x1fc4700;  1 drivers
v0x1d29db0_0 .net *"_s19", 0 0, L_0x1fc47b0;  1 drivers
L_0x7f1240a50690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d29e90_0 .net/2s *"_s23", 0 0, L_0x7f1240a50690;  1 drivers
v0x1d29f70_0 .net "addORsub", 0 0, L_0x1fc3ea0;  1 drivers
v0x1d2a010_0 .net "carryin", 0 0, L_0x1fc3a90;  1 drivers
v0x1d2b5d0_0 .net "carryout", 0 0, L_0x1d5aae0;  1 drivers
v0x1d2b6a0_0 .net "modB", 0 0, L_0x1fba630;  1 drivers
v0x1d2b740_0 .net "out", 0 0, L_0x1fc45a0;  1 drivers
L_0x1fba6a0 .part v0x1eecc80_0, 0, 1;
LS_0x1fc48d0_0_0 .concat8 [ 1 1 1 1], L_0x1fc4700, L_0x1fc47b0, L_0x1fc4290, L_0x7f1240a50690;
LS_0x1fc48d0_0_4 .concat8 [ 1 1 1 1], L_0x1cbfdb0, L_0x1fc4410, L_0x1fc4480, L_0x1fc4510;
L_0x1fc48d0 .concat8 [ 4 4 0 0], LS_0x1fc48d0_0_0, LS_0x1fc48d0_0_4;
S_0x1cf9f50 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1d10f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc3da0 .functor XOR 1, L_0x1fc4bf0, L_0x1fba630, C4<0>, C4<0>;
L_0x1fc3ea0 .functor XOR 1, L_0x1fc3da0, L_0x1fc3a90, C4<0>, C4<0>;
L_0x1fc3fb0 .functor AND 1, L_0x1fc3da0, L_0x1fc3a90, C4<1>, C4<1>;
L_0x1fc4020 .functor AND 1, L_0x1fc4bf0, L_0x1fba630, C4<1>, C4<1>;
L_0x1d5aae0 .functor OR 1, L_0x1fc3fb0, L_0x1fc4020, C4<0>, C4<0>;
v0x1cfa170_0 .net "A", 0 0, L_0x1fc4bf0;  alias, 1 drivers
v0x1d0d650_0 .net "B", 0 0, L_0x1fba630;  alias, 1 drivers
v0x1d0d710_0 .net "carryin", 0 0, L_0x1fc3a90;  alias, 1 drivers
v0x1d0d7e0_0 .net "carryout", 0 0, L_0x1d5aae0;  alias, 1 drivers
v0x1d0d8a0_0 .net "out1", 0 0, L_0x1fc3da0;  1 drivers
v0x1d0d9b0_0 .net "out2", 0 0, L_0x1fc3fb0;  1 drivers
v0x1d51100_0 .net "out3", 0 0, L_0x1fc4020;  1 drivers
v0x1d511c0_0 .net "sum", 0 0, L_0x1fc3ea0;  alias, 1 drivers
S_0x1d51320 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1d10f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1cbfdb0 .functor AND 1, L_0x1fc4bf0, L_0x1fc39f0, C4<1>, C4<1>;
v0x1d2cf50_0 .net "A", 0 0, L_0x1fc4bf0;  alias, 1 drivers
v0x1d2cff0_0 .net "B", 0 0, L_0x1fc39f0;  alias, 1 drivers
v0x1d2d090_0 .net "out", 0 0, L_0x1cbfdb0;  1 drivers
S_0x1d2d1e0 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1d10f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1d11e30_0 .net "I", 7 0, L_0x1fc48d0;  alias, 1 drivers
v0x1d11f30_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1d11ff0_0 .net "out", 0 0, L_0x1fc45a0;  alias, 1 drivers
L_0x1fc45a0 .part/v L_0x1fc48d0, v0x1eecc80_0, 1;
S_0x1d12f80 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1d10f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc4410 .functor NAND 1, L_0x1fc4bf0, L_0x1fc39f0, C4<1>, C4<1>;
v0x1d131a0_0 .net "A", 0 0, L_0x1fc4bf0;  alias, 1 drivers
v0x1d132b0_0 .net "B", 0 0, L_0x1fc39f0;  alias, 1 drivers
v0x1d12110_0 .net "out", 0 0, L_0x1fc4410;  1 drivers
S_0x1d30880 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1d10f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc4480 .functor NOR 1, L_0x1fc4bf0, L_0x1fc39f0, C4<0>, C4<0>;
v0x1d30af0_0 .net "A", 0 0, L_0x1fc4bf0;  alias, 1 drivers
v0x1d30bb0_0 .net "B", 0 0, L_0x1fc39f0;  alias, 1 drivers
v0x1d2e750_0 .net "out", 0 0, L_0x1fc4480;  1 drivers
S_0x1d2e850 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1d10f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc4510 .functor OR 1, L_0x1fc4bf0, L_0x1fc39f0, C4<0>, C4<0>;
v0x1d2ea70_0 .net "A", 0 0, L_0x1fc4bf0;  alias, 1 drivers
v0x1d5ab70_0 .net "B", 0 0, L_0x1fc39f0;  alias, 1 drivers
v0x1d5ac30_0 .net "out", 0 0, L_0x1fc4510;  1 drivers
S_0x1d5ad30 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1d10f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fba630 .functor XOR 1, L_0x1fc39f0, L_0x1fba6a0, C4<0>, C4<0>;
v0x1cbfcf0_0 .net "A", 0 0, L_0x1fc39f0;  alias, 1 drivers
v0x1cbfe40_0 .net "B", 0 0, L_0x1fba6a0;  1 drivers
v0x1cbff00_0 .net "out", 0 0, L_0x1fba630;  alias, 1 drivers
S_0x1d1ee00 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1d10f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc4290 .functor XOR 1, L_0x1fc4bf0, L_0x1fc39f0, C4<0>, C4<0>;
v0x1d1f020_0 .net "A", 0 0, L_0x1fc4bf0;  alias, 1 drivers
v0x1d1f0e0_0 .net "B", 0 0, L_0x1fc39f0;  alias, 1 drivers
v0x1cbffe0_0 .net "out", 0 0, L_0x1fc4290;  1 drivers
S_0x1d2b820 .scope module, "alu18" "ALU_1bit" 8 136, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fc5960 .functor BUFZ 1, L_0x1fc5120, C4<0>, C4<0>, C4<0>;
L_0x1fc59f0 .functor BUFZ 1, L_0x1fc5120, C4<0>, C4<0>, C4<0>;
v0x1f37eb0_0 .net "A", 0 0, L_0x1fc5e30;  1 drivers
v0x1f37f50_0 .net "B", 0 0, L_0x1fc5ed0;  1 drivers
v0x1f38010_0 .net "I", 7 0, L_0x1fc5b10;  1 drivers
v0x1f38110_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f381b0_0 .net *"_s15", 0 0, L_0x1fc5960;  1 drivers
v0x1f382c0_0 .net *"_s19", 0 0, L_0x1fc59f0;  1 drivers
L_0x7f1240a506d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f383a0_0 .net/2s *"_s23", 0 0, L_0x7f1240a506d8;  1 drivers
v0x1f38480_0 .net "addORsub", 0 0, L_0x1fc5120;  1 drivers
v0x1f38520_0 .net "carryin", 0 0, L_0x1fc4ed0;  1 drivers
v0x1f38680_0 .net "carryout", 0 0, L_0x1f372c0;  1 drivers
v0x1f38750_0 .net "modB", 0 0, L_0x1fc4c90;  1 drivers
v0x1f387f0_0 .net "out", 0 0, L_0x1fc5800;  1 drivers
L_0x1fc4d00 .part v0x1eecc80_0, 0, 1;
LS_0x1fc5b10_0_0 .concat8 [ 1 1 1 1], L_0x1fc5960, L_0x1fc59f0, L_0x1fc5510, L_0x7f1240a506d8;
LS_0x1fc5b10_0_4 .concat8 [ 1 1 1 1], L_0x1f377a0, L_0x1fc5690, L_0x1fc5700, L_0x1fc5770;
L_0x1fc5b10 .concat8 [ 4 4 0 0], LS_0x1fc5b10_0_0, LS_0x1fc5b10_0_4;
S_0x1d5da20 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1d2b820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc4da0 .functor XOR 1, L_0x1fc5e30, L_0x1fc4c90, C4<0>, C4<0>;
L_0x1fc5120 .functor XOR 1, L_0x1fc4da0, L_0x1fc4ed0, C4<0>, C4<0>;
L_0x1fc5230 .functor AND 1, L_0x1fc4da0, L_0x1fc4ed0, C4<1>, C4<1>;
L_0x1fc52a0 .functor AND 1, L_0x1fc5e30, L_0x1fc4c90, C4<1>, C4<1>;
L_0x1f372c0 .functor OR 1, L_0x1fc5230, L_0x1fc52a0, C4<0>, C4<0>;
v0x1d5dc40_0 .net "A", 0 0, L_0x1fc5e30;  alias, 1 drivers
v0x1d3ae90_0 .net "B", 0 0, L_0x1fc4c90;  alias, 1 drivers
v0x1d3af50_0 .net "carryin", 0 0, L_0x1fc4ed0;  alias, 1 drivers
v0x1d3b020_0 .net "carryout", 0 0, L_0x1f372c0;  alias, 1 drivers
v0x1d3b0e0_0 .net "out1", 0 0, L_0x1fc4da0;  1 drivers
v0x1d3b1f0_0 .net "out2", 0 0, L_0x1fc5230;  1 drivers
v0x1f35b30_0 .net "out3", 0 0, L_0x1fc52a0;  1 drivers
v0x1f35bd0_0 .net "sum", 0 0, L_0x1fc5120;  alias, 1 drivers
S_0x1f35c70 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1d2b820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f377a0 .functor AND 1, L_0x1fc5e30, L_0x1fc5ed0, C4<1>, C4<1>;
v0x1f35df0_0 .net "A", 0 0, L_0x1fc5e30;  alias, 1 drivers
v0x1f35e90_0 .net "B", 0 0, L_0x1fc5ed0;  alias, 1 drivers
v0x1f35f50_0 .net "out", 0 0, L_0x1f377a0;  1 drivers
S_0x1f36070 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1d2b820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f362c0_0 .net "I", 7 0, L_0x1fc5b10;  alias, 1 drivers
v0x1f363c0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f36480_0 .net "out", 0 0, L_0x1fc5800;  alias, 1 drivers
L_0x1fc5800 .part/v L_0x1fc5b10, v0x1eecc80_0, 1;
S_0x1f365a0 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1d2b820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc5690 .functor NAND 1, L_0x1fc5e30, L_0x1fc5ed0, C4<1>, C4<1>;
v0x1f367c0_0 .net "A", 0 0, L_0x1fc5e30;  alias, 1 drivers
v0x1f368d0_0 .net "B", 0 0, L_0x1fc5ed0;  alias, 1 drivers
v0x1f36990_0 .net "out", 0 0, L_0x1fc5690;  1 drivers
S_0x1f36aa0 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1d2b820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc5700 .functor NOR 1, L_0x1fc5e30, L_0x1fc5ed0, C4<0>, C4<0>;
v0x1f36d10_0 .net "A", 0 0, L_0x1fc5e30;  alias, 1 drivers
v0x1f36dd0_0 .net "B", 0 0, L_0x1fc5ed0;  alias, 1 drivers
v0x1f36ee0_0 .net "out", 0 0, L_0x1fc5700;  1 drivers
S_0x1f36fe0 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1d2b820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc5770 .functor OR 1, L_0x1fc5e30, L_0x1fc5ed0, C4<0>, C4<0>;
v0x1f37200_0 .net "A", 0 0, L_0x1fc5e30;  alias, 1 drivers
v0x1f37350_0 .net "B", 0 0, L_0x1fc5ed0;  alias, 1 drivers
v0x1f37410_0 .net "out", 0 0, L_0x1fc5770;  1 drivers
S_0x1f37510 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1d2b820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc4c90 .functor XOR 1, L_0x1fc5ed0, L_0x1fc4d00, C4<0>, C4<0>;
v0x1f376e0_0 .net "A", 0 0, L_0x1fc5ed0;  alias, 1 drivers
v0x1f37830_0 .net "B", 0 0, L_0x1fc4d00;  1 drivers
v0x1f378f0_0 .net "out", 0 0, L_0x1fc4c90;  alias, 1 drivers
S_0x1f37a30 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1d2b820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc5510 .functor XOR 1, L_0x1fc5e30, L_0x1fc5ed0, C4<0>, C4<0>;
v0x1f37c00_0 .net "A", 0 0, L_0x1fc5e30;  alias, 1 drivers
v0x1f37cc0_0 .net "B", 0 0, L_0x1fc5ed0;  alias, 1 drivers
v0x1f37d80_0 .net "out", 0 0, L_0x1fc5510;  1 drivers
S_0x1f38910 .scope module, "alu19" "ALU_1bit" 8 137, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fc6b80 .functor BUFZ 1, L_0x1fc62e0, C4<0>, C4<0>, C4<0>;
L_0x1fc6c10 .functor BUFZ 1, L_0x1fc62e0, C4<0>, C4<0>, C4<0>;
v0x1f3b880_0 .net "A", 0 0, L_0x1fc7050;  1 drivers
v0x1f3b920_0 .net "B", 0 0, L_0x1fc5f70;  1 drivers
v0x1f3b9e0_0 .net "I", 7 0, L_0x1fc6d30;  1 drivers
v0x1f3bae0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f3bb80_0 .net *"_s15", 0 0, L_0x1fc6b80;  1 drivers
v0x1f3bc90_0 .net *"_s19", 0 0, L_0x1fc6c10;  1 drivers
L_0x7f1240a50720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f3bd70_0 .net/2s *"_s23", 0 0, L_0x7f1240a50720;  1 drivers
v0x1f3be50_0 .net "addORsub", 0 0, L_0x1fc62e0;  1 drivers
v0x1f3bef0_0 .net "carryin", 0 0, L_0x1fc6010;  1 drivers
v0x1f3c050_0 .net "carryout", 0 0, L_0x1f3ac90;  1 drivers
v0x1f3c120_0 .net "modB", 0 0, L_0x1fc5000;  1 drivers
v0x1f3c1c0_0 .net "out", 0 0, L_0x1fc6a20;  1 drivers
L_0x1fc6140 .part v0x1eecc80_0, 0, 1;
LS_0x1fc6d30_0_0 .concat8 [ 1 1 1 1], L_0x1fc6b80, L_0x1fc6c10, L_0x1fc6710, L_0x7f1240a50720;
LS_0x1fc6d30_0_4 .concat8 [ 1 1 1 1], L_0x1f3b170, L_0x1fc6890, L_0x1fc6900, L_0x1fc6990;
L_0x1fc6d30 .concat8 [ 4 4 0 0], LS_0x1fc6d30_0_0, LS_0x1fc6d30_0_4;
S_0x1f38b80 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f38910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc61e0 .functor XOR 1, L_0x1fc7050, L_0x1fc5000, C4<0>, C4<0>;
L_0x1fc62e0 .functor XOR 1, L_0x1fc61e0, L_0x1fc6010, C4<0>, C4<0>;
L_0x1fc6410 .functor AND 1, L_0x1fc61e0, L_0x1fc6010, C4<1>, C4<1>;
L_0x1fc64a0 .functor AND 1, L_0x1fc7050, L_0x1fc5000, C4<1>, C4<1>;
L_0x1f3ac90 .functor OR 1, L_0x1fc6410, L_0x1fc64a0, C4<0>, C4<0>;
v0x1f38e20_0 .net "A", 0 0, L_0x1fc7050;  alias, 1 drivers
v0x1f38f00_0 .net "B", 0 0, L_0x1fc5000;  alias, 1 drivers
v0x1f38fc0_0 .net "carryin", 0 0, L_0x1fc6010;  alias, 1 drivers
v0x1f39090_0 .net "carryout", 0 0, L_0x1f3ac90;  alias, 1 drivers
v0x1f39150_0 .net "out1", 0 0, L_0x1fc61e0;  1 drivers
v0x1f39260_0 .net "out2", 0 0, L_0x1fc6410;  1 drivers
v0x1f39320_0 .net "out3", 0 0, L_0x1fc64a0;  1 drivers
v0x1f393e0_0 .net "sum", 0 0, L_0x1fc62e0;  alias, 1 drivers
S_0x1f39540 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f38910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f3b170 .functor AND 1, L_0x1fc7050, L_0x1fc5f70, C4<1>, C4<1>;
v0x1f39780_0 .net "A", 0 0, L_0x1fc7050;  alias, 1 drivers
v0x1f39840_0 .net "B", 0 0, L_0x1fc5f70;  alias, 1 drivers
v0x1f398e0_0 .net "out", 0 0, L_0x1f3b170;  1 drivers
S_0x1f39a30 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f38910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f39c80_0 .net "I", 7 0, L_0x1fc6d30;  alias, 1 drivers
v0x1f39d60_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f39e20_0 .net "out", 0 0, L_0x1fc6a20;  alias, 1 drivers
L_0x1fc6a20 .part/v L_0x1fc6d30, v0x1eecc80_0, 1;
S_0x1f39f70 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f38910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc6890 .functor NAND 1, L_0x1fc7050, L_0x1fc5f70, C4<1>, C4<1>;
v0x1f3a190_0 .net "A", 0 0, L_0x1fc7050;  alias, 1 drivers
v0x1f3a2a0_0 .net "B", 0 0, L_0x1fc5f70;  alias, 1 drivers
v0x1f3a360_0 .net "out", 0 0, L_0x1fc6890;  1 drivers
S_0x1f3a470 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f38910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc6900 .functor NOR 1, L_0x1fc7050, L_0x1fc5f70, C4<0>, C4<0>;
v0x1f3a6e0_0 .net "A", 0 0, L_0x1fc7050;  alias, 1 drivers
v0x1f3a7a0_0 .net "B", 0 0, L_0x1fc5f70;  alias, 1 drivers
v0x1f3a8b0_0 .net "out", 0 0, L_0x1fc6900;  1 drivers
S_0x1f3a9b0 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f38910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc6990 .functor OR 1, L_0x1fc7050, L_0x1fc5f70, C4<0>, C4<0>;
v0x1f3abd0_0 .net "A", 0 0, L_0x1fc7050;  alias, 1 drivers
v0x1f3ad20_0 .net "B", 0 0, L_0x1fc5f70;  alias, 1 drivers
v0x1f3ade0_0 .net "out", 0 0, L_0x1fc6990;  1 drivers
S_0x1f3aee0 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f38910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc5000 .functor XOR 1, L_0x1fc5f70, L_0x1fc6140, C4<0>, C4<0>;
v0x1f3b0b0_0 .net "A", 0 0, L_0x1fc5f70;  alias, 1 drivers
v0x1f3b200_0 .net "B", 0 0, L_0x1fc6140;  1 drivers
v0x1f3b2c0_0 .net "out", 0 0, L_0x1fc5000;  alias, 1 drivers
S_0x1f3b400 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f38910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc6710 .functor XOR 1, L_0x1fc7050, L_0x1fc5f70, C4<0>, C4<0>;
v0x1f3b5d0_0 .net "A", 0 0, L_0x1fc7050;  alias, 1 drivers
v0x1f3b690_0 .net "B", 0 0, L_0x1fc5f70;  alias, 1 drivers
v0x1f3b750_0 .net "out", 0 0, L_0x1fc6710;  1 drivers
S_0x1f3c2e0 .scope module, "alu2" "ALU_1bit" 8 120, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fb3180 .functor BUFZ 1, L_0x1fb2950, C4<0>, C4<0>, C4<0>;
L_0x1fb3210 .functor BUFZ 1, L_0x1fb2950, C4<0>, C4<0>, C4<0>;
v0x1f3f250_0 .net "A", 0 0, L_0x1fb36e0;  1 drivers
v0x1f3f2f0_0 .net "B", 0 0, L_0x1fb3890;  1 drivers
v0x1f3f3b0_0 .net "I", 7 0, L_0x1fb3330;  1 drivers
v0x1f3f4b0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f3f550_0 .net *"_s15", 0 0, L_0x1fb3180;  1 drivers
v0x1f3f660_0 .net *"_s19", 0 0, L_0x1fb3210;  1 drivers
L_0x7f1240a50258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f3f740_0 .net/2s *"_s23", 0 0, L_0x7f1240a50258;  1 drivers
v0x1f3f820_0 .net "addORsub", 0 0, L_0x1fb2950;  1 drivers
v0x1f3f8c0_0 .net "carryin", 0 0, L_0x1fb3930;  1 drivers
v0x1f3fa20_0 .net "carryout", 0 0, L_0x1f3e660;  1 drivers
v0x1f3faf0_0 .net "modB", 0 0, L_0x1fb2740;  1 drivers
v0x1f3fb90_0 .net "out", 0 0, L_0x1fb3020;  1 drivers
L_0x1fb27b0 .part v0x1eecc80_0, 0, 1;
LS_0x1fb3330_0_0 .concat8 [ 1 1 1 1], L_0x1fb3180, L_0x1fb3210, L_0x1fb2d10, L_0x7f1240a50258;
LS_0x1fb3330_0_4 .concat8 [ 1 1 1 1], L_0x1f3eb40, L_0x1fb2e90, L_0x1fb2f00, L_0x1fb2f90;
L_0x1fb3330 .concat8 [ 4 4 0 0], LS_0x1fb3330_0_0, LS_0x1fb3330_0_4;
S_0x1f3c550 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f3c2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fb2850 .functor XOR 1, L_0x1fb36e0, L_0x1fb2740, C4<0>, C4<0>;
L_0x1fb2950 .functor XOR 1, L_0x1fb2850, L_0x1fb3930, C4<0>, C4<0>;
L_0x1fb2a10 .functor AND 1, L_0x1fb2850, L_0x1fb3930, C4<1>, C4<1>;
L_0x1fb2aa0 .functor AND 1, L_0x1fb36e0, L_0x1fb2740, C4<1>, C4<1>;
L_0x1f3e660 .functor OR 1, L_0x1fb2a10, L_0x1fb2aa0, C4<0>, C4<0>;
v0x1f3c7f0_0 .net "A", 0 0, L_0x1fb36e0;  alias, 1 drivers
v0x1f3c8d0_0 .net "B", 0 0, L_0x1fb2740;  alias, 1 drivers
v0x1f3c990_0 .net "carryin", 0 0, L_0x1fb3930;  alias, 1 drivers
v0x1f3ca60_0 .net "carryout", 0 0, L_0x1f3e660;  alias, 1 drivers
v0x1f3cb20_0 .net "out1", 0 0, L_0x1fb2850;  1 drivers
v0x1f3cc30_0 .net "out2", 0 0, L_0x1fb2a10;  1 drivers
v0x1f3ccf0_0 .net "out3", 0 0, L_0x1fb2aa0;  1 drivers
v0x1f3cdb0_0 .net "sum", 0 0, L_0x1fb2950;  alias, 1 drivers
S_0x1f3cf10 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f3c2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f3eb40 .functor AND 1, L_0x1fb36e0, L_0x1fb3890, C4<1>, C4<1>;
v0x1f3d150_0 .net "A", 0 0, L_0x1fb36e0;  alias, 1 drivers
v0x1f3d210_0 .net "B", 0 0, L_0x1fb3890;  alias, 1 drivers
v0x1f3d2b0_0 .net "out", 0 0, L_0x1f3eb40;  1 drivers
S_0x1f3d400 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f3c2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f3d650_0 .net "I", 7 0, L_0x1fb3330;  alias, 1 drivers
v0x1f3d730_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f3d7f0_0 .net "out", 0 0, L_0x1fb3020;  alias, 1 drivers
L_0x1fb3020 .part/v L_0x1fb3330, v0x1eecc80_0, 1;
S_0x1f3d940 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f3c2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb2e90 .functor NAND 1, L_0x1fb36e0, L_0x1fb3890, C4<1>, C4<1>;
v0x1f3db60_0 .net "A", 0 0, L_0x1fb36e0;  alias, 1 drivers
v0x1f3dc70_0 .net "B", 0 0, L_0x1fb3890;  alias, 1 drivers
v0x1f3dd30_0 .net "out", 0 0, L_0x1fb2e90;  1 drivers
S_0x1f3de40 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f3c2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb2f00 .functor NOR 1, L_0x1fb36e0, L_0x1fb3890, C4<0>, C4<0>;
v0x1f3e0b0_0 .net "A", 0 0, L_0x1fb36e0;  alias, 1 drivers
v0x1f3e170_0 .net "B", 0 0, L_0x1fb3890;  alias, 1 drivers
v0x1f3e280_0 .net "out", 0 0, L_0x1fb2f00;  1 drivers
S_0x1f3e380 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f3c2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb2f90 .functor OR 1, L_0x1fb36e0, L_0x1fb3890, C4<0>, C4<0>;
v0x1f3e5a0_0 .net "A", 0 0, L_0x1fb36e0;  alias, 1 drivers
v0x1f3e6f0_0 .net "B", 0 0, L_0x1fb3890;  alias, 1 drivers
v0x1f3e7b0_0 .net "out", 0 0, L_0x1fb2f90;  1 drivers
S_0x1f3e8b0 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f3c2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb2740 .functor XOR 1, L_0x1fb3890, L_0x1fb27b0, C4<0>, C4<0>;
v0x1f3ea80_0 .net "A", 0 0, L_0x1fb3890;  alias, 1 drivers
v0x1f3ebd0_0 .net "B", 0 0, L_0x1fb27b0;  1 drivers
v0x1f3ec90_0 .net "out", 0 0, L_0x1fb2740;  alias, 1 drivers
S_0x1f3edd0 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f3c2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb2d10 .functor XOR 1, L_0x1fb36e0, L_0x1fb3890, C4<0>, C4<0>;
v0x1f3efa0_0 .net "A", 0 0, L_0x1fb36e0;  alias, 1 drivers
v0x1f3f060_0 .net "B", 0 0, L_0x1fb3890;  alias, 1 drivers
v0x1f3f120_0 .net "out", 0 0, L_0x1fb2d10;  1 drivers
S_0x1f3fcb0 .scope module, "alu20" "ALU_1bit" 8 138, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fc7db0 .functor BUFZ 1, L_0x1fc7510, C4<0>, C4<0>, C4<0>;
L_0x1fc7e40 .functor BUFZ 1, L_0x1fc7510, C4<0>, C4<0>, C4<0>;
v0x1f42c20_0 .net "A", 0 0, L_0x1fc8280;  1 drivers
v0x1f42cc0_0 .net "B", 0 0, L_0x1fc8320;  1 drivers
v0x1f42d80_0 .net "I", 7 0, L_0x1fc7f60;  1 drivers
v0x1f42e80_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f42f20_0 .net *"_s15", 0 0, L_0x1fc7db0;  1 drivers
v0x1f43030_0 .net *"_s19", 0 0, L_0x1fc7e40;  1 drivers
L_0x7f1240a50768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f43110_0 .net/2s *"_s23", 0 0, L_0x7f1240a50768;  1 drivers
v0x1f431f0_0 .net "addORsub", 0 0, L_0x1fc7510;  1 drivers
v0x1f43290_0 .net "carryin", 0 0, L_0x1fc70f0;  1 drivers
v0x1f433f0_0 .net "carryout", 0 0, L_0x1f42030;  1 drivers
v0x1f434c0_0 .net "modB", 0 0, L_0x1fc72e0;  1 drivers
v0x1f43560_0 .net "out", 0 0, L_0x1fc7c50;  1 drivers
L_0x1fc7350 .part v0x1eecc80_0, 0, 1;
LS_0x1fc7f60_0_0 .concat8 [ 1 1 1 1], L_0x1fc7db0, L_0x1fc7e40, L_0x1fc7940, L_0x7f1240a50768;
LS_0x1fc7f60_0_4 .concat8 [ 1 1 1 1], L_0x1f42510, L_0x1fc7ac0, L_0x1fc7b30, L_0x1fc7bc0;
L_0x1fc7f60 .concat8 [ 4 4 0 0], LS_0x1fc7f60_0_0, LS_0x1fc7f60_0_4;
S_0x1f3ff20 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f3fcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc73f0 .functor XOR 1, L_0x1fc8280, L_0x1fc72e0, C4<0>, C4<0>;
L_0x1fc7510 .functor XOR 1, L_0x1fc73f0, L_0x1fc70f0, C4<0>, C4<0>;
L_0x1fc7640 .functor AND 1, L_0x1fc73f0, L_0x1fc70f0, C4<1>, C4<1>;
L_0x1fc76d0 .functor AND 1, L_0x1fc8280, L_0x1fc72e0, C4<1>, C4<1>;
L_0x1f42030 .functor OR 1, L_0x1fc7640, L_0x1fc76d0, C4<0>, C4<0>;
v0x1f401c0_0 .net "A", 0 0, L_0x1fc8280;  alias, 1 drivers
v0x1f402a0_0 .net "B", 0 0, L_0x1fc72e0;  alias, 1 drivers
v0x1f40360_0 .net "carryin", 0 0, L_0x1fc70f0;  alias, 1 drivers
v0x1f40430_0 .net "carryout", 0 0, L_0x1f42030;  alias, 1 drivers
v0x1f404f0_0 .net "out1", 0 0, L_0x1fc73f0;  1 drivers
v0x1f40600_0 .net "out2", 0 0, L_0x1fc7640;  1 drivers
v0x1f406c0_0 .net "out3", 0 0, L_0x1fc76d0;  1 drivers
v0x1f40780_0 .net "sum", 0 0, L_0x1fc7510;  alias, 1 drivers
S_0x1f408e0 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f3fcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f42510 .functor AND 1, L_0x1fc8280, L_0x1fc8320, C4<1>, C4<1>;
v0x1f40b20_0 .net "A", 0 0, L_0x1fc8280;  alias, 1 drivers
v0x1f40be0_0 .net "B", 0 0, L_0x1fc8320;  alias, 1 drivers
v0x1f40c80_0 .net "out", 0 0, L_0x1f42510;  1 drivers
S_0x1f40dd0 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f3fcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f41020_0 .net "I", 7 0, L_0x1fc7f60;  alias, 1 drivers
v0x1f41100_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f411c0_0 .net "out", 0 0, L_0x1fc7c50;  alias, 1 drivers
L_0x1fc7c50 .part/v L_0x1fc7f60, v0x1eecc80_0, 1;
S_0x1f41310 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f3fcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc7ac0 .functor NAND 1, L_0x1fc8280, L_0x1fc8320, C4<1>, C4<1>;
v0x1f41530_0 .net "A", 0 0, L_0x1fc8280;  alias, 1 drivers
v0x1f41640_0 .net "B", 0 0, L_0x1fc8320;  alias, 1 drivers
v0x1f41700_0 .net "out", 0 0, L_0x1fc7ac0;  1 drivers
S_0x1f41810 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f3fcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc7b30 .functor NOR 1, L_0x1fc8280, L_0x1fc8320, C4<0>, C4<0>;
v0x1f41a80_0 .net "A", 0 0, L_0x1fc8280;  alias, 1 drivers
v0x1f41b40_0 .net "B", 0 0, L_0x1fc8320;  alias, 1 drivers
v0x1f41c50_0 .net "out", 0 0, L_0x1fc7b30;  1 drivers
S_0x1f41d50 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f3fcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc7bc0 .functor OR 1, L_0x1fc8280, L_0x1fc8320, C4<0>, C4<0>;
v0x1f41f70_0 .net "A", 0 0, L_0x1fc8280;  alias, 1 drivers
v0x1f420c0_0 .net "B", 0 0, L_0x1fc8320;  alias, 1 drivers
v0x1f42180_0 .net "out", 0 0, L_0x1fc7bc0;  1 drivers
S_0x1f42280 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f3fcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc72e0 .functor XOR 1, L_0x1fc8320, L_0x1fc7350, C4<0>, C4<0>;
v0x1f42450_0 .net "A", 0 0, L_0x1fc8320;  alias, 1 drivers
v0x1f425a0_0 .net "B", 0 0, L_0x1fc7350;  1 drivers
v0x1f42660_0 .net "out", 0 0, L_0x1fc72e0;  alias, 1 drivers
S_0x1f427a0 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f3fcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc7940 .functor XOR 1, L_0x1fc8280, L_0x1fc8320, C4<0>, C4<0>;
v0x1f42970_0 .net "A", 0 0, L_0x1fc8280;  alias, 1 drivers
v0x1f42a30_0 .net "B", 0 0, L_0x1fc8320;  alias, 1 drivers
v0x1f42af0_0 .net "out", 0 0, L_0x1fc7940;  1 drivers
S_0x1f43680 .scope module, "alu21" "ALU_1bit" 8 139, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fc8fe0 .functor BUFZ 1, L_0x1fc8760, C4<0>, C4<0>, C4<0>;
L_0x1fc9070 .functor BUFZ 1, L_0x1fc8760, C4<0>, C4<0>, C4<0>;
v0x1f465f0_0 .net "A", 0 0, L_0x1fc94b0;  1 drivers
v0x1f46690_0 .net "B", 0 0, L_0x1fc83c0;  1 drivers
v0x1f46750_0 .net "I", 7 0, L_0x1fc9190;  1 drivers
v0x1f46850_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f468f0_0 .net *"_s15", 0 0, L_0x1fc8fe0;  1 drivers
v0x1f46a00_0 .net *"_s19", 0 0, L_0x1fc9070;  1 drivers
L_0x7f1240a507b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f46ae0_0 .net/2s *"_s23", 0 0, L_0x7f1240a507b0;  1 drivers
v0x1f46bc0_0 .net "addORsub", 0 0, L_0x1fc8760;  1 drivers
v0x1f46c60_0 .net "carryin", 0 0, L_0x1fc8460;  1 drivers
v0x1f46dc0_0 .net "carryout", 0 0, L_0x1f45a00;  1 drivers
v0x1f46e90_0 .net "modB", 0 0, L_0x1fc7220;  1 drivers
v0x1f46f30_0 .net "out", 0 0, L_0x1fc8e80;  1 drivers
L_0x1fc85c0 .part v0x1eecc80_0, 0, 1;
LS_0x1fc9190_0_0 .concat8 [ 1 1 1 1], L_0x1fc8fe0, L_0x1fc9070, L_0x1fc8b70, L_0x7f1240a507b0;
LS_0x1fc9190_0_4 .concat8 [ 1 1 1 1], L_0x1f45ee0, L_0x1fc8cf0, L_0x1fc8d60, L_0x1fc8df0;
L_0x1fc9190 .concat8 [ 4 4 0 0], LS_0x1fc9190_0_0, LS_0x1fc9190_0_4;
S_0x1f438f0 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f43680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc8660 .functor XOR 1, L_0x1fc94b0, L_0x1fc7220, C4<0>, C4<0>;
L_0x1fc8760 .functor XOR 1, L_0x1fc8660, L_0x1fc8460, C4<0>, C4<0>;
L_0x1fc8870 .functor AND 1, L_0x1fc8660, L_0x1fc8460, C4<1>, C4<1>;
L_0x1fc8900 .functor AND 1, L_0x1fc94b0, L_0x1fc7220, C4<1>, C4<1>;
L_0x1f45a00 .functor OR 1, L_0x1fc8870, L_0x1fc8900, C4<0>, C4<0>;
v0x1f43b90_0 .net "A", 0 0, L_0x1fc94b0;  alias, 1 drivers
v0x1f43c70_0 .net "B", 0 0, L_0x1fc7220;  alias, 1 drivers
v0x1f43d30_0 .net "carryin", 0 0, L_0x1fc8460;  alias, 1 drivers
v0x1f43e00_0 .net "carryout", 0 0, L_0x1f45a00;  alias, 1 drivers
v0x1f43ec0_0 .net "out1", 0 0, L_0x1fc8660;  1 drivers
v0x1f43fd0_0 .net "out2", 0 0, L_0x1fc8870;  1 drivers
v0x1f44090_0 .net "out3", 0 0, L_0x1fc8900;  1 drivers
v0x1f44150_0 .net "sum", 0 0, L_0x1fc8760;  alias, 1 drivers
S_0x1f442b0 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f43680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f45ee0 .functor AND 1, L_0x1fc94b0, L_0x1fc83c0, C4<1>, C4<1>;
v0x1f444f0_0 .net "A", 0 0, L_0x1fc94b0;  alias, 1 drivers
v0x1f445b0_0 .net "B", 0 0, L_0x1fc83c0;  alias, 1 drivers
v0x1f44650_0 .net "out", 0 0, L_0x1f45ee0;  1 drivers
S_0x1f447a0 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f43680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f449f0_0 .net "I", 7 0, L_0x1fc9190;  alias, 1 drivers
v0x1f44ad0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f44b90_0 .net "out", 0 0, L_0x1fc8e80;  alias, 1 drivers
L_0x1fc8e80 .part/v L_0x1fc9190, v0x1eecc80_0, 1;
S_0x1f44ce0 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f43680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc8cf0 .functor NAND 1, L_0x1fc94b0, L_0x1fc83c0, C4<1>, C4<1>;
v0x1f44f00_0 .net "A", 0 0, L_0x1fc94b0;  alias, 1 drivers
v0x1f45010_0 .net "B", 0 0, L_0x1fc83c0;  alias, 1 drivers
v0x1f450d0_0 .net "out", 0 0, L_0x1fc8cf0;  1 drivers
S_0x1f451e0 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f43680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc8d60 .functor NOR 1, L_0x1fc94b0, L_0x1fc83c0, C4<0>, C4<0>;
v0x1f45450_0 .net "A", 0 0, L_0x1fc94b0;  alias, 1 drivers
v0x1f45510_0 .net "B", 0 0, L_0x1fc83c0;  alias, 1 drivers
v0x1f45620_0 .net "out", 0 0, L_0x1fc8d60;  1 drivers
S_0x1f45720 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f43680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc8df0 .functor OR 1, L_0x1fc94b0, L_0x1fc83c0, C4<0>, C4<0>;
v0x1f45940_0 .net "A", 0 0, L_0x1fc94b0;  alias, 1 drivers
v0x1f45a90_0 .net "B", 0 0, L_0x1fc83c0;  alias, 1 drivers
v0x1f45b50_0 .net "out", 0 0, L_0x1fc8df0;  1 drivers
S_0x1f45c50 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f43680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc7220 .functor XOR 1, L_0x1fc83c0, L_0x1fc85c0, C4<0>, C4<0>;
v0x1f45e20_0 .net "A", 0 0, L_0x1fc83c0;  alias, 1 drivers
v0x1f45f70_0 .net "B", 0 0, L_0x1fc85c0;  1 drivers
v0x1f46030_0 .net "out", 0 0, L_0x1fc7220;  alias, 1 drivers
S_0x1f46170 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f43680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc8b70 .functor XOR 1, L_0x1fc94b0, L_0x1fc83c0, C4<0>, C4<0>;
v0x1f46340_0 .net "A", 0 0, L_0x1fc94b0;  alias, 1 drivers
v0x1f46400_0 .net "B", 0 0, L_0x1fc83c0;  alias, 1 drivers
v0x1f464c0_0 .net "out", 0 0, L_0x1fc8b70;  1 drivers
S_0x1f47050 .scope module, "alu22" "ALU_1bit" 8 140, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fca220 .functor BUFZ 1, L_0x1fc9980, C4<0>, C4<0>, C4<0>;
L_0x1fca2b0 .functor BUFZ 1, L_0x1fc9980, C4<0>, C4<0>, C4<0>;
v0x1f49fc0_0 .net "A", 0 0, L_0x1fca6f0;  1 drivers
v0x1f4a060_0 .net "B", 0 0, L_0x1fca790;  1 drivers
v0x1f4a120_0 .net "I", 7 0, L_0x1fca3d0;  1 drivers
v0x1f4a220_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f1f650_0 .net *"_s15", 0 0, L_0x1fca220;  1 drivers
v0x1f1f760_0 .net *"_s19", 0 0, L_0x1fca2b0;  1 drivers
L_0x7f1240a507f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f4a6d0_0 .net/2s *"_s23", 0 0, L_0x7f1240a507f8;  1 drivers
v0x1f4a770_0 .net "addORsub", 0 0, L_0x1fc9980;  1 drivers
v0x1f4a810_0 .net "carryin", 0 0, L_0x1fc9550;  1 drivers
v0x1f4a940_0 .net "carryout", 0 0, L_0x1f493d0;  1 drivers
v0x1f4a9e0_0 .net "modB", 0 0, L_0x1fc9770;  1 drivers
v0x1f4aa80_0 .net "out", 0 0, L_0x1fca0c0;  1 drivers
L_0x1fc97e0 .part v0x1eecc80_0, 0, 1;
LS_0x1fca3d0_0_0 .concat8 [ 1 1 1 1], L_0x1fca220, L_0x1fca2b0, L_0x1fc9db0, L_0x7f1240a507f8;
LS_0x1fca3d0_0_4 .concat8 [ 1 1 1 1], L_0x1f498b0, L_0x1fc9f30, L_0x1fc9fa0, L_0x1fca030;
L_0x1fca3d0 .concat8 [ 4 4 0 0], LS_0x1fca3d0_0_0, LS_0x1fca3d0_0_4;
S_0x1f472c0 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f47050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc9880 .functor XOR 1, L_0x1fca6f0, L_0x1fc9770, C4<0>, C4<0>;
L_0x1fc9980 .functor XOR 1, L_0x1fc9880, L_0x1fc9550, C4<0>, C4<0>;
L_0x1fc9ab0 .functor AND 1, L_0x1fc9880, L_0x1fc9550, C4<1>, C4<1>;
L_0x1fc9b40 .functor AND 1, L_0x1fca6f0, L_0x1fc9770, C4<1>, C4<1>;
L_0x1f493d0 .functor OR 1, L_0x1fc9ab0, L_0x1fc9b40, C4<0>, C4<0>;
v0x1f47560_0 .net "A", 0 0, L_0x1fca6f0;  alias, 1 drivers
v0x1f47640_0 .net "B", 0 0, L_0x1fc9770;  alias, 1 drivers
v0x1f47700_0 .net "carryin", 0 0, L_0x1fc9550;  alias, 1 drivers
v0x1f477d0_0 .net "carryout", 0 0, L_0x1f493d0;  alias, 1 drivers
v0x1f47890_0 .net "out1", 0 0, L_0x1fc9880;  1 drivers
v0x1f479a0_0 .net "out2", 0 0, L_0x1fc9ab0;  1 drivers
v0x1f47a60_0 .net "out3", 0 0, L_0x1fc9b40;  1 drivers
v0x1f47b20_0 .net "sum", 0 0, L_0x1fc9980;  alias, 1 drivers
S_0x1f47c80 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f47050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f498b0 .functor AND 1, L_0x1fca6f0, L_0x1fca790, C4<1>, C4<1>;
v0x1f47ec0_0 .net "A", 0 0, L_0x1fca6f0;  alias, 1 drivers
v0x1f47f80_0 .net "B", 0 0, L_0x1fca790;  alias, 1 drivers
v0x1f48020_0 .net "out", 0 0, L_0x1f498b0;  1 drivers
S_0x1f48170 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f47050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f483c0_0 .net "I", 7 0, L_0x1fca3d0;  alias, 1 drivers
v0x1f484a0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f48560_0 .net "out", 0 0, L_0x1fca0c0;  alias, 1 drivers
L_0x1fca0c0 .part/v L_0x1fca3d0, v0x1eecc80_0, 1;
S_0x1f486b0 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f47050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc9f30 .functor NAND 1, L_0x1fca6f0, L_0x1fca790, C4<1>, C4<1>;
v0x1f488d0_0 .net "A", 0 0, L_0x1fca6f0;  alias, 1 drivers
v0x1f489e0_0 .net "B", 0 0, L_0x1fca790;  alias, 1 drivers
v0x1f48aa0_0 .net "out", 0 0, L_0x1fc9f30;  1 drivers
S_0x1f48bb0 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f47050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc9fa0 .functor NOR 1, L_0x1fca6f0, L_0x1fca790, C4<0>, C4<0>;
v0x1f48e20_0 .net "A", 0 0, L_0x1fca6f0;  alias, 1 drivers
v0x1f48ee0_0 .net "B", 0 0, L_0x1fca790;  alias, 1 drivers
v0x1f48ff0_0 .net "out", 0 0, L_0x1fc9fa0;  1 drivers
S_0x1f490f0 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f47050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fca030 .functor OR 1, L_0x1fca6f0, L_0x1fca790, C4<0>, C4<0>;
v0x1f49310_0 .net "A", 0 0, L_0x1fca6f0;  alias, 1 drivers
v0x1f49460_0 .net "B", 0 0, L_0x1fca790;  alias, 1 drivers
v0x1f49520_0 .net "out", 0 0, L_0x1fca030;  1 drivers
S_0x1f49620 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f47050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc9770 .functor XOR 1, L_0x1fca790, L_0x1fc97e0, C4<0>, C4<0>;
v0x1f497f0_0 .net "A", 0 0, L_0x1fca790;  alias, 1 drivers
v0x1f49940_0 .net "B", 0 0, L_0x1fc97e0;  1 drivers
v0x1f49a00_0 .net "out", 0 0, L_0x1fc9770;  alias, 1 drivers
S_0x1f49b40 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f47050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc9db0 .functor XOR 1, L_0x1fca6f0, L_0x1fca790, C4<0>, C4<0>;
v0x1f49d10_0 .net "A", 0 0, L_0x1fca6f0;  alias, 1 drivers
v0x1f49dd0_0 .net "B", 0 0, L_0x1fca790;  alias, 1 drivers
v0x1f49e90_0 .net "out", 0 0, L_0x1fc9db0;  1 drivers
S_0x1f4ab20 .scope module, "alu23" "ALU_1bit" 8 141, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fcb450 .functor BUFZ 1, L_0x1fcabb0, C4<0>, C4<0>, C4<0>;
L_0x1fcb4e0 .functor BUFZ 1, L_0x1fcabb0, C4<0>, C4<0>, C4<0>;
v0x1f4db10_0 .net "A", 0 0, L_0x1fcb920;  1 drivers
v0x1f4dbb0_0 .net "B", 0 0, L_0x1fca830;  1 drivers
v0x1f4dc70_0 .net "I", 7 0, L_0x1fcb600;  1 drivers
v0x1f4dd70_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f4de10_0 .net *"_s15", 0 0, L_0x1fcb450;  1 drivers
v0x1f4df20_0 .net *"_s19", 0 0, L_0x1fcb4e0;  1 drivers
L_0x7f1240a50840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f4e000_0 .net/2s *"_s23", 0 0, L_0x7f1240a50840;  1 drivers
v0x1f4e0e0_0 .net "addORsub", 0 0, L_0x1fcabb0;  1 drivers
v0x1f4e180_0 .net "carryin", 0 0, L_0x1fca8d0;  1 drivers
v0x1f4e2e0_0 .net "carryout", 0 0, L_0x1f4cf20;  1 drivers
v0x1f4e3b0_0 .net "modB", 0 0, L_0x1fc9680;  1 drivers
v0x1f4e450_0 .net "out", 0 0, L_0x1fcb2f0;  1 drivers
L_0x1fcaa60 .part v0x1eecc80_0, 0, 1;
LS_0x1fcb600_0_0 .concat8 [ 1 1 1 1], L_0x1fcb450, L_0x1fcb4e0, L_0x1fcafe0, L_0x7f1240a50840;
LS_0x1fcb600_0_4 .concat8 [ 1 1 1 1], L_0x1f4d400, L_0x1fcb160, L_0x1fcb1d0, L_0x1fcb260;
L_0x1fcb600 .concat8 [ 4 4 0 0], LS_0x1fcb600_0_0, LS_0x1fcb600_0_4;
S_0x1f4aea0 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f4ab20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc96f0 .functor XOR 1, L_0x1fcb920, L_0x1fc9680, C4<0>, C4<0>;
L_0x1fcabb0 .functor XOR 1, L_0x1fc96f0, L_0x1fca8d0, C4<0>, C4<0>;
L_0x1fcace0 .functor AND 1, L_0x1fc96f0, L_0x1fca8d0, C4<1>, C4<1>;
L_0x1fcad70 .functor AND 1, L_0x1fcb920, L_0x1fc9680, C4<1>, C4<1>;
L_0x1f4cf20 .functor OR 1, L_0x1fcace0, L_0x1fcad70, C4<0>, C4<0>;
v0x1f4b0d0_0 .net "A", 0 0, L_0x1fcb920;  alias, 1 drivers
v0x1f4b190_0 .net "B", 0 0, L_0x1fc9680;  alias, 1 drivers
v0x1f4b250_0 .net "carryin", 0 0, L_0x1fca8d0;  alias, 1 drivers
v0x1f4b320_0 .net "carryout", 0 0, L_0x1f4cf20;  alias, 1 drivers
v0x1f4b3e0_0 .net "out1", 0 0, L_0x1fc96f0;  1 drivers
v0x1f4b4f0_0 .net "out2", 0 0, L_0x1fcace0;  1 drivers
v0x1f4b5b0_0 .net "out3", 0 0, L_0x1fcad70;  1 drivers
v0x1f4b670_0 .net "sum", 0 0, L_0x1fcabb0;  alias, 1 drivers
S_0x1f4b7d0 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f4ab20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f4d400 .functor AND 1, L_0x1fcb920, L_0x1fca830, C4<1>, C4<1>;
v0x1f4ba10_0 .net "A", 0 0, L_0x1fcb920;  alias, 1 drivers
v0x1f4bad0_0 .net "B", 0 0, L_0x1fca830;  alias, 1 drivers
v0x1f4bb70_0 .net "out", 0 0, L_0x1f4d400;  1 drivers
S_0x1f4bcc0 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f4ab20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f4bf10_0 .net "I", 7 0, L_0x1fcb600;  alias, 1 drivers
v0x1f4bff0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f4c0b0_0 .net "out", 0 0, L_0x1fcb2f0;  alias, 1 drivers
L_0x1fcb2f0 .part/v L_0x1fcb600, v0x1eecc80_0, 1;
S_0x1f4c200 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f4ab20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcb160 .functor NAND 1, L_0x1fcb920, L_0x1fca830, C4<1>, C4<1>;
v0x1f4c420_0 .net "A", 0 0, L_0x1fcb920;  alias, 1 drivers
v0x1f4c530_0 .net "B", 0 0, L_0x1fca830;  alias, 1 drivers
v0x1f4c5f0_0 .net "out", 0 0, L_0x1fcb160;  1 drivers
S_0x1f4c700 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f4ab20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcb1d0 .functor NOR 1, L_0x1fcb920, L_0x1fca830, C4<0>, C4<0>;
v0x1f4c970_0 .net "A", 0 0, L_0x1fcb920;  alias, 1 drivers
v0x1f4ca30_0 .net "B", 0 0, L_0x1fca830;  alias, 1 drivers
v0x1f4cb40_0 .net "out", 0 0, L_0x1fcb1d0;  1 drivers
S_0x1f4cc40 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f4ab20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcb260 .functor OR 1, L_0x1fcb920, L_0x1fca830, C4<0>, C4<0>;
v0x1f4ce60_0 .net "A", 0 0, L_0x1fcb920;  alias, 1 drivers
v0x1f4cfb0_0 .net "B", 0 0, L_0x1fca830;  alias, 1 drivers
v0x1f4d070_0 .net "out", 0 0, L_0x1fcb260;  1 drivers
S_0x1f4d170 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f4ab20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc9680 .functor XOR 1, L_0x1fca830, L_0x1fcaa60, C4<0>, C4<0>;
v0x1f4d340_0 .net "A", 0 0, L_0x1fca830;  alias, 1 drivers
v0x1f4d490_0 .net "B", 0 0, L_0x1fcaa60;  1 drivers
v0x1f4d550_0 .net "out", 0 0, L_0x1fc9680;  alias, 1 drivers
S_0x1f4d690 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f4ab20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcafe0 .functor XOR 1, L_0x1fcb920, L_0x1fca830, C4<0>, C4<0>;
v0x1f4d860_0 .net "A", 0 0, L_0x1fcb920;  alias, 1 drivers
v0x1f4d920_0 .net "B", 0 0, L_0x1fca830;  alias, 1 drivers
v0x1f4d9e0_0 .net "out", 0 0, L_0x1fcafe0;  1 drivers
S_0x1f4e570 .scope module, "alu24" "ALU_1bit" 8 142, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fcc680 .functor BUFZ 1, L_0x1fcbe20, C4<0>, C4<0>, C4<0>;
L_0x1fcc710 .functor BUFZ 1, L_0x1fcbe20, C4<0>, C4<0>, C4<0>;
v0x1f514e0_0 .net "A", 0 0, L_0x1fccb50;  1 drivers
v0x1f51580_0 .net "B", 0 0, L_0x1fccbf0;  1 drivers
v0x1f51640_0 .net "I", 7 0, L_0x1fcc830;  1 drivers
v0x1f51740_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f517e0_0 .net *"_s15", 0 0, L_0x1fcc680;  1 drivers
v0x1f518f0_0 .net *"_s19", 0 0, L_0x1fcc710;  1 drivers
L_0x7f1240a50888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f519d0_0 .net/2s *"_s23", 0 0, L_0x7f1240a50888;  1 drivers
v0x1f51ab0_0 .net "addORsub", 0 0, L_0x1fcbe20;  1 drivers
v0x1f51b50_0 .net "carryin", 0 0, L_0x1fcb9c0;  1 drivers
v0x1f51cb0_0 .net "carryout", 0 0, L_0x1f508f0;  1 drivers
v0x1f51d80_0 .net "modB", 0 0, L_0x1fcbc10;  1 drivers
v0x1f51e20_0 .net "out", 0 0, L_0x1fcc520;  1 drivers
L_0x1fcbc80 .part v0x1eecc80_0, 0, 1;
LS_0x1fcc830_0_0 .concat8 [ 1 1 1 1], L_0x1fcc680, L_0x1fcc710, L_0x1fcc210, L_0x7f1240a50888;
LS_0x1fcc830_0_4 .concat8 [ 1 1 1 1], L_0x1f50dd0, L_0x1fcc390, L_0x1fcc400, L_0x1fcc490;
L_0x1fcc830 .concat8 [ 4 4 0 0], LS_0x1fcc830_0_0, LS_0x1fcc830_0_4;
S_0x1f4e7e0 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f4e570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fcbd20 .functor XOR 1, L_0x1fccb50, L_0x1fcbc10, C4<0>, C4<0>;
L_0x1fcbe20 .functor XOR 1, L_0x1fcbd20, L_0x1fcb9c0, C4<0>, C4<0>;
L_0x1fcbf30 .functor AND 1, L_0x1fcbd20, L_0x1fcb9c0, C4<1>, C4<1>;
L_0x1fcbfa0 .functor AND 1, L_0x1fccb50, L_0x1fcbc10, C4<1>, C4<1>;
L_0x1f508f0 .functor OR 1, L_0x1fcbf30, L_0x1fcbfa0, C4<0>, C4<0>;
v0x1f4ea80_0 .net "A", 0 0, L_0x1fccb50;  alias, 1 drivers
v0x1f4eb60_0 .net "B", 0 0, L_0x1fcbc10;  alias, 1 drivers
v0x1f4ec20_0 .net "carryin", 0 0, L_0x1fcb9c0;  alias, 1 drivers
v0x1f4ecf0_0 .net "carryout", 0 0, L_0x1f508f0;  alias, 1 drivers
v0x1f4edb0_0 .net "out1", 0 0, L_0x1fcbd20;  1 drivers
v0x1f4eec0_0 .net "out2", 0 0, L_0x1fcbf30;  1 drivers
v0x1f4ef80_0 .net "out3", 0 0, L_0x1fcbfa0;  1 drivers
v0x1f4f040_0 .net "sum", 0 0, L_0x1fcbe20;  alias, 1 drivers
S_0x1f4f1a0 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f4e570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f50dd0 .functor AND 1, L_0x1fccb50, L_0x1fccbf0, C4<1>, C4<1>;
v0x1f4f3e0_0 .net "A", 0 0, L_0x1fccb50;  alias, 1 drivers
v0x1f4f4a0_0 .net "B", 0 0, L_0x1fccbf0;  alias, 1 drivers
v0x1f4f540_0 .net "out", 0 0, L_0x1f50dd0;  1 drivers
S_0x1f4f690 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f4e570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f4f8e0_0 .net "I", 7 0, L_0x1fcc830;  alias, 1 drivers
v0x1f4f9c0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f4fa80_0 .net "out", 0 0, L_0x1fcc520;  alias, 1 drivers
L_0x1fcc520 .part/v L_0x1fcc830, v0x1eecc80_0, 1;
S_0x1f4fbd0 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f4e570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcc390 .functor NAND 1, L_0x1fccb50, L_0x1fccbf0, C4<1>, C4<1>;
v0x1f4fdf0_0 .net "A", 0 0, L_0x1fccb50;  alias, 1 drivers
v0x1f4ff00_0 .net "B", 0 0, L_0x1fccbf0;  alias, 1 drivers
v0x1f4ffc0_0 .net "out", 0 0, L_0x1fcc390;  1 drivers
S_0x1f500d0 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f4e570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcc400 .functor NOR 1, L_0x1fccb50, L_0x1fccbf0, C4<0>, C4<0>;
v0x1f50340_0 .net "A", 0 0, L_0x1fccb50;  alias, 1 drivers
v0x1f50400_0 .net "B", 0 0, L_0x1fccbf0;  alias, 1 drivers
v0x1f50510_0 .net "out", 0 0, L_0x1fcc400;  1 drivers
S_0x1f50610 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f4e570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcc490 .functor OR 1, L_0x1fccb50, L_0x1fccbf0, C4<0>, C4<0>;
v0x1f50830_0 .net "A", 0 0, L_0x1fccb50;  alias, 1 drivers
v0x1f50980_0 .net "B", 0 0, L_0x1fccbf0;  alias, 1 drivers
v0x1f50a40_0 .net "out", 0 0, L_0x1fcc490;  1 drivers
S_0x1f50b40 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f4e570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcbc10 .functor XOR 1, L_0x1fccbf0, L_0x1fcbc80, C4<0>, C4<0>;
v0x1f50d10_0 .net "A", 0 0, L_0x1fccbf0;  alias, 1 drivers
v0x1f50e60_0 .net "B", 0 0, L_0x1fcbc80;  1 drivers
v0x1f50f20_0 .net "out", 0 0, L_0x1fcbc10;  alias, 1 drivers
S_0x1f51010 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f4e570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcc210 .functor XOR 1, L_0x1fccb50, L_0x1fccbf0, C4<0>, C4<0>;
v0x1f51230_0 .net "A", 0 0, L_0x1fccb50;  alias, 1 drivers
v0x1f512f0_0 .net "B", 0 0, L_0x1fccbf0;  alias, 1 drivers
v0x1f513b0_0 .net "out", 0 0, L_0x1fcc210;  1 drivers
S_0x1f51f40 .scope module, "alu25" "ALU_1bit" 8 143, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fcd8b0 .functor BUFZ 1, L_0x1fcd010, C4<0>, C4<0>, C4<0>;
L_0x1fcd940 .functor BUFZ 1, L_0x1fcd010, C4<0>, C4<0>, C4<0>;
v0x1f54eb0_0 .net "A", 0 0, L_0x1fcdd80;  1 drivers
v0x1f54f50_0 .net "B", 0 0, L_0x1fccc90;  1 drivers
v0x1f55010_0 .net "I", 7 0, L_0x1fcda60;  1 drivers
v0x1f55110_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f551b0_0 .net *"_s15", 0 0, L_0x1fcd8b0;  1 drivers
v0x1f552c0_0 .net *"_s19", 0 0, L_0x1fcd940;  1 drivers
L_0x7f1240a508d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f553a0_0 .net/2s *"_s23", 0 0, L_0x7f1240a508d0;  1 drivers
v0x1f55480_0 .net "addORsub", 0 0, L_0x1fcd010;  1 drivers
v0x1f55520_0 .net "carryin", 0 0, L_0x1fccd30;  1 drivers
v0x1f55680_0 .net "carryout", 0 0, L_0x1f542c0;  1 drivers
v0x1f55750_0 .net "modB", 0 0, L_0x1fcbaf0;  1 drivers
v0x1f557f0_0 .net "out", 0 0, L_0x1fcd750;  1 drivers
L_0x1fcbb60 .part v0x1eecc80_0, 0, 1;
LS_0x1fcda60_0_0 .concat8 [ 1 1 1 1], L_0x1fcd8b0, L_0x1fcd940, L_0x1fcd440, L_0x7f1240a508d0;
LS_0x1fcda60_0_4 .concat8 [ 1 1 1 1], L_0x1f547a0, L_0x1fcd5c0, L_0x1fcd630, L_0x1fcd6c0;
L_0x1fcda60 .concat8 [ 4 4 0 0], LS_0x1fcda60_0_0, LS_0x1fcda60_0_4;
S_0x1f521b0 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f51f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fccef0 .functor XOR 1, L_0x1fcdd80, L_0x1fcbaf0, C4<0>, C4<0>;
L_0x1fcd010 .functor XOR 1, L_0x1fccef0, L_0x1fccd30, C4<0>, C4<0>;
L_0x1fcd140 .functor AND 1, L_0x1fccef0, L_0x1fccd30, C4<1>, C4<1>;
L_0x1fcd1d0 .functor AND 1, L_0x1fcdd80, L_0x1fcbaf0, C4<1>, C4<1>;
L_0x1f542c0 .functor OR 1, L_0x1fcd140, L_0x1fcd1d0, C4<0>, C4<0>;
v0x1f52450_0 .net "A", 0 0, L_0x1fcdd80;  alias, 1 drivers
v0x1f52530_0 .net "B", 0 0, L_0x1fcbaf0;  alias, 1 drivers
v0x1f525f0_0 .net "carryin", 0 0, L_0x1fccd30;  alias, 1 drivers
v0x1f526c0_0 .net "carryout", 0 0, L_0x1f542c0;  alias, 1 drivers
v0x1f52780_0 .net "out1", 0 0, L_0x1fccef0;  1 drivers
v0x1f52890_0 .net "out2", 0 0, L_0x1fcd140;  1 drivers
v0x1f52950_0 .net "out3", 0 0, L_0x1fcd1d0;  1 drivers
v0x1f52a10_0 .net "sum", 0 0, L_0x1fcd010;  alias, 1 drivers
S_0x1f52b70 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f51f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f547a0 .functor AND 1, L_0x1fcdd80, L_0x1fccc90, C4<1>, C4<1>;
v0x1f52db0_0 .net "A", 0 0, L_0x1fcdd80;  alias, 1 drivers
v0x1f52e70_0 .net "B", 0 0, L_0x1fccc90;  alias, 1 drivers
v0x1f52f10_0 .net "out", 0 0, L_0x1f547a0;  1 drivers
S_0x1f53060 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f51f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f532b0_0 .net "I", 7 0, L_0x1fcda60;  alias, 1 drivers
v0x1f53390_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f53450_0 .net "out", 0 0, L_0x1fcd750;  alias, 1 drivers
L_0x1fcd750 .part/v L_0x1fcda60, v0x1eecc80_0, 1;
S_0x1f535a0 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f51f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcd5c0 .functor NAND 1, L_0x1fcdd80, L_0x1fccc90, C4<1>, C4<1>;
v0x1f537c0_0 .net "A", 0 0, L_0x1fcdd80;  alias, 1 drivers
v0x1f538d0_0 .net "B", 0 0, L_0x1fccc90;  alias, 1 drivers
v0x1f53990_0 .net "out", 0 0, L_0x1fcd5c0;  1 drivers
S_0x1f53aa0 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f51f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcd630 .functor NOR 1, L_0x1fcdd80, L_0x1fccc90, C4<0>, C4<0>;
v0x1f53d10_0 .net "A", 0 0, L_0x1fcdd80;  alias, 1 drivers
v0x1f53dd0_0 .net "B", 0 0, L_0x1fccc90;  alias, 1 drivers
v0x1f53ee0_0 .net "out", 0 0, L_0x1fcd630;  1 drivers
S_0x1f53fe0 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f51f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcd6c0 .functor OR 1, L_0x1fcdd80, L_0x1fccc90, C4<0>, C4<0>;
v0x1f54200_0 .net "A", 0 0, L_0x1fcdd80;  alias, 1 drivers
v0x1f54350_0 .net "B", 0 0, L_0x1fccc90;  alias, 1 drivers
v0x1f54410_0 .net "out", 0 0, L_0x1fcd6c0;  1 drivers
S_0x1f54510 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f51f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcbaf0 .functor XOR 1, L_0x1fccc90, L_0x1fcbb60, C4<0>, C4<0>;
v0x1f546e0_0 .net "A", 0 0, L_0x1fccc90;  alias, 1 drivers
v0x1f54830_0 .net "B", 0 0, L_0x1fcbb60;  1 drivers
v0x1f548f0_0 .net "out", 0 0, L_0x1fcbaf0;  alias, 1 drivers
S_0x1f54a30 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f51f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcd440 .functor XOR 1, L_0x1fcdd80, L_0x1fccc90, C4<0>, C4<0>;
v0x1f54c00_0 .net "A", 0 0, L_0x1fcdd80;  alias, 1 drivers
v0x1f54cc0_0 .net "B", 0 0, L_0x1fccc90;  alias, 1 drivers
v0x1f54d80_0 .net "out", 0 0, L_0x1fcd440;  1 drivers
S_0x1f55910 .scope module, "alu26" "ALU_1bit" 8 144, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fceae0 .functor BUFZ 1, L_0x1fce240, C4<0>, C4<0>, C4<0>;
L_0x1fceb70 .functor BUFZ 1, L_0x1fce240, C4<0>, C4<0>, C4<0>;
v0x1f58880_0 .net "A", 0 0, L_0x1fbc870;  1 drivers
v0x1f58920_0 .net "B", 0 0, L_0x1fbca20;  1 drivers
v0x1f589e0_0 .net "I", 7 0, L_0x1fcec90;  1 drivers
v0x1f58ae0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f58b80_0 .net *"_s15", 0 0, L_0x1fceae0;  1 drivers
v0x1f58c90_0 .net *"_s19", 0 0, L_0x1fceb70;  1 drivers
L_0x7f1240a50918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f58d70_0 .net/2s *"_s23", 0 0, L_0x7f1240a50918;  1 drivers
v0x1f58e50_0 .net "addORsub", 0 0, L_0x1fce240;  1 drivers
v0x1f58ef0_0 .net "carryin", 0 0, L_0x1fbcac0;  1 drivers
v0x1f59050_0 .net "carryout", 0 0, L_0x1f57c90;  1 drivers
v0x1f59120_0 .net "modB", 0 0, L_0x1fcce60;  1 drivers
v0x1f591c0_0 .net "out", 0 0, L_0x1fce980;  1 drivers
L_0x1fce0a0 .part v0x1eecc80_0, 0, 1;
LS_0x1fcec90_0_0 .concat8 [ 1 1 1 1], L_0x1fceae0, L_0x1fceb70, L_0x1fce670, L_0x7f1240a50918;
LS_0x1fcec90_0_4 .concat8 [ 1 1 1 1], L_0x1f58170, L_0x1fce7f0, L_0x1fce860, L_0x1fce8f0;
L_0x1fcec90 .concat8 [ 4 4 0 0], LS_0x1fcec90_0_0, LS_0x1fcec90_0_4;
S_0x1f55b80 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f55910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fce140 .functor XOR 1, L_0x1fbc870, L_0x1fcce60, C4<0>, C4<0>;
L_0x1fce240 .functor XOR 1, L_0x1fce140, L_0x1fbcac0, C4<0>, C4<0>;
L_0x1fce370 .functor AND 1, L_0x1fce140, L_0x1fbcac0, C4<1>, C4<1>;
L_0x1fce400 .functor AND 1, L_0x1fbc870, L_0x1fcce60, C4<1>, C4<1>;
L_0x1f57c90 .functor OR 1, L_0x1fce370, L_0x1fce400, C4<0>, C4<0>;
v0x1f55e20_0 .net "A", 0 0, L_0x1fbc870;  alias, 1 drivers
v0x1f55f00_0 .net "B", 0 0, L_0x1fcce60;  alias, 1 drivers
v0x1f55fc0_0 .net "carryin", 0 0, L_0x1fbcac0;  alias, 1 drivers
v0x1f56090_0 .net "carryout", 0 0, L_0x1f57c90;  alias, 1 drivers
v0x1f56150_0 .net "out1", 0 0, L_0x1fce140;  1 drivers
v0x1f56260_0 .net "out2", 0 0, L_0x1fce370;  1 drivers
v0x1f56320_0 .net "out3", 0 0, L_0x1fce400;  1 drivers
v0x1f563e0_0 .net "sum", 0 0, L_0x1fce240;  alias, 1 drivers
S_0x1f56540 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f55910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f58170 .functor AND 1, L_0x1fbc870, L_0x1fbca20, C4<1>, C4<1>;
v0x1f56780_0 .net "A", 0 0, L_0x1fbc870;  alias, 1 drivers
v0x1f56840_0 .net "B", 0 0, L_0x1fbca20;  alias, 1 drivers
v0x1f568e0_0 .net "out", 0 0, L_0x1f58170;  1 drivers
S_0x1f56a30 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f55910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f56c80_0 .net "I", 7 0, L_0x1fcec90;  alias, 1 drivers
v0x1f56d60_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f56e20_0 .net "out", 0 0, L_0x1fce980;  alias, 1 drivers
L_0x1fce980 .part/v L_0x1fcec90, v0x1eecc80_0, 1;
S_0x1f56f70 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f55910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fce7f0 .functor NAND 1, L_0x1fbc870, L_0x1fbca20, C4<1>, C4<1>;
v0x1f57190_0 .net "A", 0 0, L_0x1fbc870;  alias, 1 drivers
v0x1f572a0_0 .net "B", 0 0, L_0x1fbca20;  alias, 1 drivers
v0x1f57360_0 .net "out", 0 0, L_0x1fce7f0;  1 drivers
S_0x1f57470 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f55910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fce860 .functor NOR 1, L_0x1fbc870, L_0x1fbca20, C4<0>, C4<0>;
v0x1f576e0_0 .net "A", 0 0, L_0x1fbc870;  alias, 1 drivers
v0x1f577a0_0 .net "B", 0 0, L_0x1fbca20;  alias, 1 drivers
v0x1f578b0_0 .net "out", 0 0, L_0x1fce860;  1 drivers
S_0x1f579b0 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f55910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fce8f0 .functor OR 1, L_0x1fbc870, L_0x1fbca20, C4<0>, C4<0>;
v0x1f57bd0_0 .net "A", 0 0, L_0x1fbc870;  alias, 1 drivers
v0x1f57d20_0 .net "B", 0 0, L_0x1fbca20;  alias, 1 drivers
v0x1f57de0_0 .net "out", 0 0, L_0x1fce8f0;  1 drivers
S_0x1f57ee0 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f55910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcce60 .functor XOR 1, L_0x1fbca20, L_0x1fce0a0, C4<0>, C4<0>;
v0x1f580b0_0 .net "A", 0 0, L_0x1fbca20;  alias, 1 drivers
v0x1f58200_0 .net "B", 0 0, L_0x1fce0a0;  1 drivers
v0x1f582c0_0 .net "out", 0 0, L_0x1fcce60;  alias, 1 drivers
S_0x1f58400 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f55910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fce670 .functor XOR 1, L_0x1fbc870, L_0x1fbca20, C4<0>, C4<0>;
v0x1f585d0_0 .net "A", 0 0, L_0x1fbc870;  alias, 1 drivers
v0x1f58690_0 .net "B", 0 0, L_0x1fbca20;  alias, 1 drivers
v0x1f58750_0 .net "out", 0 0, L_0x1fce670;  1 drivers
S_0x1f592e0 .scope module, "alu27" "ALU_1bit" 8 145, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fcfee0 .functor BUFZ 1, L_0x1fcdfe0, C4<0>, C4<0>, C4<0>;
L_0x1fcff50 .functor BUFZ 1, L_0x1fcdfe0, C4<0>, C4<0>, C4<0>;
v0x1f5c250_0 .net "A", 0 0, L_0x1fd0370;  1 drivers
v0x1f5c2f0_0 .net "B", 0 0, L_0x1fcf5d0;  1 drivers
v0x1f5c3b0_0 .net "I", 7 0, L_0x1fd0050;  1 drivers
v0x1f5c4b0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f5c550_0 .net *"_s15", 0 0, L_0x1fcfee0;  1 drivers
v0x1f5c660_0 .net *"_s19", 0 0, L_0x1fcff50;  1 drivers
L_0x7f1240a50960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f5c740_0 .net/2s *"_s23", 0 0, L_0x7f1240a50960;  1 drivers
v0x1f5c820_0 .net "addORsub", 0 0, L_0x1fcdfe0;  1 drivers
v0x1f5c8c0_0 .net "carryin", 0 0, L_0x1fcf670;  1 drivers
v0x1f5ca20_0 .net "carryout", 0 0, L_0x1f5b660;  1 drivers
v0x1f5caf0_0 .net "modB", 0 0, L_0x1fbc910;  1 drivers
v0x1f5cb90_0 .net "out", 0 0, L_0x1fcfda0;  1 drivers
L_0x1fcde20 .part v0x1eecc80_0, 0, 1;
LS_0x1fd0050_0_0 .concat8 [ 1 1 1 1], L_0x1fcfee0, L_0x1fcff50, L_0x1fcfad0, L_0x7f1240a50960;
LS_0x1fd0050_0_4 .concat8 [ 1 1 1 1], L_0x1f5bb40, L_0x1fcfc50, L_0x1fcfcc0, L_0x1fcfd30;
L_0x1fd0050 .concat8 [ 4 4 0 0], LS_0x1fd0050_0_0, LS_0x1fd0050_0_4;
S_0x1f59550 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f592e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fcdec0 .functor XOR 1, L_0x1fd0370, L_0x1fbc910, C4<0>, C4<0>;
L_0x1fcdfe0 .functor XOR 1, L_0x1fcdec0, L_0x1fcf670, C4<0>, C4<0>;
L_0x1fb5b00 .functor AND 1, L_0x1fcdec0, L_0x1fcf670, C4<1>, C4<1>;
L_0x1fcf860 .functor AND 1, L_0x1fd0370, L_0x1fbc910, C4<1>, C4<1>;
L_0x1f5b660 .functor OR 1, L_0x1fb5b00, L_0x1fcf860, C4<0>, C4<0>;
v0x1f597f0_0 .net "A", 0 0, L_0x1fd0370;  alias, 1 drivers
v0x1f598d0_0 .net "B", 0 0, L_0x1fbc910;  alias, 1 drivers
v0x1f59990_0 .net "carryin", 0 0, L_0x1fcf670;  alias, 1 drivers
v0x1f59a60_0 .net "carryout", 0 0, L_0x1f5b660;  alias, 1 drivers
v0x1f59b20_0 .net "out1", 0 0, L_0x1fcdec0;  1 drivers
v0x1f59c30_0 .net "out2", 0 0, L_0x1fb5b00;  1 drivers
v0x1f59cf0_0 .net "out3", 0 0, L_0x1fcf860;  1 drivers
v0x1f59db0_0 .net "sum", 0 0, L_0x1fcdfe0;  alias, 1 drivers
S_0x1f59f10 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f592e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f5bb40 .functor AND 1, L_0x1fd0370, L_0x1fcf5d0, C4<1>, C4<1>;
v0x1f5a150_0 .net "A", 0 0, L_0x1fd0370;  alias, 1 drivers
v0x1f5a210_0 .net "B", 0 0, L_0x1fcf5d0;  alias, 1 drivers
v0x1f5a2b0_0 .net "out", 0 0, L_0x1f5bb40;  1 drivers
S_0x1f5a400 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f592e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f5a650_0 .net "I", 7 0, L_0x1fd0050;  alias, 1 drivers
v0x1f5a730_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f5a7f0_0 .net "out", 0 0, L_0x1fcfda0;  alias, 1 drivers
L_0x1fcfda0 .part/v L_0x1fd0050, v0x1eecc80_0, 1;
S_0x1f5a940 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f592e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcfc50 .functor NAND 1, L_0x1fd0370, L_0x1fcf5d0, C4<1>, C4<1>;
v0x1f5ab60_0 .net "A", 0 0, L_0x1fd0370;  alias, 1 drivers
v0x1f5ac70_0 .net "B", 0 0, L_0x1fcf5d0;  alias, 1 drivers
v0x1f5ad30_0 .net "out", 0 0, L_0x1fcfc50;  1 drivers
S_0x1f5ae40 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f592e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcfcc0 .functor NOR 1, L_0x1fd0370, L_0x1fcf5d0, C4<0>, C4<0>;
v0x1f5b0b0_0 .net "A", 0 0, L_0x1fd0370;  alias, 1 drivers
v0x1f5b170_0 .net "B", 0 0, L_0x1fcf5d0;  alias, 1 drivers
v0x1f5b280_0 .net "out", 0 0, L_0x1fcfcc0;  1 drivers
S_0x1f5b380 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f592e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcfd30 .functor OR 1, L_0x1fd0370, L_0x1fcf5d0, C4<0>, C4<0>;
v0x1f5b5a0_0 .net "A", 0 0, L_0x1fd0370;  alias, 1 drivers
v0x1f5b6f0_0 .net "B", 0 0, L_0x1fcf5d0;  alias, 1 drivers
v0x1f5b7b0_0 .net "out", 0 0, L_0x1fcfd30;  1 drivers
S_0x1f5b8b0 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f592e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbc910 .functor XOR 1, L_0x1fcf5d0, L_0x1fcde20, C4<0>, C4<0>;
v0x1f5ba80_0 .net "A", 0 0, L_0x1fcf5d0;  alias, 1 drivers
v0x1f5bbd0_0 .net "B", 0 0, L_0x1fcde20;  1 drivers
v0x1f5bc90_0 .net "out", 0 0, L_0x1fbc910;  alias, 1 drivers
S_0x1f5bdd0 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f592e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcfad0 .functor XOR 1, L_0x1fd0370, L_0x1fcf5d0, C4<0>, C4<0>;
v0x1f5bfa0_0 .net "A", 0 0, L_0x1fd0370;  alias, 1 drivers
v0x1f5c060_0 .net "B", 0 0, L_0x1fcf5d0;  alias, 1 drivers
v0x1f5c120_0 .net "out", 0 0, L_0x1fcfad0;  1 drivers
S_0x1f5ccb0 .scope module, "alu28" "ALU_1bit" 8 146, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fd1060 .functor BUFZ 1, L_0x1fd0860, C4<0>, C4<0>, C4<0>;
L_0x1fd10d0 .functor BUFZ 1, L_0x1fd0860, C4<0>, C4<0>, C4<0>;
v0x1f5fc20_0 .net "A", 0 0, L_0x1fd14f0;  1 drivers
v0x1f5fcc0_0 .net "B", 0 0, L_0x1fd1590;  1 drivers
v0x1f5fd80_0 .net "I", 7 0, L_0x1fd11d0;  1 drivers
v0x1f5fe80_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f5ff20_0 .net *"_s15", 0 0, L_0x1fd1060;  1 drivers
v0x1f60030_0 .net *"_s19", 0 0, L_0x1fd10d0;  1 drivers
L_0x7f1240a509a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f60110_0 .net/2s *"_s23", 0 0, L_0x7f1240a509a8;  1 drivers
v0x1f601f0_0 .net "addORsub", 0 0, L_0x1fd0860;  1 drivers
v0x1f60290_0 .net "carryin", 0 0, L_0x1fd0410;  1 drivers
v0x1f603f0_0 .net "carryout", 0 0, L_0x1f5f030;  1 drivers
v0x1f604c0_0 .net "modB", 0 0, L_0x1fcf7a0;  1 drivers
v0x1f60560_0 .net "out", 0 0, L_0x1fd0f20;  1 drivers
L_0x1fd06c0 .part v0x1eecc80_0, 0, 1;
LS_0x1fd11d0_0_0 .concat8 [ 1 1 1 1], L_0x1fd1060, L_0x1fd10d0, L_0x1fd0c50, L_0x7f1240a509a8;
LS_0x1fd11d0_0_4 .concat8 [ 1 1 1 1], L_0x1f5f510, L_0x1fd0dd0, L_0x1fd0e40, L_0x1fd0eb0;
L_0x1fd11d0 .concat8 [ 4 4 0 0], LS_0x1fd11d0_0_0, LS_0x1fd11d0_0_4;
S_0x1f5cf20 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f5ccb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fd0760 .functor XOR 1, L_0x1fd14f0, L_0x1fcf7a0, C4<0>, C4<0>;
L_0x1fd0860 .functor XOR 1, L_0x1fd0760, L_0x1fd0410, C4<0>, C4<0>;
L_0x1fd0970 .functor AND 1, L_0x1fd0760, L_0x1fd0410, C4<1>, C4<1>;
L_0x1fd09e0 .functor AND 1, L_0x1fd14f0, L_0x1fcf7a0, C4<1>, C4<1>;
L_0x1f5f030 .functor OR 1, L_0x1fd0970, L_0x1fd09e0, C4<0>, C4<0>;
v0x1f5d1c0_0 .net "A", 0 0, L_0x1fd14f0;  alias, 1 drivers
v0x1f5d2a0_0 .net "B", 0 0, L_0x1fcf7a0;  alias, 1 drivers
v0x1f5d360_0 .net "carryin", 0 0, L_0x1fd0410;  alias, 1 drivers
v0x1f5d430_0 .net "carryout", 0 0, L_0x1f5f030;  alias, 1 drivers
v0x1f5d4f0_0 .net "out1", 0 0, L_0x1fd0760;  1 drivers
v0x1f5d600_0 .net "out2", 0 0, L_0x1fd0970;  1 drivers
v0x1f5d6c0_0 .net "out3", 0 0, L_0x1fd09e0;  1 drivers
v0x1f5d780_0 .net "sum", 0 0, L_0x1fd0860;  alias, 1 drivers
S_0x1f5d8e0 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f5ccb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f5f510 .functor AND 1, L_0x1fd14f0, L_0x1fd1590, C4<1>, C4<1>;
v0x1f5db20_0 .net "A", 0 0, L_0x1fd14f0;  alias, 1 drivers
v0x1f5dbe0_0 .net "B", 0 0, L_0x1fd1590;  alias, 1 drivers
v0x1f5dc80_0 .net "out", 0 0, L_0x1f5f510;  1 drivers
S_0x1f5ddd0 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f5ccb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f5e020_0 .net "I", 7 0, L_0x1fd11d0;  alias, 1 drivers
v0x1f5e100_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f5e1c0_0 .net "out", 0 0, L_0x1fd0f20;  alias, 1 drivers
L_0x1fd0f20 .part/v L_0x1fd11d0, v0x1eecc80_0, 1;
S_0x1f5e310 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f5ccb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd0dd0 .functor NAND 1, L_0x1fd14f0, L_0x1fd1590, C4<1>, C4<1>;
v0x1f5e530_0 .net "A", 0 0, L_0x1fd14f0;  alias, 1 drivers
v0x1f5e640_0 .net "B", 0 0, L_0x1fd1590;  alias, 1 drivers
v0x1f5e700_0 .net "out", 0 0, L_0x1fd0dd0;  1 drivers
S_0x1f5e810 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f5ccb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd0e40 .functor NOR 1, L_0x1fd14f0, L_0x1fd1590, C4<0>, C4<0>;
v0x1f5ea80_0 .net "A", 0 0, L_0x1fd14f0;  alias, 1 drivers
v0x1f5eb40_0 .net "B", 0 0, L_0x1fd1590;  alias, 1 drivers
v0x1f5ec50_0 .net "out", 0 0, L_0x1fd0e40;  1 drivers
S_0x1f5ed50 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f5ccb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd0eb0 .functor OR 1, L_0x1fd14f0, L_0x1fd1590, C4<0>, C4<0>;
v0x1f5ef70_0 .net "A", 0 0, L_0x1fd14f0;  alias, 1 drivers
v0x1f5f0c0_0 .net "B", 0 0, L_0x1fd1590;  alias, 1 drivers
v0x1f5f180_0 .net "out", 0 0, L_0x1fd0eb0;  1 drivers
S_0x1f5f280 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f5ccb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fcf7a0 .functor XOR 1, L_0x1fd1590, L_0x1fd06c0, C4<0>, C4<0>;
v0x1f5f450_0 .net "A", 0 0, L_0x1fd1590;  alias, 1 drivers
v0x1f5f5a0_0 .net "B", 0 0, L_0x1fd06c0;  1 drivers
v0x1f5f660_0 .net "out", 0 0, L_0x1fcf7a0;  alias, 1 drivers
S_0x1f5f7a0 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f5ccb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd0c50 .functor XOR 1, L_0x1fd14f0, L_0x1fd1590, C4<0>, C4<0>;
v0x1f5f970_0 .net "A", 0 0, L_0x1fd14f0;  alias, 1 drivers
v0x1f5fa30_0 .net "B", 0 0, L_0x1fd1590;  alias, 1 drivers
v0x1f5faf0_0 .net "out", 0 0, L_0x1fd0c50;  1 drivers
S_0x1f60680 .scope module, "alu29" "ALU_1bit" 8 147, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fd2180 .functor BUFZ 1, L_0x1fd1980, C4<0>, C4<0>, C4<0>;
L_0x1fd21f0 .functor BUFZ 1, L_0x1fd1980, C4<0>, C4<0>, C4<0>;
v0x1f635f0_0 .net "A", 0 0, L_0x1fd2610;  1 drivers
v0x1f63690_0 .net "B", 0 0, L_0x1fd1630;  1 drivers
v0x1f63750_0 .net "I", 7 0, L_0x1fd22f0;  1 drivers
v0x1f63850_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f638f0_0 .net *"_s15", 0 0, L_0x1fd2180;  1 drivers
v0x1f63a00_0 .net *"_s19", 0 0, L_0x1fd21f0;  1 drivers
L_0x7f1240a509f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f63ae0_0 .net/2s *"_s23", 0 0, L_0x7f1240a509f0;  1 drivers
v0x1f63bc0_0 .net "addORsub", 0 0, L_0x1fd1980;  1 drivers
v0x1f63c60_0 .net "carryin", 0 0, L_0x1fc0270;  1 drivers
v0x1f63dc0_0 .net "carryout", 0 0, L_0x1f62a00;  1 drivers
v0x1f63e90_0 .net "modB", 0 0, L_0x1fd0540;  1 drivers
v0x1f63f30_0 .net "out", 0 0, L_0x1fd2040;  1 drivers
L_0x1fd05b0 .part v0x1eecc80_0, 0, 1;
LS_0x1fd22f0_0_0 .concat8 [ 1 1 1 1], L_0x1fd2180, L_0x1fd21f0, L_0x1fd1d70, L_0x7f1240a509f0;
LS_0x1fd22f0_0_4 .concat8 [ 1 1 1 1], L_0x1f62ee0, L_0x1fd1ef0, L_0x1fd1f60, L_0x1fd1fd0;
L_0x1fd22f0 .concat8 [ 4 4 0 0], LS_0x1fd22f0_0_0, LS_0x1fd22f0_0_4;
S_0x1f608f0 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f60680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fd0650 .functor XOR 1, L_0x1fd2610, L_0x1fd0540, C4<0>, C4<0>;
L_0x1fd1980 .functor XOR 1, L_0x1fd0650, L_0x1fc0270, C4<0>, C4<0>;
L_0x1fd1a90 .functor AND 1, L_0x1fd0650, L_0x1fc0270, C4<1>, C4<1>;
L_0x1fd1b00 .functor AND 1, L_0x1fd2610, L_0x1fd0540, C4<1>, C4<1>;
L_0x1f62a00 .functor OR 1, L_0x1fd1a90, L_0x1fd1b00, C4<0>, C4<0>;
v0x1f60b90_0 .net "A", 0 0, L_0x1fd2610;  alias, 1 drivers
v0x1f60c70_0 .net "B", 0 0, L_0x1fd0540;  alias, 1 drivers
v0x1f60d30_0 .net "carryin", 0 0, L_0x1fc0270;  alias, 1 drivers
v0x1f60e00_0 .net "carryout", 0 0, L_0x1f62a00;  alias, 1 drivers
v0x1f60ec0_0 .net "out1", 0 0, L_0x1fd0650;  1 drivers
v0x1f60fd0_0 .net "out2", 0 0, L_0x1fd1a90;  1 drivers
v0x1f61090_0 .net "out3", 0 0, L_0x1fd1b00;  1 drivers
v0x1f61150_0 .net "sum", 0 0, L_0x1fd1980;  alias, 1 drivers
S_0x1f612b0 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f60680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f62ee0 .functor AND 1, L_0x1fd2610, L_0x1fd1630, C4<1>, C4<1>;
v0x1f614f0_0 .net "A", 0 0, L_0x1fd2610;  alias, 1 drivers
v0x1f615b0_0 .net "B", 0 0, L_0x1fd1630;  alias, 1 drivers
v0x1f61650_0 .net "out", 0 0, L_0x1f62ee0;  1 drivers
S_0x1f617a0 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f60680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f619f0_0 .net "I", 7 0, L_0x1fd22f0;  alias, 1 drivers
v0x1f61ad0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f61b90_0 .net "out", 0 0, L_0x1fd2040;  alias, 1 drivers
L_0x1fd2040 .part/v L_0x1fd22f0, v0x1eecc80_0, 1;
S_0x1f61ce0 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f60680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd1ef0 .functor NAND 1, L_0x1fd2610, L_0x1fd1630, C4<1>, C4<1>;
v0x1f61f00_0 .net "A", 0 0, L_0x1fd2610;  alias, 1 drivers
v0x1f62010_0 .net "B", 0 0, L_0x1fd1630;  alias, 1 drivers
v0x1f620d0_0 .net "out", 0 0, L_0x1fd1ef0;  1 drivers
S_0x1f621e0 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f60680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd1f60 .functor NOR 1, L_0x1fd2610, L_0x1fd1630, C4<0>, C4<0>;
v0x1f62450_0 .net "A", 0 0, L_0x1fd2610;  alias, 1 drivers
v0x1f62510_0 .net "B", 0 0, L_0x1fd1630;  alias, 1 drivers
v0x1f62620_0 .net "out", 0 0, L_0x1fd1f60;  1 drivers
S_0x1f62720 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f60680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd1fd0 .functor OR 1, L_0x1fd2610, L_0x1fd1630, C4<0>, C4<0>;
v0x1f62940_0 .net "A", 0 0, L_0x1fd2610;  alias, 1 drivers
v0x1f62a90_0 .net "B", 0 0, L_0x1fd1630;  alias, 1 drivers
v0x1f62b50_0 .net "out", 0 0, L_0x1fd1fd0;  1 drivers
S_0x1f62c50 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f60680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd0540 .functor XOR 1, L_0x1fd1630, L_0x1fd05b0, C4<0>, C4<0>;
v0x1f62e20_0 .net "A", 0 0, L_0x1fd1630;  alias, 1 drivers
v0x1f62f70_0 .net "B", 0 0, L_0x1fd05b0;  1 drivers
v0x1f63030_0 .net "out", 0 0, L_0x1fd0540;  alias, 1 drivers
S_0x1f63170 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f60680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd1d70 .functor XOR 1, L_0x1fd2610, L_0x1fd1630, C4<0>, C4<0>;
v0x1f63340_0 .net "A", 0 0, L_0x1fd2610;  alias, 1 drivers
v0x1f63400_0 .net "B", 0 0, L_0x1fd1630;  alias, 1 drivers
v0x1f634c0_0 .net "out", 0 0, L_0x1fd1d70;  1 drivers
S_0x1f64050 .scope module, "alu3" "ALU_1bit" 8 121, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fb43a0 .functor BUFZ 1, L_0x1fb3c50, C4<0>, C4<0>, C4<0>;
L_0x1fb4410 .functor BUFZ 1, L_0x1fb3c50, C4<0>, C4<0>, C4<0>;
v0x1f66fc0_0 .net "A", 0 0, L_0x1fb4830;  1 drivers
v0x1f67060_0 .net "B", 0 0, L_0x1fb4930;  1 drivers
v0x1f67120_0 .net "I", 7 0, L_0x1fb4510;  1 drivers
v0x1f67220_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f672c0_0 .net *"_s15", 0 0, L_0x1fb43a0;  1 drivers
v0x1f673d0_0 .net *"_s19", 0 0, L_0x1fb4410;  1 drivers
L_0x7f1240a502a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f674b0_0 .net/2s *"_s23", 0 0, L_0x7f1240a502a0;  1 drivers
v0x1f67590_0 .net "addORsub", 0 0, L_0x1fb3c50;  1 drivers
v0x1f67630_0 .net "carryin", 0 0, L_0x1fb49d0;  1 drivers
v0x1f67790_0 .net "carryout", 0 0, L_0x1f663d0;  1 drivers
v0x1f67860_0 .net "modB", 0 0, L_0x1fb39d0;  1 drivers
v0x1f67900_0 .net "out", 0 0, L_0x1fb42b0;  1 drivers
L_0x1fb3a40 .part v0x1eecc80_0, 0, 1;
LS_0x1fb4510_0_0 .concat8 [ 1 1 1 1], L_0x1fb43a0, L_0x1fb4410, L_0x1fb3fe0, L_0x7f1240a502a0;
LS_0x1fb4510_0_4 .concat8 [ 1 1 1 1], L_0x1f668b0, L_0x1fb4160, L_0x1fb41d0, L_0x1fb4240;
L_0x1fb4510 .concat8 [ 4 4 0 0], LS_0x1fb4510_0_0, LS_0x1fb4510_0_4;
S_0x1f642c0 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f64050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fb3b30 .functor XOR 1, L_0x1fb4830, L_0x1fb39d0, C4<0>, C4<0>;
L_0x1fb3c50 .functor XOR 1, L_0x1fb3b30, L_0x1fb49d0, C4<0>, C4<0>;
L_0x1fb3d80 .functor AND 1, L_0x1fb3b30, L_0x1fb49d0, C4<1>, C4<1>;
L_0x1fb3e10 .functor AND 1, L_0x1fb4830, L_0x1fb39d0, C4<1>, C4<1>;
L_0x1f663d0 .functor OR 1, L_0x1fb3d80, L_0x1fb3e10, C4<0>, C4<0>;
v0x1f64560_0 .net "A", 0 0, L_0x1fb4830;  alias, 1 drivers
v0x1f64640_0 .net "B", 0 0, L_0x1fb39d0;  alias, 1 drivers
v0x1f64700_0 .net "carryin", 0 0, L_0x1fb49d0;  alias, 1 drivers
v0x1f647d0_0 .net "carryout", 0 0, L_0x1f663d0;  alias, 1 drivers
v0x1f64890_0 .net "out1", 0 0, L_0x1fb3b30;  1 drivers
v0x1f649a0_0 .net "out2", 0 0, L_0x1fb3d80;  1 drivers
v0x1f64a60_0 .net "out3", 0 0, L_0x1fb3e10;  1 drivers
v0x1f64b20_0 .net "sum", 0 0, L_0x1fb3c50;  alias, 1 drivers
S_0x1f64c80 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f64050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f668b0 .functor AND 1, L_0x1fb4830, L_0x1fb4930, C4<1>, C4<1>;
v0x1f64ec0_0 .net "A", 0 0, L_0x1fb4830;  alias, 1 drivers
v0x1f64f80_0 .net "B", 0 0, L_0x1fb4930;  alias, 1 drivers
v0x1f65020_0 .net "out", 0 0, L_0x1f668b0;  1 drivers
S_0x1f65170 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f64050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f653c0_0 .net "I", 7 0, L_0x1fb4510;  alias, 1 drivers
v0x1f654a0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f65560_0 .net "out", 0 0, L_0x1fb42b0;  alias, 1 drivers
L_0x1fb42b0 .part/v L_0x1fb4510, v0x1eecc80_0, 1;
S_0x1f656b0 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f64050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb4160 .functor NAND 1, L_0x1fb4830, L_0x1fb4930, C4<1>, C4<1>;
v0x1f658d0_0 .net "A", 0 0, L_0x1fb4830;  alias, 1 drivers
v0x1f659e0_0 .net "B", 0 0, L_0x1fb4930;  alias, 1 drivers
v0x1f65aa0_0 .net "out", 0 0, L_0x1fb4160;  1 drivers
S_0x1f65bb0 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f64050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb41d0 .functor NOR 1, L_0x1fb4830, L_0x1fb4930, C4<0>, C4<0>;
v0x1f65e20_0 .net "A", 0 0, L_0x1fb4830;  alias, 1 drivers
v0x1f65ee0_0 .net "B", 0 0, L_0x1fb4930;  alias, 1 drivers
v0x1f65ff0_0 .net "out", 0 0, L_0x1fb41d0;  1 drivers
S_0x1f660f0 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f64050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb4240 .functor OR 1, L_0x1fb4830, L_0x1fb4930, C4<0>, C4<0>;
v0x1f66310_0 .net "A", 0 0, L_0x1fb4830;  alias, 1 drivers
v0x1f66460_0 .net "B", 0 0, L_0x1fb4930;  alias, 1 drivers
v0x1f66520_0 .net "out", 0 0, L_0x1fb4240;  1 drivers
S_0x1f66620 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f64050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb39d0 .functor XOR 1, L_0x1fb4930, L_0x1fb3a40, C4<0>, C4<0>;
v0x1f667f0_0 .net "A", 0 0, L_0x1fb4930;  alias, 1 drivers
v0x1f66940_0 .net "B", 0 0, L_0x1fb3a40;  1 drivers
v0x1f66a00_0 .net "out", 0 0, L_0x1fb39d0;  alias, 1 drivers
S_0x1f66b40 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f64050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb3fe0 .functor XOR 1, L_0x1fb4830, L_0x1fb4930, C4<0>, C4<0>;
v0x1f66d10_0 .net "A", 0 0, L_0x1fb4830;  alias, 1 drivers
v0x1f66dd0_0 .net "B", 0 0, L_0x1fb4930;  alias, 1 drivers
v0x1f66e90_0 .net "out", 0 0, L_0x1fb3fe0;  1 drivers
S_0x1f67a20 .scope module, "alu30" "ALU_1bit" 8 148, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f85040 .functor BUFZ 1, L_0x1fd1800, C4<0>, C4<0>, C4<0>;
L_0x1f850d0 .functor BUFZ 1, L_0x1fd1800, C4<0>, C4<0>, C4<0>;
v0x1f6a990_0 .net "A", 0 0, L_0x1fd43c0;  1 drivers
v0x1f6aa30_0 .net "B", 0 0, L_0x1fd2d90;  1 drivers
v0x1f6aaf0_0 .net "I", 7 0, L_0x1f851f0;  1 drivers
v0x1f6abf0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f6ac90_0 .net *"_s15", 0 0, L_0x1f85040;  1 drivers
v0x1f6ada0_0 .net *"_s19", 0 0, L_0x1f850d0;  1 drivers
L_0x7f1240a50a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f6ae80_0 .net/2s *"_s23", 0 0, L_0x7f1240a50a38;  1 drivers
v0x1f6af60_0 .net "addORsub", 0 0, L_0x1fd1800;  1 drivers
v0x1f6b000_0 .net "carryin", 0 0, L_0x1fd2e30;  1 drivers
v0x1f6b160_0 .net "carryout", 0 0, L_0x1f69da0;  1 drivers
v0x1f6b230_0 .net "modB", 0 0, L_0x1fc03a0;  1 drivers
v0x1f6b2d0_0 .net "out", 0 0, L_0x1f84ee0;  1 drivers
L_0x1fd16d0 .part v0x1eecc80_0, 0, 1;
LS_0x1f851f0_0_0 .concat8 [ 1 1 1 1], L_0x1f85040, L_0x1f850d0, L_0x1f84bf0, L_0x7f1240a50a38;
LS_0x1f851f0_0_4 .concat8 [ 1 1 1 1], L_0x1f6a280, L_0x1f84d70, L_0x1f84de0, L_0x1f84e50;
L_0x1f851f0 .concat8 [ 4 4 0 0], LS_0x1f851f0_0_0, LS_0x1f851f0_0_4;
S_0x1f67c90 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f67a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc0410 .functor XOR 1, L_0x1fd43c0, L_0x1fc03a0, C4<0>, C4<0>;
L_0x1fd1800 .functor XOR 1, L_0x1fc0410, L_0x1fd2e30, C4<0>, C4<0>;
L_0x1fd26b0 .functor AND 1, L_0x1fc0410, L_0x1fd2e30, C4<1>, C4<1>;
L_0x1fd2740 .functor AND 1, L_0x1fd43c0, L_0x1fc03a0, C4<1>, C4<1>;
L_0x1f69da0 .functor OR 1, L_0x1fd26b0, L_0x1fd2740, C4<0>, C4<0>;
v0x1f67f30_0 .net "A", 0 0, L_0x1fd43c0;  alias, 1 drivers
v0x1f68010_0 .net "B", 0 0, L_0x1fc03a0;  alias, 1 drivers
v0x1f680d0_0 .net "carryin", 0 0, L_0x1fd2e30;  alias, 1 drivers
v0x1f681a0_0 .net "carryout", 0 0, L_0x1f69da0;  alias, 1 drivers
v0x1f68260_0 .net "out1", 0 0, L_0x1fc0410;  1 drivers
v0x1f68370_0 .net "out2", 0 0, L_0x1fd26b0;  1 drivers
v0x1f68430_0 .net "out3", 0 0, L_0x1fd2740;  1 drivers
v0x1f684f0_0 .net "sum", 0 0, L_0x1fd1800;  alias, 1 drivers
S_0x1f68650 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f67a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6a280 .functor AND 1, L_0x1fd43c0, L_0x1fd2d90, C4<1>, C4<1>;
v0x1f68890_0 .net "A", 0 0, L_0x1fd43c0;  alias, 1 drivers
v0x1f68950_0 .net "B", 0 0, L_0x1fd2d90;  alias, 1 drivers
v0x1f689f0_0 .net "out", 0 0, L_0x1f6a280;  1 drivers
S_0x1f68b40 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f67a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f68d90_0 .net "I", 7 0, L_0x1f851f0;  alias, 1 drivers
v0x1f68e70_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f68f30_0 .net "out", 0 0, L_0x1f84ee0;  alias, 1 drivers
L_0x1f84ee0 .part/v L_0x1f851f0, v0x1eecc80_0, 1;
S_0x1f69080 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f67a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f84d70 .functor NAND 1, L_0x1fd43c0, L_0x1fd2d90, C4<1>, C4<1>;
v0x1f692a0_0 .net "A", 0 0, L_0x1fd43c0;  alias, 1 drivers
v0x1f693b0_0 .net "B", 0 0, L_0x1fd2d90;  alias, 1 drivers
v0x1f69470_0 .net "out", 0 0, L_0x1f84d70;  1 drivers
S_0x1f69580 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f67a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f84de0 .functor NOR 1, L_0x1fd43c0, L_0x1fd2d90, C4<0>, C4<0>;
v0x1f697f0_0 .net "A", 0 0, L_0x1fd43c0;  alias, 1 drivers
v0x1f698b0_0 .net "B", 0 0, L_0x1fd2d90;  alias, 1 drivers
v0x1f699c0_0 .net "out", 0 0, L_0x1f84de0;  1 drivers
S_0x1f69ac0 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f67a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f84e50 .functor OR 1, L_0x1fd43c0, L_0x1fd2d90, C4<0>, C4<0>;
v0x1f69ce0_0 .net "A", 0 0, L_0x1fd43c0;  alias, 1 drivers
v0x1f69e30_0 .net "B", 0 0, L_0x1fd2d90;  alias, 1 drivers
v0x1f69ef0_0 .net "out", 0 0, L_0x1f84e50;  1 drivers
S_0x1f69ff0 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f67a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fc03a0 .functor XOR 1, L_0x1fd2d90, L_0x1fd16d0, C4<0>, C4<0>;
v0x1f6a1c0_0 .net "A", 0 0, L_0x1fd2d90;  alias, 1 drivers
v0x1f6a310_0 .net "B", 0 0, L_0x1fd16d0;  1 drivers
v0x1f6a3d0_0 .net "out", 0 0, L_0x1fc03a0;  alias, 1 drivers
S_0x1f6a510 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f67a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f84bf0 .functor XOR 1, L_0x1fd43c0, L_0x1fd2d90, C4<0>, C4<0>;
v0x1f6a6e0_0 .net "A", 0 0, L_0x1fd43c0;  alias, 1 drivers
v0x1f6a7a0_0 .net "B", 0 0, L_0x1fd2d90;  alias, 1 drivers
v0x1f6a860_0 .net "out", 0 0, L_0x1f84bf0;  1 drivers
S_0x1f6b3f0 .scope module, "alu31" "ALU_last" 8 149, 8 22 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "overflow"
    .port_info 2 /OUTPUT 1 "carryout"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 3 "S"
L_0x1fd2f60 .functor BUFZ 1, L_0x1fd4a00, C4<0>, C4<0>, C4<0>;
L_0x1fd2fd0 .functor BUFZ 1, L_0x1fd4a00, C4<0>, C4<0>, C4<0>;
v0x1f6ed90_0 .net "A", 0 0, L_0x1fd5790;  1 drivers
v0x1f6ee30_0 .net "B", 0 0, L_0x1fd4460;  1 drivers
v0x1f6eef0_0 .net "I", 7 0, L_0x1fd51e0;  1 drivers
v0x1f6eff0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f6f090_0 .net *"_s3", 0 0, L_0x1fd2f60;  1 drivers
v0x1f6f1a0_0 .net *"_s7", 0 0, L_0x1fd2fd0;  1 drivers
v0x1f6f280_0 .net "as", 0 0, L_0x1fd4a00;  1 drivers
v0x1f6f370_0 .net "carryin", 0 0, L_0x1fd4500;  1 drivers
v0x1f6f460_0 .net "carryout", 0 0, L_0x1f6d780;  alias, 1 drivers
v0x1f6f590_0 .net "modB", 0 0, L_0x1fd47f0;  1 drivers
v0x1f6f680_0 .net "out", 0 0, L_0x1fd5010;  1 drivers
v0x1f6f720_0 .net "overflow", 0 0, L_0x1fd5100;  alias, 1 drivers
L_0x1fd4860 .part v0x1eecc80_0, 0, 1;
LS_0x1fd51e0_0_0 .concat8 [ 1 1 1 1], L_0x1fd2f60, L_0x1fd2fd0, L_0x1fd4d40, L_0x1fd5170;
LS_0x1fd51e0_0_4 .concat8 [ 1 1 1 1], L_0x1f6dc60, L_0x1fd4ec0, L_0x1fd4f30, L_0x1fd4fa0;
L_0x1fd51e0 .concat8 [ 4 4 0 0], LS_0x1fd51e0_0_0, LS_0x1fd51e0_0_4;
S_0x1f6b670 .scope module, "addsub" "add_sub" 8 42, 2 8 0, S_0x1f6b3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fd4900 .functor XOR 1, L_0x1fd5790, L_0x1fd47f0, C4<0>, C4<0>;
L_0x1fd4a00 .functor XOR 1, L_0x1fd4900, L_0x1fd4500, C4<0>, C4<0>;
L_0x1fd4a70 .functor AND 1, L_0x1fd4900, L_0x1fd4500, C4<1>, C4<1>;
L_0x1fd4b70 .functor AND 1, L_0x1fd5790, L_0x1fd47f0, C4<1>, C4<1>;
L_0x1f6d780 .functor OR 1, L_0x1fd4a70, L_0x1fd4b70, C4<0>, C4<0>;
v0x1f6b910_0 .net "A", 0 0, L_0x1fd5790;  alias, 1 drivers
v0x1f6b9f0_0 .net "B", 0 0, L_0x1fd47f0;  alias, 1 drivers
v0x1f6bab0_0 .net "carryin", 0 0, L_0x1fd4500;  alias, 1 drivers
v0x1f6bb80_0 .net "carryout", 0 0, L_0x1f6d780;  alias, 1 drivers
v0x1f6bc40_0 .net "out1", 0 0, L_0x1fd4900;  1 drivers
v0x1f6bd50_0 .net "out2", 0 0, L_0x1fd4a70;  1 drivers
v0x1f6be10_0 .net "out3", 0 0, L_0x1fd4b70;  1 drivers
v0x1f6bed0_0 .net "sum", 0 0, L_0x1fd4a00;  alias, 1 drivers
S_0x1f6c030 .scope module, "andgate" "ALUand" 8 44, 9 8 0, S_0x1f6b3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6dc60 .functor AND 1, L_0x1fd5790, L_0x1fd4460, C4<1>, C4<1>;
v0x1f6c270_0 .net "A", 0 0, L_0x1fd5790;  alias, 1 drivers
v0x1f6c330_0 .net "B", 0 0, L_0x1fd4460;  alias, 1 drivers
v0x1f6c3d0_0 .net "out", 0 0, L_0x1f6dc60;  1 drivers
S_0x1f6c520 .scope module, "elonMux" "multiplexer" 8 49, 10 4 0, S_0x1f6b3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f6c770_0 .net "I", 7 0, L_0x1fd51e0;  alias, 1 drivers
v0x1f6c850_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f6c910_0 .net "out", 0 0, L_0x1fd5010;  alias, 1 drivers
L_0x1fd5010 .part/v L_0x1fd51e0, v0x1eecc80_0, 1;
S_0x1f6ca60 .scope module, "nandgate" "ALUnand" 8 45, 9 26 0, S_0x1f6b3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd4ec0 .functor NAND 1, L_0x1fd5790, L_0x1fd4460, C4<1>, C4<1>;
v0x1f6cc80_0 .net "A", 0 0, L_0x1fd5790;  alias, 1 drivers
v0x1f6cd90_0 .net "B", 0 0, L_0x1fd4460;  alias, 1 drivers
v0x1f6ce50_0 .net "out", 0 0, L_0x1fd4ec0;  1 drivers
S_0x1f6cf60 .scope module, "norgate" "ALUnor" 8 46, 9 35 0, S_0x1f6b3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd4f30 .functor NOR 1, L_0x1fd5790, L_0x1fd4460, C4<0>, C4<0>;
v0x1f6d1d0_0 .net "A", 0 0, L_0x1fd5790;  alias, 1 drivers
v0x1f6d290_0 .net "B", 0 0, L_0x1fd4460;  alias, 1 drivers
v0x1f6d3a0_0 .net "out", 0 0, L_0x1fd4f30;  1 drivers
S_0x1f6d4a0 .scope module, "orgate" "ALUor" 8 47, 9 17 0, S_0x1f6b3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd4fa0 .functor OR 1, L_0x1fd5790, L_0x1fd4460, C4<0>, C4<0>;
v0x1f6d6c0_0 .net "A", 0 0, L_0x1fd5790;  alias, 1 drivers
v0x1f6d810_0 .net "B", 0 0, L_0x1fd4460;  alias, 1 drivers
v0x1f6d8d0_0 .net "out", 0 0, L_0x1fd4fa0;  1 drivers
S_0x1f6d9d0 .scope module, "xorgate" "ALUxor" 8 40, 9 44 0, S_0x1f6b3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd47f0 .functor XOR 1, L_0x1fd4460, L_0x1fd4860, C4<0>, C4<0>;
v0x1f6dba0_0 .net "A", 0 0, L_0x1fd4460;  alias, 1 drivers
v0x1f6dcf0_0 .net "B", 0 0, L_0x1fd4860;  1 drivers
v0x1f6ddb0_0 .net "out", 0 0, L_0x1fd47f0;  alias, 1 drivers
S_0x1f6def0 .scope module, "xorgate1" "ALUxor" 8 43, 9 44 0, S_0x1f6b3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd4d40 .functor XOR 1, L_0x1fd5790, L_0x1fd4460, C4<0>, C4<0>;
v0x1f6e0c0_0 .net "A", 0 0, L_0x1fd5790;  alias, 1 drivers
v0x1f6e180_0 .net "B", 0 0, L_0x1fd4460;  alias, 1 drivers
v0x1f6e240_0 .net "out", 0 0, L_0x1fd4d40;  1 drivers
S_0x1f6e370 .scope module, "xorgate2" "ALUxor" 8 51, 9 44 0, S_0x1f6b3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd5100 .functor XOR 1, L_0x1fd4500, L_0x1f6d780, C4<0>, C4<0>;
v0x1f6e5d0_0 .net "A", 0 0, L_0x1fd4500;  alias, 1 drivers
v0x1f6e6c0_0 .net "B", 0 0, L_0x1f6d780;  alias, 1 drivers
v0x1f6e790_0 .net "out", 0 0, L_0x1fd5100;  alias, 1 drivers
S_0x1f6e8a0 .scope module, "xorgate3" "ALUxor" 8 53, 9 44 0, S_0x1f6b3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fd5170 .functor XOR 1, L_0x1fd5100, L_0x1fd4a00, C4<0>, C4<0>;
v0x1f6eac0_0 .net "A", 0 0, L_0x1fd5100;  alias, 1 drivers
v0x1f6ebb0_0 .net "B", 0 0, L_0x1fd4a00;  alias, 1 drivers
v0x1f6ec80_0 .net "out", 0 0, L_0x1fd5170;  1 drivers
S_0x1f6f910 .scope module, "alu4" "ALU_1bit" 8 122, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fb5530 .functor BUFZ 1, L_0x1fb4d80, C4<0>, C4<0>, C4<0>;
L_0x1fb55a0 .functor BUFZ 1, L_0x1fb4d80, C4<0>, C4<0>, C4<0>;
v0x1f72790_0 .net "A", 0 0, L_0x1fb59c0;  1 drivers
v0x1f72830_0 .net "B", 0 0, L_0x1fb5a60;  1 drivers
v0x1f728f0_0 .net "I", 7 0, L_0x1fb56a0;  1 drivers
v0x1f729f0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f72a90_0 .net *"_s15", 0 0, L_0x1fb5530;  1 drivers
v0x1f72ba0_0 .net *"_s19", 0 0, L_0x1fb55a0;  1 drivers
L_0x7f1240a502e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f72c80_0 .net/2s *"_s23", 0 0, L_0x7f1240a502e8;  1 drivers
v0x1f72d60_0 .net "addORsub", 0 0, L_0x1fb4d80;  1 drivers
v0x1f72e00_0 .net "carryin", 0 0, L_0x1fb5b80;  1 drivers
v0x1f72f60_0 .net "carryout", 0 0, L_0x1f71ba0;  1 drivers
v0x1f73030_0 .net "modB", 0 0, L_0x1fb4b70;  1 drivers
v0x1f730d0_0 .net "out", 0 0, L_0x1fb53f0;  1 drivers
L_0x1fb4be0 .part v0x1eecc80_0, 0, 1;
LS_0x1fb56a0_0_0 .concat8 [ 1 1 1 1], L_0x1fb5530, L_0x1fb55a0, L_0x1fb5120, L_0x7f1240a502e8;
LS_0x1fb56a0_0_4 .concat8 [ 1 1 1 1], L_0x1f72080, L_0x1fb52a0, L_0x1fb5310, L_0x1fb5380;
L_0x1fb56a0 .concat8 [ 4 4 0 0], LS_0x1fb56a0_0_0, LS_0x1fb56a0_0_4;
S_0x1f6fb80 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f6f910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fb4c80 .functor XOR 1, L_0x1fb59c0, L_0x1fb4b70, C4<0>, C4<0>;
L_0x1fb4d80 .functor XOR 1, L_0x1fb4c80, L_0x1fb5b80, C4<0>, C4<0>;
L_0x1fb4e40 .functor AND 1, L_0x1fb4c80, L_0x1fb5b80, C4<1>, C4<1>;
L_0x1fb4eb0 .functor AND 1, L_0x1fb59c0, L_0x1fb4b70, C4<1>, C4<1>;
L_0x1f71ba0 .functor OR 1, L_0x1fb4e40, L_0x1fb4eb0, C4<0>, C4<0>;
v0x1f6fdf0_0 .net "A", 0 0, L_0x1fb59c0;  alias, 1 drivers
v0x1f6fed0_0 .net "B", 0 0, L_0x1fb4b70;  alias, 1 drivers
v0x1f6ff90_0 .net "carryin", 0 0, L_0x1fb5b80;  alias, 1 drivers
v0x1f70030_0 .net "carryout", 0 0, L_0x1f71ba0;  alias, 1 drivers
v0x1f700f0_0 .net "out1", 0 0, L_0x1fb4c80;  1 drivers
v0x1f70200_0 .net "out2", 0 0, L_0x1fb4e40;  1 drivers
v0x1f702c0_0 .net "out3", 0 0, L_0x1fb4eb0;  1 drivers
v0x1f70380_0 .net "sum", 0 0, L_0x1fb4d80;  alias, 1 drivers
S_0x1f704e0 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f6f910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f72080 .functor AND 1, L_0x1fb59c0, L_0x1fb5a60, C4<1>, C4<1>;
v0x1f70720_0 .net "A", 0 0, L_0x1fb59c0;  alias, 1 drivers
v0x1f707e0_0 .net "B", 0 0, L_0x1fb5a60;  alias, 1 drivers
v0x1f70880_0 .net "out", 0 0, L_0x1f72080;  1 drivers
S_0x1f709a0 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f6f910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f70bc0_0 .net "I", 7 0, L_0x1fb56a0;  alias, 1 drivers
v0x1f70ca0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f70d60_0 .net "out", 0 0, L_0x1fb53f0;  alias, 1 drivers
L_0x1fb53f0 .part/v L_0x1fb56a0, v0x1eecc80_0, 1;
S_0x1f70e80 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f6f910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb52a0 .functor NAND 1, L_0x1fb59c0, L_0x1fb5a60, C4<1>, C4<1>;
v0x1f710a0_0 .net "A", 0 0, L_0x1fb59c0;  alias, 1 drivers
v0x1f711b0_0 .net "B", 0 0, L_0x1fb5a60;  alias, 1 drivers
v0x1f71270_0 .net "out", 0 0, L_0x1fb52a0;  1 drivers
S_0x1f71380 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f6f910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb5310 .functor NOR 1, L_0x1fb59c0, L_0x1fb5a60, C4<0>, C4<0>;
v0x1f715f0_0 .net "A", 0 0, L_0x1fb59c0;  alias, 1 drivers
v0x1f716b0_0 .net "B", 0 0, L_0x1fb5a60;  alias, 1 drivers
v0x1f717c0_0 .net "out", 0 0, L_0x1fb5310;  1 drivers
S_0x1f718c0 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f6f910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb5380 .functor OR 1, L_0x1fb59c0, L_0x1fb5a60, C4<0>, C4<0>;
v0x1f71ae0_0 .net "A", 0 0, L_0x1fb59c0;  alias, 1 drivers
v0x1f71c30_0 .net "B", 0 0, L_0x1fb5a60;  alias, 1 drivers
v0x1f71cf0_0 .net "out", 0 0, L_0x1fb5380;  1 drivers
S_0x1f71df0 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f6f910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb4b70 .functor XOR 1, L_0x1fb5a60, L_0x1fb4be0, C4<0>, C4<0>;
v0x1f71fc0_0 .net "A", 0 0, L_0x1fb5a60;  alias, 1 drivers
v0x1f72110_0 .net "B", 0 0, L_0x1fb4be0;  1 drivers
v0x1f721d0_0 .net "out", 0 0, L_0x1fb4b70;  alias, 1 drivers
S_0x1f72310 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f6f910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb5120 .functor XOR 1, L_0x1fb59c0, L_0x1fb5a60, C4<0>, C4<0>;
v0x1f724e0_0 .net "A", 0 0, L_0x1fb59c0;  alias, 1 drivers
v0x1f725a0_0 .net "B", 0 0, L_0x1fb5a60;  alias, 1 drivers
v0x1f72660_0 .net "out", 0 0, L_0x1fb5120;  1 drivers
S_0x1f731f0 .scope module, "alu5" "ALU_1bit" 8 123, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fb6710 .functor BUFZ 1, L_0x1fb5ee0, C4<0>, C4<0>, C4<0>;
L_0x1fb67a0 .functor BUFZ 1, L_0x1fb5ee0, C4<0>, C4<0>, C4<0>;
v0x1f76160_0 .net "A", 0 0, L_0x1fb6be0;  1 drivers
v0x1f76200_0 .net "B", 0 0, L_0x1fb6d10;  1 drivers
v0x1f762c0_0 .net "I", 7 0, L_0x1fb68c0;  1 drivers
v0x1f763c0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f76460_0 .net *"_s15", 0 0, L_0x1fb6710;  1 drivers
v0x1f76570_0 .net *"_s19", 0 0, L_0x1fb67a0;  1 drivers
L_0x7f1240a50330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f76650_0 .net/2s *"_s23", 0 0, L_0x7f1240a50330;  1 drivers
v0x1f76730_0 .net "addORsub", 0 0, L_0x1fb5ee0;  1 drivers
v0x1f767d0_0 .net "carryin", 0 0, L_0x1fb6ec0;  1 drivers
v0x1f76930_0 .net "carryout", 0 0, L_0x1f75570;  1 drivers
v0x1f76a00_0 .net "modB", 0 0, L_0x1fb4b00;  1 drivers
v0x1f76aa0_0 .net "out", 0 0, L_0x1fb65b0;  1 drivers
L_0x1fb5d40 .part v0x1eecc80_0, 0, 1;
LS_0x1fb68c0_0_0 .concat8 [ 1 1 1 1], L_0x1fb6710, L_0x1fb67a0, L_0x1fb62a0, L_0x7f1240a50330;
LS_0x1fb68c0_0_4 .concat8 [ 1 1 1 1], L_0x1f75a50, L_0x1fb6420, L_0x1fb6490, L_0x1fb6520;
L_0x1fb68c0 .concat8 [ 4 4 0 0], LS_0x1fb68c0_0_0, LS_0x1fb68c0_0_4;
S_0x1f73460 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f731f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fb5de0 .functor XOR 1, L_0x1fb6be0, L_0x1fb4b00, C4<0>, C4<0>;
L_0x1fb5ee0 .functor XOR 1, L_0x1fb5de0, L_0x1fb6ec0, C4<0>, C4<0>;
L_0x1fb5fa0 .functor AND 1, L_0x1fb5de0, L_0x1fb6ec0, C4<1>, C4<1>;
L_0x1fb6030 .functor AND 1, L_0x1fb6be0, L_0x1fb4b00, C4<1>, C4<1>;
L_0x1f75570 .functor OR 1, L_0x1fb5fa0, L_0x1fb6030, C4<0>, C4<0>;
v0x1f73700_0 .net "A", 0 0, L_0x1fb6be0;  alias, 1 drivers
v0x1f737e0_0 .net "B", 0 0, L_0x1fb4b00;  alias, 1 drivers
v0x1f738a0_0 .net "carryin", 0 0, L_0x1fb6ec0;  alias, 1 drivers
v0x1f73970_0 .net "carryout", 0 0, L_0x1f75570;  alias, 1 drivers
v0x1f73a30_0 .net "out1", 0 0, L_0x1fb5de0;  1 drivers
v0x1f73b40_0 .net "out2", 0 0, L_0x1fb5fa0;  1 drivers
v0x1f73c00_0 .net "out3", 0 0, L_0x1fb6030;  1 drivers
v0x1f73cc0_0 .net "sum", 0 0, L_0x1fb5ee0;  alias, 1 drivers
S_0x1f73e20 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f731f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f75a50 .functor AND 1, L_0x1fb6be0, L_0x1fb6d10, C4<1>, C4<1>;
v0x1f74060_0 .net "A", 0 0, L_0x1fb6be0;  alias, 1 drivers
v0x1f74120_0 .net "B", 0 0, L_0x1fb6d10;  alias, 1 drivers
v0x1f741c0_0 .net "out", 0 0, L_0x1f75a50;  1 drivers
S_0x1f74310 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f731f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f74560_0 .net "I", 7 0, L_0x1fb68c0;  alias, 1 drivers
v0x1f74640_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f74700_0 .net "out", 0 0, L_0x1fb65b0;  alias, 1 drivers
L_0x1fb65b0 .part/v L_0x1fb68c0, v0x1eecc80_0, 1;
S_0x1f74850 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f731f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb6420 .functor NAND 1, L_0x1fb6be0, L_0x1fb6d10, C4<1>, C4<1>;
v0x1f74a70_0 .net "A", 0 0, L_0x1fb6be0;  alias, 1 drivers
v0x1f74b80_0 .net "B", 0 0, L_0x1fb6d10;  alias, 1 drivers
v0x1f74c40_0 .net "out", 0 0, L_0x1fb6420;  1 drivers
S_0x1f74d50 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f731f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb6490 .functor NOR 1, L_0x1fb6be0, L_0x1fb6d10, C4<0>, C4<0>;
v0x1f74fc0_0 .net "A", 0 0, L_0x1fb6be0;  alias, 1 drivers
v0x1f75080_0 .net "B", 0 0, L_0x1fb6d10;  alias, 1 drivers
v0x1f75190_0 .net "out", 0 0, L_0x1fb6490;  1 drivers
S_0x1f75290 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f731f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb6520 .functor OR 1, L_0x1fb6be0, L_0x1fb6d10, C4<0>, C4<0>;
v0x1f754b0_0 .net "A", 0 0, L_0x1fb6be0;  alias, 1 drivers
v0x1f75600_0 .net "B", 0 0, L_0x1fb6d10;  alias, 1 drivers
v0x1f756c0_0 .net "out", 0 0, L_0x1fb6520;  1 drivers
S_0x1f757c0 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f731f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb4b00 .functor XOR 1, L_0x1fb6d10, L_0x1fb5d40, C4<0>, C4<0>;
v0x1f75990_0 .net "A", 0 0, L_0x1fb6d10;  alias, 1 drivers
v0x1f75ae0_0 .net "B", 0 0, L_0x1fb5d40;  1 drivers
v0x1f75ba0_0 .net "out", 0 0, L_0x1fb4b00;  alias, 1 drivers
S_0x1f75ce0 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f731f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb62a0 .functor XOR 1, L_0x1fb6be0, L_0x1fb6d10, C4<0>, C4<0>;
v0x1f75eb0_0 .net "A", 0 0, L_0x1fb6be0;  alias, 1 drivers
v0x1f75f70_0 .net "B", 0 0, L_0x1fb6d10;  alias, 1 drivers
v0x1f76030_0 .net "out", 0 0, L_0x1fb62a0;  1 drivers
S_0x1f76bc0 .scope module, "alu6" "ALU_1bit" 8 124, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fb7a40 .functor BUFZ 1, L_0x1fb71a0, C4<0>, C4<0>, C4<0>;
L_0x1fb7ad0 .functor BUFZ 1, L_0x1fb71a0, C4<0>, C4<0>, C4<0>;
v0x1f79b30_0 .net "A", 0 0, L_0x1fb7f10;  1 drivers
v0x1f79bd0_0 .net "B", 0 0, L_0x1fb7fb0;  1 drivers
v0x1f79c90_0 .net "I", 7 0, L_0x1fb7bf0;  1 drivers
v0x1f79d90_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f79e30_0 .net *"_s15", 0 0, L_0x1fb7a40;  1 drivers
v0x1f79f40_0 .net *"_s19", 0 0, L_0x1fb7ad0;  1 drivers
L_0x7f1240a50378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f7a020_0 .net/2s *"_s23", 0 0, L_0x7f1240a50378;  1 drivers
v0x1f7a100_0 .net "addORsub", 0 0, L_0x1fb71a0;  1 drivers
v0x1f7a1a0_0 .net "carryin", 0 0, L_0x1fb6f60;  1 drivers
v0x1f7a300_0 .net "carryout", 0 0, L_0x1f78f40;  1 drivers
v0x1f7a3d0_0 .net "modB", 0 0, L_0x1fb6c80;  1 drivers
v0x1f7a470_0 .net "out", 0 0, L_0x1fb78e0;  1 drivers
L_0x1fb7000 .part v0x1eecc80_0, 0, 1;
LS_0x1fb7bf0_0_0 .concat8 [ 1 1 1 1], L_0x1fb7a40, L_0x1fb7ad0, L_0x1fb75d0, L_0x7f1240a50378;
LS_0x1fb7bf0_0_4 .concat8 [ 1 1 1 1], L_0x1f79420, L_0x1fb7750, L_0x1fb77c0, L_0x1fb7850;
L_0x1fb7bf0 .concat8 [ 4 4 0 0], LS_0x1fb7bf0_0_0, LS_0x1fb7bf0_0_4;
S_0x1f76e30 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f76bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fb70a0 .functor XOR 1, L_0x1fb7f10, L_0x1fb6c80, C4<0>, C4<0>;
L_0x1fb71a0 .functor XOR 1, L_0x1fb70a0, L_0x1fb6f60, C4<0>, C4<0>;
L_0x1fb72d0 .functor AND 1, L_0x1fb70a0, L_0x1fb6f60, C4<1>, C4<1>;
L_0x1fb7360 .functor AND 1, L_0x1fb7f10, L_0x1fb6c80, C4<1>, C4<1>;
L_0x1f78f40 .functor OR 1, L_0x1fb72d0, L_0x1fb7360, C4<0>, C4<0>;
v0x1f770d0_0 .net "A", 0 0, L_0x1fb7f10;  alias, 1 drivers
v0x1f771b0_0 .net "B", 0 0, L_0x1fb6c80;  alias, 1 drivers
v0x1f77270_0 .net "carryin", 0 0, L_0x1fb6f60;  alias, 1 drivers
v0x1f77340_0 .net "carryout", 0 0, L_0x1f78f40;  alias, 1 drivers
v0x1f77400_0 .net "out1", 0 0, L_0x1fb70a0;  1 drivers
v0x1f77510_0 .net "out2", 0 0, L_0x1fb72d0;  1 drivers
v0x1f775d0_0 .net "out3", 0 0, L_0x1fb7360;  1 drivers
v0x1f77690_0 .net "sum", 0 0, L_0x1fb71a0;  alias, 1 drivers
S_0x1f777f0 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f76bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f79420 .functor AND 1, L_0x1fb7f10, L_0x1fb7fb0, C4<1>, C4<1>;
v0x1f77a30_0 .net "A", 0 0, L_0x1fb7f10;  alias, 1 drivers
v0x1f77af0_0 .net "B", 0 0, L_0x1fb7fb0;  alias, 1 drivers
v0x1f77b90_0 .net "out", 0 0, L_0x1f79420;  1 drivers
S_0x1f77ce0 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f76bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f77f30_0 .net "I", 7 0, L_0x1fb7bf0;  alias, 1 drivers
v0x1f78010_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f780d0_0 .net "out", 0 0, L_0x1fb78e0;  alias, 1 drivers
L_0x1fb78e0 .part/v L_0x1fb7bf0, v0x1eecc80_0, 1;
S_0x1f78220 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f76bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb7750 .functor NAND 1, L_0x1fb7f10, L_0x1fb7fb0, C4<1>, C4<1>;
v0x1f78440_0 .net "A", 0 0, L_0x1fb7f10;  alias, 1 drivers
v0x1f78550_0 .net "B", 0 0, L_0x1fb7fb0;  alias, 1 drivers
v0x1f78610_0 .net "out", 0 0, L_0x1fb7750;  1 drivers
S_0x1f78720 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f76bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb77c0 .functor NOR 1, L_0x1fb7f10, L_0x1fb7fb0, C4<0>, C4<0>;
v0x1f78990_0 .net "A", 0 0, L_0x1fb7f10;  alias, 1 drivers
v0x1f78a50_0 .net "B", 0 0, L_0x1fb7fb0;  alias, 1 drivers
v0x1f78b60_0 .net "out", 0 0, L_0x1fb77c0;  1 drivers
S_0x1f78c60 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f76bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb7850 .functor OR 1, L_0x1fb7f10, L_0x1fb7fb0, C4<0>, C4<0>;
v0x1f78e80_0 .net "A", 0 0, L_0x1fb7f10;  alias, 1 drivers
v0x1f78fd0_0 .net "B", 0 0, L_0x1fb7fb0;  alias, 1 drivers
v0x1f79090_0 .net "out", 0 0, L_0x1fb7850;  1 drivers
S_0x1f79190 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f76bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb6c80 .functor XOR 1, L_0x1fb7fb0, L_0x1fb7000, C4<0>, C4<0>;
v0x1f79360_0 .net "A", 0 0, L_0x1fb7fb0;  alias, 1 drivers
v0x1f794b0_0 .net "B", 0 0, L_0x1fb7000;  1 drivers
v0x1f79570_0 .net "out", 0 0, L_0x1fb6c80;  alias, 1 drivers
S_0x1f796b0 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f76bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb75d0 .functor XOR 1, L_0x1fb7f10, L_0x1fb7fb0, C4<0>, C4<0>;
v0x1f79880_0 .net "A", 0 0, L_0x1fb7f10;  alias, 1 drivers
v0x1f79940_0 .net "B", 0 0, L_0x1fb7fb0;  alias, 1 drivers
v0x1f79a00_0 .net "out", 0 0, L_0x1fb75d0;  1 drivers
S_0x1f7a590 .scope module, "alu7" "ALU_1bit" 8 125, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fb8c60 .functor BUFZ 1, L_0x1fb83c0, C4<0>, C4<0>, C4<0>;
L_0x1fb8cf0 .functor BUFZ 1, L_0x1fb83c0, C4<0>, C4<0>, C4<0>;
v0x1f7d500_0 .net "A", 0 0, L_0x1fb9130;  1 drivers
v0x1f7d5a0_0 .net "B", 0 0, L_0x1fb8050;  1 drivers
v0x1f7d660_0 .net "I", 7 0, L_0x1fb8e10;  1 drivers
v0x1f7d760_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f7d800_0 .net *"_s15", 0 0, L_0x1fb8c60;  1 drivers
v0x1f7d910_0 .net *"_s19", 0 0, L_0x1fb8cf0;  1 drivers
L_0x7f1240a503c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f7d9f0_0 .net/2s *"_s23", 0 0, L_0x7f1240a503c0;  1 drivers
v0x1f7dad0_0 .net "addORsub", 0 0, L_0x1fb83c0;  1 drivers
v0x1f7db70_0 .net "carryin", 0 0, L_0x1fb9290;  1 drivers
v0x1f7dcd0_0 .net "carryout", 0 0, L_0x1f7c910;  1 drivers
v0x1f7dda0_0 .net "modB", 0 0, L_0x1fb8190;  1 drivers
v0x1f7de40_0 .net "out", 0 0, L_0x1fb8b00;  1 drivers
L_0x1fb8200 .part v0x1eecc80_0, 0, 1;
LS_0x1fb8e10_0_0 .concat8 [ 1 1 1 1], L_0x1fb8c60, L_0x1fb8cf0, L_0x1fb87f0, L_0x7f1240a503c0;
LS_0x1fb8e10_0_4 .concat8 [ 1 1 1 1], L_0x1f7cdf0, L_0x1fb8970, L_0x1fb89e0, L_0x1fb8a70;
L_0x1fb8e10 .concat8 [ 4 4 0 0], LS_0x1fb8e10_0_0, LS_0x1fb8e10_0_4;
S_0x1f7a800 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f7a590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fb82a0 .functor XOR 1, L_0x1fb9130, L_0x1fb8190, C4<0>, C4<0>;
L_0x1fb83c0 .functor XOR 1, L_0x1fb82a0, L_0x1fb9290, C4<0>, C4<0>;
L_0x1fb84f0 .functor AND 1, L_0x1fb82a0, L_0x1fb9290, C4<1>, C4<1>;
L_0x1fb8580 .functor AND 1, L_0x1fb9130, L_0x1fb8190, C4<1>, C4<1>;
L_0x1f7c910 .functor OR 1, L_0x1fb84f0, L_0x1fb8580, C4<0>, C4<0>;
v0x1f7aaa0_0 .net "A", 0 0, L_0x1fb9130;  alias, 1 drivers
v0x1f7ab80_0 .net "B", 0 0, L_0x1fb8190;  alias, 1 drivers
v0x1f7ac40_0 .net "carryin", 0 0, L_0x1fb9290;  alias, 1 drivers
v0x1f7ad10_0 .net "carryout", 0 0, L_0x1f7c910;  alias, 1 drivers
v0x1f7add0_0 .net "out1", 0 0, L_0x1fb82a0;  1 drivers
v0x1f7aee0_0 .net "out2", 0 0, L_0x1fb84f0;  1 drivers
v0x1f7afa0_0 .net "out3", 0 0, L_0x1fb8580;  1 drivers
v0x1f7b060_0 .net "sum", 0 0, L_0x1fb83c0;  alias, 1 drivers
S_0x1f7b1c0 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f7a590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7cdf0 .functor AND 1, L_0x1fb9130, L_0x1fb8050, C4<1>, C4<1>;
v0x1f7b400_0 .net "A", 0 0, L_0x1fb9130;  alias, 1 drivers
v0x1f7b4c0_0 .net "B", 0 0, L_0x1fb8050;  alias, 1 drivers
v0x1f7b560_0 .net "out", 0 0, L_0x1f7cdf0;  1 drivers
S_0x1f7b6b0 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f7a590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f7b900_0 .net "I", 7 0, L_0x1fb8e10;  alias, 1 drivers
v0x1f7b9e0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f7baa0_0 .net "out", 0 0, L_0x1fb8b00;  alias, 1 drivers
L_0x1fb8b00 .part/v L_0x1fb8e10, v0x1eecc80_0, 1;
S_0x1f7bbf0 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f7a590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb8970 .functor NAND 1, L_0x1fb9130, L_0x1fb8050, C4<1>, C4<1>;
v0x1f7be10_0 .net "A", 0 0, L_0x1fb9130;  alias, 1 drivers
v0x1f7bf20_0 .net "B", 0 0, L_0x1fb8050;  alias, 1 drivers
v0x1f7bfe0_0 .net "out", 0 0, L_0x1fb8970;  1 drivers
S_0x1f7c0f0 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f7a590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb89e0 .functor NOR 1, L_0x1fb9130, L_0x1fb8050, C4<0>, C4<0>;
v0x1f7c360_0 .net "A", 0 0, L_0x1fb9130;  alias, 1 drivers
v0x1f7c420_0 .net "B", 0 0, L_0x1fb8050;  alias, 1 drivers
v0x1f7c530_0 .net "out", 0 0, L_0x1fb89e0;  1 drivers
S_0x1f7c630 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f7a590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb8a70 .functor OR 1, L_0x1fb9130, L_0x1fb8050, C4<0>, C4<0>;
v0x1f7c850_0 .net "A", 0 0, L_0x1fb9130;  alias, 1 drivers
v0x1f7c9a0_0 .net "B", 0 0, L_0x1fb8050;  alias, 1 drivers
v0x1f7ca60_0 .net "out", 0 0, L_0x1fb8a70;  1 drivers
S_0x1f7cb60 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f7a590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb8190 .functor XOR 1, L_0x1fb8050, L_0x1fb8200, C4<0>, C4<0>;
v0x1f7cd30_0 .net "A", 0 0, L_0x1fb8050;  alias, 1 drivers
v0x1f7ce80_0 .net "B", 0 0, L_0x1fb8200;  1 drivers
v0x1f7cf40_0 .net "out", 0 0, L_0x1fb8190;  alias, 1 drivers
S_0x1f7d080 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f7a590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb87f0 .functor XOR 1, L_0x1fb9130, L_0x1fb8050, C4<0>, C4<0>;
v0x1f7d250_0 .net "A", 0 0, L_0x1fb9130;  alias, 1 drivers
v0x1f7d310_0 .net "B", 0 0, L_0x1fb8050;  alias, 1 drivers
v0x1f7d3d0_0 .net "out", 0 0, L_0x1fb87f0;  1 drivers
S_0x1f7df60 .scope module, "alu8" "ALU_1bit" 8 126, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fb9eb0 .functor BUFZ 1, L_0x1fb9630, C4<0>, C4<0>, C4<0>;
L_0x1fb9f40 .functor BUFZ 1, L_0x1fb9630, C4<0>, C4<0>, C4<0>;
v0x1f80ed0_0 .net "A", 0 0, L_0x1fba380;  1 drivers
v0x1f80f70_0 .net "B", 0 0, L_0x1fba420;  1 drivers
v0x1f81030_0 .net "I", 7 0, L_0x1fba060;  1 drivers
v0x1f81130_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f811d0_0 .net *"_s15", 0 0, L_0x1fb9eb0;  1 drivers
v0x1f812e0_0 .net *"_s19", 0 0, L_0x1fb9f40;  1 drivers
L_0x7f1240a50408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f813c0_0 .net/2s *"_s23", 0 0, L_0x7f1240a50408;  1 drivers
v0x1f814a0_0 .net "addORsub", 0 0, L_0x1fb9630;  1 drivers
v0x1f81540_0 .net "carryin", 0 0, L_0x1fb93c0;  1 drivers
v0x1f816a0_0 .net "carryout", 0 0, L_0x1f802e0;  1 drivers
v0x1f81770_0 .net "modB", 0 0, L_0x1fb91d0;  1 drivers
v0x1f81810_0 .net "out", 0 0, L_0x1fb9d50;  1 drivers
L_0x1fb9490 .part v0x1eecc80_0, 0, 1;
LS_0x1fba060_0_0 .concat8 [ 1 1 1 1], L_0x1fb9eb0, L_0x1fb9f40, L_0x1fb9a40, L_0x7f1240a50408;
LS_0x1fba060_0_4 .concat8 [ 1 1 1 1], L_0x1f807c0, L_0x1fb9bc0, L_0x1fb9c30, L_0x1fb9cc0;
L_0x1fba060 .concat8 [ 4 4 0 0], LS_0x1fba060_0_0, LS_0x1fba060_0_4;
S_0x1f7e1d0 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f7df60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fb9530 .functor XOR 1, L_0x1fba380, L_0x1fb91d0, C4<0>, C4<0>;
L_0x1fb9630 .functor XOR 1, L_0x1fb9530, L_0x1fb93c0, C4<0>, C4<0>;
L_0x1fb9740 .functor AND 1, L_0x1fb9530, L_0x1fb93c0, C4<1>, C4<1>;
L_0x1fb97d0 .functor AND 1, L_0x1fba380, L_0x1fb91d0, C4<1>, C4<1>;
L_0x1f802e0 .functor OR 1, L_0x1fb9740, L_0x1fb97d0, C4<0>, C4<0>;
v0x1f7e470_0 .net "A", 0 0, L_0x1fba380;  alias, 1 drivers
v0x1f7e550_0 .net "B", 0 0, L_0x1fb91d0;  alias, 1 drivers
v0x1f7e610_0 .net "carryin", 0 0, L_0x1fb93c0;  alias, 1 drivers
v0x1f7e6e0_0 .net "carryout", 0 0, L_0x1f802e0;  alias, 1 drivers
v0x1f7e7a0_0 .net "out1", 0 0, L_0x1fb9530;  1 drivers
v0x1f7e8b0_0 .net "out2", 0 0, L_0x1fb9740;  1 drivers
v0x1f7e970_0 .net "out3", 0 0, L_0x1fb97d0;  1 drivers
v0x1f7ea30_0 .net "sum", 0 0, L_0x1fb9630;  alias, 1 drivers
S_0x1f7eb90 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f7df60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f807c0 .functor AND 1, L_0x1fba380, L_0x1fba420, C4<1>, C4<1>;
v0x1f7edd0_0 .net "A", 0 0, L_0x1fba380;  alias, 1 drivers
v0x1f7ee90_0 .net "B", 0 0, L_0x1fba420;  alias, 1 drivers
v0x1f7ef30_0 .net "out", 0 0, L_0x1f807c0;  1 drivers
S_0x1f7f080 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f7df60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f7f2d0_0 .net "I", 7 0, L_0x1fba060;  alias, 1 drivers
v0x1f7f3b0_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f7f470_0 .net "out", 0 0, L_0x1fb9d50;  alias, 1 drivers
L_0x1fb9d50 .part/v L_0x1fba060, v0x1eecc80_0, 1;
S_0x1f7f5c0 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f7df60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb9bc0 .functor NAND 1, L_0x1fba380, L_0x1fba420, C4<1>, C4<1>;
v0x1f7f7e0_0 .net "A", 0 0, L_0x1fba380;  alias, 1 drivers
v0x1f7f8f0_0 .net "B", 0 0, L_0x1fba420;  alias, 1 drivers
v0x1f7f9b0_0 .net "out", 0 0, L_0x1fb9bc0;  1 drivers
S_0x1f7fac0 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f7df60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb9c30 .functor NOR 1, L_0x1fba380, L_0x1fba420, C4<0>, C4<0>;
v0x1f7fd30_0 .net "A", 0 0, L_0x1fba380;  alias, 1 drivers
v0x1f7fdf0_0 .net "B", 0 0, L_0x1fba420;  alias, 1 drivers
v0x1f7ff00_0 .net "out", 0 0, L_0x1fb9c30;  1 drivers
S_0x1f80000 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f7df60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb9cc0 .functor OR 1, L_0x1fba380, L_0x1fba420, C4<0>, C4<0>;
v0x1f80220_0 .net "A", 0 0, L_0x1fba380;  alias, 1 drivers
v0x1f80370_0 .net "B", 0 0, L_0x1fba420;  alias, 1 drivers
v0x1f80430_0 .net "out", 0 0, L_0x1fb9cc0;  1 drivers
S_0x1f80530 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f7df60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb91d0 .functor XOR 1, L_0x1fba420, L_0x1fb9490, C4<0>, C4<0>;
v0x1f80700_0 .net "A", 0 0, L_0x1fba420;  alias, 1 drivers
v0x1f80850_0 .net "B", 0 0, L_0x1fb9490;  1 drivers
v0x1f80910_0 .net "out", 0 0, L_0x1fb91d0;  alias, 1 drivers
S_0x1f80a50 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f7df60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb9a40 .functor XOR 1, L_0x1fba380, L_0x1fba420, C4<0>, C4<0>;
v0x1f80c20_0 .net "A", 0 0, L_0x1fba380;  alias, 1 drivers
v0x1f80ce0_0 .net "B", 0 0, L_0x1fba420;  alias, 1 drivers
v0x1f80da0_0 .net "out", 0 0, L_0x1fb9a40;  1 drivers
S_0x1f81930 .scope module, "alu9" "ALU_1bit" 8 127, 8 66 0, S_0x1ef7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1fbb160 .functor BUFZ 1, L_0x1fba8e0, C4<0>, C4<0>, C4<0>;
L_0x1fbb1f0 .functor BUFZ 1, L_0x1fba8e0, C4<0>, C4<0>, C4<0>;
v0x1f848a0_0 .net "A", 0 0, L_0x1fbb630;  1 drivers
v0x1f84940_0 .net "B", 0 0, L_0x1fba4c0;  1 drivers
v0x1f84a00_0 .net "I", 7 0, L_0x1fbb310;  1 drivers
v0x1f84b00_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f4a2c0_0 .net *"_s15", 0 0, L_0x1fbb160;  1 drivers
v0x1f4a3d0_0 .net *"_s19", 0 0, L_0x1fbb1f0;  1 drivers
L_0x7f1240a50450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f4a4b0_0 .net/2s *"_s23", 0 0, L_0x7f1240a50450;  1 drivers
v0x1f4a590_0 .net "addORsub", 0 0, L_0x1fba8e0;  1 drivers
v0x1f4a630_0 .net "carryin", 0 0, L_0x1fbb7c0;  1 drivers
v0x1f85470_0 .net "carryout", 0 0, L_0x1f83cb0;  1 drivers
v0x1f85540_0 .net "modB", 0 0, L_0x1fb5cb0;  1 drivers
v0x1f855e0_0 .net "out", 0 0, L_0x1fbb000;  1 drivers
L_0x1fba740 .part v0x1eecc80_0, 0, 1;
LS_0x1fbb310_0_0 .concat8 [ 1 1 1 1], L_0x1fbb160, L_0x1fbb1f0, L_0x1fbacf0, L_0x7f1240a50450;
LS_0x1fbb310_0_4 .concat8 [ 1 1 1 1], L_0x1f84190, L_0x1fbae70, L_0x1fbaee0, L_0x1fbaf70;
L_0x1fbb310 .concat8 [ 4 4 0 0], LS_0x1fbb310_0_0, LS_0x1fbb310_0_4;
S_0x1f81ba0 .scope module, "addsub" "add_sub" 8 81, 2 8 0, S_0x1f81930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fba7e0 .functor XOR 1, L_0x1fbb630, L_0x1fb5cb0, C4<0>, C4<0>;
L_0x1fba8e0 .functor XOR 1, L_0x1fba7e0, L_0x1fbb7c0, C4<0>, C4<0>;
L_0x1fba9f0 .functor AND 1, L_0x1fba7e0, L_0x1fbb7c0, C4<1>, C4<1>;
L_0x1fbaa80 .functor AND 1, L_0x1fbb630, L_0x1fb5cb0, C4<1>, C4<1>;
L_0x1f83cb0 .functor OR 1, L_0x1fba9f0, L_0x1fbaa80, C4<0>, C4<0>;
v0x1f81e40_0 .net "A", 0 0, L_0x1fbb630;  alias, 1 drivers
v0x1f81f20_0 .net "B", 0 0, L_0x1fb5cb0;  alias, 1 drivers
v0x1f81fe0_0 .net "carryin", 0 0, L_0x1fbb7c0;  alias, 1 drivers
v0x1f820b0_0 .net "carryout", 0 0, L_0x1f83cb0;  alias, 1 drivers
v0x1f82170_0 .net "out1", 0 0, L_0x1fba7e0;  1 drivers
v0x1f82280_0 .net "out2", 0 0, L_0x1fba9f0;  1 drivers
v0x1f82340_0 .net "out3", 0 0, L_0x1fbaa80;  1 drivers
v0x1f82400_0 .net "sum", 0 0, L_0x1fba8e0;  alias, 1 drivers
S_0x1f82560 .scope module, "andgate" "ALUand" 8 83, 9 8 0, S_0x1f81930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f84190 .functor AND 1, L_0x1fbb630, L_0x1fba4c0, C4<1>, C4<1>;
v0x1f827a0_0 .net "A", 0 0, L_0x1fbb630;  alias, 1 drivers
v0x1f82860_0 .net "B", 0 0, L_0x1fba4c0;  alias, 1 drivers
v0x1f82900_0 .net "out", 0 0, L_0x1f84190;  1 drivers
S_0x1f82a50 .scope module, "elonMux" "multiplexer" 8 88, 10 4 0, S_0x1f81930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f82ca0_0 .net "I", 7 0, L_0x1fbb310;  alias, 1 drivers
v0x1f82d80_0 .net "S", 2 0, v0x1eecc80_0;  alias, 1 drivers
v0x1f82e40_0 .net "out", 0 0, L_0x1fbb000;  alias, 1 drivers
L_0x1fbb000 .part/v L_0x1fbb310, v0x1eecc80_0, 1;
S_0x1f82f90 .scope module, "nandgate" "ALUnand" 8 84, 9 26 0, S_0x1f81930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbae70 .functor NAND 1, L_0x1fbb630, L_0x1fba4c0, C4<1>, C4<1>;
v0x1f831b0_0 .net "A", 0 0, L_0x1fbb630;  alias, 1 drivers
v0x1f832c0_0 .net "B", 0 0, L_0x1fba4c0;  alias, 1 drivers
v0x1f83380_0 .net "out", 0 0, L_0x1fbae70;  1 drivers
S_0x1f83490 .scope module, "norgate" "ALUnor" 8 85, 9 35 0, S_0x1f81930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbaee0 .functor NOR 1, L_0x1fbb630, L_0x1fba4c0, C4<0>, C4<0>;
v0x1f83700_0 .net "A", 0 0, L_0x1fbb630;  alias, 1 drivers
v0x1f837c0_0 .net "B", 0 0, L_0x1fba4c0;  alias, 1 drivers
v0x1f838d0_0 .net "out", 0 0, L_0x1fbaee0;  1 drivers
S_0x1f839d0 .scope module, "orgate" "ALUor" 8 86, 9 17 0, S_0x1f81930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbaf70 .functor OR 1, L_0x1fbb630, L_0x1fba4c0, C4<0>, C4<0>;
v0x1f83bf0_0 .net "A", 0 0, L_0x1fbb630;  alias, 1 drivers
v0x1f83d40_0 .net "B", 0 0, L_0x1fba4c0;  alias, 1 drivers
v0x1f83e00_0 .net "out", 0 0, L_0x1fbaf70;  1 drivers
S_0x1f83f00 .scope module, "xorgate" "ALUxor" 8 79, 9 44 0, S_0x1f81930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fb5cb0 .functor XOR 1, L_0x1fba4c0, L_0x1fba740, C4<0>, C4<0>;
v0x1f840d0_0 .net "A", 0 0, L_0x1fba4c0;  alias, 1 drivers
v0x1f84220_0 .net "B", 0 0, L_0x1fba740;  1 drivers
v0x1f842e0_0 .net "out", 0 0, L_0x1fb5cb0;  alias, 1 drivers
S_0x1f84420 .scope module, "xorgate1" "ALUxor" 8 82, 9 44 0, S_0x1f81930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1fbacf0 .functor XOR 1, L_0x1fbb630, L_0x1fba4c0, C4<0>, C4<0>;
v0x1f845f0_0 .net "A", 0 0, L_0x1fbb630;  alias, 1 drivers
v0x1f846b0_0 .net "B", 0 0, L_0x1fba4c0;  alias, 1 drivers
v0x1f84770_0 .net "out", 0 0, L_0x1fbacf0;  1 drivers
S_0x1f87e40 .scope module, "mem" "memory" 4 56, 11 1 0, S_0x1f15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regWE"
    .port_info 2 /INPUT 32 "Addr0"
    .port_info 3 /INPUT 32 "instruct_Addr1"
    .port_info 4 /INPUT 32 "DataIn0"
    .port_info 5 /OUTPUT 32 "DataOut0"
    .port_info 6 /OUTPUT 32 "instruct_DataOut1"
L_0x1f9c760 .functor BUFZ 32, L_0x1f9c6c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1f9c900 .functor BUFZ 32, L_0x1f9c860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f88140_0 .net "Addr0", 31 0, L_0x1fd9190;  alias, 1 drivers
v0x1f88220_0 .net "DataIn0", 31 0, L_0x1fb0ab0;  alias, 1 drivers
v0x1f882e0_0 .net "DataOut0", 31 0, L_0x1f9c760;  alias, 1 drivers
v0x1f883d0_0 .net *"_s0", 31 0, L_0x1f9c6c0;  1 drivers
v0x1f884b0_0 .net *"_s4", 31 0, L_0x1f9c860;  1 drivers
v0x1f885e0_0 .net "clk", 0 0, v0x1f9b0c0_0;  alias, 1 drivers
v0x1f88680_0 .net "instruct_Addr1", 31 0, L_0x1f9cab0;  1 drivers
v0x1f88740_0 .net "instruct_DataOut1", 31 0, L_0x1f9c900;  alias, 1 drivers
v0x1f88830 .array "mem", 0 31, 31 0;
v0x1f88960_0 .net "regWE", 0 0, v0x1ec9640_0;  alias, 1 drivers
E_0x1f880c0 .event posedge, v0x1ee8210_0;
L_0x1f9c6c0 .array/port v0x1f88830, L_0x1fd9190;
L_0x1f9c860 .array/port v0x1f88830, L_0x1f9cab0;
S_0x1f88b30 .scope module, "op_imm_mux" "mux2" 4 68, 7 1 0, S_0x1f15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input0"
    .port_info 1 /INPUT 32 "input1"
    .port_info 2 /INPUT 1 "select0"
    .port_info 3 /OUTPUT 32 "out"
v0x1f88d50_0 .net "input0", 31 0, v0x1ee3ce0_0;  alias, 1 drivers
v0x1f88e80_0 .net "input1", 31 0, L_0x1fb0ab0;  alias, 1 drivers
v0x1f88f40_0 .net "out", 31 0, L_0x1fd90f0;  alias, 1 drivers
v0x1f89040_0 .net "select0", 0 0, v0x1ecdc30_0;  alias, 1 drivers
L_0x1fd90f0 .functor MUXZ 32, L_0x1fb0ab0, v0x1ee3ce0_0, v0x1ecdc30_0, C4<>;
S_0x1f89160 .scope module, "pcmux" "pc_multiplexer" 4 53, 12 7 0, S_0x1f15c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "immediate"
    .port_info 2 /INPUT 26 "JumpAddress"
    .port_info 3 /INPUT 32 "regRs"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 2 "S"
v0x1f89430_0 .net "JumpAddress", 25 0, v0x1ee8670_0;  alias, 1 drivers
v0x1f89540_0 .var "PC", 31 0;
v0x1f89600_0 .net "S", 1 0, v0x1ec9a00_0;  alias, 1 drivers
v0x1f89700_0 .net "clk", 0 0, v0x1f9b0c0_0;  alias, 1 drivers
v0x1f897f0_0 .net "immediate", 31 0, v0x1ee3ce0_0;  alias, 1 drivers
v0x1f898e0_0 .var "mux_out", 31 0;
v0x1f899c0_0 .var "nextPC", 31 0;
v0x1f89aa0_0 .net "regRs", 31 0, L_0x1fae260;  alias, 1 drivers
v0x1f89b60_0 .var "tempimmediate", 31 0;
E_0x1f893d0/0 .event edge, v0x1ec9a00_0, v0x1f85700_0, v0x1ee3ce0_0, v0x1ee8670_0;
E_0x1f893d0/1 .event edge, v0x1f899c0_0;
E_0x1f893d0 .event/or E_0x1f893d0/0, E_0x1f893d0/1;
S_0x1f89db0 .scope module, "reg_in_mux" "mux3_32bit" 4 67, 7 21 0, S_0x1f15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input0"
    .port_info 1 /INPUT 32 "input1"
    .port_info 2 /INPUT 32 "input2"
    .port_info 3 /INPUT 2 "select0"
    .port_info 4 /OUTPUT 32 "out"
v0x1f89fb0_0 .net *"_s1", 0 0, L_0x1fd8960;  1 drivers
v0x1f8a0b0_0 .net *"_s10", 31 0, L_0x1fd8cc0;  1 drivers
v0x1f8a190_0 .net *"_s3", 0 0, L_0x1fd8a00;  1 drivers
L_0x7f1240a50b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f8a280_0 .net/2u *"_s4", 31 0, L_0x7f1240a50b10;  1 drivers
v0x1f8a360_0 .net *"_s6", 31 0, L_0x1fd8b30;  1 drivers
v0x1f8a490_0 .net *"_s9", 0 0, L_0x1fd8c20;  1 drivers
v0x1f8a570_0 .net "input0", 31 0, L_0x1fd5550;  alias, 1 drivers
v0x1f8a680_0 .net "input1", 31 0, L_0x1f9c760;  alias, 1 drivers
v0x1f8a740_0 .net "input2", 31 0, L_0x1fd8f40;  1 drivers
v0x1f8a890_0 .net "out", 31 0, L_0x1fd8db0;  alias, 1 drivers
v0x1f8a970_0 .net "select0", 1 0, v0x1ec9700_0;  alias, 1 drivers
L_0x1fd8960 .part v0x1ec9700_0, 1, 1;
L_0x1fd8a00 .part v0x1ec9700_0, 0, 1;
L_0x1fd8b30 .functor MUXZ 32, L_0x1fd8f40, L_0x7f1240a50b10, L_0x1fd8a00, C4<>;
L_0x1fd8c20 .part v0x1ec9700_0, 0, 1;
L_0x1fd8cc0 .functor MUXZ 32, L_0x1fd5550, L_0x1f9c760, L_0x1fd8c20, C4<>;
L_0x1fd8db0 .functor MUXZ 32, L_0x1fd8cc0, L_0x1fd8b30, L_0x1fd8960, C4<>;
S_0x1f8aae0 .scope module, "reg_select_mux" "mux3_5bit" 4 66, 7 11 0, S_0x1f15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "input0"
    .port_info 1 /INPUT 5 "input1"
    .port_info 2 /INPUT 5 "input2"
    .port_info 3 /INPUT 2 "select0"
    .port_info 4 /OUTPUT 5 "out"
v0x1f8ad70_0 .net *"_s1", 0 0, L_0x1fd8330;  1 drivers
v0x1f8ae70_0 .net *"_s10", 4 0, L_0x1fd8690;  1 drivers
v0x1f8af50_0 .net *"_s3", 0 0, L_0x1fd83d0;  1 drivers
L_0x7f1240a50a80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1f8b040_0 .net/2u *"_s4", 4 0, L_0x7f1240a50a80;  1 drivers
v0x1f8b120_0 .net *"_s6", 4 0, L_0x1fd8500;  1 drivers
v0x1f8b200_0 .net *"_s9", 0 0, L_0x1fd85f0;  1 drivers
v0x1f8b2e0_0 .net "input0", 4 0, v0x1ec9ac0_0;  alias, 1 drivers
v0x1f8b3a0_0 .net "input1", 4 0, v0x1ec5050_0;  alias, 1 drivers
L_0x7f1240a50ac8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1f8b460_0 .net "input2", 4 0, L_0x7f1240a50ac8;  1 drivers
v0x1f8b5b0_0 .net "out", 4 0, L_0x1fd8780;  alias, 1 drivers
v0x1f8b690_0 .net "select0", 1 0, v0x1ee3fe0_0;  alias, 1 drivers
L_0x1fd8330 .part v0x1ee3fe0_0, 1, 1;
L_0x1fd83d0 .part v0x1ee3fe0_0, 0, 1;
L_0x1fd8500 .functor MUXZ 5, L_0x7f1240a50ac8, L_0x7f1240a50a80, L_0x1fd83d0, C4<>;
L_0x1fd85f0 .part v0x1ee3fe0_0, 0, 1;
L_0x1fd8690 .functor MUXZ 5, v0x1ec9ac0_0, v0x1ec5050_0, L_0x1fd85f0, C4<>;
L_0x1fd8780 .functor MUXZ 5, L_0x1fd8690, L_0x1fd8500, L_0x1fd8330, C4<>;
S_0x1f8b830 .scope module, "regi" "regfile" 4 62, 13 12 0, S_0x1f15c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData1"
    .port_info 1 /OUTPUT 32 "ReadData2"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 5 "ReadRegister1"
    .port_info 4 /INPUT 5 "ReadRegister2"
    .port_info 5 /INPUT 5 "WriteRegister"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Clk"
v0x1f94ca0_0 .net "Clk", 0 0, v0x1f9b0c0_0;  alias, 1 drivers
v0x1f97bd0_0 .net "ReadData1", 31 0, L_0x1fae260;  alias, 1 drivers
v0x1f97c70_0 .net "ReadData2", 31 0, L_0x1fb0ab0;  alias, 1 drivers
v0x1f97d10_0 .net "ReadRegister1", 4 0, v0x1ec5450_0;  alias, 1 drivers
v0x1f97e00_0 .net "ReadRegister2", 4 0, v0x1ec5050_0;  alias, 1 drivers
v0x1f97ef0_0 .net "RegWrite", 0 0, v0x1ec9640_0;  alias, 1 drivers
v0x1f97f90_0 .net "WriteData", 31 0, L_0x1fd8db0;  alias, 1 drivers
v0x1f98050_0 .net "WriteRegister", 4 0, L_0x1fd8780;  alias, 1 drivers
v0x1f98140_0 .net "decoded", 31 0, L_0x1faccf0;  1 drivers
v0x1f98290 .array "registers", 0 31, 31 0;
S_0x1f8bad0 .scope module, "deco" "decoder1to32" 13 30, 14 4 0, S_0x1f8b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 5 "address"
v0x1f8bd30_0 .net *"_s0", 31 0, L_0x1f9cbf0;  1 drivers
L_0x7f1240a50060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f8be30_0 .net *"_s3", 30 0, L_0x7f1240a50060;  1 drivers
v0x1f8bf10_0 .net "address", 4 0, L_0x1fd8780;  alias, 1 drivers
v0x1f8bfe0_0 .net "enable", 0 0, v0x1ec9640_0;  alias, 1 drivers
v0x1f8c0d0_0 .net "out", 31 0, L_0x1faccf0;  alias, 1 drivers
L_0x1f9cbf0 .concat [ 1 31 0 0], v0x1ec9640_0, L_0x7f1240a50060;
L_0x1faccf0 .shift/l 32, L_0x1f9cbf0, L_0x1fd8780;
S_0x1f8c260 .scope generate, "genblk1[1]" "genblk1[1]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8c450 .param/l "i" 0 13 33, +C4<01>;
S_0x1f8c510 .scope generate, "genblk1[2]" "genblk1[2]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8c700 .param/l "i" 0 13 33, +C4<010>;
S_0x1f8c7a0 .scope generate, "genblk1[3]" "genblk1[3]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8c990 .param/l "i" 0 13 33, +C4<011>;
S_0x1f8ca50 .scope generate, "genblk1[4]" "genblk1[4]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8cc90 .param/l "i" 0 13 33, +C4<0100>;
S_0x1f8cd50 .scope generate, "genblk1[5]" "genblk1[5]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8cf40 .param/l "i" 0 13 33, +C4<0101>;
S_0x1f8d000 .scope generate, "genblk1[6]" "genblk1[6]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8d1f0 .param/l "i" 0 13 33, +C4<0110>;
S_0x1f8d2b0 .scope generate, "genblk1[7]" "genblk1[7]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8d4a0 .param/l "i" 0 13 33, +C4<0111>;
S_0x1f8d560 .scope generate, "genblk1[8]" "genblk1[8]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8cc40 .param/l "i" 0 13 33, +C4<01000>;
S_0x1f8d850 .scope generate, "genblk1[9]" "genblk1[9]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8da40 .param/l "i" 0 13 33, +C4<01001>;
S_0x1f8db00 .scope generate, "genblk1[10]" "genblk1[10]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8dcf0 .param/l "i" 0 13 33, +C4<01010>;
S_0x1f8ddb0 .scope generate, "genblk1[11]" "genblk1[11]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8dfa0 .param/l "i" 0 13 33, +C4<01011>;
S_0x1f8e060 .scope generate, "genblk1[12]" "genblk1[12]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8e250 .param/l "i" 0 13 33, +C4<01100>;
S_0x1f8e310 .scope generate, "genblk1[13]" "genblk1[13]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8e500 .param/l "i" 0 13 33, +C4<01101>;
S_0x1f8e5c0 .scope generate, "genblk1[14]" "genblk1[14]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8e7b0 .param/l "i" 0 13 33, +C4<01110>;
S_0x1f8e870 .scope generate, "genblk1[15]" "genblk1[15]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8ea60 .param/l "i" 0 13 33, +C4<01111>;
S_0x1f8eb20 .scope generate, "genblk1[16]" "genblk1[16]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8d750 .param/l "i" 0 13 33, +C4<010000>;
S_0x1f8ee70 .scope generate, "genblk1[17]" "genblk1[17]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8f040 .param/l "i" 0 13 33, +C4<010001>;
S_0x1f8f100 .scope generate, "genblk1[18]" "genblk1[18]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8f2f0 .param/l "i" 0 13 33, +C4<010010>;
S_0x1f8f3b0 .scope generate, "genblk1[19]" "genblk1[19]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8f5a0 .param/l "i" 0 13 33, +C4<010011>;
S_0x1f8f660 .scope generate, "genblk1[20]" "genblk1[20]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8f850 .param/l "i" 0 13 33, +C4<010100>;
S_0x1f8f910 .scope generate, "genblk1[21]" "genblk1[21]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8fb00 .param/l "i" 0 13 33, +C4<010101>;
S_0x1f8fbc0 .scope generate, "genblk1[22]" "genblk1[22]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f8fdb0 .param/l "i" 0 13 33, +C4<010110>;
S_0x1f8fe70 .scope generate, "genblk1[23]" "genblk1[23]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f90060 .param/l "i" 0 13 33, +C4<010111>;
S_0x1f90120 .scope generate, "genblk1[24]" "genblk1[24]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f90310 .param/l "i" 0 13 33, +C4<011000>;
S_0x1f903d0 .scope generate, "genblk1[25]" "genblk1[25]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f905c0 .param/l "i" 0 13 33, +C4<011001>;
S_0x1f90680 .scope generate, "genblk1[26]" "genblk1[26]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f90870 .param/l "i" 0 13 33, +C4<011010>;
S_0x1f90930 .scope generate, "genblk1[27]" "genblk1[27]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f90b20 .param/l "i" 0 13 33, +C4<011011>;
S_0x1f90be0 .scope generate, "genblk1[28]" "genblk1[28]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f90dd0 .param/l "i" 0 13 33, +C4<011100>;
S_0x1f90e90 .scope generate, "genblk1[29]" "genblk1[29]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f91080 .param/l "i" 0 13 33, +C4<011101>;
S_0x1f91140 .scope generate, "genblk1[30]" "genblk1[30]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f91330 .param/l "i" 0 13 33, +C4<011110>;
S_0x1f913f0 .scope generate, "genblk1[31]" "genblk1[31]" 13 33, 13 33 0, S_0x1f8b830;
 .timescale 0 0;
P_0x1f915e0 .param/l "i" 0 13 33, +C4<011111>;
S_0x1f916a0 .scope module, "mux1" "mux32to1by32" 13 40, 15 10 0, S_0x1f8b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x7f1240a500f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x1facec0 .functor BUFZ 32, L_0x7f1240a500f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_1 .array/port v0x1f98290, 1;
L_0x1facf30 .functor BUFZ 32, v0x1f98290_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_2 .array/port v0x1f98290, 2;
L_0x1facfa0 .functor BUFZ 32, v0x1f98290_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_3 .array/port v0x1f98290, 3;
L_0x1fad010 .functor BUFZ 32, v0x1f98290_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_4 .array/port v0x1f98290, 4;
L_0x1fad080 .functor BUFZ 32, v0x1f98290_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_5 .array/port v0x1f98290, 5;
L_0x1fad0f0 .functor BUFZ 32, v0x1f98290_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_6 .array/port v0x1f98290, 6;
L_0x1fad1a0 .functor BUFZ 32, v0x1f98290_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_7 .array/port v0x1f98290, 7;
L_0x1fad210 .functor BUFZ 32, v0x1f98290_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_8 .array/port v0x1f98290, 8;
L_0x1fad280 .functor BUFZ 32, v0x1f98290_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_9 .array/port v0x1f98290, 9;
L_0x1fad2f0 .functor BUFZ 32, v0x1f98290_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_10 .array/port v0x1f98290, 10;
L_0x1fad3c0 .functor BUFZ 32, v0x1f98290_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_11 .array/port v0x1f98290, 11;
L_0x1fad430 .functor BUFZ 32, v0x1f98290_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_12 .array/port v0x1f98290, 12;
L_0x1fad510 .functor BUFZ 32, v0x1f98290_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_13 .array/port v0x1f98290, 13;
L_0x1fad580 .functor BUFZ 32, v0x1f98290_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_14 .array/port v0x1f98290, 14;
L_0x1fad4a0 .functor BUFZ 32, v0x1f98290_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_15 .array/port v0x1f98290, 15;
L_0x1fad670 .functor BUFZ 32, v0x1f98290_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_16 .array/port v0x1f98290, 16;
L_0x1fad770 .functor BUFZ 32, v0x1f98290_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_17 .array/port v0x1f98290, 17;
L_0x1fad7e0 .functor BUFZ 32, v0x1f98290_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_18 .array/port v0x1f98290, 18;
L_0x1fad6e0 .functor BUFZ 32, v0x1f98290_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_19 .array/port v0x1f98290, 19;
L_0x1fad8f0 .functor BUFZ 32, v0x1f98290_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_20 .array/port v0x1f98290, 20;
L_0x1fad850 .functor BUFZ 32, v0x1f98290_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_21 .array/port v0x1f98290, 21;
L_0x1fada10 .functor BUFZ 32, v0x1f98290_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_22 .array/port v0x1f98290, 22;
L_0x1fad960 .functor BUFZ 32, v0x1f98290_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_23 .array/port v0x1f98290, 23;
L_0x1fadb40 .functor BUFZ 32, v0x1f98290_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_24 .array/port v0x1f98290, 24;
L_0x1fada80 .functor BUFZ 32, v0x1f98290_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_25 .array/port v0x1f98290, 25;
L_0x1fadc80 .functor BUFZ 32, v0x1f98290_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_26 .array/port v0x1f98290, 26;
L_0x1fadbb0 .functor BUFZ 32, v0x1f98290_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_27 .array/port v0x1f98290, 27;
L_0x1faddd0 .functor BUFZ 32, v0x1f98290_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_28 .array/port v0x1f98290, 28;
L_0x1fadcf0 .functor BUFZ 32, v0x1f98290_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_29 .array/port v0x1f98290, 29;
L_0x1fadd60 .functor BUFZ 32, v0x1f98290_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_30 .array/port v0x1f98290, 30;
L_0x1fadf40 .functor BUFZ 32, v0x1f98290_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f98290_31 .array/port v0x1f98290, 31;
L_0x1fadfb0 .functor BUFZ 32, v0x1f98290_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fae260 .functor BUFZ 32, L_0x1fade40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f1240a500a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f8ed10_0 .net *"_s101", 1 0, L_0x7f1240a500a8;  1 drivers
v0x1f91ee0_0 .net *"_s96", 31 0, L_0x1fade40;  1 drivers
v0x1f91fa0_0 .net *"_s98", 6 0, L_0x1fae130;  1 drivers
v0x1f92080_0 .net "address", 4 0, v0x1ec5450_0;  alias, 1 drivers
v0x1f92140_0 .net "input0", 31 0, L_0x7f1240a500f0;  1 drivers
v0x1f92250_0 .net "input1", 31 0, v0x1f98290_1;  1 drivers
v0x1f92330_0 .net "input10", 31 0, v0x1f98290_10;  1 drivers
v0x1f92410_0 .net "input11", 31 0, v0x1f98290_11;  1 drivers
v0x1f924f0_0 .net "input12", 31 0, v0x1f98290_12;  1 drivers
v0x1f92660_0 .net "input13", 31 0, v0x1f98290_13;  1 drivers
v0x1f92740_0 .net "input14", 31 0, v0x1f98290_14;  1 drivers
v0x1f92820_0 .net "input15", 31 0, v0x1f98290_15;  1 drivers
v0x1f92900_0 .net "input16", 31 0, v0x1f98290_16;  1 drivers
v0x1f929e0_0 .net "input17", 31 0, v0x1f98290_17;  1 drivers
v0x1f92ac0_0 .net "input18", 31 0, v0x1f98290_18;  1 drivers
v0x1f92ba0_0 .net "input19", 31 0, v0x1f98290_19;  1 drivers
v0x1f92c80_0 .net "input2", 31 0, v0x1f98290_2;  1 drivers
v0x1f92e30_0 .net "input20", 31 0, v0x1f98290_20;  1 drivers
v0x1f92ed0_0 .net "input21", 31 0, v0x1f98290_21;  1 drivers
v0x1f92fb0_0 .net "input22", 31 0, v0x1f98290_22;  1 drivers
v0x1f93050_0 .net "input23", 31 0, v0x1f98290_23;  1 drivers
v0x1f930f0_0 .net "input24", 31 0, v0x1f98290_24;  1 drivers
v0x1f93190_0 .net "input25", 31 0, v0x1f98290_25;  1 drivers
v0x1f93270_0 .net "input26", 31 0, v0x1f98290_26;  1 drivers
v0x1f93350_0 .net "input27", 31 0, v0x1f98290_27;  1 drivers
v0x1f93430_0 .net "input28", 31 0, v0x1f98290_28;  1 drivers
v0x1f93510_0 .net "input29", 31 0, v0x1f98290_29;  1 drivers
v0x1f935f0_0 .net "input3", 31 0, v0x1f98290_3;  1 drivers
v0x1f936d0_0 .net "input30", 31 0, v0x1f98290_30;  1 drivers
v0x1f937b0_0 .net "input31", 31 0, v0x1f98290_31;  1 drivers
v0x1f93890_0 .net "input4", 31 0, v0x1f98290_4;  1 drivers
v0x1f93970_0 .net "input5", 31 0, v0x1f98290_5;  1 drivers
v0x1f93a50_0 .net "input6", 31 0, v0x1f98290_6;  1 drivers
v0x1f92d60_0 .net "input7", 31 0, v0x1f98290_7;  1 drivers
v0x1f93d20_0 .net "input8", 31 0, v0x1f98290_8;  1 drivers
v0x1f93e00_0 .net "input9", 31 0, v0x1f98290_9;  1 drivers
v0x1f93ee0 .array "mux", 0 31;
v0x1f93ee0_0 .net v0x1f93ee0 0, 31 0, L_0x1facec0; 1 drivers
v0x1f93ee0_1 .net v0x1f93ee0 1, 31 0, L_0x1facf30; 1 drivers
v0x1f93ee0_2 .net v0x1f93ee0 2, 31 0, L_0x1facfa0; 1 drivers
v0x1f93ee0_3 .net v0x1f93ee0 3, 31 0, L_0x1fad010; 1 drivers
v0x1f93ee0_4 .net v0x1f93ee0 4, 31 0, L_0x1fad080; 1 drivers
v0x1f93ee0_5 .net v0x1f93ee0 5, 31 0, L_0x1fad0f0; 1 drivers
v0x1f93ee0_6 .net v0x1f93ee0 6, 31 0, L_0x1fad1a0; 1 drivers
v0x1f93ee0_7 .net v0x1f93ee0 7, 31 0, L_0x1fad210; 1 drivers
v0x1f93ee0_8 .net v0x1f93ee0 8, 31 0, L_0x1fad280; 1 drivers
v0x1f93ee0_9 .net v0x1f93ee0 9, 31 0, L_0x1fad2f0; 1 drivers
v0x1f93ee0_10 .net v0x1f93ee0 10, 31 0, L_0x1fad3c0; 1 drivers
v0x1f93ee0_11 .net v0x1f93ee0 11, 31 0, L_0x1fad430; 1 drivers
v0x1f93ee0_12 .net v0x1f93ee0 12, 31 0, L_0x1fad510; 1 drivers
v0x1f93ee0_13 .net v0x1f93ee0 13, 31 0, L_0x1fad580; 1 drivers
v0x1f93ee0_14 .net v0x1f93ee0 14, 31 0, L_0x1fad4a0; 1 drivers
v0x1f93ee0_15 .net v0x1f93ee0 15, 31 0, L_0x1fad670; 1 drivers
v0x1f93ee0_16 .net v0x1f93ee0 16, 31 0, L_0x1fad770; 1 drivers
v0x1f93ee0_17 .net v0x1f93ee0 17, 31 0, L_0x1fad7e0; 1 drivers
v0x1f93ee0_18 .net v0x1f93ee0 18, 31 0, L_0x1fad6e0; 1 drivers
v0x1f93ee0_19 .net v0x1f93ee0 19, 31 0, L_0x1fad8f0; 1 drivers
v0x1f93ee0_20 .net v0x1f93ee0 20, 31 0, L_0x1fad850; 1 drivers
v0x1f93ee0_21 .net v0x1f93ee0 21, 31 0, L_0x1fada10; 1 drivers
v0x1f93ee0_22 .net v0x1f93ee0 22, 31 0, L_0x1fad960; 1 drivers
v0x1f93ee0_23 .net v0x1f93ee0 23, 31 0, L_0x1fadb40; 1 drivers
v0x1f93ee0_24 .net v0x1f93ee0 24, 31 0, L_0x1fada80; 1 drivers
v0x1f93ee0_25 .net v0x1f93ee0 25, 31 0, L_0x1fadc80; 1 drivers
v0x1f93ee0_26 .net v0x1f93ee0 26, 31 0, L_0x1fadbb0; 1 drivers
v0x1f93ee0_27 .net v0x1f93ee0 27, 31 0, L_0x1faddd0; 1 drivers
v0x1f93ee0_28 .net v0x1f93ee0 28, 31 0, L_0x1fadcf0; 1 drivers
v0x1f93ee0_29 .net v0x1f93ee0 29, 31 0, L_0x1fadd60; 1 drivers
v0x1f93ee0_30 .net v0x1f93ee0 30, 31 0, L_0x1fadf40; 1 drivers
v0x1f93ee0_31 .net v0x1f93ee0 31, 31 0, L_0x1fadfb0; 1 drivers
v0x1f944b0_0 .net "out", 31 0, L_0x1fae260;  alias, 1 drivers
L_0x1fade40 .array/port v0x1f93ee0, L_0x1fae130;
L_0x1fae130 .concat [ 5 2 0 0], v0x1ec5450_0, L_0x7f1240a500a8;
S_0x1f94b20 .scope module, "mux2" "mux32to1by32" 13 41, 15 10 0, S_0x1f8b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x7f1240a50180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x1fae2d0 .functor BUFZ 32, L_0x7f1240a50180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fae340 .functor BUFZ 32, v0x1f98290_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fae440 .functor BUFZ 32, v0x1f98290_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fae540 .functor BUFZ 32, v0x1f98290_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fae670 .functor BUFZ 32, v0x1f98290_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fae7a0 .functor BUFZ 32, v0x1f98290_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fae8d0 .functor BUFZ 32, v0x1f98290_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fae9d0 .functor BUFZ 32, v0x1f98290_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1faeb00 .functor BUFZ 32, v0x1f98290_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1faec30 .functor BUFZ 32, v0x1f98290_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1faed60 .functor BUFZ 32, v0x1f98290_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1faee90 .functor BUFZ 32, v0x1f98290_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1faf030 .functor BUFZ 32, v0x1f98290_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1faf160 .functor BUFZ 32, v0x1f98290_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1faefc0 .functor BUFZ 32, v0x1f98290_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1faf350 .functor BUFZ 32, v0x1f98290_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1faf510 .functor BUFZ 32, v0x1f98290_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1faf640 .functor BUFZ 32, v0x1f98290_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1faf480 .functor BUFZ 32, v0x1f98290_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1faf8d0 .functor BUFZ 32, v0x1f98290_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1faf770 .functor BUFZ 32, v0x1f98290_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fafb40 .functor BUFZ 32, v0x1f98290_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fafa00 .functor BUFZ 32, v0x1f98290_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fafdc0 .functor BUFZ 32, v0x1f98290_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fafc70 .functor BUFZ 32, v0x1f98290_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fb0050 .functor BUFZ 32, v0x1f98290_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fafef0 .functor BUFZ 32, v0x1f98290_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fb02f0 .functor BUFZ 32, v0x1f98290_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fb0180 .functor BUFZ 32, v0x1f98290_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fb0570 .functor BUFZ 32, v0x1f98290_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fb03f0 .functor BUFZ 32, v0x1f98290_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fb0800 .functor BUFZ 32, v0x1f98290_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fb0ab0 .functor BUFZ 32, L_0x1fb0670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f1240a50138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f91ad0_0 .net *"_s101", 1 0, L_0x7f1240a50138;  1 drivers
v0x1f95140_0 .net *"_s96", 31 0, L_0x1fb0670;  1 drivers
v0x1f95240_0 .net *"_s98", 6 0, L_0x1fb0a10;  1 drivers
v0x1f95300_0 .net "address", 4 0, v0x1ec5050_0;  alias, 1 drivers
v0x1f95410_0 .net "input0", 31 0, L_0x7f1240a50180;  1 drivers
v0x1f95540_0 .net "input1", 31 0, v0x1f98290_1;  alias, 1 drivers
v0x1f95600_0 .net "input10", 31 0, v0x1f98290_10;  alias, 1 drivers
v0x1f956a0_0 .net "input11", 31 0, v0x1f98290_11;  alias, 1 drivers
v0x1f95740_0 .net "input12", 31 0, v0x1f98290_12;  alias, 1 drivers
v0x1f958a0_0 .net "input13", 31 0, v0x1f98290_13;  alias, 1 drivers
v0x1f95970_0 .net "input14", 31 0, v0x1f98290_14;  alias, 1 drivers
v0x1f95a40_0 .net "input15", 31 0, v0x1f98290_15;  alias, 1 drivers
v0x1f95b10_0 .net "input16", 31 0, v0x1f98290_16;  alias, 1 drivers
v0x1f95be0_0 .net "input17", 31 0, v0x1f98290_17;  alias, 1 drivers
v0x1f95cb0_0 .net "input18", 31 0, v0x1f98290_18;  alias, 1 drivers
v0x1f95d80_0 .net "input19", 31 0, v0x1f98290_19;  alias, 1 drivers
v0x1f95e50_0 .net "input2", 31 0, v0x1f98290_2;  alias, 1 drivers
v0x1f96000_0 .net "input20", 31 0, v0x1f98290_20;  alias, 1 drivers
v0x1f960a0_0 .net "input21", 31 0, v0x1f98290_21;  alias, 1 drivers
v0x1f96140_0 .net "input22", 31 0, v0x1f98290_22;  alias, 1 drivers
v0x1f96210_0 .net "input23", 31 0, v0x1f98290_23;  alias, 1 drivers
v0x1f962d0_0 .net "input24", 31 0, v0x1f98290_24;  alias, 1 drivers
v0x1f963a0_0 .net "input25", 31 0, v0x1f98290_25;  alias, 1 drivers
v0x1f96460_0 .net "input26", 31 0, v0x1f98290_26;  alias, 1 drivers
v0x1f96530_0 .net "input27", 31 0, v0x1f98290_27;  alias, 1 drivers
v0x1f96600_0 .net "input28", 31 0, v0x1f98290_28;  alias, 1 drivers
v0x1f966d0_0 .net "input29", 31 0, v0x1f98290_29;  alias, 1 drivers
v0x1f967a0_0 .net "input3", 31 0, v0x1f98290_3;  alias, 1 drivers
v0x1f96870_0 .net "input30", 31 0, v0x1f98290_30;  alias, 1 drivers
v0x1f96940_0 .net "input31", 31 0, v0x1f98290_31;  alias, 1 drivers
v0x1f96a10_0 .net "input4", 31 0, v0x1f98290_4;  alias, 1 drivers
v0x1f96ae0_0 .net "input5", 31 0, v0x1f98290_5;  alias, 1 drivers
v0x1f96bb0_0 .net "input6", 31 0, v0x1f98290_6;  alias, 1 drivers
v0x1f95f20_0 .net "input7", 31 0, v0x1f98290_7;  alias, 1 drivers
v0x1f96e60_0 .net "input8", 31 0, v0x1f98290_8;  alias, 1 drivers
v0x1f96f30_0 .net "input9", 31 0, v0x1f98290_9;  alias, 1 drivers
v0x1f97000 .array "mux", 0 31;
v0x1f97000_0 .net v0x1f97000 0, 31 0, L_0x1fae2d0; 1 drivers
v0x1f97000_1 .net v0x1f97000 1, 31 0, L_0x1fae340; 1 drivers
v0x1f97000_2 .net v0x1f97000 2, 31 0, L_0x1fae440; 1 drivers
v0x1f97000_3 .net v0x1f97000 3, 31 0, L_0x1fae540; 1 drivers
v0x1f97000_4 .net v0x1f97000 4, 31 0, L_0x1fae670; 1 drivers
v0x1f97000_5 .net v0x1f97000 5, 31 0, L_0x1fae7a0; 1 drivers
v0x1f97000_6 .net v0x1f97000 6, 31 0, L_0x1fae8d0; 1 drivers
v0x1f97000_7 .net v0x1f97000 7, 31 0, L_0x1fae9d0; 1 drivers
v0x1f97000_8 .net v0x1f97000 8, 31 0, L_0x1faeb00; 1 drivers
v0x1f97000_9 .net v0x1f97000 9, 31 0, L_0x1faec30; 1 drivers
v0x1f97000_10 .net v0x1f97000 10, 31 0, L_0x1faed60; 1 drivers
v0x1f97000_11 .net v0x1f97000 11, 31 0, L_0x1faee90; 1 drivers
v0x1f97000_12 .net v0x1f97000 12, 31 0, L_0x1faf030; 1 drivers
v0x1f97000_13 .net v0x1f97000 13, 31 0, L_0x1faf160; 1 drivers
v0x1f97000_14 .net v0x1f97000 14, 31 0, L_0x1faefc0; 1 drivers
v0x1f97000_15 .net v0x1f97000 15, 31 0, L_0x1faf350; 1 drivers
v0x1f97000_16 .net v0x1f97000 16, 31 0, L_0x1faf510; 1 drivers
v0x1f97000_17 .net v0x1f97000 17, 31 0, L_0x1faf640; 1 drivers
v0x1f97000_18 .net v0x1f97000 18, 31 0, L_0x1faf480; 1 drivers
v0x1f97000_19 .net v0x1f97000 19, 31 0, L_0x1faf8d0; 1 drivers
v0x1f97000_20 .net v0x1f97000 20, 31 0, L_0x1faf770; 1 drivers
v0x1f97000_21 .net v0x1f97000 21, 31 0, L_0x1fafb40; 1 drivers
v0x1f97000_22 .net v0x1f97000 22, 31 0, L_0x1fafa00; 1 drivers
v0x1f97000_23 .net v0x1f97000 23, 31 0, L_0x1fafdc0; 1 drivers
v0x1f97000_24 .net v0x1f97000 24, 31 0, L_0x1fafc70; 1 drivers
v0x1f97000_25 .net v0x1f97000 25, 31 0, L_0x1fb0050; 1 drivers
v0x1f97000_26 .net v0x1f97000 26, 31 0, L_0x1fafef0; 1 drivers
v0x1f97000_27 .net v0x1f97000 27, 31 0, L_0x1fb02f0; 1 drivers
v0x1f97000_28 .net v0x1f97000 28, 31 0, L_0x1fb0180; 1 drivers
v0x1f97000_29 .net v0x1f97000 29, 31 0, L_0x1fb0570; 1 drivers
v0x1f97000_30 .net v0x1f97000 30, 31 0, L_0x1fb03f0; 1 drivers
v0x1f97000_31 .net v0x1f97000 31, 31 0, L_0x1fb0800; 1 drivers
v0x1f975b0_0 .net "out", 31 0, L_0x1fb0ab0;  alias, 1 drivers
L_0x1fb0670 .array/port v0x1f97000, L_0x1fb0a10;
L_0x1fb0a10 .concat [ 5 2 0 0], v0x1ec5050_0, L_0x7f1240a50138;
S_0x1eb98b0 .scope module, "mux32to1by1" "mux32to1by1" 15 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "inputs"
o0x7f1240ab0b68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x1f9b2c0_0 .net "address", 4 0, o0x7f1240ab0b68;  0 drivers
o0x7f1240ab0b98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1f9b3c0_0 .net "inputs", 31 0, o0x7f1240ab0b98;  0 drivers
v0x1f9b4a0_0 .net "out", 0 0, L_0x1fd92c0;  1 drivers
L_0x1fd92c0 .part/v o0x7f1240ab0b98, o0x7f1240ab0b68, 1;
S_0x1eb5220 .scope module, "register" "register" 16 3;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
o0x7f1240ab0c88 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f9b5e0_0 .net "clk", 0 0, o0x7f1240ab0c88;  0 drivers
o0x7f1240ab0cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f9b6c0_0 .net "d", 0 0, o0x7f1240ab0cb8;  0 drivers
v0x1f9b780_0 .var "q", 0 0;
o0x7f1240ab0d18 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f9b820_0 .net "wrenable", 0 0, o0x7f1240ab0d18;  0 drivers
E_0x1f95fc0 .event posedge, v0x1f9b5e0_0;
S_0x1f1e020 .scope module, "register32" "register32" 16 21;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
o0x7f1240ab0e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f9b9e0_0 .net "clk", 0 0, o0x7f1240ab0e08;  0 drivers
o0x7f1240ab0e38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1f9bac0_0 .net "d", 31 0, o0x7f1240ab0e38;  0 drivers
v0x1f9bba0_0 .var "q", 31 0;
o0x7f1240ab0e98 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f9bc60_0 .net "wrenable", 0 0, o0x7f1240ab0e98;  0 drivers
E_0x1f9b960 .event posedge, v0x1f9b9e0_0;
S_0x1f1a2b0 .scope module, "register32zero" "register32zero" 16 38;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
o0x7f1240ab0f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f9be20_0 .net "clk", 0 0, o0x7f1240ab0f88;  0 drivers
o0x7f1240ab0fb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1f9bf00_0 .net "d", 31 0, o0x7f1240ab0fb8;  0 drivers
v0x1f9bfe0_0 .var "q", 31 0;
o0x7f1240ab1018 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f9c0a0_0 .net "wrenable", 0 0, o0x7f1240ab1018;  0 drivers
E_0x1f9bda0 .event posedge, v0x1f9be20_0;
    .scope S_0x1f89160;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1f89540_0, 0;
    %end;
    .thread T_0;
    .scope S_0x1f89160;
T_1 ;
    %wait E_0x1f893d0;
    %load/vec4 v0x1f89600_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x1f899c0_0;
    %assign/vec4 v0x1f898e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1f89600_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x1f89430_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f898e0_0, 4, 5;
    %load/vec4 v0x1f899c0_0;
    %parti/s 4, 28, 6;
    %ix/load 4, 28, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f898e0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f898e0_0, 4, 5;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x1f89600_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x1f897f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1f89b60_0, 0, 32;
    %load/vec4 v0x1f89b60_0;
    %load/vec4 v0x1f899c0_0;
    %add;
    %store/vec4 v0x1f898e0_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x1f89aa0_0;
    %assign/vec4 v0x1f898e0_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x1f89540_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x1f899c0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1f89160;
T_2 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f898e0_0;
    %store/vec4 v0x1f89540_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f11f50;
T_3 ;
    %wait E_0x1e90af0;
    %load/vec4 v0x1f02c20_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1ea1e90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1f06f00_0, 0, 2;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1f02c20_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x1f02c20_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1f06f00_0, 0, 2;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1f02c20_0;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x1f02c20_0;
    %cmpi/e 2, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1f06f00_0, 0, 2;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1f06f00_0, 0, 2;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1f87e40;
T_4 ;
    %wait E_0x1f880c0;
    %vpi_call 11 15 "$display", "thing %b", &A<v0x1f88830, 1> {0 0 0};
    %load/vec4 v0x1f88960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x1f88220_0;
    %ix/getv 3, v0x1f88140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f88830, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f87e40;
T_5 ;
    %vpi_call 11 20 "$readmemh", "yeet.text", v0x1f88830 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1effd80;
T_6 ;
    %wait E_0x1ea1f90;
    %load/vec4 v0x1ecdff0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x1ecdcf0_0, 0, 6;
    %load/vec4 v0x1ecdff0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x1ee3c20_0, 0, 6;
    %load/vec4 v0x1ecdff0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x1ec5450_0, 0, 5;
    %load/vec4 v0x1ecdff0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x1ec5050_0, 0, 5;
    %load/vec4 v0x1ecdff0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x1ec9ac0_0, 0, 5;
    %load/vec4 v0x1ecdff0_0;
    %parti/s 5, 6, 4;
    %pad/u 6;
    %store/vec4 v0x1ec50f0_0, 0, 6;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee3ce0_0, 4, 16;
    %load/vec4 v0x1ecdff0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee3ce0_0, 4, 16;
    %load/vec4 v0x1ecdff0_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x1ee8670_0, 0, 26;
    %load/vec4 v0x1ecdcf0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.9;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec9640_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1eecc80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ecdc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eec860_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1ee3fe0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1ec9700_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ee85d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9a00_0, 0, 2;
    %jmp T_6.9;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec9640_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1eecc80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ecdc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eec860_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1ee3fe0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9700_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ee85d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9a00_0, 0, 2;
    %jmp T_6.9;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec9640_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1eecc80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecdc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eec860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ee3fe0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee85d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1ec9a00_0, 0, 2;
    %jmp T_6.9;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec9640_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1eecc80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecdc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eec860_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1ee3fe0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1ec9700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee85d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1ec9a00_0, 0, 2;
    %jmp T_6.9;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec9640_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1eecc80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecdc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eec860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ee3fe0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee85d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1ec9a00_0, 0, 2;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec9640_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1eecc80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecdc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eec860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ee3fe0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee85d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1ec9a00_0, 0, 2;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec9640_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1eecc80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ecdc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eec860_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1ee3fe0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee85d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9a00_0, 0, 2;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec9640_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1eecc80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ecdc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eec860_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1ee3fe0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee85d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9a00_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x1ee3c20_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec9640_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1eecc80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecdc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eec860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ee3fe0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee85d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9a00_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x1ee3c20_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec9640_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1eecc80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecdc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eec860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ee3fe0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee85d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9a00_0, 0, 2;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x1ee3c20_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec9640_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1eecc80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecdc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eec860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ee3fe0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee85d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9a00_0, 0, 2;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v0x1ee3c20_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec9640_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1eecc80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecdc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eec860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ee3fe0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ec9700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee85d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1ec9a00_0, 0, 2;
T_6.16 ;
T_6.15 ;
T_6.13 ;
T_6.11 ;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1f8c260;
T_7 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1f8c510;
T_8 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1f8c7a0;
T_9 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1f8ca50;
T_10 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1f8cd50;
T_11 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1f8d000;
T_12 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1f8d2b0;
T_13 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1f8d560;
T_14 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1f8d850;
T_15 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1f8db00;
T_16 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1f8ddb0;
T_17 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1f8e060;
T_18 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1f8e310;
T_19 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1f8e5c0;
T_20 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1f8e870;
T_21 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1f8eb20;
T_22 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1f8ee70;
T_23 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1f8f100;
T_24 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 18, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1f8f3b0;
T_25 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 19, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1f8f660;
T_26 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 20, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1f8f910;
T_27 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1f8fbc0;
T_28 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1f8fe70;
T_29 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1f90120;
T_30 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1f903d0;
T_31 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1f90680;
T_32 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 26, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1f90930;
T_33 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1f90be0;
T_34 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 28, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1f90e90;
T_35 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 29, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1f91140;
T_36 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1f913f0;
T_37 ;
    %wait E_0x1f880c0;
    %load/vec4 v0x1f98140_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x1f97f90_0;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f98290, 0, 4;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1ebdf40;
T_38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f9b0c0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x1ebdf40;
T_39 ;
    %delay 200, 0;
    %load/vec4 v0x1f9b0c0_0;
    %nor/r;
    %store/vec4 v0x1f9b0c0_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1ebdf40;
T_40 ;
    %vpi_call 3 11 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 3 12 "$dumpvars" {0 0 0};
    %delay 200, 0;
    %vpi_call 3 14 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 15 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 18 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 19 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 22 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 23 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 26 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 27 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 29 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 30 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 33 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 34 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 36 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 37 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 40 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 41 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 43 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 44 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 46 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 47 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 50 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 51 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 53 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 54 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 56 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 57 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 60 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 61 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 63 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 64 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 66 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 67 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 70 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 71 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 73 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 74 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 76 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 77 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 80 "$display", "dataMem: %b", v0x1f9b160_0 {0 0 0};
    %vpi_call 3 81 "$display", "reg RT : %b", v0x1f9b220_0 {0 0 0};
    %vpi_call 3 82 "$finish" {0 0 0};
    %end;
    .thread T_40;
    .scope S_0x1eb5220;
T_41 ;
    %wait E_0x1f95fc0;
    %load/vec4 v0x1f9b820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x1f9b6c0_0;
    %assign/vec4 v0x1f9b780_0, 0;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1f1e020;
T_42 ;
    %wait E_0x1f9b960;
    %load/vec4 v0x1f9bc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1f9bac0_0;
    %assign/vec4 v0x1f9bba0_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1f1a2b0;
T_43 ;
    %wait E_0x1f9bda0;
    %load/vec4 v0x1f9c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1f9bfe0_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "./ALU/operations/add_sub.v";
    "cpu.t.v";
    "./singlecycleCPU.v";
    "./pcController.v";
    "./instruction_decoder.v";
    "./muxes.v";
    "./ALU/alu.v";
    "./ALU/operations/gates.v";
    "./ALU/operations/multiplexer.v";
    "./memory.v";
    "./pc_multiplexer.v";
    "./regfile.v";
    "./decoders.v";
    "./mux.v";
    "./register.v";
