MIG: 09:25:47 : xml_input_file: mig_b.prj
MIG: 09:25:47 : Absolute path of xml_input_file: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:25:47 : xml_input_file: mig_b.prj
MIG: 09:25:47 : Absolute path of xml_input_file: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:25:47 : In updateAllModelParams
MIG: 09:25:47 : ################# RUNNING MIG BATCH ###################
MIG: 09:25:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx3/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:25:47 : synp_flow:  -- synthesis_mode: Other
MIG: 09:25:47 : outputDirectory: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:25:47 : vivado_mode: xpg_bd
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 1
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 :  locked false  
MIG: 09:25:48 : HDL Language: Verilog
MIG: 09:25:48 : compInfo: true
MIG: 09:25:48 : Vivado Options xc7a200t sbg484 -1
MIG: 09:25:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:25:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 09:25:48 : xilinx_path: C:/Xilinx3/Vivado/2015.3/ids_lite/ISE
MIG: 09:25:48 : I am in catch area
MIG: 09:25:48 : Running C:/Xilinx3/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:25:59 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:25:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:25:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:25:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:25:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:25:59 : XGUI hdlLanguage: Verilog
MIG: 09:25:59 : xgui vivado_mode: xpg_bd
MIG: 09:25:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:25:59 : Reading C:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 09:26:00 : 1
MIG: 09:26:00 : Inside fn mem: DDR3
MIG: 09:26:00 : QDRII+ Inside fn ui: 100000000
MIG: 09:26:00 : cntrl:  memtype: DDR3
MIG: 09:26:00 : 800
MIG: 09:26:00 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:26:00 : 
MIG: 09:26:00 : 1
MIG: 09:26:00 : 100000000
MIG: 09:26:00 : 
MIG: 09:26:00 :  polarity_value: 1
MIG: 09:26:00 : 
MIG: 09:26:00 : 
MIG: 09:26:00 : cntrl:  memtype: DDR3
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 09:26:00 : TRUE
MIG: 09:26:00 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 09:26:00 : TRUE
MIG: 09:26:00 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 09:26:00 : 
MIG: 09:26:00 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 09:26:00 : 
MIG: 09:26:00 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 09:26:00 : 
MIG: 09:26:00 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 09:26:00 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 09:26:00 : 160000000
MIG: 09:26:00 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 09:26:00 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 09:26:00 : 200000000
MIG: 09:26:00 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 09:26:00 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 09:26:00 : 800000000
MIG: 09:26:00 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 09:26:00 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 09:26:00 : 800000000
MIG: 09:26:00 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 09:26:00 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 09:26:00 : 800000000
MIG: 09:26:00 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 09:26:00 : 
MIG: 09:26:00 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:26:00 : 
MIG: 09:26:00 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:26:00 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:26:00 : 
MIG: 09:26:00 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:26:00 : 
MIG: 09:26:00 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:26:00 : 
MIG: 09:26:00 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:26:00 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:26:00 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 09:26:00 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:26:00 : 2
MIG: 09:26:00 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 09:26:00 : 16
MIG: 09:26:00 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 09:26:00 : 2
MIG: 09:26:00 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 09:26:00 : 
MIG: 09:26:00 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 09:26:00 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:26:00 : 
MIG: 09:26:00 :  Valid Param: ECC ==> OFF
MIG: 09:26:00 : 16
MIG: 09:26:00 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 09:26:00 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:26:00 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:26:00 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:26:00 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:26:00 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:26:00 : 
MIG: 09:26:01 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:26:01 : 15
MIG: 09:26:01 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:26:01 : 29
MIG: 09:26:01 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:26:01 : 0
MIG: 09:26:01 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 09:26:01 : 
MIG: 09:26:01 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:26:01 : 
MIG: 09:26:01 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:26:01 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:26:01 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:26:01 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 09:26:01 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:26:01 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:26:01 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:26:01 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:26:01 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:26:01 :  Invalid Param: DDR3_CL ==> 6
MIG: 09:26:01 :  Invalid Param: DDR3_CWL ==> 5
MIG: 09:26:01 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:26:01 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 09:26:01 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:26:01 : 
MIG: 09:26:01 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:26:01 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:26:01 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 09:26:01 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 09:26:01 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:26:01 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 09:26:01 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 09:26:01 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:26:01 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:26:01 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 09:26:01 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:26:01 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 09:26:01 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 09:26:01 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 09:26:01 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:26:01 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:26:01 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 09:26:01 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 09:26:01 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:26:01 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:26:01 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:26:01 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:26:01 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 09:26:01 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 09:26:01 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:26:01 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 09:26:01 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 09:26:01 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 09:26:01 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:26:01 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 09:26:01 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 09:26:01 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:26:01 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 09:26:01 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 09:26:01 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 09:26:01 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 09:26:01 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 09:26:01 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 09:26:01 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:26:01 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:26:01 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:26:01 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 09:26:01 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 09:26:01 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:26:01 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:26:01 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:26:01 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:26:01 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:26:01 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:26:01 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 09:26:01 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 09:26:01 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 09:26:01 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 09:26:01 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 09:26:01 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:26:01 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:26:01 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:26:01 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:26:01 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:26:01 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:26:01 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 09:26:01 : 4
MIG: 09:26:01 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:26:01 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 09:26:01 : TRUE
MIG: 09:26:01 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 09:26:01 : 2
MIG: 09:26:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 09:26:01 : 536870912
MIG: 09:26:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 09:26:01 : 29
MIG: 09:26:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 09:26:01 : 128
MIG: 09:26:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 09:26:01 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:26:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 09:26:01 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:26:01 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:26:01 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:26:01 : 
MIG: 09:26:01 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:26:01 : 
MIG: 09:26:01 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:26:01 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:26:01 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:26:01 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:26:01 : 
MIG: 09:26:01 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:26:01 : 
MIG: 09:26:01 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:26:01 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:26:01 : SINGLE
MIG: 09:26:01 : NOBUF
MIG: 09:26:01 : 
MIG: 09:26:01 : Same Interface
MIG: 09:28:34 : Running synthesis.xit
MIG: 09:28:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:28:34 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:28:34 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 09:28:34 : ################# RUNNING MIG BATCH ###################
MIG: 09:28:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx3/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:28:34 : synp_flow:  -- synthesis_mode: Other
MIG: 09:28:34 : outputDirectory: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:28:34 : vivado_mode: xpg_bd
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 1
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 :  locked false  
MIG: 09:28:35 : HDL Language: Verilog
MIG: 09:28:35 : compInfo: false
MIG: 09:28:35 : Vivado Options xc7a200t sbg484 -1
MIG: 09:28:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:28:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 09:28:35 : xilinx_path: C:/Xilinx3/Vivado/2015.3/ids_lite/ISE
MIG: 09:28:35 : I am in catch area
MIG: 09:28:35 : Running C:/Xilinx3/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:28:44 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:28:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:28:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:28:44 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:28:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:28:44 : Running vhdl_synth_rpr.xit
MIG: 09:28:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:28:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:28:44 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 09:28:44 : ################# RUNNING MIG BATCH ###################
MIG: 09:28:44 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx3/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:28:44 : synp_flow:  -- synthesis_mode: Other
MIG: 09:28:44 : outputDirectory: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:28:44 : vivado_mode: xpg_bd
MIG: 09:28:44 : isPortInterface: 0
MIG: 09:28:44 : isPortInterface: 0
MIG: 09:28:44 : isPortInterface: 0
MIG: 09:28:44 : isPortInterface: 0
MIG: 09:28:44 : isPortInterface: 0
MIG: 09:28:44 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 1
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 :  locked false  
MIG: 09:28:45 : HDL Language: Verilog
MIG: 09:28:45 : compInfo: false
MIG: 09:28:45 : Vivado Options xc7a200t sbg484 -1
MIG: 09:28:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:28:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 09:28:45 : xilinx_path: C:/Xilinx3/Vivado/2015.3/ids_lite/ISE
MIG: 09:28:45 : I am in catch area
MIG: 09:28:45 : Running C:/Xilinx3/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:28:54 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:28:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:28:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:28:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:28:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:28:54 : Running simulation.xit
MIG: 09:28:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:28:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:28:54 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 09:28:54 : ################# RUNNING MIG BATCH ###################
MIG: 09:28:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx3/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:28:54 : synp_flow:  -- synthesis_mode: Other
MIG: 09:28:54 : outputDirectory: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:28:54 : vivado_mode: xpg_bd
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 1
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 :  locked false  
MIG: 09:28:55 : HDL Language: Verilog
MIG: 09:28:55 : compInfo: false
MIG: 09:28:55 : Vivado Options xc7a200t sbg484 -1
MIG: 09:28:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:28:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 09:28:55 : xilinx_path: C:/Xilinx3/Vivado/2015.3/ids_lite/ISE
MIG: 09:28:55 : I am in catch area
MIG: 09:28:55 : Running C:/Xilinx3/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:29:04 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:29:04 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:29:04 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:29:04 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:29:04 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:29:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:29:04 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:29:04 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:29:04 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 09:29:04 : ################# RUNNING MIG BATCH ###################
MIG: 09:29:04 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx3/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:29:04 : synp_flow:  -- synthesis_mode: Other
MIG: 09:29:04 : outputDirectory: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:29:04 : vivado_mode: xpg_bd
MIG: 09:29:04 : isPortInterface: 0
MIG: 09:29:04 : isPortInterface: 0
MIG: 09:29:04 : isPortInterface: 0
MIG: 09:29:04 : isPortInterface: 0
MIG: 09:29:04 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 1
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 :  locked false  
MIG: 09:29:05 : HDL Language: Verilog
MIG: 09:29:05 : compInfo: false
MIG: 09:29:05 : Vivado Options xc7a200t sbg484 -1
MIG: 09:29:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:29:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 09:29:05 : xilinx_path: C:/Xilinx3/Vivado/2015.3/ids_lite/ISE
MIG: 09:29:05 : I am in catch area
MIG: 09:29:05 : Running C:/Xilinx3/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:29:14 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:29:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:29:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:29:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:29:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:29:14 : Running implementation.xit
MIG: 09:29:14 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:29:14 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:29:14 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 09:29:14 : ################# RUNNING MIG BATCH ###################
MIG: 09:29:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx3/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:29:14 : synp_flow:  -- synthesis_mode: Other
MIG: 09:29:14 : outputDirectory: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:29:14 : vivado_mode: xpg_bd
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 1
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 :  locked false  
MIG: 09:29:15 : HDL Language: Verilog
MIG: 09:29:15 : compInfo: false
MIG: 09:29:15 : Vivado Options xc7a200t sbg484 -1
MIG: 09:29:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:29:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 09:29:15 : xilinx_path: C:/Xilinx3/Vivado/2015.3/ids_lite/ISE
MIG: 09:29:15 : I am in catch area
MIG: 09:29:15 : Running C:/Xilinx3/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:29:24 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:29:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:29:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:29:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:29:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:51:05 : xml_input_file: mig_b.prj
MIG: 14:51:05 : Absolute path of xml_input_file: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:51:05 : xml_input_file: mig_b.prj
MIG: 14:51:05 : Absolute path of xml_input_file: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:51:05 : In updateAllModelParams
MIG: 14:51:05 : ################# RUNNING MIG BATCH ###################
MIG: 14:51:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:51:05 : synp_flow:  -- synthesis_mode: Other
MIG: 14:51:05 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:51:05 : vivado_mode: xpg_bd
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 1
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 :  locked false  
MIG: 14:51:06 : HDL Language: Verilog
MIG: 14:51:06 : compInfo: true
MIG: 14:51:06 : Vivado Options xc7a200t sbg484 -1
MIG: 14:51:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:51:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:51:06 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:51:06 : I am in catch area
MIG: 14:51:06 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:51:17 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:51:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:51:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:51:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:51:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:51:17 : XGUI hdlLanguage: Verilog
MIG: 14:51:17 : xgui vivado_mode: xpg_bd
MIG: 14:51:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:51:17 : Reading C:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 14:51:18 : 1
MIG: 14:51:18 : Inside fn mem: DDR3
MIG: 14:51:18 : detect_uiclk: 100000000
MIG: 14:51:18 : cntrl:  memtype: DDR3
MIG: 14:51:18 : 800
MIG: 14:51:18 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:51:18 : 
MIG: 14:51:18 : 1
MIG: 14:51:18 : 100000000
MIG: 14:51:18 : 
MIG: 14:51:18 :  polarity_value: 1
MIG: 14:51:18 : 
MIG: 14:51:18 : 
MIG: 14:51:18 : cntrl:  memtype: DDR3
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 14:51:18 : TRUE
MIG: 14:51:18 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 14:51:18 : TRUE
MIG: 14:51:18 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 14:51:18 : 
MIG: 14:51:18 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 14:51:18 : 
MIG: 14:51:18 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 14:51:18 : 
MIG: 14:51:18 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 14:51:18 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 14:51:18 : 160000000
MIG: 14:51:18 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 14:51:18 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 14:51:18 : 200000000
MIG: 14:51:18 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 14:51:18 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 14:51:18 : 800000000
MIG: 14:51:18 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 14:51:18 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 14:51:18 : 800000000
MIG: 14:51:18 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 14:51:18 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 14:51:18 : 800000000
MIG: 14:51:18 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:51:18 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:51:18 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:51:18 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 14:51:18 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:51:18 : 2
MIG: 14:51:18 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 14:51:18 : 16
MIG: 14:51:18 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 14:51:18 : 2
MIG: 14:51:18 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 14:51:18 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: ECC ==> OFF
MIG: 14:51:18 : 16
MIG: 14:51:18 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 14:51:18 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:51:18 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:51:18 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:51:18 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:51:18 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:51:18 : 15
MIG: 14:51:18 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:51:18 : 29
MIG: 14:51:18 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:51:18 : 0
MIG: 14:51:18 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:51:18 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:51:18 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:51:18 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:51:18 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 14:51:18 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:51:18 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:51:18 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:51:18 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:51:18 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:51:18 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:51:18 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:51:18 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:51:18 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:51:18 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:51:18 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:51:18 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:51:18 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:51:18 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 14:51:18 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 14:51:18 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:51:18 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:51:18 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:51:18 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:51:18 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:51:18 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:51:18 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:51:18 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:51:18 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 14:51:19 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:51:19 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 14:51:19 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 14:51:19 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 14:51:19 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:51:19 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:51:19 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 14:51:19 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 14:51:19 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:51:19 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:51:19 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:51:19 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:51:19 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:51:19 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:51:19 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 14:51:19 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 14:51:19 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 14:51:19 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 14:51:19 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 14:51:19 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 14:51:19 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:51:19 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 14:51:19 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 14:51:19 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:51:19 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 14:51:19 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 14:51:19 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 14:51:19 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 14:51:19 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 14:51:19 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 14:51:19 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:51:19 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:51:19 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:51:19 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:51:19 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:51:19 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:51:19 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:51:19 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:51:19 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:51:19 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:51:19 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:51:19 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:51:19 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:51:19 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:51:19 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:51:19 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:51:19 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:51:19 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:51:19 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:51:19 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:51:19 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 14:51:19 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 14:51:19 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:51:19 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 14:51:19 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:51:19 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:51:19 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:51:19 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:51:19 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:51:19 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:51:19 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:51:19 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:51:19 : 4
MIG: 14:51:19 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:51:19 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:51:19 : TRUE
MIG: 14:51:19 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 14:51:19 : 2
MIG: 14:51:19 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 14:51:19 : 536870912
MIG: 14:51:19 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 14:51:19 : 29
MIG: 14:51:19 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 14:51:19 : 128
MIG: 14:51:19 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 14:51:19 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:51:19 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:51:19 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:51:19 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:51:19 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:51:19 : 
MIG: 14:51:19 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:51:19 : 
MIG: 14:51:19 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:51:19 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:51:19 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:51:19 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:51:19 : 
MIG: 14:51:19 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:51:19 : 
MIG: 14:51:19 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:51:19 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:51:19 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:51:19 : SINGLE
MIG: 14:51:19 : NOBUF
MIG: 14:51:19 : 
MIG: 14:51:19 : Same Interface
MIG: 14:51:20 : xml_input_file: mig_b.prj
MIG: 14:51:20 : Absolute path of xml_input_file: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:51:20 : In updateAllModelParams
MIG: 14:51:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:51:20 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:51:20 : ################# RUNNING MIG BATCH ###################
MIG: 14:51:20 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:51:20 : synp_flow:  -- synthesis_mode: Other
MIG: 14:51:20 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:51:20 : vivado_mode: xpg_bd
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 1
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 :  locked false  
MIG: 14:51:21 : HDL Language: Verilog
MIG: 14:51:21 : compInfo: true
MIG: 14:51:21 : Vivado Options xc7a200t sbg484 -1
MIG: 14:51:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:51:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:51:21 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:51:21 : I am in catch area
MIG: 14:51:21 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:51:30 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:51:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:51:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:51:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:51:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:51:30 : XGUI hdlLanguage: Verilog
MIG: 14:51:30 : xgui vivado_mode: xpg_bd
MIG: 14:51:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:51:30 : Reading C:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 14:51:31 : 
MIG: 14:51:31 : Inside fn mem: DDR3
MIG: 14:51:31 : detect_uiclk: 100000000
MIG: 14:51:31 : cntrl:  memtype: DDR3
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:51:31 : 
MIG: 14:51:31 : 
MIG: 14:51:31 : 
MIG: 14:51:31 : 
MIG: 14:51:31 :  polarity_value: 1
MIG: 14:51:31 : 
MIG: 14:51:31 : 
MIG: 14:51:31 : cntrl:  memtype: DDR3
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 14:51:31 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 14:51:31 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 14:51:31 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 14:51:31 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 14:51:31 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 14:51:32 : 
MIG: 14:51:32 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:51:32 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 14:51:32 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: ECC ==> OFF
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 14:51:32 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:51:32 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:51:32 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:51:32 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:51:32 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:51:32 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 14:51:32 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:51:32 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:51:32 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:51:32 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:51:32 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:51:32 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:51:32 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:51:32 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:51:32 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:51:32 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:51:32 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:51:32 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 14:51:32 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 14:51:32 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:51:32 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:51:32 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:51:32 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:51:32 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 14:51:32 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 14:51:32 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 14:51:32 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:51:32 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:51:32 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 14:51:32 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 14:51:32 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:51:32 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:51:32 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:51:32 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:51:32 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 14:51:32 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 14:51:32 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 14:51:32 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 14:51:32 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 14:51:32 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:51:32 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 14:51:32 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 14:51:32 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:51:32 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 14:51:32 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 14:51:32 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 14:51:32 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 14:51:32 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 14:51:32 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 14:51:32 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:51:32 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:51:32 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:51:32 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:51:32 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:51:32 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:51:32 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:51:32 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:51:32 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:51:32 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:51:32 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:51:32 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:51:32 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 14:51:32 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 14:51:32 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:51:32 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:51:32 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:51:32 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:51:32 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:51:32 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:51:32 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:51:32 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 14:51:32 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:51:32 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:51:32 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:51:33 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:51:33 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:51:33 : 
MIG: 14:51:33 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:51:33 : 
MIG: 14:51:33 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:51:33 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:51:33 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:51:33 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:51:33 : 
MIG: 14:51:33 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:51:33 : 
MIG: 14:51:33 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:51:33 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:51:33 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:51:33 : 
MIG: 14:51:33 : 
MIG: 14:51:33 : 
MIG: 14:51:33 : Same Interface
MIG: 14:53:05 : Running synthesis.xit
MIG: 14:53:05 : ################# RUNNING MIG BATCH ###################
MIG: 14:53:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:53:05 : synp_flow:  -- synthesis_mode: Other
MIG: 14:53:05 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:53:05 : vivado_mode: xpg_bd
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 1
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:06 : isPortInterface: 0
MIG: 14:53:06 :  locked false  
MIG: 14:53:06 : HDL Language: Verilog
MIG: 14:53:06 : compInfo: false
MIG: 14:53:06 : Vivado Options xc7a200t sbg484 -1
MIG: 14:53:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:53:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:53:06 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:53:06 : I am in catch area
MIG: 14:53:06 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:53:15 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:53:15 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:53:15 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:53:15 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:53:15 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:53:15 : Running vhdl_synth_rpr.xit
MIG: 14:53:15 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:53:15 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:53:15 : ################# RUNNING MIG BATCH ###################
MIG: 14:53:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:53:15 : synp_flow:  -- synthesis_mode: Other
MIG: 14:53:15 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:53:15 : vivado_mode: xpg_bd
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 1
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 :  locked false  
MIG: 14:53:16 : HDL Language: Verilog
MIG: 14:53:16 : compInfo: false
MIG: 14:53:16 : Vivado Options xc7a200t sbg484 -1
MIG: 14:53:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:53:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:53:16 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:53:16 : I am in catch area
MIG: 14:53:16 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:53:25 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:53:25 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:53:25 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:53:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:53:25 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:53:25 : Running simulation.xit
MIG: 14:53:25 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:53:25 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:53:25 : ################# RUNNING MIG BATCH ###################
MIG: 14:53:25 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:53:25 : synp_flow:  -- synthesis_mode: Other
MIG: 14:53:25 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:53:25 : vivado_mode: xpg_bd
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 1
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 :  locked false  
MIG: 14:53:26 : HDL Language: Verilog
MIG: 14:53:26 : compInfo: false
MIG: 14:53:26 : Vivado Options xc7a200t sbg484 -1
MIG: 14:53:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:53:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:53:26 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:53:26 : I am in catch area
MIG: 14:53:26 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:53:35 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:53:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:53:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:53:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:53:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:53:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:53:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:53:36 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:53:36 : ################# RUNNING MIG BATCH ###################
MIG: 14:53:36 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:53:36 : synp_flow:  -- synthesis_mode: Other
MIG: 14:53:36 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:53:36 : vivado_mode: xpg_bd
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 1
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 :  locked false  
MIG: 14:53:36 : HDL Language: Verilog
MIG: 14:53:36 : compInfo: false
MIG: 14:53:36 : Vivado Options xc7a200t sbg484 -1
MIG: 14:53:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:53:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:53:36 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:53:36 : I am in catch area
MIG: 14:53:36 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:53:45 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:53:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:53:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:53:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:53:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:53:45 : Running implementation.xit
MIG: 14:53:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:53:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:53:45 : ################# RUNNING MIG BATCH ###################
MIG: 14:53:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:53:45 : synp_flow:  -- synthesis_mode: Other
MIG: 14:53:46 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:53:46 : vivado_mode: xpg_bd
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 1
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 :  locked false  
MIG: 14:53:46 : HDL Language: Verilog
MIG: 14:53:46 : compInfo: false
MIG: 14:53:46 : Vivado Options xc7a200t sbg484 -1
MIG: 14:53:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:53:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:53:46 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:53:46 : I am in catch area
MIG: 14:53:46 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:53:55 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:53:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:53:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:53:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:53:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:20:25 : Running synthesis.xit
MIG: 10:20:26 : ################# RUNNING MIG BATCH ###################
MIG: 10:20:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:20:26 : synp_flow:  -- synthesis_mode: Other
MIG: 10:20:26 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:20:26 : vivado_mode: xpg_bd
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 1
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 :  locked false  
MIG: 10:20:26 : HDL Language: Verilog
MIG: 10:20:26 : compInfo: false
MIG: 10:20:26 : Vivado Options xc7a200t sbg484 -1
MIG: 10:20:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:20:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:20:26 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:20:26 : I am in catch area
MIG: 10:20:26 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:20:38 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:20:38 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:20:38 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:20:38 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:20:38 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:20:38 : Running vhdl_synth_rpr.xit
MIG: 10:20:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:20:38 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 10:20:38 : ################# RUNNING MIG BATCH ###################
MIG: 10:20:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:20:38 : synp_flow:  -- synthesis_mode: Other
MIG: 10:20:38 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:20:38 : vivado_mode: xpg_bd
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 1
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 :  locked false  
MIG: 10:20:39 : HDL Language: Verilog
MIG: 10:20:39 : compInfo: false
MIG: 10:20:39 : Vivado Options xc7a200t sbg484 -1
MIG: 10:20:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:20:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:20:39 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:20:39 : I am in catch area
MIG: 10:20:39 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:20:48 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:20:48 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:20:48 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:20:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:20:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:20:48 : Running simulation.xit
MIG: 10:20:48 : ################# RUNNING MIG BATCH ###################
MIG: 10:20:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:20:48 : synp_flow:  -- synthesis_mode: Other
MIG: 10:20:48 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:20:49 : vivado_mode: xpg_bd
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 1
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 :  locked false  
MIG: 10:20:49 : HDL Language: Verilog
MIG: 10:20:49 : compInfo: false
MIG: 10:20:49 : Vivado Options xc7a200t sbg484 -1
MIG: 10:20:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:20:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:20:49 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:20:49 : I am in catch area
MIG: 10:20:49 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:20:58 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:20:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:20:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:20:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:20:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:20:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:20:58 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:20:58 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 10:20:58 : ################# RUNNING MIG BATCH ###################
MIG: 10:20:58 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:20:58 : synp_flow:  -- synthesis_mode: Other
MIG: 10:20:58 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:20:58 : vivado_mode: xpg_bd
MIG: 10:20:58 : isPortInterface: 0
MIG: 10:20:58 : isPortInterface: 0
MIG: 10:20:58 : isPortInterface: 0
MIG: 10:20:58 : isPortInterface: 0
MIG: 10:20:58 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 1
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 :  locked false  
MIG: 10:20:59 : HDL Language: Verilog
MIG: 10:20:59 : compInfo: false
MIG: 10:20:59 : Vivado Options xc7a200t sbg484 -1
MIG: 10:20:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:20:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:20:59 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:20:59 : I am in catch area
MIG: 10:20:59 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:21:08 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:21:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:21:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:21:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:21:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:21:09 : Running implementation.xit
MIG: 10:21:09 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:21:09 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 10:21:09 : ################# RUNNING MIG BATCH ###################
MIG: 10:21:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:21:09 : synp_flow:  -- synthesis_mode: Other
MIG: 10:21:09 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:21:09 : vivado_mode: xpg_bd
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 1
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 :  locked false  
MIG: 10:21:09 : HDL Language: Verilog
MIG: 10:21:09 : compInfo: false
MIG: 10:21:09 : Vivado Options xc7a200t sbg484 -1
MIG: 10:21:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:21:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:21:09 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:21:09 : I am in catch area
MIG: 10:21:09 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:21:19 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:21:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:21:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:21:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:21:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:44:15 : xml_input_file: mig_b.prj
MIG: 14:44:15 : Absolute path of xml_input_file: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:44:15 : xml_input_file: mig_b.prj
MIG: 14:44:15 : Absolute path of xml_input_file: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:44:15 : In updateAllModelParams
MIG: 14:44:15 : ################# RUNNING MIG BATCH ###################
MIG: 14:44:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:44:15 : synp_flow:  -- synthesis_mode: Other
MIG: 14:44:15 : outputDirectory: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:44:15 : vivado_mode: xpg_bd
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 1
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 : isPortInterface: 0
MIG: 14:44:15 :  locked false  
MIG: 14:44:15 : HDL Language: Verilog
MIG: 14:44:15 : compInfo: true
MIG: 14:44:15 : Vivado Options xc7a200t sbg484 -1
MIG: 14:44:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:44:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:44:15 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:44:15 : I am in catch area
MIG: 14:44:15 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:44:44 : XML_INPUT_FILE: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:44:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:44:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:44:44 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:44:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:44:44 : XGUI hdlLanguage: Verilog
MIG: 14:44:44 : xgui vivado_mode: xpg_bd
MIG: 14:44:44 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:44:44 : Reading E:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 14:44:46 : 1
MIG: 14:44:46 : Inside fn mem: DDR3
MIG: 14:44:46 : detect_uiclk: 100000000
MIG: 14:44:46 : cntrl:  memtype: DDR3
MIG: 14:44:46 : 800
MIG: 14:44:46 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:44:46 : 
MIG: 14:44:46 : 1
MIG: 14:44:46 : 100000000
MIG: 14:44:46 : 
MIG: 14:44:46 :  polarity_value: 1
MIG: 14:44:46 : 
MIG: 14:44:46 : 
MIG: 14:44:46 : cntrl:  memtype: DDR3
MIG: 14:44:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 14:44:46 : TRUE
MIG: 14:44:46 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 14:44:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 14:44:46 : TRUE
MIG: 14:44:46 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 14:44:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 14:44:46 : 
MIG: 14:44:46 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 14:44:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 14:44:46 : 
MIG: 14:44:46 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 14:44:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 14:44:46 : 
MIG: 14:44:46 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 14:44:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 14:44:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 14:44:46 : 160000000
MIG: 14:44:46 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 14:44:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 14:44:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 14:44:46 : 200000000
MIG: 14:44:46 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 14:44:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 14:44:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 14:44:46 : 800000000
MIG: 14:44:46 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 14:44:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 14:44:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 14:44:46 : 800000000
MIG: 14:44:46 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 14:44:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 14:44:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 14:44:46 : 800000000
MIG: 14:44:46 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 14:44:46 : 
MIG: 14:44:46 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:44:46 : 
MIG: 14:44:46 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:44:46 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:44:46 : 
MIG: 14:44:46 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:44:46 : 
MIG: 14:44:46 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:44:46 : 
MIG: 14:44:46 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:44:46 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:44:46 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 14:44:46 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:44:46 : 2
MIG: 14:44:46 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 14:44:46 : 16
MIG: 14:44:46 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 14:44:46 : 2
MIG: 14:44:46 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 14:44:46 : 
MIG: 14:44:46 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 14:44:46 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:44:46 : 
MIG: 14:44:46 :  Valid Param: ECC ==> OFF
MIG: 14:44:46 : 16
MIG: 14:44:46 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 14:44:46 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:44:46 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:44:46 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:44:46 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:44:46 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:44:46 : 
MIG: 14:44:46 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:44:46 : 15
MIG: 14:44:46 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:44:46 : 29
MIG: 14:44:46 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:44:46 : 0
MIG: 14:44:46 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 14:44:46 : 
MIG: 14:44:46 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:44:46 : 
MIG: 14:44:46 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:44:46 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:44:46 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:44:46 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:44:46 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 14:44:46 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:44:46 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:44:46 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:44:46 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:44:46 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:44:46 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:44:46 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:44:46 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:44:46 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:44:46 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:44:46 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:44:46 : 
MIG: 14:44:46 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:44:46 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:44:46 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:44:46 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 14:44:46 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 14:44:46 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:44:46 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:44:46 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:44:46 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:44:46 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:44:46 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:44:46 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:44:46 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:44:46 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:44:46 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 14:44:46 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 14:44:46 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 14:44:46 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 14:44:46 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 14:44:46 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 14:44:46 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 14:44:46 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 14:44:46 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 14:44:46 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 14:44:46 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:44:46 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 14:44:46 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 14:44:46 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 14:44:46 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:44:46 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:44:46 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 14:44:46 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 14:44:46 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:44:46 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:44:46 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:44:46 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:44:46 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:44:46 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:44:46 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:44:46 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:44:46 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:44:46 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 14:44:46 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:44:46 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 14:44:46 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 14:44:46 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 14:44:46 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 14:44:46 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 14:44:46 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:44:46 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 14:44:46 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 14:44:46 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:44:46 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 14:44:46 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 14:44:46 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 14:44:46 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 14:44:46 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 14:44:46 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 14:44:46 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:44:46 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:44:46 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:44:46 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:44:46 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:44:46 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:44:46 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:44:46 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:44:46 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:44:46 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:44:46 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:44:46 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:44:46 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:44:46 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:44:46 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:44:46 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:44:46 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:44:46 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:44:46 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:44:46 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:44:46 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:44:46 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 14:44:46 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 14:44:46 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:44:46 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 14:44:46 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:44:46 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:44:46 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:44:46 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:44:46 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:44:46 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:44:46 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:44:46 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:44:46 : 4
MIG: 14:44:46 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:44:46 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:44:46 : TRUE
MIG: 14:44:46 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 14:44:46 : 2
MIG: 14:44:46 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 14:44:46 : 536870912
MIG: 14:44:46 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 14:44:46 : 29
MIG: 14:44:46 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 14:44:46 : 128
MIG: 14:44:46 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 14:44:46 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:44:46 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:44:46 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:44:46 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:44:46 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:44:46 : 
MIG: 14:44:46 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:44:46 : 
MIG: 14:44:46 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:44:46 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:44:46 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:44:46 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:44:46 : 
MIG: 14:44:46 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:44:46 : 
MIG: 14:44:46 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:44:46 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:44:46 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:44:46 : SINGLE
MIG: 14:44:46 : NOBUF
MIG: 14:44:46 : 
MIG: 14:44:46 : Same Interface
MIG: 14:44:47 : xml_input_file: mig_b.prj
MIG: 14:44:47 : Absolute path of xml_input_file: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:44:47 : In updateAllModelParams
MIG: 14:44:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:44:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:44:47 : ################# RUNNING MIG BATCH ###################
MIG: 14:44:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:44:47 : synp_flow:  -- synthesis_mode: Other
MIG: 14:44:47 : outputDirectory: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:44:47 : vivado_mode: xpg_bd
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 1
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 : isPortInterface: 0
MIG: 14:44:47 :  locked false  
MIG: 14:44:47 : HDL Language: Verilog
MIG: 14:44:47 : compInfo: true
MIG: 14:44:47 : Vivado Options xc7a200t sbg484 -1
MIG: 14:44:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:44:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:44:47 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:44:47 : I am in catch area
MIG: 14:44:47 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:44:58 : XML_INPUT_FILE: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:44:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:44:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:44:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:44:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:44:58 : XGUI hdlLanguage: Verilog
MIG: 14:44:58 : xgui vivado_mode: xpg_bd
MIG: 14:44:58 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:44:58 : Reading E:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 14:45:00 : 
MIG: 14:45:00 : Inside fn mem: DDR3
MIG: 14:45:00 : detect_uiclk: 100000000
MIG: 14:45:00 : cntrl:  memtype: DDR3
MIG: 14:45:00 : 
MIG: 14:45:00 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:45:00 : 
MIG: 14:45:00 : 
MIG: 14:45:00 : 
MIG: 14:45:00 : 
MIG: 14:45:00 :  polarity_value: 1
MIG: 14:45:00 : 
MIG: 14:45:00 : 
MIG: 14:45:00 : cntrl:  memtype: DDR3
MIG: 14:45:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 14:45:00 : 
MIG: 14:45:00 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 14:45:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 14:45:00 : 
MIG: 14:45:00 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 14:45:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 14:45:00 : 
MIG: 14:45:00 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 14:45:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 14:45:00 : 
MIG: 14:45:00 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 14:45:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 14:45:00 : 
MIG: 14:45:00 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 14:45:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 14:45:00 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 14:45:00 : 
MIG: 14:45:00 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 14:45:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 14:45:00 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 14:45:00 : 
MIG: 14:45:00 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 14:45:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 14:45:00 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 14:45:00 : 
MIG: 14:45:00 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 14:45:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 14:45:00 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 14:45:00 : 
MIG: 14:45:00 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 14:45:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 14:45:00 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 14:45:00 : 
MIG: 14:45:00 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:45:00 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:45:00 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:45:00 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 14:45:00 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 14:45:00 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: ECC ==> OFF
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 14:45:00 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:45:00 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:45:00 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:45:00 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:45:00 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:45:00 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:45:00 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:45:00 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:45:00 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 14:45:00 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:45:00 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:45:00 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:45:00 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:45:00 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:45:00 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:45:00 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:45:00 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:45:00 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:45:00 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:45:00 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:45:00 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:45:00 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:45:00 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 14:45:00 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 14:45:00 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:45:00 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:45:00 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:45:00 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:45:00 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:45:00 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:45:00 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:45:00 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:45:00 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:45:00 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 14:45:00 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 14:45:00 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 14:45:00 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 14:45:00 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 14:45:00 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 14:45:00 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 14:45:00 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 14:45:00 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 14:45:00 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 14:45:00 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:45:00 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 14:45:00 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 14:45:00 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 14:45:00 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:45:00 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:45:00 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 14:45:00 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 14:45:00 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:45:00 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:45:00 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:45:00 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:45:00 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:45:00 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:45:00 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:45:00 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:45:00 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:45:00 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 14:45:00 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:45:00 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 14:45:00 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 14:45:00 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 14:45:00 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 14:45:00 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 14:45:00 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:45:00 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 14:45:00 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 14:45:00 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:45:00 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 14:45:00 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 14:45:00 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 14:45:00 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 14:45:00 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 14:45:00 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 14:45:00 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:45:00 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:45:00 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:45:00 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:45:00 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:45:00 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:45:00 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:45:00 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:45:00 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:45:00 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:45:00 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:45:00 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:45:00 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:45:00 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:45:00 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:45:00 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:45:00 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:45:00 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:45:00 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:45:00 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:45:00 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:45:00 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 14:45:00 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 14:45:00 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:45:00 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 14:45:00 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:45:00 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:45:00 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:45:00 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:45:00 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:45:00 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:45:00 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:45:00 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:45:00 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 14:45:00 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:45:00 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:45:00 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:45:00 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:45:00 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:45:00 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:45:00 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:45:00 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:45:00 : 
MIG: 14:45:00 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:45:00 : 
MIG: 14:45:00 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:45:00 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:45:00 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:45:00 : 
MIG: 14:45:00 : 
MIG: 14:45:00 : 
MIG: 14:45:00 : Same Interface
MIG: 14:45:29 : Running synthesis.xit
MIG: 14:45:29 : ################# RUNNING MIG BATCH ###################
MIG: 14:45:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:45:29 : synp_flow:  -- synthesis_mode: Other
MIG: 14:45:29 : outputDirectory: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:45:29 : vivado_mode: xpg_bd
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 1
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 : isPortInterface: 0
MIG: 14:45:29 :  locked false  
MIG: 14:45:29 : HDL Language: Verilog
MIG: 14:45:29 : compInfo: false
MIG: 14:45:29 : Vivado Options xc7a200t sbg484 -1
MIG: 14:45:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:45:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:45:29 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:45:29 : I am in catch area
MIG: 14:45:29 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:45:40 : XML_INPUT_FILE: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:45:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:45:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:45:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:45:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:45:40 : Running vhdl_synth_rpr.xit
MIG: 14:45:40 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:45:40 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:45:40 : ################# RUNNING MIG BATCH ###################
MIG: 14:45:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:45:40 : synp_flow:  -- synthesis_mode: Other
MIG: 14:45:40 : outputDirectory: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:45:40 : vivado_mode: xpg_bd
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 1
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 :  locked false  
MIG: 14:45:40 : HDL Language: Verilog
MIG: 14:45:40 : compInfo: false
MIG: 14:45:40 : Vivado Options xc7a200t sbg484 -1
MIG: 14:45:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:45:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:45:40 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:45:40 : I am in catch area
MIG: 14:45:40 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:45:51 : XML_INPUT_FILE: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:45:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:45:51 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:45:51 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:45:51 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:45:51 : Running simulation.xit
MIG: 14:45:51 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:45:51 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:45:51 : ################# RUNNING MIG BATCH ###################
MIG: 14:45:51 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:45:51 : synp_flow:  -- synthesis_mode: Other
MIG: 14:45:51 : outputDirectory: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:45:51 : vivado_mode: xpg_bd
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 1
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 : isPortInterface: 0
MIG: 14:45:51 :  locked false  
MIG: 14:45:51 : HDL Language: Verilog
MIG: 14:45:51 : compInfo: false
MIG: 14:45:51 : Vivado Options xc7a200t sbg484 -1
MIG: 14:45:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:45:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:45:51 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:45:51 : I am in catch area
MIG: 14:45:51 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:46:02 : XML_INPUT_FILE: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:46:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:46:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:46:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:46:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:46:02 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:46:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:46:02 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:46:02 : ################# RUNNING MIG BATCH ###################
MIG: 14:46:02 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:46:02 : synp_flow:  -- synthesis_mode: Other
MIG: 14:46:02 : outputDirectory: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:46:02 : vivado_mode: xpg_bd
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 1
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 : isPortInterface: 0
MIG: 14:46:02 :  locked false  
MIG: 14:46:02 : HDL Language: Verilog
MIG: 14:46:02 : compInfo: false
MIG: 14:46:02 : Vivado Options xc7a200t sbg484 -1
MIG: 14:46:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:46:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:46:02 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:46:02 : I am in catch area
MIG: 14:46:02 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:46:12 : XML_INPUT_FILE: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:46:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:46:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:46:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:46:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:46:12 : Running implementation.xit
MIG: 14:46:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:46:12 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:46:12 : ################# RUNNING MIG BATCH ###################
MIG: 14:46:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:46:12 : synp_flow:  -- synthesis_mode: Other
MIG: 14:46:12 : outputDirectory: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:46:12 : vivado_mode: xpg_bd
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 1
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:12 : isPortInterface: 0
MIG: 14:46:13 :  locked false  
MIG: 14:46:13 : HDL Language: Verilog
MIG: 14:46:13 : compInfo: false
MIG: 14:46:13 : Vivado Options xc7a200t sbg484 -1
MIG: 14:46:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:46:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:46:13 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:46:13 : I am in catch area
MIG: 14:46:13 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:46:22 : XML_INPUT_FILE: e:/ECE532/Nexys-Video-HDMI-2017/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:46:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:46:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:46:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:46:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:44:09 : Running synthesis.xit
MIG: 16:44:09 : ################# RUNNING MIG BATCH ###################
MIG: 16:44:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:44:09 : synp_flow:  -- synthesis_mode: Other
MIG: 16:44:09 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:44:09 : vivado_mode: xpg_bd
MIG: 16:44:09 : isPortInterface: 0
MIG: 16:44:09 : isPortInterface: 0
MIG: 16:44:09 : isPortInterface: 0
MIG: 16:44:09 : isPortInterface: 0
MIG: 16:44:09 : isPortInterface: 0
MIG: 16:44:09 : isPortInterface: 0
MIG: 16:44:09 : isPortInterface: 0
MIG: 16:44:09 : isPortInterface: 0
MIG: 16:44:09 : isPortInterface: 0
MIG: 16:44:09 : isPortInterface: 0
MIG: 16:44:09 : isPortInterface: 0
MIG: 16:44:09 : isPortInterface: 0
MIG: 16:44:09 : isPortInterface: 0
MIG: 16:44:09 : isPortInterface: 0
MIG: 16:44:09 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 1
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 : isPortInterface: 0
MIG: 16:44:10 :  locked false  
MIG: 16:44:10 : HDL Language: Verilog
MIG: 16:44:10 : compInfo: false
MIG: 16:44:10 : Vivado Options xc7a200t sbg484 -1
MIG: 16:44:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:44:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:44:10 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:44:10 : I am in catch area
MIG: 16:44:10 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:44:33 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:44:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:44:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:44:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:44:34 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:44:34 : Running vhdl_synth_rpr.xit
MIG: 16:44:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:44:34 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:44:34 : ################# RUNNING MIG BATCH ###################
MIG: 16:44:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:44:34 : synp_flow:  -- synthesis_mode: Other
MIG: 16:44:34 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:44:34 : vivado_mode: xpg_bd
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 1
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 : isPortInterface: 0
MIG: 16:44:34 :  locked false  
MIG: 16:44:34 : HDL Language: Verilog
MIG: 16:44:34 : compInfo: false
MIG: 16:44:34 : Vivado Options xc7a200t sbg484 -1
MIG: 16:44:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:44:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:44:34 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:44:34 : I am in catch area
MIG: 16:44:34 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:44:45 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:44:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:44:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:44:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:44:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:44:45 : Running simulation.xit
MIG: 16:44:45 : ################# RUNNING MIG BATCH ###################
MIG: 16:44:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:44:45 : synp_flow:  -- synthesis_mode: Other
MIG: 16:44:45 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:44:45 : vivado_mode: xpg_bd
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:45 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 1
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 : isPortInterface: 0
MIG: 16:44:46 :  locked false  
MIG: 16:44:46 : HDL Language: Verilog
MIG: 16:44:46 : compInfo: false
MIG: 16:44:46 : Vivado Options xc7a200t sbg484 -1
MIG: 16:44:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:44:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:44:46 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:44:46 : I am in catch area
MIG: 16:44:46 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:44:56 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:44:56 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:44:56 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:44:56 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:44:56 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:44:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:44:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:44:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:44:57 : ################# RUNNING MIG BATCH ###################
MIG: 16:44:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:44:57 : synp_flow:  -- synthesis_mode: Other
MIG: 16:44:57 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:44:57 : vivado_mode: xpg_bd
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 1
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 : isPortInterface: 0
MIG: 16:44:57 :  locked false  
MIG: 16:44:57 : HDL Language: Verilog
MIG: 16:44:57 : compInfo: false
MIG: 16:44:57 : Vivado Options xc7a200t sbg484 -1
MIG: 16:44:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:44:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:44:57 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:44:57 : I am in catch area
MIG: 16:44:57 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:45:08 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:45:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:45:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:45:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:45:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:45:08 : Running implementation.xit
MIG: 16:45:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:45:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:45:08 : ################# RUNNING MIG BATCH ###################
MIG: 16:45:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:45:08 : synp_flow:  -- synthesis_mode: Other
MIG: 16:45:08 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:45:08 : vivado_mode: xpg_bd
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:08 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 1
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 : isPortInterface: 0
MIG: 16:45:09 :  locked false  
MIG: 16:45:09 : HDL Language: Verilog
MIG: 16:45:09 : compInfo: false
MIG: 16:45:09 : Vivado Options xc7a200t sbg484 -1
MIG: 16:45:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:45:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:45:09 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:45:09 : I am in catch area
MIG: 16:45:09 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:45:19 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:45:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:45:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:45:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:45:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:37:14 : Running synthesis.xit
MIG: 18:37:14 : ################# RUNNING MIG BATCH ###################
MIG: 18:37:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:37:14 : synp_flow:  -- synthesis_mode: Other
MIG: 18:37:14 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:37:14 : vivado_mode: xpg_bd
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:14 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 1
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 : isPortInterface: 0
MIG: 18:37:15 :  locked false  
MIG: 18:37:15 : HDL Language: Verilog
MIG: 18:37:15 : compInfo: false
MIG: 18:37:15 : Vivado Options xc7a200t sbg484 -1
MIG: 18:37:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:37:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:37:15 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:37:15 : I am in catch area
MIG: 18:37:15 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:37:26 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:37:26 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:37:26 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:37:26 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:37:26 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:37:27 : Running vhdl_synth_rpr.xit
MIG: 18:37:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:37:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:37:27 : ################# RUNNING MIG BATCH ###################
MIG: 18:37:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:37:27 : synp_flow:  -- synthesis_mode: Other
MIG: 18:37:27 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:37:27 : vivado_mode: xpg_bd
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 1
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 : isPortInterface: 0
MIG: 18:37:27 :  locked false  
MIG: 18:37:27 : HDL Language: Verilog
MIG: 18:37:27 : compInfo: false
MIG: 18:37:27 : Vivado Options xc7a200t sbg484 -1
MIG: 18:37:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:37:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:37:27 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:37:27 : I am in catch area
MIG: 18:37:27 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:37:38 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:37:38 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:37:38 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:37:38 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:37:38 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:37:38 : Running simulation.xit
MIG: 18:37:38 : ################# RUNNING MIG BATCH ###################
MIG: 18:37:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:37:38 : synp_flow:  -- synthesis_mode: Other
MIG: 18:37:38 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:37:38 : vivado_mode: xpg_bd
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:38 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 1
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 : isPortInterface: 0
MIG: 18:37:39 :  locked false  
MIG: 18:37:39 : HDL Language: Verilog
MIG: 18:37:39 : compInfo: false
MIG: 18:37:39 : Vivado Options xc7a200t sbg484 -1
MIG: 18:37:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:37:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:37:39 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:37:39 : I am in catch area
MIG: 18:37:39 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:37:49 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:37:49 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:37:49 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:37:49 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:37:49 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:37:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:37:50 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:37:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:37:50 : ################# RUNNING MIG BATCH ###################
MIG: 18:37:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:37:50 : synp_flow:  -- synthesis_mode: Other
MIG: 18:37:50 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:37:50 : vivado_mode: xpg_bd
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 1
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 : isPortInterface: 0
MIG: 18:37:50 :  locked false  
MIG: 18:37:50 : HDL Language: Verilog
MIG: 18:37:50 : compInfo: false
MIG: 18:37:50 : Vivado Options xc7a200t sbg484 -1
MIG: 18:37:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:37:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:37:50 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:37:50 : I am in catch area
MIG: 18:37:50 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:38:01 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:38:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:38:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:38:01 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:38:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:38:01 : Running implementation.xit
MIG: 18:38:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:38:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:38:01 : ################# RUNNING MIG BATCH ###################
MIG: 18:38:01 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:38:01 : synp_flow:  -- synthesis_mode: Other
MIG: 18:38:01 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:38:01 : vivado_mode: xpg_bd
MIG: 18:38:01 : isPortInterface: 0
MIG: 18:38:01 : isPortInterface: 0
MIG: 18:38:01 : isPortInterface: 0
MIG: 18:38:01 : isPortInterface: 0
MIG: 18:38:01 : isPortInterface: 0
MIG: 18:38:01 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 1
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 : isPortInterface: 0
MIG: 18:38:02 :  locked false  
MIG: 18:38:02 : HDL Language: Verilog
MIG: 18:38:02 : compInfo: false
MIG: 18:38:02 : Vivado Options xc7a200t sbg484 -1
MIG: 18:38:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:38:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:38:02 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:38:02 : I am in catch area
MIG: 18:38:02 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:38:13 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:38:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:38:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:38:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:38:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:45:58 : Running synthesis.xit
MIG: 18:45:58 : ################# RUNNING MIG BATCH ###################
MIG: 18:45:58 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:45:58 : synp_flow:  -- synthesis_mode: Other
MIG: 18:45:58 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:45:58 : vivado_mode: xpg_bd
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 1
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 : isPortInterface: 0
MIG: 18:45:58 :  locked false  
MIG: 18:45:58 : HDL Language: Verilog
MIG: 18:45:58 : compInfo: false
MIG: 18:45:58 : Vivado Options xc7a200t sbg484 -1
MIG: 18:45:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:45:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:45:58 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:45:58 : I am in catch area
MIG: 18:45:59 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:46:09 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:46:09 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:46:09 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:46:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:46:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:46:09 : Running vhdl_synth_rpr.xit
MIG: 18:46:09 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:46:09 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:46:09 : ################# RUNNING MIG BATCH ###################
MIG: 18:46:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:46:09 : synp_flow:  -- synthesis_mode: Other
MIG: 18:46:09 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:46:09 : vivado_mode: xpg_bd
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:09 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 1
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 : isPortInterface: 0
MIG: 18:46:10 :  locked false  
MIG: 18:46:10 : HDL Language: Verilog
MIG: 18:46:10 : compInfo: false
MIG: 18:46:10 : Vivado Options xc7a200t sbg484 -1
MIG: 18:46:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:46:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:46:10 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:46:10 : I am in catch area
MIG: 18:46:10 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:46:20 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:46:20 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:46:20 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:46:20 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:46:20 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:46:21 : Running simulation.xit
MIG: 18:46:21 : ################# RUNNING MIG BATCH ###################
MIG: 18:46:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:46:21 : synp_flow:  -- synthesis_mode: Other
MIG: 18:46:21 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:46:21 : vivado_mode: xpg_bd
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 1
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 : isPortInterface: 0
MIG: 18:46:21 :  locked false  
MIG: 18:46:21 : HDL Language: Verilog
MIG: 18:46:21 : compInfo: false
MIG: 18:46:21 : Vivado Options xc7a200t sbg484 -1
MIG: 18:46:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:46:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:46:22 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:46:22 : I am in catch area
MIG: 18:46:22 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:46:32 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:46:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:46:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:46:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:46:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:46:32 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:46:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:46:32 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:46:32 : ################# RUNNING MIG BATCH ###################
MIG: 18:46:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:46:32 : synp_flow:  -- synthesis_mode: Other
MIG: 18:46:32 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:46:32 : vivado_mode: xpg_bd
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:32 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 1
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 : isPortInterface: 0
MIG: 18:46:33 :  locked false  
MIG: 18:46:33 : HDL Language: Verilog
MIG: 18:46:33 : compInfo: false
MIG: 18:46:33 : Vivado Options xc7a200t sbg484 -1
MIG: 18:46:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:46:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:46:33 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:46:33 : I am in catch area
MIG: 18:46:33 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:46:43 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:46:43 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:46:43 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:46:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:46:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:46:44 : Running implementation.xit
MIG: 18:46:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:46:44 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:46:44 : ################# RUNNING MIG BATCH ###################
MIG: 18:46:44 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:46:44 : synp_flow:  -- synthesis_mode: Other
MIG: 18:46:44 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:46:44 : vivado_mode: xpg_bd
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 1
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 : isPortInterface: 0
MIG: 18:46:44 :  locked false  
MIG: 18:46:44 : HDL Language: Verilog
MIG: 18:46:44 : compInfo: false
MIG: 18:46:44 : Vivado Options xc7a200t sbg484 -1
MIG: 18:46:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:46:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:46:44 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:46:44 : I am in catch area
MIG: 18:46:44 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:46:55 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:46:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:46:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:46:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:46:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:50:17 : Running synthesis.xit
MIG: 18:50:17 : ################# RUNNING MIG BATCH ###################
MIG: 18:50:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:50:17 : synp_flow:  -- synthesis_mode: Other
MIG: 18:50:17 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:50:17 : vivado_mode: xpg_bd
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 1
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 : isPortInterface: 0
MIG: 18:50:17 :  locked false  
MIG: 18:50:17 : HDL Language: Verilog
MIG: 18:50:17 : compInfo: false
MIG: 18:50:17 : Vivado Options xc7a200t sbg484 -1
MIG: 18:50:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:50:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:50:17 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:50:17 : I am in catch area
MIG: 18:50:17 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:50:29 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:50:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:50:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:50:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:50:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:50:29 : Running vhdl_synth_rpr.xit
MIG: 18:50:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:50:29 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:50:29 : ################# RUNNING MIG BATCH ###################
MIG: 18:50:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:50:29 : synp_flow:  -- synthesis_mode: Other
MIG: 18:50:29 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:50:29 : vivado_mode: xpg_bd
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:29 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 1
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 : isPortInterface: 0
MIG: 18:50:30 :  locked false  
MIG: 18:50:30 : HDL Language: Verilog
MIG: 18:50:30 : compInfo: false
MIG: 18:50:30 : Vivado Options xc7a200t sbg484 -1
MIG: 18:50:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:50:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:50:30 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:50:30 : I am in catch area
MIG: 18:50:30 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:50:41 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:50:41 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:50:41 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:50:41 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:50:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:50:42 : Running simulation.xit
MIG: 18:50:42 : ################# RUNNING MIG BATCH ###################
MIG: 18:50:42 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:50:42 : synp_flow:  -- synthesis_mode: Other
MIG: 18:50:42 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:50:42 : vivado_mode: xpg_bd
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 1
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 : isPortInterface: 0
MIG: 18:50:42 :  locked false  
MIG: 18:50:42 : HDL Language: Verilog
MIG: 18:50:42 : compInfo: false
MIG: 18:50:42 : Vivado Options xc7a200t sbg484 -1
MIG: 18:50:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:50:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:50:42 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:50:42 : I am in catch area
MIG: 18:50:42 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:50:54 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:50:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:50:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:50:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:50:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:50:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:50:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:50:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:50:54 : ################# RUNNING MIG BATCH ###################
MIG: 18:50:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:50:54 : synp_flow:  -- synthesis_mode: Other
MIG: 18:50:54 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:50:54 : vivado_mode: xpg_bd
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:54 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 1
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 : isPortInterface: 0
MIG: 18:50:55 :  locked false  
MIG: 18:50:55 : HDL Language: Verilog
MIG: 18:50:55 : compInfo: false
MIG: 18:50:55 : Vivado Options xc7a200t sbg484 -1
MIG: 18:50:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:50:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:50:55 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:50:55 : I am in catch area
MIG: 18:50:55 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:51:06 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:51:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:51:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:51:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:51:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:51:07 : Running implementation.xit
MIG: 18:51:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:51:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:51:07 : ################# RUNNING MIG BATCH ###################
MIG: 18:51:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:51:07 : synp_flow:  -- synthesis_mode: Other
MIG: 18:51:07 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:51:07 : vivado_mode: xpg_bd
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 1
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 : isPortInterface: 0
MIG: 18:51:07 :  locked false  
MIG: 18:51:07 : HDL Language: Verilog
MIG: 18:51:07 : compInfo: false
MIG: 18:51:07 : Vivado Options xc7a200t sbg484 -1
MIG: 18:51:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:51:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:51:07 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:51:07 : I am in catch area
MIG: 18:51:07 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:51:21 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:51:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:51:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:51:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:51:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:53:49 : Running synthesis.xit
MIG: 18:53:49 : ################# RUNNING MIG BATCH ###################
MIG: 18:53:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:53:49 : synp_flow:  -- synthesis_mode: Other
MIG: 18:53:49 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:53:49 : vivado_mode: xpg_bd
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:49 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 1
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 : isPortInterface: 0
MIG: 18:53:50 :  locked false  
MIG: 18:53:50 : HDL Language: Verilog
MIG: 18:53:50 : compInfo: false
MIG: 18:53:50 : Vivado Options xc7a200t sbg484 -1
MIG: 18:53:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:53:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:53:50 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:53:50 : I am in catch area
MIG: 18:53:50 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:54:02 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:54:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:54:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:54:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:54:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:54:02 : Running vhdl_synth_rpr.xit
MIG: 18:54:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:54:02 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:54:02 : ################# RUNNING MIG BATCH ###################
MIG: 18:54:02 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:54:02 : synp_flow:  -- synthesis_mode: Other
MIG: 18:54:02 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:54:02 : vivado_mode: xpg_bd
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:02 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 1
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 : isPortInterface: 0
MIG: 18:54:03 :  locked false  
MIG: 18:54:03 : HDL Language: Verilog
MIG: 18:54:03 : compInfo: false
MIG: 18:54:03 : Vivado Options xc7a200t sbg484 -1
MIG: 18:54:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:54:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:54:03 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:54:03 : I am in catch area
MIG: 18:54:03 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:54:14 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:54:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:54:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:54:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:54:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:54:15 : Running simulation.xit
MIG: 18:54:15 : ################# RUNNING MIG BATCH ###################
MIG: 18:54:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:54:15 : synp_flow:  -- synthesis_mode: Other
MIG: 18:54:15 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:54:15 : vivado_mode: xpg_bd
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 1
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 : isPortInterface: 0
MIG: 18:54:15 :  locked false  
MIG: 18:54:15 : HDL Language: Verilog
MIG: 18:54:15 : compInfo: false
MIG: 18:54:15 : Vivado Options xc7a200t sbg484 -1
MIG: 18:54:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:54:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:54:15 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:54:15 : I am in catch area
MIG: 18:54:15 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:54:27 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:54:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:54:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:54:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:54:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:54:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:54:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:54:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:54:27 : ################# RUNNING MIG BATCH ###################
MIG: 18:54:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:54:27 : synp_flow:  -- synthesis_mode: Other
MIG: 18:54:27 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:54:27 : vivado_mode: xpg_bd
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:27 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 1
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 : isPortInterface: 0
MIG: 18:54:28 :  locked false  
MIG: 18:54:28 : HDL Language: Verilog
MIG: 18:54:28 : compInfo: false
MIG: 18:54:28 : Vivado Options xc7a200t sbg484 -1
MIG: 18:54:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:54:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:54:28 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:54:28 : I am in catch area
MIG: 18:54:28 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:54:39 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:54:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:54:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:54:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:54:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:54:39 : Running implementation.xit
MIG: 18:54:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:54:39 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:54:39 : ################# RUNNING MIG BATCH ###################
MIG: 18:54:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:54:39 : synp_flow:  -- synthesis_mode: Other
MIG: 18:54:40 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:54:40 : vivado_mode: xpg_bd
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 1
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 :  locked false  
MIG: 18:54:40 : HDL Language: Verilog
MIG: 18:54:40 : compInfo: false
MIG: 18:54:40 : Vivado Options xc7a200t sbg484 -1
MIG: 18:54:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:54:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:54:40 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:54:40 : I am in catch area
MIG: 18:54:40 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:54:53 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:54:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:54:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:54:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:54:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:23:32 : Running synthesis.xit
MIG: 19:23:32 : ################# RUNNING MIG BATCH ###################
MIG: 19:23:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:23:32 : synp_flow:  -- synthesis_mode: Other
MIG: 19:23:32 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:23:32 : vivado_mode: xpg_bd
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:32 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 1
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 : isPortInterface: 0
MIG: 19:23:33 :  locked false  
MIG: 19:23:33 : HDL Language: Verilog
MIG: 19:23:33 : compInfo: false
MIG: 19:23:33 : Vivado Options xc7a200t sbg484 -1
MIG: 19:23:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:23:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:23:33 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:23:33 : I am in catch area
MIG: 19:23:33 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:23:54 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:23:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:23:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:23:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:23:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:23:54 : Running vhdl_synth_rpr.xit
MIG: 19:23:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:23:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:23:54 : ################# RUNNING MIG BATCH ###################
MIG: 19:23:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:23:54 : synp_flow:  -- synthesis_mode: Other
MIG: 19:23:54 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:23:54 : vivado_mode: xpg_bd
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:54 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 1
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 : isPortInterface: 0
MIG: 19:23:55 :  locked false  
MIG: 19:23:55 : HDL Language: Verilog
MIG: 19:23:55 : compInfo: false
MIG: 19:23:55 : Vivado Options xc7a200t sbg484 -1
MIG: 19:23:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:23:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:23:55 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:23:55 : I am in catch area
MIG: 19:23:55 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:24:06 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:24:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:24:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:24:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:24:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:24:06 : Running simulation.xit
MIG: 19:24:06 : ################# RUNNING MIG BATCH ###################
MIG: 19:24:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:24:06 : synp_flow:  -- synthesis_mode: Other
MIG: 19:24:07 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:24:07 : vivado_mode: xpg_bd
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 1
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 : isPortInterface: 0
MIG: 19:24:07 :  locked false  
MIG: 19:24:07 : HDL Language: Verilog
MIG: 19:24:07 : compInfo: false
MIG: 19:24:07 : Vivado Options xc7a200t sbg484 -1
MIG: 19:24:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:24:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:24:07 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:24:07 : I am in catch area
MIG: 19:24:07 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:24:19 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:24:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:24:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:24:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:24:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:24:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:24:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:24:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:24:19 : ################# RUNNING MIG BATCH ###################
MIG: 19:24:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:24:19 : synp_flow:  -- synthesis_mode: Other
MIG: 19:24:19 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:24:19 : vivado_mode: xpg_bd
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:19 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 1
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 : isPortInterface: 0
MIG: 19:24:20 :  locked false  
MIG: 19:24:20 : HDL Language: Verilog
MIG: 19:24:20 : compInfo: false
MIG: 19:24:20 : Vivado Options xc7a200t sbg484 -1
MIG: 19:24:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:24:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:24:20 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:24:20 : I am in catch area
MIG: 19:24:20 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:24:31 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:24:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:24:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:24:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:24:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:24:31 : Running implementation.xit
MIG: 19:24:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:24:31 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:24:31 : ################# RUNNING MIG BATCH ###################
MIG: 19:24:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:24:31 : synp_flow:  -- synthesis_mode: Other
MIG: 19:24:31 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:24:31 : vivado_mode: xpg_bd
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:31 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 1
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 : isPortInterface: 0
MIG: 19:24:32 :  locked false  
MIG: 19:24:32 : HDL Language: Verilog
MIG: 19:24:32 : compInfo: false
MIG: 19:24:32 : Vivado Options xc7a200t sbg484 -1
MIG: 19:24:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:24:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:24:32 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:24:32 : I am in catch area
MIG: 19:24:32 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:24:43 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:24:43 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:24:43 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:24:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:24:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:26:23 : Running synthesis.xit
MIG: 19:26:23 : ################# RUNNING MIG BATCH ###################
MIG: 19:26:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:26:23 : synp_flow:  -- synthesis_mode: Other
MIG: 19:26:23 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:26:23 : vivado_mode: xpg_bd
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:23 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 1
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 : isPortInterface: 0
MIG: 19:26:24 :  locked false  
MIG: 19:26:24 : HDL Language: Verilog
MIG: 19:26:24 : compInfo: false
MIG: 19:26:24 : Vivado Options xc7a200t sbg484 -1
MIG: 19:26:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:26:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:26:24 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:26:24 : I am in catch area
MIG: 19:26:24 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:26:35 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:26:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:26:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:26:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:26:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:26:35 : Running vhdl_synth_rpr.xit
MIG: 19:26:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:26:36 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:26:36 : ################# RUNNING MIG BATCH ###################
MIG: 19:26:36 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:26:36 : synp_flow:  -- synthesis_mode: Other
MIG: 19:26:36 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:26:36 : vivado_mode: xpg_bd
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 1
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 : isPortInterface: 0
MIG: 19:26:36 :  locked false  
MIG: 19:26:36 : HDL Language: Verilog
MIG: 19:26:36 : compInfo: false
MIG: 19:26:36 : Vivado Options xc7a200t sbg484 -1
MIG: 19:26:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:26:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:26:36 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:26:36 : I am in catch area
MIG: 19:26:36 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:26:47 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:26:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:26:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:26:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:26:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:26:48 : Running simulation.xit
MIG: 19:26:48 : ################# RUNNING MIG BATCH ###################
MIG: 19:26:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:26:48 : synp_flow:  -- synthesis_mode: Other
MIG: 19:26:48 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:26:48 : vivado_mode: xpg_bd
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:48 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 1
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 : isPortInterface: 0
MIG: 19:26:49 :  locked false  
MIG: 19:26:49 : HDL Language: Verilog
MIG: 19:26:49 : compInfo: false
MIG: 19:26:49 : Vivado Options xc7a200t sbg484 -1
MIG: 19:26:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:26:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:26:49 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:26:49 : I am in catch area
MIG: 19:26:49 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:27:00 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:27:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:27:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:27:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:27:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:27:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:27:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:27:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:27:01 : ################# RUNNING MIG BATCH ###################
MIG: 19:27:01 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:27:01 : synp_flow:  -- synthesis_mode: Other
MIG: 19:27:01 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:27:01 : vivado_mode: xpg_bd
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 1
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 :  locked false  
MIG: 19:27:01 : HDL Language: Verilog
MIG: 19:27:01 : compInfo: false
MIG: 19:27:01 : Vivado Options xc7a200t sbg484 -1
MIG: 19:27:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:27:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:27:01 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:27:01 : I am in catch area
MIG: 19:27:01 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:27:12 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:27:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:27:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:27:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:27:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:27:13 : Running implementation.xit
MIG: 19:27:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:27:13 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:27:13 : ################# RUNNING MIG BATCH ###################
MIG: 19:27:13 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:27:13 : synp_flow:  -- synthesis_mode: Other
MIG: 19:27:13 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:27:13 : vivado_mode: xpg_bd
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 1
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 : isPortInterface: 0
MIG: 19:27:13 :  locked false  
MIG: 19:27:13 : HDL Language: Verilog
MIG: 19:27:13 : compInfo: false
MIG: 19:27:13 : Vivado Options xc7a200t sbg484 -1
MIG: 19:27:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:27:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:27:13 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:27:13 : I am in catch area
MIG: 19:27:13 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:27:24 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:27:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:27:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:27:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:27:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:53:07 : Running synthesis.xit
MIG: 19:53:07 : ################# RUNNING MIG BATCH ###################
MIG: 19:53:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:53:07 : synp_flow:  -- synthesis_mode: Other
MIG: 19:53:07 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:53:07 : vivado_mode: xpg_bd
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 1
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 : isPortInterface: 0
MIG: 19:53:07 :  locked false  
MIG: 19:53:07 : HDL Language: Verilog
MIG: 19:53:07 : compInfo: false
MIG: 19:53:07 : Vivado Options xc7a200t sbg484 -1
MIG: 19:53:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:53:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:53:07 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:53:07 : I am in catch area
MIG: 19:53:07 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:53:27 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:53:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:53:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:53:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:53:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:53:27 : Running vhdl_synth_rpr.xit
MIG: 19:53:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:53:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:53:27 : ################# RUNNING MIG BATCH ###################
MIG: 19:53:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:53:27 : synp_flow:  -- synthesis_mode: Other
MIG: 19:53:27 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:53:27 : vivado_mode: xpg_bd
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 1
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 : isPortInterface: 0
MIG: 19:53:27 :  locked false  
MIG: 19:53:27 : HDL Language: Verilog
MIG: 19:53:27 : compInfo: false
MIG: 19:53:27 : Vivado Options xc7a200t sbg484 -1
MIG: 19:53:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:53:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:53:27 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:53:27 : I am in catch area
MIG: 19:53:27 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:53:39 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:53:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:53:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:53:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:53:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:53:39 : Running simulation.xit
MIG: 19:53:39 : ################# RUNNING MIG BATCH ###################
MIG: 19:53:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:53:39 : synp_flow:  -- synthesis_mode: Other
MIG: 19:53:39 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:53:39 : vivado_mode: xpg_bd
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 1
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 : isPortInterface: 0
MIG: 19:53:39 :  locked false  
MIG: 19:53:39 : HDL Language: Verilog
MIG: 19:53:39 : compInfo: false
MIG: 19:53:39 : Vivado Options xc7a200t sbg484 -1
MIG: 19:53:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:53:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:53:39 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:53:39 : I am in catch area
MIG: 19:53:39 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:53:51 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:53:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:53:51 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:53:51 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:53:51 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:53:51 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:53:52 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:53:52 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:53:52 : ################# RUNNING MIG BATCH ###################
MIG: 19:53:52 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:53:52 : synp_flow:  -- synthesis_mode: Other
MIG: 19:53:52 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:53:52 : vivado_mode: xpg_bd
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 1
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 : isPortInterface: 0
MIG: 19:53:52 :  locked false  
MIG: 19:53:52 : HDL Language: Verilog
MIG: 19:53:52 : compInfo: false
MIG: 19:53:52 : Vivado Options xc7a200t sbg484 -1
MIG: 19:53:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:53:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:53:52 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:53:52 : I am in catch area
MIG: 19:53:52 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:54:02 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:54:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:54:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:54:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:54:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:54:03 : Running implementation.xit
MIG: 19:54:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:54:03 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:54:03 : ################# RUNNING MIG BATCH ###################
MIG: 19:54:03 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:54:03 : synp_flow:  -- synthesis_mode: Other
MIG: 19:54:03 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:54:03 : vivado_mode: xpg_bd
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 1
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 : isPortInterface: 0
MIG: 19:54:03 :  locked false  
MIG: 19:54:03 : HDL Language: Verilog
MIG: 19:54:03 : compInfo: false
MIG: 19:54:03 : Vivado Options xc7a200t sbg484 -1
MIG: 19:54:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:54:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:54:03 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:54:03 : I am in catch area
MIG: 19:54:03 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:54:14 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:54:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:54:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:54:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:54:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:03:05 : Running synthesis.xit
MIG: 18:03:05 : ################# RUNNING MIG BATCH ###################
MIG: 18:03:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:03:05 : synp_flow:  -- synthesis_mode: Other
MIG: 18:03:05 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:03:05 : vivado_mode: xpg_bd
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 1
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 : isPortInterface: 0
MIG: 18:03:05 :  locked false  
MIG: 18:03:05 : HDL Language: Verilog
MIG: 18:03:05 : compInfo: false
MIG: 18:03:05 : Vivado Options xc7a200t sbg484 -1
MIG: 18:03:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:03:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:03:05 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:03:05 : I am in catch area
MIG: 18:03:05 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:03:28 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:03:28 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:03:28 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:03:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:03:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:03:29 : Running vhdl_synth_rpr.xit
MIG: 18:03:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:03:29 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:03:29 : ################# RUNNING MIG BATCH ###################
MIG: 18:03:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:03:29 : synp_flow:  -- synthesis_mode: Other
MIG: 18:03:29 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:03:29 : vivado_mode: xpg_bd
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 1
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 : isPortInterface: 0
MIG: 18:03:29 :  locked false  
MIG: 18:03:29 : HDL Language: Verilog
MIG: 18:03:29 : compInfo: false
MIG: 18:03:29 : Vivado Options xc7a200t sbg484 -1
MIG: 18:03:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:03:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:03:29 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:03:29 : I am in catch area
MIG: 18:03:29 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:03:39 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:03:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:03:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:03:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:03:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:03:40 : Running simulation.xit
MIG: 18:03:40 : ################# RUNNING MIG BATCH ###################
MIG: 18:03:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:03:40 : synp_flow:  -- synthesis_mode: Other
MIG: 18:03:40 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:03:40 : vivado_mode: xpg_bd
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 1
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 :  locked false  
MIG: 18:03:40 : HDL Language: Verilog
MIG: 18:03:40 : compInfo: false
MIG: 18:03:40 : Vivado Options xc7a200t sbg484 -1
MIG: 18:03:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:03:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:03:40 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:03:40 : I am in catch area
MIG: 18:03:40 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:03:50 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:03:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:03:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:03:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:03:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:03:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:03:50 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:03:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:03:50 : ################# RUNNING MIG BATCH ###################
MIG: 18:03:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:03:50 : synp_flow:  -- synthesis_mode: Other
MIG: 18:03:50 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:03:50 : vivado_mode: xpg_bd
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 1
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 : isPortInterface: 0
MIG: 18:03:50 :  locked false  
MIG: 18:03:50 : HDL Language: Verilog
MIG: 18:03:50 : compInfo: false
MIG: 18:03:50 : Vivado Options xc7a200t sbg484 -1
MIG: 18:03:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:03:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:03:50 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:03:50 : I am in catch area
MIG: 18:03:50 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:04:00 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:04:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:04:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:04:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:04:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:04:01 : Running implementation.xit
MIG: 18:04:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:04:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:04:01 : ################# RUNNING MIG BATCH ###################
MIG: 18:04:01 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:04:01 : synp_flow:  -- synthesis_mode: Other
MIG: 18:04:01 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:04:01 : vivado_mode: xpg_bd
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 1
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 : isPortInterface: 0
MIG: 18:04:01 :  locked false  
MIG: 18:04:01 : HDL Language: Verilog
MIG: 18:04:01 : compInfo: false
MIG: 18:04:01 : Vivado Options xc7a200t sbg484 -1
MIG: 18:04:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:04:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:04:01 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:04:01 : I am in catch area
MIG: 18:04:01 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:04:11 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:04:11 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:04:11 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:04:11 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:04:11 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:24:29 : Running synthesis.xit
MIG: 20:24:29 : ################# RUNNING MIG BATCH ###################
MIG: 20:24:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:24:29 : synp_flow:  -- synthesis_mode: Other
MIG: 20:24:29 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:24:29 : vivado_mode: xpg_bd
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 1
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 : isPortInterface: 0
MIG: 20:24:29 :  locked false  
MIG: 20:24:29 : HDL Language: Verilog
MIG: 20:24:29 : compInfo: false
MIG: 20:24:29 : Vivado Options xc7a200t sbg484 -1
MIG: 20:24:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:24:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:24:29 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:24:29 : I am in catch area
MIG: 20:24:29 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:24:46 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:24:46 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:24:46 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:24:47 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:24:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:24:47 : Running vhdl_synth_rpr.xit
MIG: 20:24:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:24:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:24:47 : ################# RUNNING MIG BATCH ###################
MIG: 20:24:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:24:47 : synp_flow:  -- synthesis_mode: Other
MIG: 20:24:47 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:24:47 : vivado_mode: xpg_bd
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 1
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 : isPortInterface: 0
MIG: 20:24:47 :  locked false  
MIG: 20:24:47 : HDL Language: Verilog
MIG: 20:24:47 : compInfo: false
MIG: 20:24:47 : Vivado Options xc7a200t sbg484 -1
MIG: 20:24:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:24:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:24:47 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:24:47 : I am in catch area
MIG: 20:24:47 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:24:58 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:24:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:24:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:24:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:24:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:24:59 : Running simulation.xit
MIG: 20:24:59 : ################# RUNNING MIG BATCH ###################
MIG: 20:24:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:24:59 : synp_flow:  -- synthesis_mode: Other
MIG: 20:24:59 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:24:59 : vivado_mode: xpg_bd
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 1
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 : isPortInterface: 0
MIG: 20:24:59 :  locked false  
MIG: 20:24:59 : HDL Language: Verilog
MIG: 20:24:59 : compInfo: false
MIG: 20:24:59 : Vivado Options xc7a200t sbg484 -1
MIG: 20:24:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:24:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:24:59 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:24:59 : I am in catch area
MIG: 20:24:59 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:25:10 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:25:10 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:25:10 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:25:10 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:25:10 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:25:10 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:25:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:25:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:25:10 : ################# RUNNING MIG BATCH ###################
MIG: 20:25:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:25:10 : synp_flow:  -- synthesis_mode: Other
MIG: 20:25:10 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:25:10 : vivado_mode: xpg_bd
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:10 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 1
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 : isPortInterface: 0
MIG: 20:25:11 :  locked false  
MIG: 20:25:11 : HDL Language: Verilog
MIG: 20:25:11 : compInfo: false
MIG: 20:25:11 : Vivado Options xc7a200t sbg484 -1
MIG: 20:25:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:25:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:25:11 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:25:11 : I am in catch area
MIG: 20:25:11 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:25:22 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:25:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:25:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:25:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:25:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:25:22 : Running implementation.xit
MIG: 20:25:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:25:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:25:22 : ################# RUNNING MIG BATCH ###################
MIG: 20:25:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:25:22 : synp_flow:  -- synthesis_mode: Other
MIG: 20:25:22 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:25:22 : vivado_mode: xpg_bd
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 1
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 : isPortInterface: 0
MIG: 20:25:22 :  locked false  
MIG: 20:25:22 : HDL Language: Verilog
MIG: 20:25:22 : compInfo: false
MIG: 20:25:22 : Vivado Options xc7a200t sbg484 -1
MIG: 20:25:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:25:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:25:22 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:25:22 : I am in catch area
MIG: 20:25:22 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:25:35 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:25:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:25:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:25:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:25:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:30:39 : Running synthesis.xit
MIG: 20:30:39 : ################# RUNNING MIG BATCH ###################
MIG: 20:30:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:30:39 : synp_flow:  -- synthesis_mode: Other
MIG: 20:30:39 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:30:39 : vivado_mode: xpg_bd
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 1
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 : isPortInterface: 0
MIG: 20:30:39 :  locked false  
MIG: 20:30:39 : HDL Language: Verilog
MIG: 20:30:39 : compInfo: false
MIG: 20:30:39 : Vivado Options xc7a200t sbg484 -1
MIG: 20:30:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:30:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:30:39 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:30:39 : I am in catch area
MIG: 20:30:39 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:30:50 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:30:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:30:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:30:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:30:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:30:50 : Running vhdl_synth_rpr.xit
MIG: 20:30:50 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:30:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:30:50 : ################# RUNNING MIG BATCH ###################
MIG: 20:30:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:30:50 : synp_flow:  -- synthesis_mode: Other
MIG: 20:30:50 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:30:50 : vivado_mode: xpg_bd
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 1
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 : isPortInterface: 0
MIG: 20:30:50 :  locked false  
MIG: 20:30:50 : HDL Language: Verilog
MIG: 20:30:50 : compInfo: false
MIG: 20:30:50 : Vivado Options xc7a200t sbg484 -1
MIG: 20:30:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:30:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:30:50 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:30:50 : I am in catch area
MIG: 20:30:50 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:01 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:31:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:31:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:31:01 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:31:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:01 : Running simulation.xit
MIG: 20:31:01 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:01 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:31:01 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:01 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:31:01 : vivado_mode: xpg_bd
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 1
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 : isPortInterface: 0
MIG: 20:31:01 :  locked false  
MIG: 20:31:01 : HDL Language: Verilog
MIG: 20:31:01 : compInfo: false
MIG: 20:31:01 : Vivado Options xc7a200t sbg484 -1
MIG: 20:31:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:31:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:31:01 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:31:01 : I am in catch area
MIG: 20:31:01 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:12 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:31:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:31:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:31:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:31:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:12 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:31:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:31:12 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:31:12 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:31:12 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:12 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:31:12 : vivado_mode: xpg_bd
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 1
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 : isPortInterface: 0
MIG: 20:31:12 :  locked false  
MIG: 20:31:12 : HDL Language: Verilog
MIG: 20:31:12 : compInfo: false
MIG: 20:31:12 : Vivado Options xc7a200t sbg484 -1
MIG: 20:31:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:31:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:31:12 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:31:12 : I am in catch area
MIG: 20:31:12 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:23 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:31:23 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:31:23 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:31:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:31:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:23 : Running implementation.xit
MIG: 20:31:23 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:31:23 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:31:23 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:31:23 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:23 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:31:23 : vivado_mode: xpg_bd
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 1
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 : isPortInterface: 0
MIG: 20:31:23 :  locked false  
MIG: 20:31:23 : HDL Language: Verilog
MIG: 20:31:23 : compInfo: false
MIG: 20:31:23 : Vivado Options xc7a200t sbg484 -1
MIG: 20:31:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:31:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:31:23 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:31:23 : I am in catch area
MIG: 20:31:23 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:34 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:31:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:31:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:31:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:31:34 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:37:05 : Running synthesis.xit
MIG: 20:37:05 : ################# RUNNING MIG BATCH ###################
MIG: 20:37:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:37:05 : synp_flow:  -- synthesis_mode: Other
MIG: 20:37:05 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:37:05 : vivado_mode: xpg_bd
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 1
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 : isPortInterface: 0
MIG: 20:37:05 :  locked false  
MIG: 20:37:05 : HDL Language: Verilog
MIG: 20:37:05 : compInfo: false
MIG: 20:37:05 : Vivado Options xc7a200t sbg484 -1
MIG: 20:37:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:37:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:37:05 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:37:05 : I am in catch area
MIG: 20:37:05 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:37:16 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:37:16 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:37:16 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:37:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:37:16 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:37:16 : Running vhdl_synth_rpr.xit
MIG: 20:37:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:37:16 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:37:16 : ################# RUNNING MIG BATCH ###################
MIG: 20:37:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:37:16 : synp_flow:  -- synthesis_mode: Other
MIG: 20:37:16 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:37:16 : vivado_mode: xpg_bd
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 1
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 : isPortInterface: 0
MIG: 20:37:16 :  locked false  
MIG: 20:37:16 : HDL Language: Verilog
MIG: 20:37:16 : compInfo: false
MIG: 20:37:16 : Vivado Options xc7a200t sbg484 -1
MIG: 20:37:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:37:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:37:16 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:37:16 : I am in catch area
MIG: 20:37:16 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:37:28 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:37:28 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:37:28 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:37:28 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:37:28 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:37:28 : Running simulation.xit
MIG: 20:37:28 : ################# RUNNING MIG BATCH ###################
MIG: 20:37:28 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:37:28 : synp_flow:  -- synthesis_mode: Other
MIG: 20:37:28 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:37:28 : vivado_mode: xpg_bd
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 1
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 : isPortInterface: 0
MIG: 20:37:28 :  locked false  
MIG: 20:37:28 : HDL Language: Verilog
MIG: 20:37:28 : compInfo: false
MIG: 20:37:28 : Vivado Options xc7a200t sbg484 -1
MIG: 20:37:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:37:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:37:28 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:37:28 : I am in catch area
MIG: 20:37:28 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:37:41 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:37:41 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:37:41 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:37:41 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:37:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:37:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:37:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:37:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:37:41 : ################# RUNNING MIG BATCH ###################
MIG: 20:37:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:37:41 : synp_flow:  -- synthesis_mode: Other
MIG: 20:37:41 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:37:41 : vivado_mode: xpg_bd
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 1
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 : isPortInterface: 0
MIG: 20:37:41 :  locked false  
MIG: 20:37:41 : HDL Language: Verilog
MIG: 20:37:41 : compInfo: false
MIG: 20:37:41 : Vivado Options xc7a200t sbg484 -1
MIG: 20:37:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:37:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:37:41 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:37:41 : I am in catch area
MIG: 20:37:41 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:37:54 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:37:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:37:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:37:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:37:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:37:54 : Running implementation.xit
MIG: 20:37:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:37:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:37:54 : ################# RUNNING MIG BATCH ###################
MIG: 20:37:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:37:54 : synp_flow:  -- synthesis_mode: Other
MIG: 20:37:54 : outputDirectory: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:37:54 : vivado_mode: xpg_bd
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 1
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 : isPortInterface: 0
MIG: 20:37:54 :  locked false  
MIG: 20:37:54 : HDL Language: Verilog
MIG: 20:37:54 : compInfo: false
MIG: 20:37:54 : Vivado Options xc7a200t sbg484 -1
MIG: 20:37:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:37:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:37:54 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:37:54 : I am in catch area
MIG: 20:37:54 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:38:06 : XML_INPUT_FILE: e:/ECE532/project2/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:38:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:38:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:38:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:38:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:06:39 : Running synthesis.xit
MIG: 15:06:40 : ################# RUNNING MIG BATCH ###################
MIG: 15:06:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:06:40 : synp_flow:  -- synthesis_mode: Other
MIG: 15:06:40 : outputDirectory: e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:06:40 : vivado_mode: xpg_bd
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 1
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 : isPortInterface: 0
MIG: 15:06:40 :  locked false  
MIG: 15:06:40 : HDL Language: Verilog
MIG: 15:06:40 : compInfo: false
MIG: 15:06:40 : Vivado Options xc7a200t sbg484 -1
MIG: 15:06:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:06:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:06:40 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:06:40 : I am in catch area
MIG: 15:06:40 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:06:53 : XML_INPUT_FILE: e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:06:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:06:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:06:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:06:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:06:53 : Running vhdl_synth_rpr.xit
MIG: 15:06:53 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:06:53 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:06:53 : ################# RUNNING MIG BATCH ###################
MIG: 15:06:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:06:53 : synp_flow:  -- synthesis_mode: Other
MIG: 15:06:53 : outputDirectory: e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:06:53 : vivado_mode: xpg_bd
MIG: 15:06:53 : isPortInterface: 0
MIG: 15:06:53 : isPortInterface: 0
MIG: 15:06:53 : isPortInterface: 0
MIG: 15:06:53 : isPortInterface: 0
MIG: 15:06:53 : isPortInterface: 0
MIG: 15:06:53 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 1
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 :  locked false  
MIG: 15:06:54 : HDL Language: Verilog
MIG: 15:06:54 : compInfo: false
MIG: 15:06:54 : Vivado Options xc7a200t sbg484 -1
MIG: 15:06:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:06:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:06:54 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:06:54 : I am in catch area
MIG: 15:06:54 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:07:08 : XML_INPUT_FILE: e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:07:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:07:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:07:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:07:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:07:08 : Running simulation.xit
MIG: 15:07:08 : ################# RUNNING MIG BATCH ###################
MIG: 15:07:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:07:08 : synp_flow:  -- synthesis_mode: Other
MIG: 15:07:08 : outputDirectory: e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:07:08 : vivado_mode: xpg_bd
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:08 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 1
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 : isPortInterface: 0
MIG: 15:07:09 :  locked false  
MIG: 15:07:09 : HDL Language: Verilog
MIG: 15:07:09 : compInfo: false
MIG: 15:07:09 : Vivado Options xc7a200t sbg484 -1
MIG: 15:07:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:07:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:07:09 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:07:09 : I am in catch area
MIG: 15:07:09 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:07:20 : XML_INPUT_FILE: e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:07:20 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:07:20 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:07:20 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:07:20 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:07:21 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:07:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:07:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:07:21 : ################# RUNNING MIG BATCH ###################
MIG: 15:07:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:07:21 : synp_flow:  -- synthesis_mode: Other
MIG: 15:07:21 : outputDirectory: e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:07:21 : vivado_mode: xpg_bd
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 1
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 : isPortInterface: 0
MIG: 15:07:21 :  locked false  
MIG: 15:07:21 : HDL Language: Verilog
MIG: 15:07:21 : compInfo: false
MIG: 15:07:21 : Vivado Options xc7a200t sbg484 -1
MIG: 15:07:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:07:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:07:21 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:07:21 : I am in catch area
MIG: 15:07:21 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:07:34 : XML_INPUT_FILE: e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:07:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:07:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:07:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:07:34 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:07:34 : Running implementation.xit
MIG: 15:07:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:07:34 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:07:34 : ################# RUNNING MIG BATCH ###################
MIG: 15:07:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:07:34 : synp_flow:  -- synthesis_mode: Other
MIG: 15:07:34 : outputDirectory: e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:07:34 : vivado_mode: xpg_bd
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:34 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 1
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 : isPortInterface: 0
MIG: 15:07:35 :  locked false  
MIG: 15:07:35 : HDL Language: Verilog
MIG: 15:07:35 : compInfo: false
MIG: 15:07:35 : Vivado Options xc7a200t sbg484 -1
MIG: 15:07:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:07:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:07:35 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:07:35 : I am in catch area
MIG: 15:07:35 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:07:51 : XML_INPUT_FILE: e:/ECE532/project2-LDAtest/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:07:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:07:51 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:07:51 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:07:51 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:40:46 : Running synthesis.xit
MIG: 16:40:46 : ################# RUNNING MIG BATCH ###################
MIG: 16:40:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:40:46 : synp_flow:  -- synthesis_mode: Other
MIG: 16:40:46 : outputDirectory: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:40:46 : vivado_mode: xpg_bd
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:46 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 1
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 : isPortInterface: 0
MIG: 16:40:47 :  locked false  
MIG: 16:40:47 : HDL Language: Verilog
MIG: 16:40:47 : compInfo: false
MIG: 16:40:47 : Vivado Options xc7a200t sbg484 -1
MIG: 16:40:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:40:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:40:47 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:40:47 : I am in catch area
MIG: 16:40:47 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:41:02 : XML_INPUT_FILE: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:41:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:41:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:41:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:41:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:41:02 : Running vhdl_synth_rpr.xit
MIG: 16:41:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:41:02 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:41:02 : ################# RUNNING MIG BATCH ###################
MIG: 16:41:02 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:41:02 : synp_flow:  -- synthesis_mode: Other
MIG: 16:41:02 : outputDirectory: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:41:02 : vivado_mode: xpg_bd
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:02 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 1
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 : isPortInterface: 0
MIG: 16:41:03 :  locked false  
MIG: 16:41:03 : HDL Language: Verilog
MIG: 16:41:03 : compInfo: false
MIG: 16:41:03 : Vivado Options xc7a200t sbg484 -1
MIG: 16:41:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:41:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:41:03 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:41:03 : I am in catch area
MIG: 16:41:03 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:41:15 : XML_INPUT_FILE: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:41:15 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:41:15 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:41:15 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:41:15 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:41:15 : Running simulation.xit
MIG: 16:41:15 : ################# RUNNING MIG BATCH ###################
MIG: 16:41:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:41:15 : synp_flow:  -- synthesis_mode: Other
MIG: 16:41:15 : outputDirectory: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:41:15 : vivado_mode: xpg_bd
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:15 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 1
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 : isPortInterface: 0
MIG: 16:41:16 :  locked false  
MIG: 16:41:16 : HDL Language: Verilog
MIG: 16:41:16 : compInfo: false
MIG: 16:41:16 : Vivado Options xc7a200t sbg484 -1
MIG: 16:41:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:41:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:41:16 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:41:16 : I am in catch area
MIG: 16:41:16 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:41:29 : XML_INPUT_FILE: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:41:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:41:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:41:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:41:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:41:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:41:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:41:29 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:41:29 : ################# RUNNING MIG BATCH ###################
MIG: 16:41:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:41:29 : synp_flow:  -- synthesis_mode: Other
MIG: 16:41:29 : outputDirectory: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:41:29 : vivado_mode: xpg_bd
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:29 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 1
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 : isPortInterface: 0
MIG: 16:41:30 :  locked false  
MIG: 16:41:30 : HDL Language: Verilog
MIG: 16:41:30 : compInfo: false
MIG: 16:41:30 : Vivado Options xc7a200t sbg484 -1
MIG: 16:41:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:41:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:41:30 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:41:30 : I am in catch area
MIG: 16:41:30 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:41:42 : XML_INPUT_FILE: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:41:42 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:41:42 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:41:42 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:41:42 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:41:42 : Running implementation.xit
MIG: 16:41:42 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:41:42 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:41:42 : ################# RUNNING MIG BATCH ###################
MIG: 16:41:42 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:41:42 : synp_flow:  -- synthesis_mode: Other
MIG: 16:41:42 : outputDirectory: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:41:42 : vivado_mode: xpg_bd
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 1
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:42 : isPortInterface: 0
MIG: 16:41:43 : isPortInterface: 0
MIG: 16:41:43 : isPortInterface: 0
MIG: 16:41:43 : isPortInterface: 0
MIG: 16:41:43 : isPortInterface: 0
MIG: 16:41:43 : isPortInterface: 0
MIG: 16:41:43 :  locked false  
MIG: 16:41:43 : HDL Language: Verilog
MIG: 16:41:43 : compInfo: false
MIG: 16:41:43 : Vivado Options xc7a200t sbg484 -1
MIG: 16:41:43 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:41:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:41:43 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:41:43 : I am in catch area
MIG: 16:41:43 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:41:55 : XML_INPUT_FILE: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:41:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:41:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:41:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:41:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:43:39 : Running synthesis.xit
MIG: 17:43:39 : ################# RUNNING MIG BATCH ###################
MIG: 17:43:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:43:39 : synp_flow:  -- synthesis_mode: Other
MIG: 17:43:39 : outputDirectory: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:43:39 : vivado_mode: xpg_bd
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:39 : isPortInterface: 0
MIG: 17:43:40 : isPortInterface: 0
MIG: 17:43:40 : isPortInterface: 1
MIG: 17:43:40 : isPortInterface: 0
MIG: 17:43:40 : isPortInterface: 0
MIG: 17:43:40 : isPortInterface: 0
MIG: 17:43:40 : isPortInterface: 0
MIG: 17:43:40 : isPortInterface: 0
MIG: 17:43:40 : isPortInterface: 0
MIG: 17:43:40 : isPortInterface: 0
MIG: 17:43:40 : isPortInterface: 0
MIG: 17:43:40 : isPortInterface: 0
MIG: 17:43:40 :  locked false  
MIG: 17:43:40 : HDL Language: Verilog
MIG: 17:43:40 : compInfo: false
MIG: 17:43:40 : Vivado Options xc7a200t sbg484 -1
MIG: 17:43:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:43:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:43:40 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:43:40 : I am in catch area
MIG: 17:43:40 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:43:55 : XML_INPUT_FILE: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:43:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:43:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:43:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:43:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:43:55 : Running vhdl_synth_rpr.xit
MIG: 17:43:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:43:55 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:43:55 : ################# RUNNING MIG BATCH ###################
MIG: 17:43:56 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:43:56 : synp_flow:  -- synthesis_mode: Other
MIG: 17:43:56 : outputDirectory: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:43:56 : vivado_mode: xpg_bd
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 1
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 : isPortInterface: 0
MIG: 17:43:56 :  locked false  
MIG: 17:43:56 : HDL Language: Verilog
MIG: 17:43:56 : compInfo: false
MIG: 17:43:56 : Vivado Options xc7a200t sbg484 -1
MIG: 17:43:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:43:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:43:56 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:43:56 : I am in catch area
MIG: 17:43:56 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:44:10 : XML_INPUT_FILE: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:44:10 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:44:10 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:44:10 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:44:10 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:44:10 : Running simulation.xit
MIG: 17:44:10 : ################# RUNNING MIG BATCH ###################
MIG: 17:44:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:44:10 : synp_flow:  -- synthesis_mode: Other
MIG: 17:44:10 : outputDirectory: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:44:10 : vivado_mode: xpg_bd
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:10 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 1
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 :  locked false  
MIG: 17:44:11 : HDL Language: Verilog
MIG: 17:44:11 : compInfo: false
MIG: 17:44:11 : Vivado Options xc7a200t sbg484 -1
MIG: 17:44:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:44:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:44:11 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:44:11 : I am in catch area
MIG: 17:44:11 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:44:25 : XML_INPUT_FILE: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:44:25 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:44:25 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:44:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:44:25 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:44:25 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:44:25 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:44:25 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:44:25 : ################# RUNNING MIG BATCH ###################
MIG: 17:44:25 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:44:25 : synp_flow:  -- synthesis_mode: Other
MIG: 17:44:25 : outputDirectory: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:44:25 : vivado_mode: xpg_bd
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 1
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 : isPortInterface: 0
MIG: 17:44:26 :  locked false  
MIG: 17:44:26 : HDL Language: Verilog
MIG: 17:44:26 : compInfo: false
MIG: 17:44:26 : Vivado Options xc7a200t sbg484 -1
MIG: 17:44:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:44:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:44:26 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:44:26 : I am in catch area
MIG: 17:44:26 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:44:40 : XML_INPUT_FILE: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:44:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:44:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:44:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:44:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:44:40 : Running implementation.xit
MIG: 17:44:40 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:44:40 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:44:40 : ################# RUNNING MIG BATCH ###################
MIG: 17:44:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:44:40 : synp_flow:  -- synthesis_mode: Other
MIG: 17:44:40 : outputDirectory: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:44:40 : vivado_mode: xpg_bd
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:40 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 1
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 : isPortInterface: 0
MIG: 17:44:41 :  locked false  
MIG: 17:44:41 : HDL Language: Verilog
MIG: 17:44:41 : compInfo: false
MIG: 17:44:41 : Vivado Options xc7a200t sbg484 -1
MIG: 17:44:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:44:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:44:41 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:44:41 : I am in catch area
MIG: 17:44:41 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:44:54 : XML_INPUT_FILE: e:/ECE532/project2-LDAteststart/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:44:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:44:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:44:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:44:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:34:06 : Running synthesis.xit
MIG: 20:34:06 : ################# RUNNING MIG BATCH ###################
MIG: 20:34:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:34:06 : synp_flow:  -- synthesis_mode: Other
MIG: 20:34:06 : outputDirectory: e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:34:06 : vivado_mode: xpg_bd
MIG: 20:34:06 : isPortInterface: 0
MIG: 20:34:06 : isPortInterface: 0
MIG: 20:34:06 : isPortInterface: 0
MIG: 20:34:06 : isPortInterface: 0
MIG: 20:34:06 : isPortInterface: 0
MIG: 20:34:06 : isPortInterface: 0
MIG: 20:34:06 : isPortInterface: 0
MIG: 20:34:06 : isPortInterface: 0
MIG: 20:34:06 : isPortInterface: 0
MIG: 20:34:06 : isPortInterface: 0
MIG: 20:34:06 : isPortInterface: 0
MIG: 20:34:06 : isPortInterface: 0
MIG: 20:34:06 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 1
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 : isPortInterface: 0
MIG: 20:34:07 :  locked false  
MIG: 20:34:07 : HDL Language: Verilog
MIG: 20:34:07 : compInfo: false
MIG: 20:34:07 : Vivado Options xc7a200t sbg484 -1
MIG: 20:34:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:34:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:34:07 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:34:07 : I am in catch area
MIG: 20:34:07 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:34:25 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:34:25 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:34:25 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:34:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:34:25 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:34:25 : Running vhdl_synth_rpr.xit
MIG: 20:34:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:34:26 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:34:26 : ################# RUNNING MIG BATCH ###################
MIG: 20:34:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:34:26 : synp_flow:  -- synthesis_mode: Other
MIG: 20:34:26 : outputDirectory: e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:34:26 : vivado_mode: xpg_bd
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:26 : isPortInterface: 1
MIG: 20:34:26 : isPortInterface: 0
MIG: 20:34:27 : isPortInterface: 0
MIG: 20:34:27 : isPortInterface: 0
MIG: 20:34:27 : isPortInterface: 0
MIG: 20:34:27 : isPortInterface: 0
MIG: 20:34:27 : isPortInterface: 0
MIG: 20:34:27 : isPortInterface: 0
MIG: 20:34:27 : isPortInterface: 0
MIG: 20:34:27 : isPortInterface: 0
MIG: 20:34:27 :  locked false  
MIG: 20:34:27 : HDL Language: Verilog
MIG: 20:34:27 : compInfo: false
MIG: 20:34:27 : Vivado Options xc7a200t sbg484 -1
MIG: 20:34:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:34:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:34:27 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:34:27 : I am in catch area
MIG: 20:34:27 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:34:43 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:34:43 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:34:43 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:34:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:34:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:34:43 : Running simulation.xit
MIG: 20:34:43 : ################# RUNNING MIG BATCH ###################
MIG: 20:34:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:34:43 : synp_flow:  -- synthesis_mode: Other
MIG: 20:34:43 : outputDirectory: e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:34:43 : vivado_mode: xpg_bd
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:43 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 1
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 : isPortInterface: 0
MIG: 20:34:44 :  locked false  
MIG: 20:34:44 : HDL Language: Verilog
MIG: 20:34:44 : compInfo: false
MIG: 20:34:44 : Vivado Options xc7a200t sbg484 -1
MIG: 20:34:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:34:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:34:44 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:34:44 : I am in catch area
MIG: 20:34:44 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:34:59 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:34:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:34:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:34:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:34:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:34:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:34:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:34:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:34:59 : ################# RUNNING MIG BATCH ###################
MIG: 20:34:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:34:59 : synp_flow:  -- synthesis_mode: Other
MIG: 20:34:59 : outputDirectory: e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:34:59 : vivado_mode: xpg_bd
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:34:59 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 1
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 : isPortInterface: 0
MIG: 20:35:00 :  locked false  
MIG: 20:35:00 : HDL Language: Verilog
MIG: 20:35:00 : compInfo: false
MIG: 20:35:00 : Vivado Options xc7a200t sbg484 -1
MIG: 20:35:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:35:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:35:00 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:35:00 : I am in catch area
MIG: 20:35:00 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:35:13 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:35:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:35:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:35:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:35:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:35:14 : Running implementation.xit
MIG: 20:35:14 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:35:14 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:35:14 : ################# RUNNING MIG BATCH ###################
MIG: 20:35:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:35:14 : synp_flow:  -- synthesis_mode: Other
MIG: 20:35:14 : outputDirectory: e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:35:14 : vivado_mode: xpg_bd
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 1
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:15 : isPortInterface: 0
MIG: 20:35:15 :  locked false  
MIG: 20:35:15 : HDL Language: Verilog
MIG: 20:35:15 : compInfo: false
MIG: 20:35:15 : Vivado Options xc7a200t sbg484 -1
MIG: 20:35:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:35:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:35:15 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:35:15 : I am in catch area
MIG: 20:35:15 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:35:27 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdata/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:35:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:35:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:35:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:35:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:05:44 : Running synthesis.xit
MIG: 22:05:44 : ################# RUNNING MIG BATCH ###################
MIG: 22:05:44 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:05:44 : synp_flow:  -- synthesis_mode: Other
MIG: 22:05:44 : outputDirectory: e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:05:44 : vivado_mode: xpg_bd
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:44 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 1
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 : isPortInterface: 0
MIG: 22:05:45 :  locked false  
MIG: 22:05:45 : HDL Language: Verilog
MIG: 22:05:45 : compInfo: false
MIG: 22:05:45 : Vivado Options xc7a200t sbg484 -1
MIG: 22:05:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:05:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:05:45 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:05:45 : I am in catch area
MIG: 22:05:45 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:05:57 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:05:57 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:05:57 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:05:57 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:05:57 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:05:57 : Running vhdl_synth_rpr.xit
MIG: 22:05:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:05:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:05:57 : ################# RUNNING MIG BATCH ###################
MIG: 22:05:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:05:58 : synp_flow:  -- synthesis_mode: Other
MIG: 22:05:58 : outputDirectory: e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:05:58 : vivado_mode: xpg_bd
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 1
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 : isPortInterface: 0
MIG: 22:05:58 :  locked false  
MIG: 22:05:58 : HDL Language: Verilog
MIG: 22:05:58 : compInfo: false
MIG: 22:05:58 : Vivado Options xc7a200t sbg484 -1
MIG: 22:05:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:05:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:05:58 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:05:58 : I am in catch area
MIG: 22:05:58 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:06:14 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:06:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:06:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:06:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:06:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:06:15 : Running simulation.xit
MIG: 22:06:15 : ################# RUNNING MIG BATCH ###################
MIG: 22:06:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:06:15 : synp_flow:  -- synthesis_mode: Other
MIG: 22:06:15 : outputDirectory: e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:06:15 : vivado_mode: xpg_bd
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 1
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 : isPortInterface: 0
MIG: 22:06:15 :  locked false  
MIG: 22:06:16 : HDL Language: Verilog
MIG: 22:06:16 : compInfo: false
MIG: 22:06:16 : Vivado Options xc7a200t sbg484 -1
MIG: 22:06:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:06:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:06:16 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:06:16 : I am in catch area
MIG: 22:06:16 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:06:27 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:06:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:06:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:06:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:06:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:06:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:06:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:06:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:06:27 : ################# RUNNING MIG BATCH ###################
MIG: 22:06:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:06:27 : synp_flow:  -- synthesis_mode: Other
MIG: 22:06:27 : outputDirectory: e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:06:27 : vivado_mode: xpg_bd
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:27 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 1
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 : isPortInterface: 0
MIG: 22:06:28 :  locked false  
MIG: 22:06:28 : HDL Language: Verilog
MIG: 22:06:28 : compInfo: false
MIG: 22:06:28 : Vivado Options xc7a200t sbg484 -1
MIG: 22:06:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:06:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:06:28 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:06:28 : I am in catch area
MIG: 22:06:28 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:06:39 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:06:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:06:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:06:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:06:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:06:39 : Running implementation.xit
MIG: 22:06:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:06:39 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:06:39 : ################# RUNNING MIG BATCH ###################
MIG: 22:06:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:06:39 : synp_flow:  -- synthesis_mode: Other
MIG: 22:06:39 : outputDirectory: e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:06:39 : vivado_mode: xpg_bd
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 1
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 : isPortInterface: 0
MIG: 22:06:39 :  locked false  
MIG: 22:06:39 : HDL Language: Verilog
MIG: 22:06:39 : compInfo: false
MIG: 22:06:39 : Vivado Options xc7a200t sbg484 -1
MIG: 22:06:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:06:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:06:39 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:06:39 : I am in catch area
MIG: 22:06:39 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:06:51 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamulti/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:06:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:06:51 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:06:51 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:06:51 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:13:36 : Running synthesis.xit
MIG: 13:13:36 : ################# RUNNING MIG BATCH ###################
MIG: 13:13:36 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:13:36 : synp_flow:  -- synthesis_mode: Other
MIG: 13:13:36 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:13:36 : vivado_mode: xpg_bd
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:36 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:37 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 1
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 : isPortInterface: 0
MIG: 13:13:38 :  locked false  
MIG: 13:13:38 : HDL Language: Verilog
MIG: 13:13:38 : compInfo: false
MIG: 13:13:38 : Vivado Options xc7a200t sbg484 -1
MIG: 13:13:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:13:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:13:38 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:13:38 : I am in catch area
MIG: 13:13:38 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:14:05 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:14:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:14:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:14:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:14:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:14:05 : Running vhdl_synth_rpr.xit
MIG: 13:14:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:14:05 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:14:05 : ################# RUNNING MIG BATCH ###################
MIG: 13:14:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:14:05 : synp_flow:  -- synthesis_mode: Other
MIG: 13:14:05 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:14:05 : vivado_mode: xpg_bd
MIG: 13:14:05 : isPortInterface: 0
MIG: 13:14:05 : isPortInterface: 0
MIG: 13:14:05 : isPortInterface: 0
MIG: 13:14:05 : isPortInterface: 0
MIG: 13:14:05 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 1
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 : isPortInterface: 0
MIG: 13:14:06 :  locked false  
MIG: 13:14:06 : HDL Language: Verilog
MIG: 13:14:06 : compInfo: false
MIG: 13:14:06 : Vivado Options xc7a200t sbg484 -1
MIG: 13:14:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:14:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:14:06 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:14:06 : I am in catch area
MIG: 13:14:06 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:14:17 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:14:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:14:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:14:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:14:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:14:17 : Running simulation.xit
MIG: 13:14:17 : ################# RUNNING MIG BATCH ###################
MIG: 13:14:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:14:17 : synp_flow:  -- synthesis_mode: Other
MIG: 13:14:17 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:14:17 : vivado_mode: xpg_bd
MIG: 13:14:17 : isPortInterface: 0
MIG: 13:14:17 : isPortInterface: 0
MIG: 13:14:17 : isPortInterface: 0
MIG: 13:14:17 : isPortInterface: 0
MIG: 13:14:17 : isPortInterface: 0
MIG: 13:14:17 : isPortInterface: 0
MIG: 13:14:17 : isPortInterface: 0
MIG: 13:14:17 : isPortInterface: 0
MIG: 13:14:17 : isPortInterface: 0
MIG: 13:14:17 : isPortInterface: 0
MIG: 13:14:17 : isPortInterface: 0
MIG: 13:14:17 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 1
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 : isPortInterface: 0
MIG: 13:14:18 :  locked false  
MIG: 13:14:18 : HDL Language: Verilog
MIG: 13:14:18 : compInfo: false
MIG: 13:14:18 : Vivado Options xc7a200t sbg484 -1
MIG: 13:14:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:14:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:14:18 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:14:18 : I am in catch area
MIG: 13:14:18 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:14:28 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:14:28 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:14:28 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:14:28 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:14:28 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:14:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:14:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:14:29 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:14:29 : ################# RUNNING MIG BATCH ###################
MIG: 13:14:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:14:29 : synp_flow:  -- synthesis_mode: Other
MIG: 13:14:29 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:14:29 : vivado_mode: xpg_bd
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:29 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 1
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:30 : isPortInterface: 0
MIG: 13:14:31 : isPortInterface: 0
MIG: 13:14:31 : isPortInterface: 0
MIG: 13:14:31 : isPortInterface: 0
MIG: 13:14:31 :  locked false  
MIG: 13:14:31 : HDL Language: Verilog
MIG: 13:14:31 : compInfo: false
MIG: 13:14:31 : Vivado Options xc7a200t sbg484 -1
MIG: 13:14:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:14:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:14:31 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:14:31 : I am in catch area
MIG: 13:14:31 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:46:32 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:46:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:46:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:46:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:46:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:46:32 : Running implementation.xit
MIG: 13:46:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:46:32 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:46:32 : ################# RUNNING MIG BATCH ###################
MIG: 13:46:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:46:32 : synp_flow:  -- synthesis_mode: Other
MIG: 13:46:32 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:46:32 : vivado_mode: xpg_bd
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:32 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 1
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 : isPortInterface: 0
MIG: 13:46:33 :  locked false  
MIG: 13:46:33 : HDL Language: Verilog
MIG: 13:46:33 : compInfo: false
MIG: 13:46:33 : Vivado Options xc7a200t sbg484 -1
MIG: 13:46:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:46:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:46:33 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:46:33 : I am in catch area
MIG: 13:46:33 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:46:53 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:46:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:46:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:46:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:46:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:13:50 : Running synthesis.xit
MIG: 18:13:50 : ################# RUNNING MIG BATCH ###################
MIG: 18:13:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:13:50 : synp_flow:  -- synthesis_mode: Other
MIG: 18:13:50 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:13:50 : vivado_mode: xpg_bd
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:50 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 1
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 : isPortInterface: 0
MIG: 18:13:51 :  locked false  
MIG: 18:13:51 : HDL Language: Verilog
MIG: 18:13:51 : compInfo: false
MIG: 18:13:51 : Vivado Options xc7a200t sbg484 -1
MIG: 18:13:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:13:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:13:51 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:13:51 : I am in catch area
MIG: 18:13:51 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:14:03 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:14:03 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:14:03 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:14:03 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:14:03 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:14:03 : Running vhdl_synth_rpr.xit
MIG: 18:14:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:14:03 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:14:03 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:03 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:14:03 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:03 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:14:03 : vivado_mode: xpg_bd
MIG: 18:14:03 : isPortInterface: 0
MIG: 18:14:03 : isPortInterface: 0
MIG: 18:14:03 : isPortInterface: 0
MIG: 18:14:03 : isPortInterface: 0
MIG: 18:14:03 : isPortInterface: 0
MIG: 18:14:03 : isPortInterface: 0
MIG: 18:14:03 : isPortInterface: 0
MIG: 18:14:03 : isPortInterface: 0
MIG: 18:14:03 : isPortInterface: 0
MIG: 18:14:03 : isPortInterface: 0
MIG: 18:14:03 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 1
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 : isPortInterface: 0
MIG: 18:14:04 :  locked false  
MIG: 18:14:04 : HDL Language: Verilog
MIG: 18:14:04 : compInfo: false
MIG: 18:14:04 : Vivado Options xc7a200t sbg484 -1
MIG: 18:14:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:14:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:14:04 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:14:04 : I am in catch area
MIG: 18:14:04 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:14:15 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:14:15 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:14:15 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:14:15 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:14:15 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:14:15 : Running simulation.xit
MIG: 18:14:15 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:14:15 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:15 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:14:15 : vivado_mode: xpg_bd
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:15 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 1
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 :  locked false  
MIG: 18:14:16 : HDL Language: Verilog
MIG: 18:14:16 : compInfo: false
MIG: 18:14:16 : Vivado Options xc7a200t sbg484 -1
MIG: 18:14:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:14:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:14:16 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:14:16 : I am in catch area
MIG: 18:14:16 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:14:27 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:14:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:14:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:14:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:14:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:14:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:14:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:14:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:14:27 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:14:27 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:27 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:14:27 : vivado_mode: xpg_bd
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:27 : isPortInterface: 0
MIG: 18:14:28 : isPortInterface: 0
MIG: 18:14:28 : isPortInterface: 0
MIG: 18:14:28 : isPortInterface: 0
MIG: 18:14:28 : isPortInterface: 0
MIG: 18:14:28 : isPortInterface: 1
MIG: 18:14:28 : isPortInterface: 0
MIG: 18:14:28 : isPortInterface: 0
MIG: 18:14:28 : isPortInterface: 0
MIG: 18:14:28 : isPortInterface: 0
MIG: 18:14:28 : isPortInterface: 0
MIG: 18:14:28 : isPortInterface: 0
MIG: 18:14:28 : isPortInterface: 0
MIG: 18:14:28 : isPortInterface: 0
MIG: 18:14:28 : isPortInterface: 0
MIG: 18:14:28 :  locked false  
MIG: 18:14:28 : HDL Language: Verilog
MIG: 18:14:28 : compInfo: false
MIG: 18:14:28 : Vivado Options xc7a200t sbg484 -1
MIG: 18:14:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:14:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:14:28 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:14:28 : I am in catch area
MIG: 18:14:28 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:14:38 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:14:38 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:14:38 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:14:38 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:14:38 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:14:39 : Running implementation.xit
MIG: 18:14:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:14:39 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:14:39 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:14:39 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:39 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:14:39 : vivado_mode: xpg_bd
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 1
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 : isPortInterface: 0
MIG: 18:14:39 :  locked false  
MIG: 18:14:39 : HDL Language: Verilog
MIG: 18:14:39 : compInfo: false
MIG: 18:14:39 : Vivado Options xc7a200t sbg484 -1
MIG: 18:14:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:14:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:14:39 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:14:39 : I am in catch area
MIG: 18:14:39 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:14:50 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:14:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:14:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:14:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:14:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:58:28 : Running synthesis.xit
MIG: 22:58:28 : ################# RUNNING MIG BATCH ###################
MIG: 22:58:28 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:58:28 : synp_flow:  -- synthesis_mode: Other
MIG: 22:58:28 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:58:28 : vivado_mode: xpg_bd
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:28 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 1
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 : isPortInterface: 0
MIG: 22:58:29 :  locked false  
MIG: 22:58:29 : HDL Language: Verilog
MIG: 22:58:29 : compInfo: false
MIG: 22:58:29 : Vivado Options xc7a200t sbg484 -1
MIG: 22:58:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:58:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:58:29 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:58:29 : I am in catch area
MIG: 22:58:29 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:58:41 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:58:41 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:58:41 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:58:41 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:58:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:58:41 : Running vhdl_synth_rpr.xit
MIG: 22:58:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:58:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:58:41 : ################# RUNNING MIG BATCH ###################
MIG: 22:58:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:58:41 : synp_flow:  -- synthesis_mode: Other
MIG: 22:58:41 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:58:41 : vivado_mode: xpg_bd
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:41 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 1
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 : isPortInterface: 0
MIG: 22:58:42 :  locked false  
MIG: 22:58:42 : HDL Language: Verilog
MIG: 22:58:42 : compInfo: false
MIG: 22:58:42 : Vivado Options xc7a200t sbg484 -1
MIG: 22:58:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:58:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:58:42 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:58:42 : I am in catch area
MIG: 22:58:42 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:58:52 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:58:52 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:58:52 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:58:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:58:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:58:53 : Running simulation.xit
MIG: 22:58:53 : ################# RUNNING MIG BATCH ###################
MIG: 22:58:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:58:53 : synp_flow:  -- synthesis_mode: Other
MIG: 22:58:53 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:58:53 : vivado_mode: xpg_bd
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 1
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 : isPortInterface: 0
MIG: 22:58:53 :  locked false  
MIG: 22:58:53 : HDL Language: Verilog
MIG: 22:58:53 : compInfo: false
MIG: 22:58:53 : Vivado Options xc7a200t sbg484 -1
MIG: 22:58:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:58:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:58:53 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:58:53 : I am in catch area
MIG: 22:58:54 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:59:04 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:59:04 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:59:04 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:59:04 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:59:04 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:59:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:59:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:59:05 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:59:05 : ################# RUNNING MIG BATCH ###################
MIG: 22:59:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:59:05 : synp_flow:  -- synthesis_mode: Other
MIG: 22:59:05 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:59:05 : vivado_mode: xpg_bd
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 1
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 : isPortInterface: 0
MIG: 22:59:05 :  locked false  
MIG: 22:59:05 : HDL Language: Verilog
MIG: 22:59:05 : compInfo: false
MIG: 22:59:05 : Vivado Options xc7a200t sbg484 -1
MIG: 22:59:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:59:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:59:05 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:59:05 : I am in catch area
MIG: 22:59:05 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:59:16 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:59:16 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:59:16 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:59:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:59:16 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:59:17 : Running implementation.xit
MIG: 22:59:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:59:17 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:59:17 : ################# RUNNING MIG BATCH ###################
MIG: 22:59:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:59:17 : synp_flow:  -- synthesis_mode: Other
MIG: 22:59:17 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:59:17 : vivado_mode: xpg_bd
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 1
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 :  locked false  
MIG: 22:59:17 : HDL Language: Verilog
MIG: 22:59:17 : compInfo: false
MIG: 22:59:17 : Vivado Options xc7a200t sbg484 -1
MIG: 22:59:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:59:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:59:17 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:59:17 : I am in catch area
MIG: 22:59:17 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:59:29 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:59:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:59:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:59:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:59:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:48:08 : Running synthesis.xit
MIG: 23:48:08 : ################# RUNNING MIG BATCH ###################
MIG: 23:48:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:48:08 : synp_flow:  -- synthesis_mode: Other
MIG: 23:48:08 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:48:08 : vivado_mode: xpg_bd
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:08 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 1
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 : isPortInterface: 0
MIG: 23:48:09 :  locked false  
MIG: 23:48:09 : HDL Language: Verilog
MIG: 23:48:09 : compInfo: false
MIG: 23:48:09 : Vivado Options xc7a200t sbg484 -1
MIG: 23:48:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:48:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:48:09 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:48:09 : I am in catch area
MIG: 23:48:09 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:48:21 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:48:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:48:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:48:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:48:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:48:21 : Running vhdl_synth_rpr.xit
MIG: 23:48:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:48:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:48:21 : ################# RUNNING MIG BATCH ###################
MIG: 23:48:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:48:21 : synp_flow:  -- synthesis_mode: Other
MIG: 23:48:21 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:48:21 : vivado_mode: xpg_bd
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:21 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 1
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 : isPortInterface: 0
MIG: 23:48:22 :  locked false  
MIG: 23:48:22 : HDL Language: Verilog
MIG: 23:48:22 : compInfo: false
MIG: 23:48:22 : Vivado Options xc7a200t sbg484 -1
MIG: 23:48:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:48:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:48:22 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:48:22 : I am in catch area
MIG: 23:48:22 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:48:34 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:48:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:48:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:48:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:48:34 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:48:34 : Running simulation.xit
MIG: 23:48:34 : ################# RUNNING MIG BATCH ###################
MIG: 23:48:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:48:34 : synp_flow:  -- synthesis_mode: Other
MIG: 23:48:34 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:48:34 : vivado_mode: xpg_bd
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:34 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 1
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 : isPortInterface: 0
MIG: 23:48:35 :  locked false  
MIG: 23:48:35 : HDL Language: Verilog
MIG: 23:48:35 : compInfo: false
MIG: 23:48:35 : Vivado Options xc7a200t sbg484 -1
MIG: 23:48:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:48:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:48:35 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:48:35 : I am in catch area
MIG: 23:48:35 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:48:47 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:48:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:48:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:48:47 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:48:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:48:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:48:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:48:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:48:48 : ################# RUNNING MIG BATCH ###################
MIG: 23:48:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:48:48 : synp_flow:  -- synthesis_mode: Other
MIG: 23:48:48 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:48:48 : vivado_mode: xpg_bd
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 1
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 : isPortInterface: 0
MIG: 23:48:48 :  locked false  
MIG: 23:48:48 : HDL Language: Verilog
MIG: 23:48:48 : compInfo: false
MIG: 23:48:48 : Vivado Options xc7a200t sbg484 -1
MIG: 23:48:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:48:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:48:48 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:48:48 : I am in catch area
MIG: 23:48:48 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:49:00 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:49:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:49:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:49:01 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:49:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:49:01 : Running implementation.xit
MIG: 23:49:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:49:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:49:01 : ################# RUNNING MIG BATCH ###################
MIG: 23:49:01 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:49:01 : synp_flow:  -- synthesis_mode: Other
MIG: 23:49:01 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:49:01 : vivado_mode: xpg_bd
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 1
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:01 : isPortInterface: 0
MIG: 23:49:02 : isPortInterface: 0
MIG: 23:49:02 : isPortInterface: 0
MIG: 23:49:02 : isPortInterface: 0
MIG: 23:49:02 : isPortInterface: 0
MIG: 23:49:02 : isPortInterface: 0
MIG: 23:49:02 : isPortInterface: 0
MIG: 23:49:02 : isPortInterface: 0
MIG: 23:49:02 :  locked false  
MIG: 23:49:02 : HDL Language: Verilog
MIG: 23:49:02 : compInfo: false
MIG: 23:49:02 : Vivado Options xc7a200t sbg484 -1
MIG: 23:49:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:49:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:49:02 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:49:02 : I am in catch area
MIG: 23:49:02 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:49:14 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:49:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:49:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:49:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:49:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:50:31 : Running synthesis.xit
MIG: 00:50:31 : ################# RUNNING MIG BATCH ###################
MIG: 00:50:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:50:31 : synp_flow:  -- synthesis_mode: Other
MIG: 00:50:31 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:50:31 : vivado_mode: xpg_bd
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 1
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 : isPortInterface: 0
MIG: 00:50:31 :  locked false  
MIG: 00:50:31 : HDL Language: Verilog
MIG: 00:50:31 : compInfo: false
MIG: 00:50:31 : Vivado Options xc7a200t sbg484 -1
MIG: 00:50:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:50:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:50:32 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 00:50:32 : I am in catch area
MIG: 00:50:32 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:50:44 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:50:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:50:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:50:44 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:50:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:50:44 : Running vhdl_synth_rpr.xit
MIG: 00:50:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:50:44 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:50:44 : ################# RUNNING MIG BATCH ###################
MIG: 00:50:44 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:50:44 : synp_flow:  -- synthesis_mode: Other
MIG: 00:50:44 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:50:44 : vivado_mode: xpg_bd
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:44 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 1
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 :  locked false  
MIG: 00:50:45 : HDL Language: Verilog
MIG: 00:50:45 : compInfo: false
MIG: 00:50:45 : Vivado Options xc7a200t sbg484 -1
MIG: 00:50:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:50:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:50:45 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 00:50:45 : I am in catch area
MIG: 00:50:45 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:50:55 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:50:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:50:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:50:56 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:50:56 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:50:56 : Running simulation.xit
MIG: 00:50:56 : ################# RUNNING MIG BATCH ###################
MIG: 00:50:56 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:50:56 : synp_flow:  -- synthesis_mode: Other
MIG: 00:50:56 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:50:56 : vivado_mode: xpg_bd
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 1
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 : isPortInterface: 0
MIG: 00:50:56 :  locked false  
MIG: 00:50:56 : HDL Language: Verilog
MIG: 00:50:57 : compInfo: false
MIG: 00:50:57 : Vivado Options xc7a200t sbg484 -1
MIG: 00:50:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:50:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:50:57 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 00:50:57 : I am in catch area
MIG: 00:50:57 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:51:07 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:51:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:51:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:51:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:51:07 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:51:08 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:51:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:51:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:51:08 : ################# RUNNING MIG BATCH ###################
MIG: 00:51:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:51:08 : synp_flow:  -- synthesis_mode: Other
MIG: 00:51:08 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:51:08 : vivado_mode: xpg_bd
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 1
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 : isPortInterface: 0
MIG: 00:51:08 :  locked false  
MIG: 00:51:08 : HDL Language: Verilog
MIG: 00:51:08 : compInfo: false
MIG: 00:51:08 : Vivado Options xc7a200t sbg484 -1
MIG: 00:51:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:51:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:51:08 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 00:51:08 : I am in catch area
MIG: 00:51:08 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:51:19 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:51:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:51:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:51:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:51:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:51:19 : Running implementation.xit
MIG: 00:51:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:51:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:51:19 : ################# RUNNING MIG BATCH ###################
MIG: 00:51:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:51:19 : synp_flow:  -- synthesis_mode: Other
MIG: 00:51:19 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:51:19 : vivado_mode: xpg_bd
MIG: 00:51:19 : isPortInterface: 0
MIG: 00:51:19 : isPortInterface: 0
MIG: 00:51:19 : isPortInterface: 0
MIG: 00:51:19 : isPortInterface: 0
MIG: 00:51:19 : isPortInterface: 0
MIG: 00:51:19 : isPortInterface: 0
MIG: 00:51:19 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 1
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 : isPortInterface: 0
MIG: 00:51:20 :  locked false  
MIG: 00:51:20 : HDL Language: Verilog
MIG: 00:51:20 : compInfo: false
MIG: 00:51:20 : Vivado Options xc7a200t sbg484 -1
MIG: 00:51:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:51:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:51:20 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 00:51:20 : I am in catch area
MIG: 00:51:20 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:51:31 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:51:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:51:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:51:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:51:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:53:26 : Running synthesis.xit
MIG: 15:53:26 : ################# RUNNING MIG BATCH ###################
MIG: 15:53:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:53:26 : synp_flow:  -- synthesis_mode: Other
MIG: 15:53:26 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:53:26 : vivado_mode: xpg_bd
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 1
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 : isPortInterface: 0
MIG: 15:53:26 :  locked false  
MIG: 15:53:26 : HDL Language: Verilog
MIG: 15:53:26 : compInfo: false
MIG: 15:53:26 : Vivado Options xc7a200t sbg484 -1
MIG: 15:53:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:53:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:53:26 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:53:26 : I am in catch area
MIG: 15:53:27 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:53:41 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:53:41 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:53:41 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:53:41 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:53:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:53:41 : Running vhdl_synth_rpr.xit
MIG: 15:53:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:53:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:53:41 : ################# RUNNING MIG BATCH ###################
MIG: 15:53:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:53:41 : synp_flow:  -- synthesis_mode: Other
MIG: 15:53:42 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:53:42 : vivado_mode: xpg_bd
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 1
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 :  locked false  
MIG: 15:53:42 : HDL Language: Verilog
MIG: 15:53:42 : compInfo: false
MIG: 15:53:42 : Vivado Options xc7a200t sbg484 -1
MIG: 15:53:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:53:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:53:42 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:53:42 : I am in catch area
MIG: 15:53:42 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:53:53 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:53:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:53:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:53:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:53:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:53:53 : Running simulation.xit
MIG: 15:53:53 : ################# RUNNING MIG BATCH ###################
MIG: 15:53:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:53:53 : synp_flow:  -- synthesis_mode: Other
MIG: 15:53:53 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:53:53 : vivado_mode: xpg_bd
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:53 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 1
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 : isPortInterface: 0
MIG: 15:53:54 :  locked false  
MIG: 15:53:54 : HDL Language: Verilog
MIG: 15:53:54 : compInfo: false
MIG: 15:53:54 : Vivado Options xc7a200t sbg484 -1
MIG: 15:53:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:53:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:53:54 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:53:54 : I am in catch area
MIG: 15:53:54 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:54:05 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:54:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:54:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:54:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:54:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:54:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:54:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:54:05 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:54:05 : ################# RUNNING MIG BATCH ###################
MIG: 15:54:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:54:05 : synp_flow:  -- synthesis_mode: Other
MIG: 15:54:05 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:54:05 : vivado_mode: xpg_bd
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 1
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 : isPortInterface: 0
MIG: 15:54:06 :  locked false  
MIG: 15:54:06 : HDL Language: Verilog
MIG: 15:54:06 : compInfo: false
MIG: 15:54:06 : Vivado Options xc7a200t sbg484 -1
MIG: 15:54:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:54:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:54:06 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:54:06 : I am in catch area
MIG: 15:54:06 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:54:17 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:54:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:54:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:54:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:54:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:54:17 : Running implementation.xit
MIG: 15:54:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:54:17 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:54:17 : ################# RUNNING MIG BATCH ###################
MIG: 15:54:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:54:17 : synp_flow:  -- synthesis_mode: Other
MIG: 15:54:17 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:54:17 : vivado_mode: xpg_bd
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:17 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 1
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 : isPortInterface: 0
MIG: 15:54:18 :  locked false  
MIG: 15:54:18 : HDL Language: Verilog
MIG: 15:54:18 : compInfo: false
MIG: 15:54:18 : Vivado Options xc7a200t sbg484 -1
MIG: 15:54:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:54:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:54:18 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:54:18 : I am in catch area
MIG: 15:54:18 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:54:29 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:54:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:54:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:54:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:54:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:13:21 : Running synthesis.xit
MIG: 16:13:21 : ################# RUNNING MIG BATCH ###################
MIG: 16:13:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:13:21 : synp_flow:  -- synthesis_mode: Other
MIG: 16:13:21 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:13:21 : vivado_mode: xpg_bd
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 1
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 : isPortInterface: 0
MIG: 16:13:22 :  locked false  
MIG: 16:13:22 : HDL Language: Verilog
MIG: 16:13:22 : compInfo: false
MIG: 16:13:22 : Vivado Options xc7a200t sbg484 -1
MIG: 16:13:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:13:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:13:22 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:13:22 : I am in catch area
MIG: 16:13:22 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:13:34 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:13:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:13:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:13:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:13:34 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:13:34 : Running vhdl_synth_rpr.xit
MIG: 16:13:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:13:34 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:13:34 : ################# RUNNING MIG BATCH ###################
MIG: 16:13:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:13:34 : synp_flow:  -- synthesis_mode: Other
MIG: 16:13:34 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:13:34 : vivado_mode: xpg_bd
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:34 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 1
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 : isPortInterface: 0
MIG: 16:13:35 :  locked false  
MIG: 16:13:35 : HDL Language: Verilog
MIG: 16:13:35 : compInfo: false
MIG: 16:13:35 : Vivado Options xc7a200t sbg484 -1
MIG: 16:13:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:13:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:13:35 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:13:35 : I am in catch area
MIG: 16:13:35 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:13:47 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:13:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:13:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:13:47 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:13:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:13:47 : Running simulation.xit
MIG: 16:13:47 : ################# RUNNING MIG BATCH ###################
MIG: 16:13:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:13:47 : synp_flow:  -- synthesis_mode: Other
MIG: 16:13:47 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:13:47 : vivado_mode: xpg_bd
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:47 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 1
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 : isPortInterface: 0
MIG: 16:13:48 :  locked false  
MIG: 16:13:48 : HDL Language: Verilog
MIG: 16:13:48 : compInfo: false
MIG: 16:13:48 : Vivado Options xc7a200t sbg484 -1
MIG: 16:13:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:13:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:13:48 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:13:48 : I am in catch area
MIG: 16:13:48 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:13:59 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:13:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:13:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:13:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:13:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:14:00 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:14:00 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:14:00 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:14:00 : ################# RUNNING MIG BATCH ###################
MIG: 16:14:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:14:00 : synp_flow:  -- synthesis_mode: Other
MIG: 16:14:00 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:14:00 : vivado_mode: xpg_bd
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 1
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 : isPortInterface: 0
MIG: 16:14:00 :  locked false  
MIG: 16:14:00 : HDL Language: Verilog
MIG: 16:14:00 : compInfo: false
MIG: 16:14:00 : Vivado Options xc7a200t sbg484 -1
MIG: 16:14:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:14:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:14:00 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:14:00 : I am in catch area
MIG: 16:14:00 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:14:12 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:14:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:14:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:14:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:14:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:14:12 : Running implementation.xit
MIG: 16:14:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:14:12 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:14:12 : ################# RUNNING MIG BATCH ###################
MIG: 16:14:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:14:12 : synp_flow:  -- synthesis_mode: Other
MIG: 16:14:12 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:14:12 : vivado_mode: xpg_bd
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:12 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 1
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 :  locked false  
MIG: 16:14:13 : HDL Language: Verilog
MIG: 16:14:13 : compInfo: false
MIG: 16:14:13 : Vivado Options xc7a200t sbg484 -1
MIG: 16:14:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:14:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:14:13 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:14:13 : I am in catch area
MIG: 16:14:13 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:14:24 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:14:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:14:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:14:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:14:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:18:44 : Running synthesis.xit
MIG: 16:18:44 : ################# RUNNING MIG BATCH ###################
MIG: 16:18:44 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:18:44 : synp_flow:  -- synthesis_mode: Other
MIG: 16:18:44 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:18:44 : vivado_mode: xpg_bd
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:44 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 1
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 : isPortInterface: 0
MIG: 16:18:45 :  locked false  
MIG: 16:18:45 : HDL Language: Verilog
MIG: 16:18:45 : compInfo: false
MIG: 16:18:45 : Vivado Options xc7a200t sbg484 -1
MIG: 16:18:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:18:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:18:45 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:18:45 : I am in catch area
MIG: 16:18:45 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:18:56 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:18:56 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:18:56 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:18:56 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:18:56 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:18:56 : Running vhdl_synth_rpr.xit
MIG: 16:18:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:18:56 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:18:56 : ################# RUNNING MIG BATCH ###################
MIG: 16:18:56 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:18:56 : synp_flow:  -- synthesis_mode: Other
MIG: 16:18:56 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:18:56 : vivado_mode: xpg_bd
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 1
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 :  locked false  
MIG: 16:18:57 : HDL Language: Verilog
MIG: 16:18:57 : compInfo: false
MIG: 16:18:57 : Vivado Options xc7a200t sbg484 -1
MIG: 16:18:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:18:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:18:57 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:18:57 : I am in catch area
MIG: 16:18:57 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:19:07 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:19:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:19:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:19:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:19:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:19:08 : Running simulation.xit
MIG: 16:19:08 : ################# RUNNING MIG BATCH ###################
MIG: 16:19:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:19:08 : synp_flow:  -- synthesis_mode: Other
MIG: 16:19:08 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:19:08 : vivado_mode: xpg_bd
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 1
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 : isPortInterface: 0
MIG: 16:19:08 :  locked false  
MIG: 16:19:08 : HDL Language: Verilog
MIG: 16:19:08 : compInfo: false
MIG: 16:19:08 : Vivado Options xc7a200t sbg484 -1
MIG: 16:19:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:19:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:19:09 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:19:09 : I am in catch area
MIG: 16:19:09 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:19:19 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:19:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:19:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:19:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:19:20 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:19:20 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:19:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:19:20 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:19:20 : ################# RUNNING MIG BATCH ###################
MIG: 16:19:20 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:19:20 : synp_flow:  -- synthesis_mode: Other
MIG: 16:19:20 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:19:20 : vivado_mode: xpg_bd
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:20 : isPortInterface: 1
MIG: 16:19:20 : isPortInterface: 0
MIG: 16:19:21 : isPortInterface: 0
MIG: 16:19:21 : isPortInterface: 0
MIG: 16:19:21 : isPortInterface: 0
MIG: 16:19:21 : isPortInterface: 0
MIG: 16:19:21 : isPortInterface: 0
MIG: 16:19:21 : isPortInterface: 0
MIG: 16:19:21 : isPortInterface: 0
MIG: 16:19:21 : isPortInterface: 0
MIG: 16:19:21 :  locked false  
MIG: 16:19:21 : HDL Language: Verilog
MIG: 16:19:21 : compInfo: false
MIG: 16:19:21 : Vivado Options xc7a200t sbg484 -1
MIG: 16:19:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:19:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:19:21 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:19:21 : I am in catch area
MIG: 16:19:21 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:19:32 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:19:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:19:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:19:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:19:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:19:32 : Running implementation.xit
MIG: 16:19:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:19:32 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:19:32 : ################# RUNNING MIG BATCH ###################
MIG: 16:19:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:19:32 : synp_flow:  -- synthesis_mode: Other
MIG: 16:19:32 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:19:33 : vivado_mode: xpg_bd
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 1
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 : isPortInterface: 0
MIG: 16:19:33 :  locked false  
MIG: 16:19:33 : HDL Language: Verilog
MIG: 16:19:33 : compInfo: false
MIG: 16:19:33 : Vivado Options xc7a200t sbg484 -1
MIG: 16:19:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:19:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:19:33 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:19:33 : I am in catch area
MIG: 16:19:33 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:19:45 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:19:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:19:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:19:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:19:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:23:41 : Running synthesis.xit
MIG: 16:23:41 : ################# RUNNING MIG BATCH ###################
MIG: 16:23:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:23:41 : synp_flow:  -- synthesis_mode: Other
MIG: 16:23:41 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:23:41 : vivado_mode: xpg_bd
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:41 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 1
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 : isPortInterface: 0
MIG: 16:23:42 :  locked false  
MIG: 16:23:42 : HDL Language: Verilog
MIG: 16:23:42 : compInfo: false
MIG: 16:23:42 : Vivado Options xc7a200t sbg484 -1
MIG: 16:23:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:23:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:23:42 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:23:42 : I am in catch area
MIG: 16:23:42 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:23:53 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:23:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:23:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:23:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:23:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:23:53 : Running vhdl_synth_rpr.xit
MIG: 16:23:53 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:23:53 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:23:53 : ################# RUNNING MIG BATCH ###################
MIG: 16:23:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:23:53 : synp_flow:  -- synthesis_mode: Other
MIG: 16:23:53 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:23:53 : vivado_mode: xpg_bd
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:53 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 1
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 : isPortInterface: 0
MIG: 16:23:54 :  locked false  
MIG: 16:23:54 : HDL Language: Verilog
MIG: 16:23:54 : compInfo: false
MIG: 16:23:54 : Vivado Options xc7a200t sbg484 -1
MIG: 16:23:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:23:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:23:54 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:23:54 : I am in catch area
MIG: 16:23:54 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:24:04 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:24:04 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:24:04 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:24:04 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:24:04 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:24:05 : Running simulation.xit
MIG: 16:24:05 : ################# RUNNING MIG BATCH ###################
MIG: 16:24:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:24:05 : synp_flow:  -- synthesis_mode: Other
MIG: 16:24:05 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:24:05 : vivado_mode: xpg_bd
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 1
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 : isPortInterface: 0
MIG: 16:24:05 :  locked false  
MIG: 16:24:05 : HDL Language: Verilog
MIG: 16:24:05 : compInfo: false
MIG: 16:24:05 : Vivado Options xc7a200t sbg484 -1
MIG: 16:24:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:24:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:24:05 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:24:05 : I am in catch area
MIG: 16:24:05 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:24:16 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:24:16 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:24:16 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:24:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:24:16 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:24:16 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:24:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:24:17 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:24:17 : ################# RUNNING MIG BATCH ###################
MIG: 16:24:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:24:17 : synp_flow:  -- synthesis_mode: Other
MIG: 16:24:17 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:24:17 : vivado_mode: xpg_bd
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 1
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 : isPortInterface: 0
MIG: 16:24:17 :  locked false  
MIG: 16:24:17 : HDL Language: Verilog
MIG: 16:24:17 : compInfo: false
MIG: 16:24:17 : Vivado Options xc7a200t sbg484 -1
MIG: 16:24:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:24:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:24:17 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:24:17 : I am in catch area
MIG: 16:24:17 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:24:28 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:24:28 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:24:28 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:24:28 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:24:28 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:24:29 : Running implementation.xit
MIG: 16:24:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:24:29 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:24:29 : ################# RUNNING MIG BATCH ###################
MIG: 16:24:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:24:29 : synp_flow:  -- synthesis_mode: Other
MIG: 16:24:29 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:24:29 : vivado_mode: xpg_bd
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 1
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 : isPortInterface: 0
MIG: 16:24:29 :  locked false  
MIG: 16:24:29 : HDL Language: Verilog
MIG: 16:24:29 : compInfo: false
MIG: 16:24:29 : Vivado Options xc7a200t sbg484 -1
MIG: 16:24:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:24:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:24:29 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:24:29 : I am in catch area
MIG: 16:24:29 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:24:40 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:24:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:24:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:24:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:24:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:23:51 : Running synthesis.xit
MIG: 17:23:51 : ################# RUNNING MIG BATCH ###################
MIG: 17:23:51 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:23:51 : synp_flow:  -- synthesis_mode: Other
MIG: 17:23:51 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:23:51 : vivado_mode: xpg_bd
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:51 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 1
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 : isPortInterface: 0
MIG: 17:23:52 :  locked false  
MIG: 17:23:52 : HDL Language: Verilog
MIG: 17:23:52 : compInfo: false
MIG: 17:23:52 : Vivado Options xc7a200t sbg484 -1
MIG: 17:23:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:23:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:23:52 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:23:52 : I am in catch area
MIG: 17:23:52 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:24:05 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:24:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:24:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:24:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:24:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:24:05 : Running vhdl_synth_rpr.xit
MIG: 17:24:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:24:05 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:24:05 : ################# RUNNING MIG BATCH ###################
MIG: 17:24:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:24:05 : synp_flow:  -- synthesis_mode: Other
MIG: 17:24:05 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:24:05 : vivado_mode: xpg_bd
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:05 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 1
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 : isPortInterface: 0
MIG: 17:24:06 :  locked false  
MIG: 17:24:06 : HDL Language: Verilog
MIG: 17:24:06 : compInfo: false
MIG: 17:24:06 : Vivado Options xc7a200t sbg484 -1
MIG: 17:24:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:24:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:24:06 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:24:06 : I am in catch area
MIG: 17:24:06 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:24:17 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:24:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:24:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:24:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:24:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:24:18 : Running simulation.xit
MIG: 17:24:18 : ################# RUNNING MIG BATCH ###################
MIG: 17:24:18 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:24:18 : synp_flow:  -- synthesis_mode: Other
MIG: 17:24:18 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:24:18 : vivado_mode: xpg_bd
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 1
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 : isPortInterface: 0
MIG: 17:24:18 :  locked false  
MIG: 17:24:18 : HDL Language: Verilog
MIG: 17:24:18 : compInfo: false
MIG: 17:24:18 : Vivado Options xc7a200t sbg484 -1
MIG: 17:24:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:24:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:24:19 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:24:19 : I am in catch area
MIG: 17:24:19 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:24:31 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:24:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:24:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:24:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:24:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:24:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:24:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:24:31 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:24:31 : ################# RUNNING MIG BATCH ###################
MIG: 17:24:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:24:31 : synp_flow:  -- synthesis_mode: Other
MIG: 17:24:31 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:24:31 : vivado_mode: xpg_bd
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:31 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 1
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 : isPortInterface: 0
MIG: 17:24:32 :  locked false  
MIG: 17:24:32 : HDL Language: Verilog
MIG: 17:24:32 : compInfo: false
MIG: 17:24:32 : Vivado Options xc7a200t sbg484 -1
MIG: 17:24:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:24:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:24:32 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:24:32 : I am in catch area
MIG: 17:24:32 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:24:47 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:24:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:24:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:24:47 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:24:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:24:47 : Running implementation.xit
MIG: 17:24:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:24:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:24:47 : ################# RUNNING MIG BATCH ###################
MIG: 17:24:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:24:47 : synp_flow:  -- synthesis_mode: Other
MIG: 17:24:47 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:24:47 : vivado_mode: xpg_bd
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:47 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 1
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 : isPortInterface: 0
MIG: 17:24:48 :  locked false  
MIG: 17:24:48 : HDL Language: Verilog
MIG: 17:24:48 : compInfo: false
MIG: 17:24:48 : Vivado Options xc7a200t sbg484 -1
MIG: 17:24:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:24:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:24:48 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:24:48 : I am in catch area
MIG: 17:24:48 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:25:03 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:25:03 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:25:03 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:25:03 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:25:03 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:26:40 : Running synthesis.xit
MIG: 17:26:40 : ################# RUNNING MIG BATCH ###################
MIG: 17:26:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:26:40 : synp_flow:  -- synthesis_mode: Other
MIG: 17:26:40 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:26:40 : vivado_mode: xpg_bd
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:40 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 1
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 : isPortInterface: 0
MIG: 17:26:41 :  locked false  
MIG: 17:26:41 : HDL Language: Verilog
MIG: 17:26:41 : compInfo: false
MIG: 17:26:41 : Vivado Options xc7a200t sbg484 -1
MIG: 17:26:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:26:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:26:41 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:26:41 : I am in catch area
MIG: 17:26:41 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:26:54 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:26:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:26:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:26:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:26:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:26:54 : Running vhdl_synth_rpr.xit
MIG: 17:26:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:26:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:26:54 : ################# RUNNING MIG BATCH ###################
MIG: 17:26:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:26:54 : synp_flow:  -- synthesis_mode: Other
MIG: 17:26:54 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:26:54 : vivado_mode: xpg_bd
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:54 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 1
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 : isPortInterface: 0
MIG: 17:26:55 :  locked false  
MIG: 17:26:55 : HDL Language: Verilog
MIG: 17:26:55 : compInfo: false
MIG: 17:26:55 : Vivado Options xc7a200t sbg484 -1
MIG: 17:26:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:26:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:26:55 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:26:55 : I am in catch area
MIG: 17:26:55 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:27:08 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:27:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:27:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:27:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:27:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:27:09 : Running simulation.xit
MIG: 17:27:09 : ################# RUNNING MIG BATCH ###################
MIG: 17:27:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:27:09 : synp_flow:  -- synthesis_mode: Other
MIG: 17:27:09 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:27:09 : vivado_mode: xpg_bd
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 1
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 : isPortInterface: 0
MIG: 17:27:09 :  locked false  
MIG: 17:27:09 : HDL Language: Verilog
MIG: 17:27:09 : compInfo: false
MIG: 17:27:09 : Vivado Options xc7a200t sbg484 -1
MIG: 17:27:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:27:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:27:09 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:27:09 : I am in catch area
MIG: 17:27:09 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:27:21 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:27:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:27:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:27:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:27:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:27:22 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:27:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:27:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:27:22 : ################# RUNNING MIG BATCH ###################
MIG: 17:27:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:27:22 : synp_flow:  -- synthesis_mode: Other
MIG: 17:27:22 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:27:22 : vivado_mode: xpg_bd
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:22 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 1
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 : isPortInterface: 0
MIG: 17:27:23 :  locked false  
MIG: 17:27:23 : HDL Language: Verilog
MIG: 17:27:23 : compInfo: false
MIG: 17:27:23 : Vivado Options xc7a200t sbg484 -1
MIG: 17:27:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:27:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:27:23 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:27:23 : I am in catch area
MIG: 17:27:23 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:27:34 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:27:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:27:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:27:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:27:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:27:35 : Running implementation.xit
MIG: 17:27:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:27:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:27:35 : ################# RUNNING MIG BATCH ###################
MIG: 17:27:35 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:27:35 : synp_flow:  -- synthesis_mode: Other
MIG: 17:27:35 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:27:35 : vivado_mode: xpg_bd
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:35 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 1
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 : isPortInterface: 0
MIG: 17:27:36 :  locked false  
MIG: 17:27:36 : HDL Language: Verilog
MIG: 17:27:36 : compInfo: false
MIG: 17:27:36 : Vivado Options xc7a200t sbg484 -1
MIG: 17:27:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:27:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:27:36 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:27:36 : I am in catch area
MIG: 17:27:36 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:27:48 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:27:48 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:27:48 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:27:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:27:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:54:09 : Running synthesis.xit
MIG: 18:54:09 : ################# RUNNING MIG BATCH ###################
MIG: 18:54:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:54:09 : synp_flow:  -- synthesis_mode: Other
MIG: 18:54:09 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:54:09 : vivado_mode: xpg_bd
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 1
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 : isPortInterface: 0
MIG: 18:54:09 :  locked false  
MIG: 18:54:09 : HDL Language: Verilog
MIG: 18:54:09 : compInfo: false
MIG: 18:54:09 : Vivado Options xc7a200t sbg484 -1
MIG: 18:54:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:54:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:54:09 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:54:09 : I am in catch area
MIG: 18:54:09 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:54:21 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:54:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:54:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:54:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:54:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:54:22 : Running vhdl_synth_rpr.xit
MIG: 18:54:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:54:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:54:22 : ################# RUNNING MIG BATCH ###################
MIG: 18:54:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:54:22 : synp_flow:  -- synthesis_mode: Other
MIG: 18:54:22 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:54:22 : vivado_mode: xpg_bd
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:22 : isPortInterface: 0
MIG: 18:54:23 : isPortInterface: 1
MIG: 18:54:23 : isPortInterface: 0
MIG: 18:54:23 : isPortInterface: 0
MIG: 18:54:23 : isPortInterface: 0
MIG: 18:54:23 : isPortInterface: 0
MIG: 18:54:23 : isPortInterface: 0
MIG: 18:54:23 : isPortInterface: 0
MIG: 18:54:23 : isPortInterface: 0
MIG: 18:54:23 : isPortInterface: 0
MIG: 18:54:23 : isPortInterface: 0
MIG: 18:54:23 :  locked false  
MIG: 18:54:23 : HDL Language: Verilog
MIG: 18:54:23 : compInfo: false
MIG: 18:54:23 : Vivado Options xc7a200t sbg484 -1
MIG: 18:54:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:54:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:54:23 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:54:23 : I am in catch area
MIG: 18:54:23 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:54:33 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:54:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:54:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:54:33 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:54:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:54:33 : Running simulation.xit
MIG: 18:54:33 : ################# RUNNING MIG BATCH ###################
MIG: 18:54:33 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:54:33 : synp_flow:  -- synthesis_mode: Other
MIG: 18:54:33 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:54:33 : vivado_mode: xpg_bd
MIG: 18:54:33 : isPortInterface: 0
MIG: 18:54:33 : isPortInterface: 0
MIG: 18:54:33 : isPortInterface: 0
MIG: 18:54:33 : isPortInterface: 0
MIG: 18:54:33 : isPortInterface: 0
MIG: 18:54:33 : isPortInterface: 0
MIG: 18:54:33 : isPortInterface: 0
MIG: 18:54:33 : isPortInterface: 0
MIG: 18:54:33 : isPortInterface: 0
MIG: 18:54:33 : isPortInterface: 0
MIG: 18:54:33 : isPortInterface: 0
MIG: 18:54:33 : isPortInterface: 0
MIG: 18:54:33 : isPortInterface: 0
MIG: 18:54:33 : isPortInterface: 0
MIG: 18:54:33 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 1
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 : isPortInterface: 0
MIG: 18:54:34 :  locked false  
MIG: 18:54:34 : HDL Language: Verilog
MIG: 18:54:34 : compInfo: false
MIG: 18:54:34 : Vivado Options xc7a200t sbg484 -1
MIG: 18:54:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:54:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:54:34 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:54:34 : I am in catch area
MIG: 18:54:34 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:54:45 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:54:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:54:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:54:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:54:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:54:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:54:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:54:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:54:45 : ################# RUNNING MIG BATCH ###################
MIG: 18:54:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:54:45 : synp_flow:  -- synthesis_mode: Other
MIG: 18:54:45 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:54:45 : vivado_mode: xpg_bd
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:45 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 1
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 : isPortInterface: 0
MIG: 18:54:46 :  locked false  
MIG: 18:54:46 : HDL Language: Verilog
MIG: 18:54:46 : compInfo: false
MIG: 18:54:46 : Vivado Options xc7a200t sbg484 -1
MIG: 18:54:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:54:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:54:46 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:54:46 : I am in catch area
MIG: 18:54:46 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:54:56 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:54:56 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:54:56 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:54:56 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:54:56 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:54:57 : Running implementation.xit
MIG: 18:54:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:54:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:54:57 : ################# RUNNING MIG BATCH ###################
MIG: 18:54:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:54:57 : synp_flow:  -- synthesis_mode: Other
MIG: 18:54:57 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:54:57 : vivado_mode: xpg_bd
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 1
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 : isPortInterface: 0
MIG: 18:54:57 :  locked false  
MIG: 18:54:57 : HDL Language: Verilog
MIG: 18:54:57 : compInfo: false
MIG: 18:54:57 : Vivado Options xc7a200t sbg484 -1
MIG: 18:54:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:54:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:54:57 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:54:57 : I am in catch area
MIG: 18:54:57 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:55:08 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:55:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:55:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:55:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:55:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:56:19 : Running synthesis.xit
MIG: 18:56:19 : ################# RUNNING MIG BATCH ###################
MIG: 18:56:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:56:19 : synp_flow:  -- synthesis_mode: Other
MIG: 18:56:19 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:56:19 : vivado_mode: xpg_bd
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:19 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 1
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 : isPortInterface: 0
MIG: 18:56:20 :  locked false  
MIG: 18:56:20 : HDL Language: Verilog
MIG: 18:56:20 : compInfo: false
MIG: 18:56:20 : Vivado Options xc7a200t sbg484 -1
MIG: 18:56:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:56:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:56:20 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:56:20 : I am in catch area
MIG: 18:56:20 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:56:31 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:56:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:56:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:56:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:56:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:56:31 : Running vhdl_synth_rpr.xit
MIG: 18:56:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:56:31 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:56:31 : ################# RUNNING MIG BATCH ###################
MIG: 18:56:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:56:31 : synp_flow:  -- synthesis_mode: Other
MIG: 18:56:31 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:56:31 : vivado_mode: xpg_bd
MIG: 18:56:31 : isPortInterface: 0
MIG: 18:56:31 : isPortInterface: 0
MIG: 18:56:31 : isPortInterface: 0
MIG: 18:56:31 : isPortInterface: 0
MIG: 18:56:31 : isPortInterface: 0
MIG: 18:56:31 : isPortInterface: 0
MIG: 18:56:31 : isPortInterface: 0
MIG: 18:56:31 : isPortInterface: 0
MIG: 18:56:31 : isPortInterface: 0
MIG: 18:56:31 : isPortInterface: 0
MIG: 18:56:31 : isPortInterface: 0
MIG: 18:56:31 : isPortInterface: 0
MIG: 18:56:31 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 1
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 : isPortInterface: 0
MIG: 18:56:32 :  locked false  
MIG: 18:56:32 : HDL Language: Verilog
MIG: 18:56:32 : compInfo: false
MIG: 18:56:32 : Vivado Options xc7a200t sbg484 -1
MIG: 18:56:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:56:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:56:32 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:56:32 : I am in catch area
MIG: 18:56:32 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:56:43 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:56:43 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:56:43 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:56:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:56:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:56:43 : Running simulation.xit
MIG: 18:56:43 : ################# RUNNING MIG BATCH ###################
MIG: 18:56:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:56:43 : synp_flow:  -- synthesis_mode: Other
MIG: 18:56:43 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:56:43 : vivado_mode: xpg_bd
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:43 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 1
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 : isPortInterface: 0
MIG: 18:56:44 :  locked false  
MIG: 18:56:44 : HDL Language: Verilog
MIG: 18:56:44 : compInfo: false
MIG: 18:56:44 : Vivado Options xc7a200t sbg484 -1
MIG: 18:56:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:56:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:56:44 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:56:44 : I am in catch area
MIG: 18:56:44 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:56:54 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:56:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:56:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:56:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:56:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:56:55 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:56:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:56:55 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:56:55 : ################# RUNNING MIG BATCH ###################
MIG: 18:56:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:56:55 : synp_flow:  -- synthesis_mode: Other
MIG: 18:56:55 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:56:55 : vivado_mode: xpg_bd
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 1
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 : isPortInterface: 0
MIG: 18:56:55 :  locked false  
MIG: 18:56:55 : HDL Language: Verilog
MIG: 18:56:55 : compInfo: false
MIG: 18:56:55 : Vivado Options xc7a200t sbg484 -1
MIG: 18:56:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:56:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:56:55 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:56:55 : I am in catch area
MIG: 18:56:55 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:57:06 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:57:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:57:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:57:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:57:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:57:07 : Running implementation.xit
MIG: 18:57:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:57:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:57:07 : ################# RUNNING MIG BATCH ###################
MIG: 18:57:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:57:07 : synp_flow:  -- synthesis_mode: Other
MIG: 18:57:07 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:57:07 : vivado_mode: xpg_bd
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 1
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 : isPortInterface: 0
MIG: 18:57:07 :  locked false  
MIG: 18:57:07 : HDL Language: Verilog
MIG: 18:57:07 : compInfo: false
MIG: 18:57:07 : Vivado Options xc7a200t sbg484 -1
MIG: 18:57:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:57:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:57:07 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:57:07 : I am in catch area
MIG: 18:57:07 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:57:18 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:57:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:57:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:57:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:57:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:39:18 : Running synthesis.xit
MIG: 19:39:18 : ################# RUNNING MIG BATCH ###################
MIG: 19:39:18 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:39:18 : synp_flow:  -- synthesis_mode: Other
MIG: 19:39:18 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:39:18 : vivado_mode: xpg_bd
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:18 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 1
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 : isPortInterface: 0
MIG: 19:39:19 :  locked false  
MIG: 19:39:19 : HDL Language: Verilog
MIG: 19:39:19 : compInfo: false
MIG: 19:39:19 : Vivado Options xc7a200t sbg484 -1
MIG: 19:39:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:39:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:39:19 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:39:19 : I am in catch area
MIG: 19:39:19 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:39:30 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:39:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:39:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:39:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:39:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:39:30 : Running vhdl_synth_rpr.xit
MIG: 19:39:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:39:30 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:39:30 : ################# RUNNING MIG BATCH ###################
MIG: 19:39:30 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:39:30 : synp_flow:  -- synthesis_mode: Other
MIG: 19:39:30 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:39:30 : vivado_mode: xpg_bd
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:30 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 1
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 : isPortInterface: 0
MIG: 19:39:31 :  locked false  
MIG: 19:39:31 : HDL Language: Verilog
MIG: 19:39:31 : compInfo: false
MIG: 19:39:31 : Vivado Options xc7a200t sbg484 -1
MIG: 19:39:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:39:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:39:31 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:39:31 : I am in catch area
MIG: 19:39:31 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:39:42 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:39:42 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:39:42 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:39:42 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:39:42 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:39:42 : Running simulation.xit
MIG: 19:39:42 : ################# RUNNING MIG BATCH ###################
MIG: 19:39:42 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:39:42 : synp_flow:  -- synthesis_mode: Other
MIG: 19:39:42 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:39:42 : vivado_mode: xpg_bd
MIG: 19:39:42 : isPortInterface: 0
MIG: 19:39:42 : isPortInterface: 0
MIG: 19:39:42 : isPortInterface: 0
MIG: 19:39:42 : isPortInterface: 0
MIG: 19:39:42 : isPortInterface: 0
MIG: 19:39:42 : isPortInterface: 0
MIG: 19:39:42 : isPortInterface: 0
MIG: 19:39:42 : isPortInterface: 0
MIG: 19:39:42 : isPortInterface: 0
MIG: 19:39:42 : isPortInterface: 0
MIG: 19:39:42 : isPortInterface: 0
MIG: 19:39:42 : isPortInterface: 0
MIG: 19:39:42 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 1
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 : isPortInterface: 0
MIG: 19:39:43 :  locked false  
MIG: 19:39:43 : HDL Language: Verilog
MIG: 19:39:43 : compInfo: false
MIG: 19:39:43 : Vivado Options xc7a200t sbg484 -1
MIG: 19:39:43 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:39:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:39:43 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:39:43 : I am in catch area
MIG: 19:39:43 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:39:54 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:39:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:39:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:39:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:39:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:39:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:39:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:39:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:39:54 : ################# RUNNING MIG BATCH ###################
MIG: 19:39:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:39:54 : synp_flow:  -- synthesis_mode: Other
MIG: 19:39:54 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:39:54 : vivado_mode: xpg_bd
MIG: 19:39:54 : isPortInterface: 0
MIG: 19:39:54 : isPortInterface: 0
MIG: 19:39:54 : isPortInterface: 0
MIG: 19:39:54 : isPortInterface: 0
MIG: 19:39:54 : isPortInterface: 0
MIG: 19:39:54 : isPortInterface: 0
MIG: 19:39:54 : isPortInterface: 0
MIG: 19:39:54 : isPortInterface: 0
MIG: 19:39:54 : isPortInterface: 0
MIG: 19:39:54 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 1
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 : isPortInterface: 0
MIG: 19:39:55 :  locked false  
MIG: 19:39:55 : HDL Language: Verilog
MIG: 19:39:55 : compInfo: false
MIG: 19:39:55 : Vivado Options xc7a200t sbg484 -1
MIG: 19:39:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:39:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:39:55 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:39:55 : I am in catch area
MIG: 19:39:55 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:40:06 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:40:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:40:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:40:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:40:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:40:06 : Running implementation.xit
MIG: 19:40:06 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:40:06 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:40:06 : ################# RUNNING MIG BATCH ###################
MIG: 19:40:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:40:06 : synp_flow:  -- synthesis_mode: Other
MIG: 19:40:06 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:40:06 : vivado_mode: xpg_bd
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:06 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 1
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 : isPortInterface: 0
MIG: 19:40:07 :  locked false  
MIG: 19:40:07 : HDL Language: Verilog
MIG: 19:40:07 : compInfo: false
MIG: 19:40:07 : Vivado Options xc7a200t sbg484 -1
MIG: 19:40:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:40:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:40:07 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:40:07 : I am in catch area
MIG: 19:40:07 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:40:18 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:40:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:40:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:40:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:40:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:49:28 : Running synthesis.xit
MIG: 20:49:28 : ################# RUNNING MIG BATCH ###################
MIG: 20:49:28 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:49:28 : synp_flow:  -- synthesis_mode: Other
MIG: 20:49:28 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:49:28 : vivado_mode: xpg_bd
MIG: 20:49:28 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 1
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 : isPortInterface: 0
MIG: 20:49:29 :  locked false  
MIG: 20:49:29 : HDL Language: Verilog
MIG: 20:49:29 : compInfo: false
MIG: 20:49:29 : Vivado Options xc7a200t sbg484 -1
MIG: 20:49:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:49:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:49:29 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:49:29 : I am in catch area
MIG: 20:49:29 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:49:41 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:49:41 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:49:41 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:49:41 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:49:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:49:41 : Running vhdl_synth_rpr.xit
MIG: 20:49:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:49:42 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:49:42 : ################# RUNNING MIG BATCH ###################
MIG: 20:49:42 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:49:42 : synp_flow:  -- synthesis_mode: Other
MIG: 20:49:42 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:49:42 : vivado_mode: xpg_bd
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 1
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 : isPortInterface: 0
MIG: 20:49:42 :  locked false  
MIG: 20:49:42 : HDL Language: Verilog
MIG: 20:49:42 : compInfo: false
MIG: 20:49:42 : Vivado Options xc7a200t sbg484 -1
MIG: 20:49:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:49:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:49:42 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:49:42 : I am in catch area
MIG: 20:49:42 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:49:53 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:49:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:49:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:49:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:49:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:49:53 : Running simulation.xit
MIG: 20:49:53 : ################# RUNNING MIG BATCH ###################
MIG: 20:49:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:49:53 : synp_flow:  -- synthesis_mode: Other
MIG: 20:49:53 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:49:53 : vivado_mode: xpg_bd
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:53 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 1
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 : isPortInterface: 0
MIG: 20:49:54 :  locked false  
MIG: 20:49:54 : HDL Language: Verilog
MIG: 20:49:54 : compInfo: false
MIG: 20:49:54 : Vivado Options xc7a200t sbg484 -1
MIG: 20:49:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:49:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:49:54 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:49:54 : I am in catch area
MIG: 20:49:54 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:50:05 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:50:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:50:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:50:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:50:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:50:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:50:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:50:05 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:50:05 : ################# RUNNING MIG BATCH ###################
MIG: 20:50:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:50:05 : synp_flow:  -- synthesis_mode: Other
MIG: 20:50:05 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:50:05 : vivado_mode: xpg_bd
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 1
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 : isPortInterface: 0
MIG: 20:50:06 :  locked false  
MIG: 20:50:06 : HDL Language: Verilog
MIG: 20:50:06 : compInfo: false
MIG: 20:50:06 : Vivado Options xc7a200t sbg484 -1
MIG: 20:50:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:50:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:50:06 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:50:06 : I am in catch area
MIG: 20:50:06 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:50:17 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:50:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:50:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:50:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:50:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:50:17 : Running implementation.xit
MIG: 20:50:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:50:17 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:50:17 : ################# RUNNING MIG BATCH ###################
MIG: 20:50:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:50:17 : synp_flow:  -- synthesis_mode: Other
MIG: 20:50:17 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:50:17 : vivado_mode: xpg_bd
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:17 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 1
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 : isPortInterface: 0
MIG: 20:50:18 :  locked false  
MIG: 20:50:18 : HDL Language: Verilog
MIG: 20:50:18 : compInfo: false
MIG: 20:50:18 : Vivado Options xc7a200t sbg484 -1
MIG: 20:50:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:50:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:50:18 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:50:18 : I am in catch area
MIG: 20:50:18 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:50:28 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:50:28 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:50:28 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:50:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:50:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:03:17 : Running synthesis.xit
MIG: 22:03:17 : ################# RUNNING MIG BATCH ###################
MIG: 22:03:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:03:17 : synp_flow:  -- synthesis_mode: Other
MIG: 22:03:17 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:03:17 : vivado_mode: xpg_bd
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:17 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 1
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 : isPortInterface: 0
MIG: 22:03:18 :  locked false  
MIG: 22:03:18 : HDL Language: Verilog
MIG: 22:03:18 : compInfo: false
MIG: 22:03:18 : Vivado Options xc7a200t sbg484 -1
MIG: 22:03:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:03:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:03:18 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:03:18 : I am in catch area
MIG: 22:03:18 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:03:30 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:03:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:03:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:03:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:03:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:03:30 : Running vhdl_synth_rpr.xit
MIG: 22:03:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:03:30 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:03:30 : ################# RUNNING MIG BATCH ###################
MIG: 22:03:30 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:03:30 : synp_flow:  -- synthesis_mode: Other
MIG: 22:03:30 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:03:30 : vivado_mode: xpg_bd
MIG: 22:03:30 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 1
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 : isPortInterface: 0
MIG: 22:03:31 :  locked false  
MIG: 22:03:31 : HDL Language: Verilog
MIG: 22:03:31 : compInfo: false
MIG: 22:03:31 : Vivado Options xc7a200t sbg484 -1
MIG: 22:03:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:03:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:03:31 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:03:31 : I am in catch area
MIG: 22:03:31 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:03:42 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:03:42 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:03:42 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:03:42 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:03:42 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:03:43 : Running simulation.xit
MIG: 22:03:43 : ################# RUNNING MIG BATCH ###################
MIG: 22:03:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:03:43 : synp_flow:  -- synthesis_mode: Other
MIG: 22:03:43 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:03:43 : vivado_mode: xpg_bd
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 1
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 : isPortInterface: 0
MIG: 22:03:43 :  locked false  
MIG: 22:03:43 : HDL Language: Verilog
MIG: 22:03:43 : compInfo: false
MIG: 22:03:43 : Vivado Options xc7a200t sbg484 -1
MIG: 22:03:43 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:03:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:03:43 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:03:44 : I am in catch area
MIG: 22:03:44 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:03:54 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:03:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:03:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:03:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:03:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:03:55 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:03:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:03:55 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:03:55 : ################# RUNNING MIG BATCH ###################
MIG: 22:03:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:03:55 : synp_flow:  -- synthesis_mode: Other
MIG: 22:03:55 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:03:55 : vivado_mode: xpg_bd
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 1
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 : isPortInterface: 0
MIG: 22:03:55 :  locked false  
MIG: 22:03:55 : HDL Language: Verilog
MIG: 22:03:55 : compInfo: false
MIG: 22:03:56 : Vivado Options xc7a200t sbg484 -1
MIG: 22:03:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:03:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:03:56 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:03:56 : I am in catch area
MIG: 22:03:56 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:04:06 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:04:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:04:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:04:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:04:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:04:07 : Running implementation.xit
MIG: 22:04:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:04:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:04:07 : ################# RUNNING MIG BATCH ###################
MIG: 22:04:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:04:07 : synp_flow:  -- synthesis_mode: Other
MIG: 22:04:07 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:04:07 : vivado_mode: xpg_bd
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 1
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 :  locked false  
MIG: 22:04:07 : HDL Language: Verilog
MIG: 22:04:07 : compInfo: false
MIG: 22:04:07 : Vivado Options xc7a200t sbg484 -1
MIG: 22:04:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:04:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:04:07 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:04:07 : I am in catch area
MIG: 22:04:07 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:04:18 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:04:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:04:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:04:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:04:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:18:47 : Running synthesis.xit
MIG: 23:18:47 : ################# RUNNING MIG BATCH ###################
MIG: 23:18:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:18:47 : synp_flow:  -- synthesis_mode: Other
MIG: 23:18:47 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:18:47 : vivado_mode: xpg_bd
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 1
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 : isPortInterface: 0
MIG: 23:18:47 :  locked false  
MIG: 23:18:47 : HDL Language: Verilog
MIG: 23:18:47 : compInfo: false
MIG: 23:18:47 : Vivado Options xc7a200t sbg484 -1
MIG: 23:18:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:18:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:18:47 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:18:47 : I am in catch area
MIG: 23:18:47 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:18:59 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:18:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:18:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:18:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:18:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:19:00 : Running vhdl_synth_rpr.xit
MIG: 23:19:00 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:19:00 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:19:00 : ################# RUNNING MIG BATCH ###################
MIG: 23:19:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:19:00 : synp_flow:  -- synthesis_mode: Other
MIG: 23:19:00 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:19:00 : vivado_mode: xpg_bd
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 1
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 : isPortInterface: 0
MIG: 23:19:00 :  locked false  
MIG: 23:19:00 : HDL Language: Verilog
MIG: 23:19:00 : compInfo: false
MIG: 23:19:00 : Vivado Options xc7a200t sbg484 -1
MIG: 23:19:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:19:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:19:01 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:19:01 : I am in catch area
MIG: 23:19:01 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:19:11 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:19:11 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:19:11 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:19:11 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:19:11 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:19:12 : Running simulation.xit
MIG: 23:19:12 : ################# RUNNING MIG BATCH ###################
MIG: 23:19:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:19:12 : synp_flow:  -- synthesis_mode: Other
MIG: 23:19:12 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:19:12 : vivado_mode: xpg_bd
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 1
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 : isPortInterface: 0
MIG: 23:19:12 :  locked false  
MIG: 23:19:12 : HDL Language: Verilog
MIG: 23:19:12 : compInfo: false
MIG: 23:19:12 : Vivado Options xc7a200t sbg484 -1
MIG: 23:19:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:19:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:19:12 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:19:12 : I am in catch area
MIG: 23:19:12 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:19:23 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:19:23 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:19:23 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:19:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:19:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:19:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:19:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:19:24 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:19:24 : ################# RUNNING MIG BATCH ###################
MIG: 23:19:24 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:19:24 : synp_flow:  -- synthesis_mode: Other
MIG: 23:19:24 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:19:24 : vivado_mode: xpg_bd
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 1
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 : isPortInterface: 0
MIG: 23:19:24 :  locked false  
MIG: 23:19:24 : HDL Language: Verilog
MIG: 23:19:24 : compInfo: false
MIG: 23:19:24 : Vivado Options xc7a200t sbg484 -1
MIG: 23:19:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:19:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:19:24 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:19:24 : I am in catch area
MIG: 23:19:24 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:19:35 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:19:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:19:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:19:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:19:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:19:35 : Running implementation.xit
MIG: 23:19:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:19:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:19:35 : ################# RUNNING MIG BATCH ###################
MIG: 23:19:36 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:19:36 : synp_flow:  -- synthesis_mode: Other
MIG: 23:19:36 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:19:36 : vivado_mode: xpg_bd
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 1
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 : isPortInterface: 0
MIG: 23:19:36 :  locked false  
MIG: 23:19:36 : HDL Language: Verilog
MIG: 23:19:36 : compInfo: false
MIG: 23:19:36 : Vivado Options xc7a200t sbg484 -1
MIG: 23:19:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:19:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:19:36 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:19:36 : I am in catch area
MIG: 23:19:36 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:19:47 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:19:48 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:19:48 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:19:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:19:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:21:03 : Running synthesis.xit
MIG: 23:21:03 : ################# RUNNING MIG BATCH ###################
MIG: 23:21:03 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:21:03 : synp_flow:  -- synthesis_mode: Other
MIG: 23:21:03 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:21:03 : vivado_mode: xpg_bd
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:03 : isPortInterface: 0
MIG: 23:21:04 : isPortInterface: 0
MIG: 23:21:04 : isPortInterface: 0
MIG: 23:21:04 : isPortInterface: 0
MIG: 23:21:04 : isPortInterface: 0
MIG: 23:21:04 : isPortInterface: 0
MIG: 23:21:04 : isPortInterface: 0
MIG: 23:21:04 : isPortInterface: 1
MIG: 23:21:04 : isPortInterface: 0
MIG: 23:21:04 : isPortInterface: 0
MIG: 23:21:04 : isPortInterface: 0
MIG: 23:21:04 : isPortInterface: 0
MIG: 23:21:04 : isPortInterface: 0
MIG: 23:21:04 : isPortInterface: 0
MIG: 23:21:04 : isPortInterface: 0
MIG: 23:21:04 : isPortInterface: 0
MIG: 23:21:04 : isPortInterface: 0
MIG: 23:21:04 :  locked false  
MIG: 23:21:04 : HDL Language: Verilog
MIG: 23:21:04 : compInfo: false
MIG: 23:21:04 : Vivado Options xc7a200t sbg484 -1
MIG: 23:21:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:21:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:21:04 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:21:04 : I am in catch area
MIG: 23:21:04 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:21:14 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:21:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:21:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:21:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:21:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:21:15 : Running vhdl_synth_rpr.xit
MIG: 23:21:15 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:21:15 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:21:15 : ################# RUNNING MIG BATCH ###################
MIG: 23:21:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:21:15 : synp_flow:  -- synthesis_mode: Other
MIG: 23:21:15 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:21:15 : vivado_mode: xpg_bd
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 1
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 : isPortInterface: 0
MIG: 23:21:15 :  locked false  
MIG: 23:21:15 : HDL Language: Verilog
MIG: 23:21:15 : compInfo: false
MIG: 23:21:15 : Vivado Options xc7a200t sbg484 -1
MIG: 23:21:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:21:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:21:16 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:21:16 : I am in catch area
MIG: 23:21:16 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:21:26 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:21:26 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:21:26 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:21:26 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:21:26 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:21:27 : Running simulation.xit
MIG: 23:21:27 : ################# RUNNING MIG BATCH ###################
MIG: 23:21:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:21:27 : synp_flow:  -- synthesis_mode: Other
MIG: 23:21:27 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:21:27 : vivado_mode: xpg_bd
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 1
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 : isPortInterface: 0
MIG: 23:21:27 :  locked false  
MIG: 23:21:27 : HDL Language: Verilog
MIG: 23:21:27 : compInfo: false
MIG: 23:21:27 : Vivado Options xc7a200t sbg484 -1
MIG: 23:21:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:21:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:21:27 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:21:27 : I am in catch area
MIG: 23:21:27 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:21:38 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:21:38 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:21:38 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:21:38 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:21:38 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:21:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:21:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:21:39 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:21:39 : ################# RUNNING MIG BATCH ###################
MIG: 23:21:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:21:39 : synp_flow:  -- synthesis_mode: Other
MIG: 23:21:39 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:21:39 : vivado_mode: xpg_bd
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 1
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 : isPortInterface: 0
MIG: 23:21:39 :  locked false  
MIG: 23:21:39 : HDL Language: Verilog
MIG: 23:21:39 : compInfo: false
MIG: 23:21:39 : Vivado Options xc7a200t sbg484 -1
MIG: 23:21:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:21:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:21:39 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:21:39 : I am in catch area
MIG: 23:21:39 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:21:50 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:21:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:21:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:21:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:21:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:21:50 : Running implementation.xit
MIG: 23:21:50 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:21:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:21:50 : ################# RUNNING MIG BATCH ###################
MIG: 23:21:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:21:50 : synp_flow:  -- synthesis_mode: Other
MIG: 23:21:50 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:21:50 : vivado_mode: xpg_bd
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:50 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 1
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 : isPortInterface: 0
MIG: 23:21:51 :  locked false  
MIG: 23:21:51 : HDL Language: Verilog
MIG: 23:21:51 : compInfo: false
MIG: 23:21:51 : Vivado Options xc7a200t sbg484 -1
MIG: 23:21:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:21:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:21:51 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:21:51 : I am in catch area
MIG: 23:21:51 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:22:02 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:22:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:22:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:22:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:22:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:34:45 : Running synthesis.xit
MIG: 00:34:45 : ################# RUNNING MIG BATCH ###################
MIG: 00:34:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:34:45 : synp_flow:  -- synthesis_mode: Other
MIG: 00:34:45 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:34:45 : vivado_mode: xpg_bd
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:45 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 1
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 : isPortInterface: 0
MIG: 00:34:46 :  locked false  
MIG: 00:34:46 : HDL Language: Verilog
MIG: 00:34:46 : compInfo: false
MIG: 00:34:46 : Vivado Options xc7a200t sbg484 -1
MIG: 00:34:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:34:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:34:46 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 00:34:46 : I am in catch area
MIG: 00:34:46 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:34:58 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:34:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:34:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:34:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:34:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:34:59 : Running vhdl_synth_rpr.xit
MIG: 00:34:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:34:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:34:59 : ################# RUNNING MIG BATCH ###################
MIG: 00:34:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:34:59 : synp_flow:  -- synthesis_mode: Other
MIG: 00:34:59 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:34:59 : vivado_mode: xpg_bd
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 1
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 : isPortInterface: 0
MIG: 00:34:59 :  locked false  
MIG: 00:34:59 : HDL Language: Verilog
MIG: 00:34:59 : compInfo: false
MIG: 00:34:59 : Vivado Options xc7a200t sbg484 -1
MIG: 00:34:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:34:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:34:59 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 00:34:59 : I am in catch area
MIG: 00:34:59 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:35:10 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:35:10 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:35:10 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:35:10 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:35:10 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:35:10 : Running simulation.xit
MIG: 00:35:10 : ################# RUNNING MIG BATCH ###################
MIG: 00:35:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:35:11 : synp_flow:  -- synthesis_mode: Other
MIG: 00:35:11 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:35:11 : vivado_mode: xpg_bd
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 1
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 : isPortInterface: 0
MIG: 00:35:11 :  locked false  
MIG: 00:35:11 : HDL Language: Verilog
MIG: 00:35:11 : compInfo: false
MIG: 00:35:11 : Vivado Options xc7a200t sbg484 -1
MIG: 00:35:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:35:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:35:11 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 00:35:11 : I am in catch area
MIG: 00:35:11 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:35:22 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:35:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:35:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:35:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:35:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:35:22 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:35:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:35:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:35:22 : ################# RUNNING MIG BATCH ###################
MIG: 00:35:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:35:22 : synp_flow:  -- synthesis_mode: Other
MIG: 00:35:22 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:35:22 : vivado_mode: xpg_bd
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:22 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 1
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 : isPortInterface: 0
MIG: 00:35:23 :  locked false  
MIG: 00:35:23 : HDL Language: Verilog
MIG: 00:35:23 : compInfo: false
MIG: 00:35:23 : Vivado Options xc7a200t sbg484 -1
MIG: 00:35:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:35:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:35:23 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 00:35:23 : I am in catch area
MIG: 00:35:23 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:35:34 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:35:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:35:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:35:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:35:34 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:35:34 : Running implementation.xit
MIG: 00:35:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:35:34 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:35:34 : ################# RUNNING MIG BATCH ###################
MIG: 00:35:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:35:34 : synp_flow:  -- synthesis_mode: Other
MIG: 00:35:34 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:35:34 : vivado_mode: xpg_bd
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:34 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 1
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 : isPortInterface: 0
MIG: 00:35:35 :  locked false  
MIG: 00:35:35 : HDL Language: Verilog
MIG: 00:35:35 : compInfo: false
MIG: 00:35:35 : Vivado Options xc7a200t sbg484 -1
MIG: 00:35:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:35:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:35:35 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 00:35:35 : I am in catch area
MIG: 00:35:35 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:35:46 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:35:46 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:35:46 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:35:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:35:46 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:26:29 : Running synthesis.xit
MIG: 01:26:29 : ################# RUNNING MIG BATCH ###################
MIG: 01:26:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:26:29 : synp_flow:  -- synthesis_mode: Other
MIG: 01:26:29 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:26:29 : vivado_mode: xpg_bd
MIG: 01:26:29 : isPortInterface: 0
MIG: 01:26:29 : isPortInterface: 0
MIG: 01:26:29 : isPortInterface: 0
MIG: 01:26:29 : isPortInterface: 0
MIG: 01:26:29 : isPortInterface: 0
MIG: 01:26:29 : isPortInterface: 0
MIG: 01:26:29 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 1
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 : isPortInterface: 0
MIG: 01:26:30 :  locked false  
MIG: 01:26:30 : HDL Language: Verilog
MIG: 01:26:30 : compInfo: false
MIG: 01:26:30 : Vivado Options xc7a200t sbg484 -1
MIG: 01:26:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:26:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:26:30 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:26:30 : I am in catch area
MIG: 01:26:30 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:26:41 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:26:41 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:26:41 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:26:41 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:26:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:26:42 : Running vhdl_synth_rpr.xit
MIG: 01:26:42 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:26:42 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:26:42 : ################# RUNNING MIG BATCH ###################
MIG: 01:26:42 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:26:42 : synp_flow:  -- synthesis_mode: Other
MIG: 01:26:42 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:26:42 : vivado_mode: xpg_bd
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 1
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 : isPortInterface: 0
MIG: 01:26:42 :  locked false  
MIG: 01:26:42 : HDL Language: Verilog
MIG: 01:26:42 : compInfo: false
MIG: 01:26:42 : Vivado Options xc7a200t sbg484 -1
MIG: 01:26:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:26:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:26:42 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:26:42 : I am in catch area
MIG: 01:26:42 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:26:53 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:26:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:26:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:26:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:26:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:26:53 : Running simulation.xit
MIG: 01:26:54 : ################# RUNNING MIG BATCH ###################
MIG: 01:26:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:26:54 : synp_flow:  -- synthesis_mode: Other
MIG: 01:26:54 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:26:54 : vivado_mode: xpg_bd
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 1
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 : isPortInterface: 0
MIG: 01:26:54 :  locked false  
MIG: 01:26:54 : HDL Language: Verilog
MIG: 01:26:54 : compInfo: false
MIG: 01:26:54 : Vivado Options xc7a200t sbg484 -1
MIG: 01:26:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:26:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:26:54 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:26:54 : I am in catch area
MIG: 01:26:54 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:27:05 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:27:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:27:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:27:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:27:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:27:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:27:06 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:27:06 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:27:06 : ################# RUNNING MIG BATCH ###################
MIG: 01:27:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:27:06 : synp_flow:  -- synthesis_mode: Other
MIG: 01:27:06 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:27:06 : vivado_mode: xpg_bd
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 1
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 : isPortInterface: 0
MIG: 01:27:06 :  locked false  
MIG: 01:27:06 : HDL Language: Verilog
MIG: 01:27:06 : compInfo: false
MIG: 01:27:06 : Vivado Options xc7a200t sbg484 -1
MIG: 01:27:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:27:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:27:06 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:27:06 : I am in catch area
MIG: 01:27:06 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:27:17 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:27:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:27:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:27:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:27:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:27:17 : Running implementation.xit
MIG: 01:27:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:27:17 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:27:17 : ################# RUNNING MIG BATCH ###################
MIG: 01:27:18 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:27:18 : synp_flow:  -- synthesis_mode: Other
MIG: 01:27:18 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:27:18 : vivado_mode: xpg_bd
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 1
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 :  locked false  
MIG: 01:27:18 : HDL Language: Verilog
MIG: 01:27:18 : compInfo: false
MIG: 01:27:18 : Vivado Options xc7a200t sbg484 -1
MIG: 01:27:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:27:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:27:18 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:27:18 : I am in catch area
MIG: 01:27:18 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:27:29 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:27:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:27:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:27:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:27:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:31:25 : Running synthesis.xit
MIG: 01:31:25 : ################# RUNNING MIG BATCH ###################
MIG: 01:31:25 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:31:25 : synp_flow:  -- synthesis_mode: Other
MIG: 01:31:25 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:31:25 : vivado_mode: xpg_bd
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 1
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 : isPortInterface: 0
MIG: 01:31:25 :  locked false  
MIG: 01:31:25 : HDL Language: Verilog
MIG: 01:31:25 : compInfo: false
MIG: 01:31:25 : Vivado Options xc7a200t sbg484 -1
MIG: 01:31:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:31:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:31:25 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:31:25 : I am in catch area
MIG: 01:31:25 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:31:36 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:31:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:31:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:31:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:31:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:31:36 : Running vhdl_synth_rpr.xit
MIG: 01:31:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:31:36 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:31:36 : ################# RUNNING MIG BATCH ###################
MIG: 01:31:36 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:31:37 : synp_flow:  -- synthesis_mode: Other
MIG: 01:31:37 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:31:37 : vivado_mode: xpg_bd
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 1
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 : isPortInterface: 0
MIG: 01:31:37 :  locked false  
MIG: 01:31:37 : HDL Language: Verilog
MIG: 01:31:37 : compInfo: false
MIG: 01:31:37 : Vivado Options xc7a200t sbg484 -1
MIG: 01:31:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:31:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:31:37 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:31:37 : I am in catch area
MIG: 01:31:37 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:31:48 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:31:48 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:31:48 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:31:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:31:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:31:48 : Running simulation.xit
MIG: 01:31:48 : ################# RUNNING MIG BATCH ###################
MIG: 01:31:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:31:48 : synp_flow:  -- synthesis_mode: Other
MIG: 01:31:48 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:31:48 : vivado_mode: xpg_bd
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:48 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 1
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 : isPortInterface: 0
MIG: 01:31:49 :  locked false  
MIG: 01:31:49 : HDL Language: Verilog
MIG: 01:31:49 : compInfo: false
MIG: 01:31:49 : Vivado Options xc7a200t sbg484 -1
MIG: 01:31:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:31:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:31:49 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:31:49 : I am in catch area
MIG: 01:31:49 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:32:00 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:32:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:32:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:32:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:32:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:32:00 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:32:00 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:32:00 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:32:00 : ################# RUNNING MIG BATCH ###################
MIG: 01:32:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:32:01 : synp_flow:  -- synthesis_mode: Other
MIG: 01:32:01 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:32:01 : vivado_mode: xpg_bd
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 1
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 : isPortInterface: 0
MIG: 01:32:01 :  locked false  
MIG: 01:32:01 : HDL Language: Verilog
MIG: 01:32:01 : compInfo: false
MIG: 01:32:01 : Vivado Options xc7a200t sbg484 -1
MIG: 01:32:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:32:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:32:01 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:32:01 : I am in catch area
MIG: 01:32:01 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:32:12 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:32:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:32:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:32:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:32:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:32:12 : Running implementation.xit
MIG: 01:32:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:32:12 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:32:12 : ################# RUNNING MIG BATCH ###################
MIG: 01:32:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:32:12 : synp_flow:  -- synthesis_mode: Other
MIG: 01:32:12 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:32:12 : vivado_mode: xpg_bd
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:12 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 1
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 : isPortInterface: 0
MIG: 01:32:13 :  locked false  
MIG: 01:32:13 : HDL Language: Verilog
MIG: 01:32:13 : compInfo: false
MIG: 01:32:13 : Vivado Options xc7a200t sbg484 -1
MIG: 01:32:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:32:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:32:13 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:32:13 : I am in catch area
MIG: 01:32:13 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:32:24 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:32:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:32:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:32:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:32:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:45:16 : Running synthesis.xit
MIG: 12:45:16 : ################# RUNNING MIG BATCH ###################
MIG: 12:45:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:45:16 : synp_flow:  -- synthesis_mode: Other
MIG: 12:45:16 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:45:16 : vivado_mode: xpg_bd
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:16 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 1
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 : isPortInterface: 0
MIG: 12:45:17 :  locked false  
MIG: 12:45:17 : HDL Language: Verilog
MIG: 12:45:17 : compInfo: false
MIG: 12:45:17 : Vivado Options xc7a200t sbg484 -1
MIG: 12:45:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:45:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:45:17 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:45:17 : I am in catch area
MIG: 12:45:17 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:45:31 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:45:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:45:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:45:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:45:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:45:32 : Running vhdl_synth_rpr.xit
MIG: 12:45:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:45:32 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:45:32 : ################# RUNNING MIG BATCH ###################
MIG: 12:45:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:45:32 : synp_flow:  -- synthesis_mode: Other
MIG: 12:45:32 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:45:32 : vivado_mode: xpg_bd
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:32 : isPortInterface: 0
MIG: 12:45:33 : isPortInterface: 0
MIG: 12:45:33 : isPortInterface: 1
MIG: 12:45:33 : isPortInterface: 0
MIG: 12:45:33 : isPortInterface: 0
MIG: 12:45:33 : isPortInterface: 0
MIG: 12:45:33 : isPortInterface: 0
MIG: 12:45:33 : isPortInterface: 0
MIG: 12:45:33 : isPortInterface: 0
MIG: 12:45:33 : isPortInterface: 0
MIG: 12:45:33 : isPortInterface: 0
MIG: 12:45:33 : isPortInterface: 0
MIG: 12:45:33 :  locked false  
MIG: 12:45:33 : HDL Language: Verilog
MIG: 12:45:33 : compInfo: false
MIG: 12:45:33 : Vivado Options xc7a200t sbg484 -1
MIG: 12:45:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:45:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:45:33 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:45:33 : I am in catch area
MIG: 12:45:33 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:45:44 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:45:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:45:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:45:44 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:45:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:45:44 : Running simulation.xit
MIG: 12:45:44 : ################# RUNNING MIG BATCH ###################
MIG: 12:45:44 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:45:44 : synp_flow:  -- synthesis_mode: Other
MIG: 12:45:44 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:45:44 : vivado_mode: xpg_bd
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:44 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 1
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 : isPortInterface: 0
MIG: 12:45:45 :  locked false  
MIG: 12:45:45 : HDL Language: Verilog
MIG: 12:45:45 : compInfo: false
MIG: 12:45:45 : Vivado Options xc7a200t sbg484 -1
MIG: 12:45:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:45:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:45:45 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:45:45 : I am in catch area
MIG: 12:45:45 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:45:56 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:45:56 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:45:56 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:45:56 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:45:56 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:45:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:45:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:45:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:45:57 : ################# RUNNING MIG BATCH ###################
MIG: 12:45:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:45:57 : synp_flow:  -- synthesis_mode: Other
MIG: 12:45:57 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:45:57 : vivado_mode: xpg_bd
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 1
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:57 : isPortInterface: 0
MIG: 12:45:58 : isPortInterface: 0
MIG: 12:45:58 : isPortInterface: 0
MIG: 12:45:58 : isPortInterface: 0
MIG: 12:45:58 : isPortInterface: 0
MIG: 12:45:58 : isPortInterface: 0
MIG: 12:45:58 :  locked false  
MIG: 12:45:58 : HDL Language: Verilog
MIG: 12:45:58 : compInfo: false
MIG: 12:45:58 : Vivado Options xc7a200t sbg484 -1
MIG: 12:45:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:45:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:45:58 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:45:58 : I am in catch area
MIG: 12:45:58 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:46:10 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:46:10 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:46:10 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:46:10 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:46:10 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:46:10 : Running implementation.xit
MIG: 12:46:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:46:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:46:10 : ################# RUNNING MIG BATCH ###################
MIG: 12:46:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:46:10 : synp_flow:  -- synthesis_mode: Other
MIG: 12:46:10 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:46:10 : vivado_mode: xpg_bd
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:10 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 1
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 : isPortInterface: 0
MIG: 12:46:11 :  locked false  
MIG: 12:46:11 : HDL Language: Verilog
MIG: 12:46:11 : compInfo: false
MIG: 12:46:11 : Vivado Options xc7a200t sbg484 -1
MIG: 12:46:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:46:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:46:11 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:46:11 : I am in catch area
MIG: 12:46:11 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:46:22 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:46:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:46:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:46:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:46:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:57:39 : Running synthesis.xit
MIG: 12:57:39 : ################# RUNNING MIG BATCH ###################
MIG: 12:57:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:57:39 : synp_flow:  -- synthesis_mode: Other
MIG: 12:57:39 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:57:39 : vivado_mode: xpg_bd
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:39 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 1
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 : isPortInterface: 0
MIG: 12:57:40 :  locked false  
MIG: 12:57:40 : HDL Language: Verilog
MIG: 12:57:40 : compInfo: false
MIG: 12:57:40 : Vivado Options xc7a200t sbg484 -1
MIG: 12:57:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:57:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:57:40 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:57:40 : I am in catch area
MIG: 12:57:40 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:57:54 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:57:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:57:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:57:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:57:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:57:54 : Running vhdl_synth_rpr.xit
MIG: 12:57:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:57:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:57:54 : ################# RUNNING MIG BATCH ###################
MIG: 12:57:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:57:54 : synp_flow:  -- synthesis_mode: Other
MIG: 12:57:54 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:57:54 : vivado_mode: xpg_bd
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:54 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 1
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 :  locked false  
MIG: 12:57:55 : HDL Language: Verilog
MIG: 12:57:55 : compInfo: false
MIG: 12:57:55 : Vivado Options xc7a200t sbg484 -1
MIG: 12:57:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:57:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:57:55 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:57:55 : I am in catch area
MIG: 12:57:55 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:58:06 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:58:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:58:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:58:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:58:07 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:58:07 : Running simulation.xit
MIG: 12:58:07 : ################# RUNNING MIG BATCH ###################
MIG: 12:58:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:58:07 : synp_flow:  -- synthesis_mode: Other
MIG: 12:58:07 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:58:07 : vivado_mode: xpg_bd
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 1
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:07 : isPortInterface: 0
MIG: 12:58:08 : isPortInterface: 0
MIG: 12:58:08 : isPortInterface: 0
MIG: 12:58:08 : isPortInterface: 0
MIG: 12:58:08 : isPortInterface: 0
MIG: 12:58:08 : isPortInterface: 0
MIG: 12:58:08 :  locked false  
MIG: 12:58:08 : HDL Language: Verilog
MIG: 12:58:08 : compInfo: false
MIG: 12:58:08 : Vivado Options xc7a200t sbg484 -1
MIG: 12:58:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:58:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:58:08 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:58:08 : I am in catch area
MIG: 12:58:08 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:58:21 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:58:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:58:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:58:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:58:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:58:21 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:58:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:58:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:58:21 : ################# RUNNING MIG BATCH ###################
MIG: 12:58:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:58:21 : synp_flow:  -- synthesis_mode: Other
MIG: 12:58:21 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:58:21 : vivado_mode: xpg_bd
MIG: 12:58:21 : isPortInterface: 0
MIG: 12:58:21 : isPortInterface: 0
MIG: 12:58:21 : isPortInterface: 0
MIG: 12:58:21 : isPortInterface: 0
MIG: 12:58:21 : isPortInterface: 0
MIG: 12:58:21 : isPortInterface: 0
MIG: 12:58:21 : isPortInterface: 0
MIG: 12:58:21 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 1
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 : isPortInterface: 0
MIG: 12:58:22 :  locked false  
MIG: 12:58:22 : HDL Language: Verilog
MIG: 12:58:22 : compInfo: false
MIG: 12:58:22 : Vivado Options xc7a200t sbg484 -1
MIG: 12:58:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:58:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:58:22 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:58:22 : I am in catch area
MIG: 12:58:22 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:58:35 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:58:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:58:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:58:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:58:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:58:35 : Running implementation.xit
MIG: 12:58:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:58:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:58:35 : ################# RUNNING MIG BATCH ###################
MIG: 12:58:35 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:58:35 : synp_flow:  -- synthesis_mode: Other
MIG: 12:58:35 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:58:35 : vivado_mode: xpg_bd
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:35 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 1
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 : isPortInterface: 0
MIG: 12:58:36 :  locked false  
MIG: 12:58:36 : HDL Language: Verilog
MIG: 12:58:36 : compInfo: false
MIG: 12:58:36 : Vivado Options xc7a200t sbg484 -1
MIG: 12:58:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:58:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:58:36 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:58:36 : I am in catch area
MIG: 12:58:36 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:58:48 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:58:48 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:58:48 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:58:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:58:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:59:11 : Running synthesis.xit
MIG: 14:59:11 : ################# RUNNING MIG BATCH ###################
MIG: 14:59:11 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:59:11 : synp_flow:  -- synthesis_mode: Other
MIG: 14:59:11 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:59:11 : vivado_mode: xpg_bd
MIG: 14:59:11 : isPortInterface: 0
MIG: 14:59:11 : isPortInterface: 0
MIG: 14:59:11 : isPortInterface: 0
MIG: 14:59:11 : isPortInterface: 0
MIG: 14:59:11 : isPortInterface: 0
MIG: 14:59:11 : isPortInterface: 0
MIG: 14:59:11 : isPortInterface: 0
MIG: 14:59:11 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 1
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 : isPortInterface: 0
MIG: 14:59:12 :  locked false  
MIG: 14:59:12 : HDL Language: Verilog
MIG: 14:59:12 : compInfo: false
MIG: 14:59:12 : Vivado Options xc7a200t sbg484 -1
MIG: 14:59:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:59:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:59:12 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:59:12 : I am in catch area
MIG: 14:59:12 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:59:24 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:59:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:59:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:59:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:59:25 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:59:25 : Running vhdl_synth_rpr.xit
MIG: 14:59:25 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:59:25 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:59:25 : ################# RUNNING MIG BATCH ###################
MIG: 14:59:25 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:59:25 : synp_flow:  -- synthesis_mode: Other
MIG: 14:59:25 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:59:25 : vivado_mode: xpg_bd
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 1
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:25 : isPortInterface: 0
MIG: 14:59:26 : isPortInterface: 0
MIG: 14:59:26 : isPortInterface: 0
MIG: 14:59:26 : isPortInterface: 0
MIG: 14:59:26 : isPortInterface: 0
MIG: 14:59:26 : isPortInterface: 0
MIG: 14:59:26 : isPortInterface: 0
MIG: 14:59:26 :  locked false  
MIG: 14:59:26 : HDL Language: Verilog
MIG: 14:59:26 : compInfo: false
MIG: 14:59:26 : Vivado Options xc7a200t sbg484 -1
MIG: 14:59:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:59:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:59:26 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:59:26 : I am in catch area
MIG: 14:59:26 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:59:37 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:59:37 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:59:37 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:59:37 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:59:37 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:59:37 : Running simulation.xit
MIG: 14:59:37 : ################# RUNNING MIG BATCH ###################
MIG: 14:59:37 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:59:37 : synp_flow:  -- synthesis_mode: Other
MIG: 14:59:37 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:59:37 : vivado_mode: xpg_bd
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:37 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 1
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 : isPortInterface: 0
MIG: 14:59:38 :  locked false  
MIG: 14:59:38 : HDL Language: Verilog
MIG: 14:59:38 : compInfo: false
MIG: 14:59:38 : Vivado Options xc7a200t sbg484 -1
MIG: 14:59:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:59:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:59:38 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:59:38 : I am in catch area
MIG: 14:59:38 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:59:48 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:59:48 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:59:48 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:59:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:59:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:59:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:59:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:59:49 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:59:49 : ################# RUNNING MIG BATCH ###################
MIG: 14:59:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:59:49 : synp_flow:  -- synthesis_mode: Other
MIG: 14:59:49 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:59:49 : vivado_mode: xpg_bd
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 1
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 :  locked false  
MIG: 14:59:49 : HDL Language: Verilog
MIG: 14:59:49 : compInfo: false
MIG: 14:59:49 : Vivado Options xc7a200t sbg484 -1
MIG: 14:59:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:59:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:59:49 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:59:49 : I am in catch area
MIG: 14:59:49 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:00:00 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:00:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:00:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:00:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:00:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:00:01 : Running implementation.xit
MIG: 15:00:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:00:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:00:01 : ################# RUNNING MIG BATCH ###################
MIG: 15:00:01 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:00:01 : synp_flow:  -- synthesis_mode: Other
MIG: 15:00:01 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:00:01 : vivado_mode: xpg_bd
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 1
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 :  locked false  
MIG: 15:00:01 : HDL Language: Verilog
MIG: 15:00:01 : compInfo: false
MIG: 15:00:01 : Vivado Options xc7a200t sbg484 -1
MIG: 15:00:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:00:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:00:01 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:00:01 : I am in catch area
MIG: 15:00:01 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:00:12 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:00:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:00:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:00:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:00:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:10:00 : Running synthesis.xit
MIG: 16:10:00 : ################# RUNNING MIG BATCH ###################
MIG: 16:10:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:10:00 : synp_flow:  -- synthesis_mode: Other
MIG: 16:10:00 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:10:00 : vivado_mode: xpg_bd
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:00 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 1
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 : isPortInterface: 0
MIG: 16:10:01 :  locked false  
MIG: 16:10:01 : HDL Language: Verilog
MIG: 16:10:01 : compInfo: false
MIG: 16:10:01 : Vivado Options xc7a200t sbg484 -1
MIG: 16:10:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:10:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:10:01 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:10:01 : I am in catch area
MIG: 16:10:01 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:10:14 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:10:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:10:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:10:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:10:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:10:14 : Running vhdl_synth_rpr.xit
MIG: 16:10:14 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:10:14 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:10:14 : ################# RUNNING MIG BATCH ###################
MIG: 16:10:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:10:14 : synp_flow:  -- synthesis_mode: Other
MIG: 16:10:15 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:10:15 : vivado_mode: xpg_bd
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 1
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 :  locked false  
MIG: 16:10:15 : HDL Language: Verilog
MIG: 16:10:15 : compInfo: false
MIG: 16:10:15 : Vivado Options xc7a200t sbg484 -1
MIG: 16:10:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:10:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:10:15 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:10:15 : I am in catch area
MIG: 16:10:15 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:10:27 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:10:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:10:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:10:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:10:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:10:27 : Running simulation.xit
MIG: 16:10:27 : ################# RUNNING MIG BATCH ###################
MIG: 16:10:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:10:27 : synp_flow:  -- synthesis_mode: Other
MIG: 16:10:27 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:10:27 : vivado_mode: xpg_bd
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 1
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:27 : isPortInterface: 0
MIG: 16:10:28 : isPortInterface: 0
MIG: 16:10:28 : isPortInterface: 0
MIG: 16:10:28 : isPortInterface: 0
MIG: 16:10:28 :  locked false  
MIG: 16:10:28 : HDL Language: Verilog
MIG: 16:10:28 : compInfo: false
MIG: 16:10:28 : Vivado Options xc7a200t sbg484 -1
MIG: 16:10:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:10:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:10:28 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:10:28 : I am in catch area
MIG: 16:10:28 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:10:38 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:10:38 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:10:38 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:10:38 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:10:38 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:10:39 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:10:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:10:39 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:10:39 : ################# RUNNING MIG BATCH ###################
MIG: 16:10:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:10:39 : synp_flow:  -- synthesis_mode: Other
MIG: 16:10:39 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:10:39 : vivado_mode: xpg_bd
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 1
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 : isPortInterface: 0
MIG: 16:10:39 :  locked false  
MIG: 16:10:39 : HDL Language: Verilog
MIG: 16:10:39 : compInfo: false
MIG: 16:10:39 : Vivado Options xc7a200t sbg484 -1
MIG: 16:10:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:10:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:10:39 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:10:39 : I am in catch area
MIG: 16:10:39 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:10:50 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:10:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:10:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:10:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:10:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:10:51 : Running implementation.xit
MIG: 16:10:51 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:10:51 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:10:51 : ################# RUNNING MIG BATCH ###################
MIG: 16:10:51 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:10:51 : synp_flow:  -- synthesis_mode: Other
MIG: 16:10:51 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:10:51 : vivado_mode: xpg_bd
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 1
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 : isPortInterface: 0
MIG: 16:10:51 :  locked false  
MIG: 16:10:51 : HDL Language: Verilog
MIG: 16:10:51 : compInfo: false
MIG: 16:10:51 : Vivado Options xc7a200t sbg484 -1
MIG: 16:10:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:10:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:10:51 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:10:51 : I am in catch area
MIG: 16:10:51 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:11:02 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:11:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:11:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:11:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:11:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:23:05 : Running synthesis.xit
MIG: 17:23:05 : ################# RUNNING MIG BATCH ###################
MIG: 17:23:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:23:05 : synp_flow:  -- synthesis_mode: Other
MIG: 17:23:05 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:23:05 : vivado_mode: xpg_bd
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:05 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 1
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 : isPortInterface: 0
MIG: 17:23:06 :  locked false  
MIG: 17:23:06 : HDL Language: Verilog
MIG: 17:23:06 : compInfo: false
MIG: 17:23:06 : Vivado Options xc7a200t sbg484 -1
MIG: 17:23:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:23:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:23:06 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:23:06 : I am in catch area
MIG: 17:23:06 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:23:19 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:23:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:23:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:23:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:23:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:23:19 : Running vhdl_synth_rpr.xit
MIG: 17:23:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:23:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:23:19 : ################# RUNNING MIG BATCH ###################
MIG: 17:23:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:23:19 : synp_flow:  -- synthesis_mode: Other
MIG: 17:23:19 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:23:19 : vivado_mode: xpg_bd
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:19 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 1
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 :  locked false  
MIG: 17:23:20 : HDL Language: Verilog
MIG: 17:23:20 : compInfo: false
MIG: 17:23:20 : Vivado Options xc7a200t sbg484 -1
MIG: 17:23:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:23:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:23:20 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:23:20 : I am in catch area
MIG: 17:23:20 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:23:31 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:23:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:23:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:23:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:23:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:23:31 : Running simulation.xit
MIG: 17:23:31 : ################# RUNNING MIG BATCH ###################
MIG: 17:23:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:23:31 : synp_flow:  -- synthesis_mode: Other
MIG: 17:23:31 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:23:31 : vivado_mode: xpg_bd
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:31 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 1
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 : isPortInterface: 0
MIG: 17:23:32 :  locked false  
MIG: 17:23:32 : HDL Language: Verilog
MIG: 17:23:32 : compInfo: false
MIG: 17:23:32 : Vivado Options xc7a200t sbg484 -1
MIG: 17:23:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:23:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:23:32 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:23:32 : I am in catch area
MIG: 17:23:32 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:23:43 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:23:43 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:23:43 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:23:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:23:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:23:43 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:23:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:23:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:23:43 : ################# RUNNING MIG BATCH ###################
MIG: 17:23:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:23:43 : synp_flow:  -- synthesis_mode: Other
MIG: 17:23:43 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:23:43 : vivado_mode: xpg_bd
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:43 : isPortInterface: 0
MIG: 17:23:44 : isPortInterface: 0
MIG: 17:23:44 : isPortInterface: 0
MIG: 17:23:44 : isPortInterface: 0
MIG: 17:23:44 : isPortInterface: 0
MIG: 17:23:44 : isPortInterface: 1
MIG: 17:23:44 : isPortInterface: 0
MIG: 17:23:44 : isPortInterface: 0
MIG: 17:23:44 : isPortInterface: 0
MIG: 17:23:44 : isPortInterface: 0
MIG: 17:23:44 : isPortInterface: 0
MIG: 17:23:44 : isPortInterface: 0
MIG: 17:23:44 : isPortInterface: 0
MIG: 17:23:44 : isPortInterface: 0
MIG: 17:23:44 : isPortInterface: 0
MIG: 17:23:44 :  locked false  
MIG: 17:23:44 : HDL Language: Verilog
MIG: 17:23:44 : compInfo: false
MIG: 17:23:44 : Vivado Options xc7a200t sbg484 -1
MIG: 17:23:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:23:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:23:44 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:23:44 : I am in catch area
MIG: 17:23:44 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:23:55 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:23:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:23:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:23:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:23:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:23:55 : Running implementation.xit
MIG: 17:23:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:23:55 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:23:55 : ################# RUNNING MIG BATCH ###################
MIG: 17:23:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:23:55 : synp_flow:  -- synthesis_mode: Other
MIG: 17:23:55 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:23:55 : vivado_mode: xpg_bd
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:55 : isPortInterface: 0
MIG: 17:23:56 : isPortInterface: 0
MIG: 17:23:56 : isPortInterface: 0
MIG: 17:23:56 : isPortInterface: 0
MIG: 17:23:56 : isPortInterface: 1
MIG: 17:23:56 : isPortInterface: 0
MIG: 17:23:56 : isPortInterface: 0
MIG: 17:23:56 : isPortInterface: 0
MIG: 17:23:56 : isPortInterface: 0
MIG: 17:23:56 : isPortInterface: 0
MIG: 17:23:56 : isPortInterface: 0
MIG: 17:23:56 : isPortInterface: 0
MIG: 17:23:56 : isPortInterface: 0
MIG: 17:23:56 : isPortInterface: 0
MIG: 17:23:56 :  locked false  
MIG: 17:23:56 : HDL Language: Verilog
MIG: 17:23:56 : compInfo: false
MIG: 17:23:56 : Vivado Options xc7a200t sbg484 -1
MIG: 17:23:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:23:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:23:56 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:23:56 : I am in catch area
MIG: 17:23:56 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:24:06 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:24:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:24:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:24:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:24:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:25:42 : Running synthesis.xit
MIG: 17:25:42 : ################# RUNNING MIG BATCH ###################
MIG: 17:25:42 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:25:42 : synp_flow:  -- synthesis_mode: Other
MIG: 17:25:42 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:25:42 : vivado_mode: xpg_bd
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 1
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 : isPortInterface: 0
MIG: 17:25:42 :  locked false  
MIG: 17:25:42 : HDL Language: Verilog
MIG: 17:25:42 : compInfo: false
MIG: 17:25:42 : Vivado Options xc7a200t sbg484 -1
MIG: 17:25:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:25:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:25:42 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:25:42 : I am in catch area
MIG: 17:25:42 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:25:53 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:25:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:25:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:25:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:25:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:25:53 : Running vhdl_synth_rpr.xit
MIG: 17:25:53 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:25:53 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:25:53 : ################# RUNNING MIG BATCH ###################
MIG: 17:25:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:25:53 : synp_flow:  -- synthesis_mode: Other
MIG: 17:25:53 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:25:53 : vivado_mode: xpg_bd
MIG: 17:25:53 : isPortInterface: 0
MIG: 17:25:53 : isPortInterface: 0
MIG: 17:25:53 : isPortInterface: 0
MIG: 17:25:53 : isPortInterface: 0
MIG: 17:25:53 : isPortInterface: 0
MIG: 17:25:53 : isPortInterface: 0
MIG: 17:25:53 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 1
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 : isPortInterface: 0
MIG: 17:25:54 :  locked false  
MIG: 17:25:54 : HDL Language: Verilog
MIG: 17:25:54 : compInfo: false
MIG: 17:25:54 : Vivado Options xc7a200t sbg484 -1
MIG: 17:25:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:25:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:25:54 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:25:54 : I am in catch area
MIG: 17:25:54 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:26:05 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:26:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:26:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:26:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:26:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:26:05 : Running simulation.xit
MIG: 17:26:05 : ################# RUNNING MIG BATCH ###################
MIG: 17:26:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:26:05 : synp_flow:  -- synthesis_mode: Other
MIG: 17:26:05 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:26:05 : vivado_mode: xpg_bd
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:05 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 1
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 : isPortInterface: 0
MIG: 17:26:06 :  locked false  
MIG: 17:26:06 : HDL Language: Verilog
MIG: 17:26:06 : compInfo: false
MIG: 17:26:06 : Vivado Options xc7a200t sbg484 -1
MIG: 17:26:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:26:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:26:06 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:26:06 : I am in catch area
MIG: 17:26:06 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:26:17 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:26:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:26:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:26:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:26:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:26:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:26:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:26:17 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:26:17 : ################# RUNNING MIG BATCH ###################
MIG: 17:26:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:26:17 : synp_flow:  -- synthesis_mode: Other
MIG: 17:26:17 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:26:17 : vivado_mode: xpg_bd
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:17 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 1
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 : isPortInterface: 0
MIG: 17:26:18 :  locked false  
MIG: 17:26:18 : HDL Language: Verilog
MIG: 17:26:18 : compInfo: false
MIG: 17:26:18 : Vivado Options xc7a200t sbg484 -1
MIG: 17:26:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:26:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:26:18 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:26:18 : I am in catch area
MIG: 17:26:18 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:26:29 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:26:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:26:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:26:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:26:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:26:29 : Running implementation.xit
MIG: 17:26:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:26:29 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:26:29 : ################# RUNNING MIG BATCH ###################
MIG: 17:26:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:26:29 : synp_flow:  -- synthesis_mode: Other
MIG: 17:26:29 : outputDirectory: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:26:29 : vivado_mode: xpg_bd
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:29 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 1
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 : isPortInterface: 0
MIG: 17:26:30 :  locked false  
MIG: 17:26:30 : HDL Language: Verilog
MIG: 17:26:30 : compInfo: false
MIG: 17:26:30 : Vivado Options xc7a200t sbg484 -1
MIG: 17:26:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:26:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:26:30 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:26:30 : I am in catch area
MIG: 17:26:30 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:26:40 : XML_INPUT_FILE: e:/ECE532/project2-LDAtestdatamultitest1/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:26:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:26:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:26:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:26:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:58:42 : Running synthesis.xit
MIG: 20:58:42 : ################# RUNNING MIG BATCH ###################
MIG: 20:58:42 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:58:42 : synp_flow:  -- synthesis_mode: Other
MIG: 20:58:42 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:58:42 : vivado_mode: xpg_bd
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:42 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 1
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 :  locked false  
MIG: 20:58:43 : HDL Language: Verilog
MIG: 20:58:43 : compInfo: false
MIG: 20:58:43 : Vivado Options xc7a200t sbg484 -1
MIG: 20:58:43 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:58:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:58:43 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:58:43 : I am in catch area
MIG: 20:58:43 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:58:55 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:58:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:58:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:58:56 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:58:57 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:58:57 : Running vhdl_synth_rpr.xit
MIG: 20:58:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:58:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:58:57 : ################# RUNNING MIG BATCH ###################
MIG: 20:58:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:58:57 : synp_flow:  -- synthesis_mode: Other
MIG: 20:58:57 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:58:57 : vivado_mode: xpg_bd
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:57 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 1
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 : isPortInterface: 0
MIG: 20:58:58 :  locked false  
MIG: 20:58:58 : HDL Language: Verilog
MIG: 20:58:58 : compInfo: false
MIG: 20:58:58 : Vivado Options xc7a200t sbg484 -1
MIG: 20:58:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:58:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:58:58 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:58:58 : I am in catch area
MIG: 20:58:58 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:59:08 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:59:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:59:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:59:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:59:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:59:09 : Running simulation.xit
MIG: 20:59:09 : ################# RUNNING MIG BATCH ###################
MIG: 20:59:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:59:09 : synp_flow:  -- synthesis_mode: Other
MIG: 20:59:09 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:59:09 : vivado_mode: xpg_bd
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:09 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 1
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 : isPortInterface: 0
MIG: 20:59:10 :  locked false  
MIG: 20:59:10 : HDL Language: Verilog
MIG: 20:59:10 : compInfo: false
MIG: 20:59:10 : Vivado Options xc7a200t sbg484 -1
MIG: 20:59:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:59:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:59:10 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:59:10 : I am in catch area
MIG: 20:59:10 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:59:21 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:59:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:59:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:59:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:59:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:59:22 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:59:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:59:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:59:22 : ################# RUNNING MIG BATCH ###################
MIG: 20:59:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:59:22 : synp_flow:  -- synthesis_mode: Other
MIG: 20:59:22 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:59:22 : vivado_mode: xpg_bd
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 1
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 : isPortInterface: 0
MIG: 20:59:22 :  locked false  
MIG: 20:59:22 : HDL Language: Verilog
MIG: 20:59:22 : compInfo: false
MIG: 20:59:22 : Vivado Options xc7a200t sbg484 -1
MIG: 20:59:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:59:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:59:23 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:59:23 : I am in catch area
MIG: 20:59:23 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:59:33 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:59:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:59:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:59:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:59:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:59:34 : Running implementation.xit
MIG: 20:59:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:59:34 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:59:34 : ################# RUNNING MIG BATCH ###################
MIG: 20:59:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:59:34 : synp_flow:  -- synthesis_mode: Other
MIG: 20:59:34 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:59:34 : vivado_mode: xpg_bd
MIG: 20:59:34 : isPortInterface: 0
MIG: 20:59:34 : isPortInterface: 0
MIG: 20:59:34 : isPortInterface: 0
MIG: 20:59:34 : isPortInterface: 0
MIG: 20:59:34 : isPortInterface: 0
MIG: 20:59:34 : isPortInterface: 0
MIG: 20:59:34 : isPortInterface: 0
MIG: 20:59:34 : isPortInterface: 0
MIG: 20:59:34 : isPortInterface: 0
MIG: 20:59:34 : isPortInterface: 0
MIG: 20:59:34 : isPortInterface: 0
MIG: 20:59:34 : isPortInterface: 0
MIG: 20:59:34 : isPortInterface: 0
MIG: 20:59:34 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:35 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 1
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 : isPortInterface: 0
MIG: 20:59:36 :  locked false  
MIG: 20:59:36 : HDL Language: Verilog
MIG: 20:59:36 : compInfo: false
MIG: 20:59:36 : Vivado Options xc7a200t sbg484 -1
MIG: 20:59:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:59:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:59:36 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:59:36 : I am in catch area
MIG: 20:59:36 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:59:47 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:59:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:59:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:59:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:59:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:18:03 : Running synthesis.xit
MIG: 16:18:03 : ################# RUNNING MIG BATCH ###################
MIG: 16:18:03 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:18:03 : synp_flow:  -- synthesis_mode: Other
MIG: 16:18:03 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:18:03 : vivado_mode: xpg_bd
MIG: 16:18:03 : isPortInterface: 0
MIG: 16:18:03 : isPortInterface: 0
MIG: 16:18:03 : isPortInterface: 0
MIG: 16:18:03 : isPortInterface: 0
MIG: 16:18:03 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:04 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 1
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:05 : isPortInterface: 0
MIG: 16:18:06 :  locked false  
MIG: 16:18:06 : HDL Language: Verilog
MIG: 16:18:06 : compInfo: false
MIG: 16:18:06 : Vivado Options xc7a200t sbg484 -1
MIG: 16:18:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:18:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:18:06 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:18:06 : I am in catch area
MIG: 16:18:06 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:18:18 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:18:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:18:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:18:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:18:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:18:21 : Running vhdl_synth_rpr.xit
MIG: 16:18:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:18:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:18:21 : ################# RUNNING MIG BATCH ###################
MIG: 16:18:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:18:21 : synp_flow:  -- synthesis_mode: Other
MIG: 16:18:21 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:18:21 : vivado_mode: xpg_bd
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:21 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 1
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 : isPortInterface: 0
MIG: 16:18:22 :  locked false  
MIG: 16:18:22 : HDL Language: Verilog
MIG: 16:18:22 : compInfo: false
MIG: 16:18:22 : Vivado Options xc7a200t sbg484 -1
MIG: 16:18:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:18:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:18:22 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:18:22 : I am in catch area
MIG: 16:18:22 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:18:35 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:18:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:18:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:18:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:18:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:18:37 : Running simulation.xit
MIG: 16:18:37 : ################# RUNNING MIG BATCH ###################
MIG: 16:18:37 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:18:37 : synp_flow:  -- synthesis_mode: Other
MIG: 16:18:37 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:18:37 : vivado_mode: xpg_bd
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:37 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 1
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:38 : isPortInterface: 0
MIG: 16:18:39 : isPortInterface: 0
MIG: 16:18:39 : isPortInterface: 0
MIG: 16:18:39 : isPortInterface: 0
MIG: 16:18:39 :  locked false  
MIG: 16:18:39 : HDL Language: Verilog
MIG: 16:18:39 : compInfo: false
MIG: 16:18:39 : Vivado Options xc7a200t sbg484 -1
MIG: 16:18:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:18:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:18:39 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:18:39 : I am in catch area
MIG: 16:18:39 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:18:52 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:18:52 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:18:52 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:18:52 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:18:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:18:55 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:18:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:18:55 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:18:55 : ################# RUNNING MIG BATCH ###################
MIG: 16:18:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:18:55 : synp_flow:  -- synthesis_mode: Other
MIG: 16:18:55 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:18:55 : vivado_mode: xpg_bd
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:55 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:56 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 1
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 : isPortInterface: 0
MIG: 16:18:57 :  locked false  
MIG: 16:18:57 : HDL Language: Verilog
MIG: 16:18:57 : compInfo: false
MIG: 16:18:57 : Vivado Options xc7a200t sbg484 -1
MIG: 16:18:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:18:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:18:57 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:18:57 : I am in catch area
MIG: 16:18:57 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:19:08 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:19:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:19:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:19:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:19:10 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:19:10 : Running implementation.xit
MIG: 16:19:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:19:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:19:10 : ################# RUNNING MIG BATCH ###################
MIG: 16:19:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:19:10 : synp_flow:  -- synthesis_mode: Other
MIG: 16:19:10 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:19:10 : vivado_mode: xpg_bd
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:10 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 1
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 : isPortInterface: 0
MIG: 16:19:11 :  locked false  
MIG: 16:19:11 : HDL Language: Verilog
MIG: 16:19:11 : compInfo: false
MIG: 16:19:11 : Vivado Options xc7a200t sbg484 -1
MIG: 16:19:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:19:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:19:11 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:19:11 : I am in catch area
MIG: 16:19:11 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:19:26 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:19:26 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:19:26 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:19:26 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:19:28 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:38:31 : Running synthesis.xit
MIG: 16:38:31 : ################# RUNNING MIG BATCH ###################
MIG: 16:38:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:38:31 : synp_flow:  -- synthesis_mode: Other
MIG: 16:38:31 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:38:31 : vivado_mode: xpg_bd
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:31 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 1
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 : isPortInterface: 0
MIG: 16:38:32 :  locked false  
MIG: 16:38:32 : HDL Language: Verilog
MIG: 16:38:32 : compInfo: false
MIG: 16:38:32 : Vivado Options xc7a200t sbg484 -1
MIG: 16:38:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:38:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:38:32 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:38:32 : I am in catch area
MIG: 16:38:32 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:38:42 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:38:42 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:38:42 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:38:42 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:38:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:38:43 : Running vhdl_synth_rpr.xit
MIG: 16:38:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:38:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:38:43 : ################# RUNNING MIG BATCH ###################
MIG: 16:38:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:38:43 : synp_flow:  -- synthesis_mode: Other
MIG: 16:38:43 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:38:43 : vivado_mode: xpg_bd
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:43 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 1
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 : isPortInterface: 0
MIG: 16:38:44 :  locked false  
MIG: 16:38:44 : HDL Language: Verilog
MIG: 16:38:44 : compInfo: false
MIG: 16:38:44 : Vivado Options xc7a200t sbg484 -1
MIG: 16:38:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:38:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:38:44 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:38:44 : I am in catch area
MIG: 16:38:44 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:38:54 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:38:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:38:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:38:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:38:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:38:55 : Running simulation.xit
MIG: 16:38:55 : ################# RUNNING MIG BATCH ###################
MIG: 16:38:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:38:56 : synp_flow:  -- synthesis_mode: Other
MIG: 16:38:56 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:38:56 : vivado_mode: xpg_bd
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:56 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 1
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 : isPortInterface: 0
MIG: 16:38:57 :  locked false  
MIG: 16:38:57 : HDL Language: Verilog
MIG: 16:38:57 : compInfo: false
MIG: 16:38:57 : Vivado Options xc7a200t sbg484 -1
MIG: 16:38:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:38:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:38:57 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:38:57 : I am in catch area
MIG: 16:38:57 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:39:07 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:39:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:39:07 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:39:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:39:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:39:08 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:39:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:39:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:39:08 : ################# RUNNING MIG BATCH ###################
MIG: 16:39:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:39:08 : synp_flow:  -- synthesis_mode: Other
MIG: 16:39:08 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:39:08 : vivado_mode: xpg_bd
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:08 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 1
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 : isPortInterface: 0
MIG: 16:39:09 :  locked false  
MIG: 16:39:09 : HDL Language: Verilog
MIG: 16:39:09 : compInfo: false
MIG: 16:39:09 : Vivado Options xc7a200t sbg484 -1
MIG: 16:39:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:39:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:39:09 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:39:09 : I am in catch area
MIG: 16:39:09 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:39:19 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:39:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:39:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:39:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:39:20 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:39:20 : Running implementation.xit
MIG: 16:39:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:39:20 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:39:20 : ################# RUNNING MIG BATCH ###################
MIG: 16:39:20 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:39:20 : synp_flow:  -- synthesis_mode: Other
MIG: 16:39:20 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:39:20 : vivado_mode: xpg_bd
MIG: 16:39:20 : isPortInterface: 0
MIG: 16:39:20 : isPortInterface: 0
MIG: 16:39:20 : isPortInterface: 0
MIG: 16:39:20 : isPortInterface: 0
MIG: 16:39:20 : isPortInterface: 0
MIG: 16:39:20 : isPortInterface: 0
MIG: 16:39:20 : isPortInterface: 0
MIG: 16:39:20 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 1
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:21 : isPortInterface: 0
MIG: 16:39:22 : isPortInterface: 0
MIG: 16:39:22 :  locked false  
MIG: 16:39:22 : HDL Language: Verilog
MIG: 16:39:22 : compInfo: false
MIG: 16:39:22 : Vivado Options xc7a200t sbg484 -1
MIG: 16:39:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:39:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:39:22 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:39:22 : I am in catch area
MIG: 16:39:22 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:39:31 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:39:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:39:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:39:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:39:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:20:15 : Running synthesis.xit
MIG: 18:20:15 : ################# RUNNING MIG BATCH ###################
MIG: 18:20:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:20:15 : synp_flow:  -- synthesis_mode: Other
MIG: 18:20:15 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:20:15 : vivado_mode: xpg_bd
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:15 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 1
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 : isPortInterface: 0
MIG: 18:20:16 :  locked false  
MIG: 18:20:16 : HDL Language: Verilog
MIG: 18:20:16 : compInfo: false
MIG: 18:20:16 : Vivado Options xc7a200t sbg484 -1
MIG: 18:20:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:20:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:20:16 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:20:16 : I am in catch area
MIG: 18:20:16 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:20:26 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:20:26 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:20:26 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:20:26 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:20:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:20:27 : Running vhdl_synth_rpr.xit
MIG: 18:20:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:20:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:20:27 : ################# RUNNING MIG BATCH ###################
MIG: 18:20:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:20:27 : synp_flow:  -- synthesis_mode: Other
MIG: 18:20:27 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:20:27 : vivado_mode: xpg_bd
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:27 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 1
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 : isPortInterface: 0
MIG: 18:20:28 :  locked false  
MIG: 18:20:29 : HDL Language: Verilog
MIG: 18:20:29 : compInfo: false
MIG: 18:20:29 : Vivado Options xc7a200t sbg484 -1
MIG: 18:20:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:20:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:20:29 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:20:29 : I am in catch area
MIG: 18:20:29 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:20:39 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:20:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:20:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:20:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:20:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:20:40 : Running simulation.xit
MIG: 18:20:40 : ################# RUNNING MIG BATCH ###################
MIG: 18:20:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:20:40 : synp_flow:  -- synthesis_mode: Other
MIG: 18:20:40 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:20:40 : vivado_mode: xpg_bd
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:40 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 1
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 : isPortInterface: 0
MIG: 18:20:41 :  locked false  
MIG: 18:20:41 : HDL Language: Verilog
MIG: 18:20:41 : compInfo: false
MIG: 18:20:41 : Vivado Options xc7a200t sbg484 -1
MIG: 18:20:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:20:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:20:41 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:20:41 : I am in catch area
MIG: 18:20:41 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:20:51 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:20:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:20:52 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:20:52 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:20:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:20:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:20:53 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:20:53 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:20:53 : ################# RUNNING MIG BATCH ###################
MIG: 18:20:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:20:53 : synp_flow:  -- synthesis_mode: Other
MIG: 18:20:53 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:20:53 : vivado_mode: xpg_bd
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:53 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 1
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 : isPortInterface: 0
MIG: 18:20:54 :  locked false  
MIG: 18:20:54 : HDL Language: Verilog
MIG: 18:20:54 : compInfo: false
MIG: 18:20:54 : Vivado Options xc7a200t sbg484 -1
MIG: 18:20:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:20:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:20:54 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:20:54 : I am in catch area
MIG: 18:20:54 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:21:06 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:21:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:21:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:21:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:21:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:21:07 : Running implementation.xit
MIG: 18:21:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:21:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:21:07 : ################# RUNNING MIG BATCH ###################
MIG: 18:21:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:21:07 : synp_flow:  -- synthesis_mode: Other
MIG: 18:21:07 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:21:07 : vivado_mode: xpg_bd
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:07 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 1
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 : isPortInterface: 0
MIG: 18:21:08 :  locked false  
MIG: 18:21:08 : HDL Language: Verilog
MIG: 18:21:08 : compInfo: false
MIG: 18:21:08 : Vivado Options xc7a200t sbg484 -1
MIG: 18:21:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:21:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:21:08 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:21:08 : I am in catch area
MIG: 18:21:08 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:21:19 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:21:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:21:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:21:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:21:20 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:13:48 : Running synthesis.xit
MIG: 20:13:48 : ################# RUNNING MIG BATCH ###################
MIG: 20:13:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:13:48 : synp_flow:  -- synthesis_mode: Other
MIG: 20:13:48 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:13:48 : vivado_mode: xpg_bd
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:49 : isPortInterface: 0
MIG: 20:13:49 : isPortInterface: 0
MIG: 20:13:49 : isPortInterface: 0
MIG: 20:13:49 : isPortInterface: 1
MIG: 20:13:49 : isPortInterface: 0
MIG: 20:13:49 : isPortInterface: 0
MIG: 20:13:49 : isPortInterface: 0
MIG: 20:13:49 : isPortInterface: 0
MIG: 20:13:49 : isPortInterface: 0
MIG: 20:13:49 : isPortInterface: 0
MIG: 20:13:49 : isPortInterface: 0
MIG: 20:13:49 : isPortInterface: 0
MIG: 20:13:49 : isPortInterface: 0
MIG: 20:13:49 :  locked false  
MIG: 20:13:49 : HDL Language: Verilog
MIG: 20:13:49 : compInfo: false
MIG: 20:13:49 : Vivado Options xc7a200t sbg484 -1
MIG: 20:13:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:13:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:13:49 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:13:49 : I am in catch area
MIG: 20:13:49 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:13:59 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:13:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:13:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:13:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:13:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:14:00 : Running vhdl_synth_rpr.xit
MIG: 20:14:00 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:14:00 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:14:00 : ################# RUNNING MIG BATCH ###################
MIG: 20:14:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:14:00 : synp_flow:  -- synthesis_mode: Other
MIG: 20:14:00 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:14:00 : vivado_mode: xpg_bd
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:00 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 1
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 : isPortInterface: 0
MIG: 20:14:01 :  locked false  
MIG: 20:14:01 : HDL Language: Verilog
MIG: 20:14:01 : compInfo: false
MIG: 20:14:01 : Vivado Options xc7a200t sbg484 -1
MIG: 20:14:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:14:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:14:01 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:14:01 : I am in catch area
MIG: 20:14:01 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:14:12 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:14:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:14:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:14:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:14:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:14:13 : Running simulation.xit
MIG: 20:14:13 : ################# RUNNING MIG BATCH ###################
MIG: 20:14:13 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:14:13 : synp_flow:  -- synthesis_mode: Other
MIG: 20:14:13 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:14:13 : vivado_mode: xpg_bd
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:13 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 1
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 : isPortInterface: 0
MIG: 20:14:14 :  locked false  
MIG: 20:14:14 : HDL Language: Verilog
MIG: 20:14:14 : compInfo: false
MIG: 20:14:14 : Vivado Options xc7a200t sbg484 -1
MIG: 20:14:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:14:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:14:14 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:14:14 : I am in catch area
MIG: 20:14:14 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:14:24 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:14:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:14:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:14:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:14:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:14:25 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:14:25 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:14:25 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:14:25 : ################# RUNNING MIG BATCH ###################
MIG: 20:14:25 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:14:25 : synp_flow:  -- synthesis_mode: Other
MIG: 20:14:25 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:14:26 : vivado_mode: xpg_bd
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:26 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 1
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 :  locked false  
MIG: 20:14:27 : HDL Language: Verilog
MIG: 20:14:27 : compInfo: false
MIG: 20:14:27 : Vivado Options xc7a200t sbg484 -1
MIG: 20:14:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:14:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:14:27 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:14:27 : I am in catch area
MIG: 20:14:27 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:14:37 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:14:37 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:14:37 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:14:37 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:14:37 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:14:38 : Running implementation.xit
MIG: 20:14:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:14:38 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:14:38 : ################# RUNNING MIG BATCH ###################
MIG: 20:14:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:14:38 : synp_flow:  -- synthesis_mode: Other
MIG: 20:14:38 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:14:38 : vivado_mode: xpg_bd
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 1
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 :  locked false  
MIG: 20:14:39 : HDL Language: Verilog
MIG: 20:14:39 : compInfo: false
MIG: 20:14:39 : Vivado Options xc7a200t sbg484 -1
MIG: 20:14:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:14:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:14:39 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:14:39 : I am in catch area
MIG: 20:14:39 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:14:49 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:14:49 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:14:49 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:14:49 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:14:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:19:09 : Running synthesis.xit
MIG: 20:19:09 : ################# RUNNING MIG BATCH ###################
MIG: 20:19:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:19:09 : synp_flow:  -- synthesis_mode: Other
MIG: 20:19:09 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:19:09 : vivado_mode: xpg_bd
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:09 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:10 : isPortInterface: 0
MIG: 20:19:11 : isPortInterface: 0
MIG: 20:19:11 : isPortInterface: 0
MIG: 20:19:11 : isPortInterface: 1
MIG: 20:19:11 : isPortInterface: 0
MIG: 20:19:11 : isPortInterface: 0
MIG: 20:19:11 : isPortInterface: 0
MIG: 20:19:11 : isPortInterface: 0
MIG: 20:19:11 : isPortInterface: 0
MIG: 20:19:11 : isPortInterface: 0
MIG: 20:19:11 : isPortInterface: 0
MIG: 20:19:11 : isPortInterface: 0
MIG: 20:19:11 : isPortInterface: 0
MIG: 20:19:11 :  locked false  
MIG: 20:19:11 : HDL Language: Verilog
MIG: 20:19:11 : compInfo: false
MIG: 20:19:11 : Vivado Options xc7a200t sbg484 -1
MIG: 20:19:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:19:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:19:11 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:19:11 : I am in catch area
MIG: 20:19:11 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:19:24 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:19:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:19:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:19:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:19:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:19:26 : Running vhdl_synth_rpr.xit
MIG: 20:19:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:19:26 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:19:26 : ################# RUNNING MIG BATCH ###################
MIG: 20:19:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:19:26 : synp_flow:  -- synthesis_mode: Other
MIG: 20:19:26 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:19:26 : vivado_mode: xpg_bd
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:26 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 1
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:27 : isPortInterface: 0
MIG: 20:19:28 : isPortInterface: 0
MIG: 20:19:28 : isPortInterface: 0
MIG: 20:19:28 : isPortInterface: 0
MIG: 20:19:28 :  locked false  
MIG: 20:19:28 : HDL Language: Verilog
MIG: 20:19:28 : compInfo: false
MIG: 20:19:28 : Vivado Options xc7a200t sbg484 -1
MIG: 20:19:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:19:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:19:28 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:19:28 : I am in catch area
MIG: 20:19:28 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:19:39 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:19:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:19:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:19:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:19:41 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:19:41 : Running simulation.xit
MIG: 20:19:41 : ################# RUNNING MIG BATCH ###################
MIG: 20:19:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:19:41 : synp_flow:  -- synthesis_mode: Other
MIG: 20:19:41 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:19:41 : vivado_mode: xpg_bd
MIG: 20:19:41 : isPortInterface: 0
MIG: 20:19:41 : isPortInterface: 0
MIG: 20:19:41 : isPortInterface: 0
MIG: 20:19:41 : isPortInterface: 0
MIG: 20:19:41 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:42 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 1
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 : isPortInterface: 0
MIG: 20:19:43 :  locked false  
MIG: 20:19:43 : HDL Language: Verilog
MIG: 20:19:43 : compInfo: false
MIG: 20:19:43 : Vivado Options xc7a200t sbg484 -1
MIG: 20:19:43 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:19:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:19:43 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:19:43 : I am in catch area
MIG: 20:19:43 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:19:53 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:19:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:19:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:19:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:19:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:19:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:19:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:19:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:19:54 : ################# RUNNING MIG BATCH ###################
MIG: 20:19:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:19:54 : synp_flow:  -- synthesis_mode: Other
MIG: 20:19:54 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:19:54 : vivado_mode: xpg_bd
MIG: 20:19:54 : isPortInterface: 0
MIG: 20:19:54 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 1
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 : isPortInterface: 0
MIG: 20:19:55 :  locked false  
MIG: 20:19:55 : HDL Language: Verilog
MIG: 20:19:55 : compInfo: false
MIG: 20:19:55 : Vivado Options xc7a200t sbg484 -1
MIG: 20:19:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:19:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:19:55 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:19:55 : I am in catch area
MIG: 20:19:55 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:20:05 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:20:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:20:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:20:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:20:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:20:06 : Running implementation.xit
MIG: 20:20:06 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:20:06 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:20:06 : ################# RUNNING MIG BATCH ###################
MIG: 20:20:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:20:06 : synp_flow:  -- synthesis_mode: Other
MIG: 20:20:06 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:20:06 : vivado_mode: xpg_bd
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:06 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 1
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 : isPortInterface: 0
MIG: 20:20:07 :  locked false  
MIG: 20:20:07 : HDL Language: Verilog
MIG: 20:20:07 : compInfo: false
MIG: 20:20:07 : Vivado Options xc7a200t sbg484 -1
MIG: 20:20:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:20:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:20:07 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:20:07 : I am in catch area
MIG: 20:20:07 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:20:18 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:20:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:20:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:20:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:20:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:07:39 : Running synthesis.xit
MIG: 14:07:39 : ################# RUNNING MIG BATCH ###################
MIG: 14:07:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:07:39 : synp_flow:  -- synthesis_mode: Other
MIG: 14:07:39 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:07:39 : vivado_mode: xpg_bd
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:39 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 1
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 : isPortInterface: 0
MIG: 14:07:40 :  locked false  
MIG: 14:07:40 : HDL Language: Verilog
MIG: 14:07:40 : compInfo: false
MIG: 14:07:40 : Vivado Options xc7a200t sbg484 -1
MIG: 14:07:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:07:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:07:41 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:07:41 : I am in catch area
MIG: 14:07:41 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:07:56 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:07:56 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:07:56 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:07:56 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:07:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:07:58 : Running vhdl_synth_rpr.xit
MIG: 14:07:58 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:07:58 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:07:58 : ################# RUNNING MIG BATCH ###################
MIG: 14:07:58 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:07:58 : synp_flow:  -- synthesis_mode: Other
MIG: 14:07:58 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:07:58 : vivado_mode: xpg_bd
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:58 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 1
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 : isPortInterface: 0
MIG: 14:07:59 :  locked false  
MIG: 14:07:59 : HDL Language: Verilog
MIG: 14:08:00 : compInfo: false
MIG: 14:08:00 : Vivado Options xc7a200t sbg484 -1
MIG: 14:08:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:08:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:08:00 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:08:00 : I am in catch area
MIG: 14:08:00 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:08:13 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:08:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:08:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:08:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:08:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:08:14 : Running simulation.xit
MIG: 14:08:14 : ################# RUNNING MIG BATCH ###################
MIG: 14:08:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:08:14 : synp_flow:  -- synthesis_mode: Other
MIG: 14:08:14 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:08:14 : vivado_mode: xpg_bd
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:14 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:15 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 1
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 : isPortInterface: 0
MIG: 14:08:16 :  locked false  
MIG: 14:08:16 : HDL Language: Verilog
MIG: 14:08:16 : compInfo: false
MIG: 14:08:16 : Vivado Options xc7a200t sbg484 -1
MIG: 14:08:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:08:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:08:16 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:08:16 : I am in catch area
MIG: 14:08:16 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:08:29 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:08:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:08:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:08:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:08:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:08:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:08:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:08:31 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:08:31 : ################# RUNNING MIG BATCH ###################
MIG: 14:08:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:08:31 : synp_flow:  -- synthesis_mode: Other
MIG: 14:08:31 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:08:31 : vivado_mode: xpg_bd
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:31 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 1
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 : isPortInterface: 0
MIG: 14:08:32 :  locked false  
MIG: 14:08:32 : HDL Language: Verilog
MIG: 14:08:32 : compInfo: false
MIG: 14:08:32 : Vivado Options xc7a200t sbg484 -1
MIG: 14:08:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:08:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:08:33 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:08:33 : I am in catch area
MIG: 14:08:33 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:08:45 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:08:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:08:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:08:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:08:47 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:08:47 : Running implementation.xit
MIG: 14:08:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:08:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:08:47 : ################# RUNNING MIG BATCH ###################
MIG: 14:08:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:08:47 : synp_flow:  -- synthesis_mode: Other
MIG: 14:08:47 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:08:47 : vivado_mode: xpg_bd
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:47 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:48 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 1
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 : isPortInterface: 0
MIG: 14:08:49 :  locked false  
MIG: 14:08:49 : HDL Language: Verilog
MIG: 14:08:49 : compInfo: false
MIG: 14:08:49 : Vivado Options xc7a200t sbg484 -1
MIG: 14:08:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:08:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:08:49 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:08:49 : I am in catch area
MIG: 14:08:49 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:09:02 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:09:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:09:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:09:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:09:04 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:12:36 : xml_input_file: mig_b.prj
MIG: 14:12:36 : Absolute path of xml_input_file: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:12:36 : xml_input_file: mig_b.prj
MIG: 14:12:36 : Absolute path of xml_input_file: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:05:00 : Running synthesis.xit
MIG: 15:05:00 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:05:00 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:05:00 : ################# RUNNING MIG BATCH ###################
MIG: 15:05:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:05:00 : synp_flow:  -- synthesis_mode: Other
MIG: 15:05:00 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:05:00 : vivado_mode: xpg_bd
MIG: 15:05:00 : isPortInterface: 0
MIG: 15:05:00 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:01 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 1
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 : isPortInterface: 0
MIG: 15:05:02 :  locked false  
MIG: 15:05:02 : HDL Language: Verilog
MIG: 15:05:02 : compInfo: false
MIG: 15:05:02 : Vivado Options xc7a200t sbg484 -1
MIG: 15:05:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:05:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:05:02 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:05:02 : I am in catch area
MIG: 15:05:02 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:05:14 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:05:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:05:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:05:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:05:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:05:16 : Running vhdl_synth_rpr.xit
MIG: 15:05:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:05:16 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:05:16 : ################# RUNNING MIG BATCH ###################
MIG: 15:05:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:05:16 : synp_flow:  -- synthesis_mode: Other
MIG: 15:05:16 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:05:16 : vivado_mode: xpg_bd
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:16 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 1
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 : isPortInterface: 0
MIG: 15:05:17 :  locked false  
MIG: 15:05:17 : HDL Language: Verilog
MIG: 15:05:17 : compInfo: false
MIG: 15:05:17 : Vivado Options xc7a200t sbg484 -1
MIG: 15:05:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:05:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:05:17 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:05:17 : I am in catch area
MIG: 15:05:17 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:05:30 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:05:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:05:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:05:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:05:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:05:32 : Running simulation.xit
MIG: 15:05:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:05:32 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:05:32 : ################# RUNNING MIG BATCH ###################
MIG: 15:05:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:05:32 : synp_flow:  -- synthesis_mode: Other
MIG: 15:05:32 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:05:32 : vivado_mode: xpg_bd
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:32 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 1
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:33 : isPortInterface: 0
MIG: 15:05:34 : isPortInterface: 0
MIG: 15:05:34 : isPortInterface: 0
MIG: 15:05:34 : isPortInterface: 0
MIG: 15:05:34 :  locked false  
MIG: 15:05:34 : HDL Language: Verilog
MIG: 15:05:34 : compInfo: false
MIG: 15:05:34 : Vivado Options xc7a200t sbg484 -1
MIG: 15:05:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:05:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:05:34 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:05:34 : I am in catch area
MIG: 15:05:34 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:05:45 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:05:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:05:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:05:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:05:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:05:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:05:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:05:46 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:05:46 : ################# RUNNING MIG BATCH ###################
MIG: 15:05:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:05:46 : synp_flow:  -- synthesis_mode: Other
MIG: 15:05:46 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:05:46 : vivado_mode: xpg_bd
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 1
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 : isPortInterface: 0
MIG: 15:05:47 :  locked false  
MIG: 15:05:47 : HDL Language: Verilog
MIG: 15:05:47 : compInfo: false
MIG: 15:05:47 : Vivado Options xc7a200t sbg484 -1
MIG: 15:05:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:05:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:05:47 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:05:47 : I am in catch area
MIG: 15:05:47 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:06:00 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:06:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:06:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:06:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:06:01 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:06:01 : Running implementation.xit
MIG: 15:06:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:06:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:06:01 : ################# RUNNING MIG BATCH ###################
MIG: 15:06:01 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:06:01 : synp_flow:  -- synthesis_mode: Other
MIG: 15:06:01 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:06:01 : vivado_mode: xpg_bd
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:01 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:02 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 1
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 : isPortInterface: 0
MIG: 15:06:03 :  locked false  
MIG: 15:06:03 : HDL Language: Verilog
MIG: 15:06:03 : compInfo: false
MIG: 15:06:03 : Vivado Options xc7a200t sbg484 -1
MIG: 15:06:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:06:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:06:03 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:06:03 : I am in catch area
MIG: 15:06:03 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:06:15 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:06:15 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:06:15 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:06:15 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:06:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:34:17 : Running synthesis.xit
MIG: 16:34:17 : ################# RUNNING MIG BATCH ###################
MIG: 16:34:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:34:17 : synp_flow:  -- synthesis_mode: Other
MIG: 16:34:17 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:34:17 : vivado_mode: xpg_bd
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 1
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 : isPortInterface: 0
MIG: 16:34:19 :  locked false  
MIG: 16:34:19 : HDL Language: Verilog
MIG: 16:34:19 : compInfo: false
MIG: 16:34:19 : Vivado Options xc7a200t sbg484 -1
MIG: 16:34:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:34:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:34:19 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:34:19 : I am in catch area
MIG: 16:34:19 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:34:33 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:34:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:34:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:34:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:34:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:34:34 : Running vhdl_synth_rpr.xit
MIG: 16:34:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:34:34 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:34:34 : ################# RUNNING MIG BATCH ###################
MIG: 16:34:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:34:34 : synp_flow:  -- synthesis_mode: Other
MIG: 16:34:34 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:34:34 : vivado_mode: xpg_bd
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:34 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 1
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 : isPortInterface: 0
MIG: 16:34:35 :  locked false  
MIG: 16:34:35 : HDL Language: Verilog
MIG: 16:34:35 : compInfo: false
MIG: 16:34:35 : Vivado Options xc7a200t sbg484 -1
MIG: 16:34:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:34:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:34:35 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:34:35 : I am in catch area
MIG: 16:34:35 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:34:47 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:34:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:34:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:34:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:34:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:34:48 : Running simulation.xit
MIG: 16:34:48 : ################# RUNNING MIG BATCH ###################
MIG: 16:34:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:34:48 : synp_flow:  -- synthesis_mode: Other
MIG: 16:34:48 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:34:48 : vivado_mode: xpg_bd
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:48 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 1
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 : isPortInterface: 0
MIG: 16:34:49 :  locked false  
MIG: 16:34:49 : HDL Language: Verilog
MIG: 16:34:49 : compInfo: false
MIG: 16:34:49 : Vivado Options xc7a200t sbg484 -1
MIG: 16:34:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:34:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:34:49 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:34:49 : I am in catch area
MIG: 16:34:49 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:35:01 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:35:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:35:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:35:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:35:04 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:35:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:35:04 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:35:04 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:35:04 : ################# RUNNING MIG BATCH ###################
MIG: 16:35:04 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:35:04 : synp_flow:  -- synthesis_mode: Other
MIG: 16:35:04 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:35:04 : vivado_mode: xpg_bd
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 1
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 : isPortInterface: 0
MIG: 16:35:05 :  locked false  
MIG: 16:35:05 : HDL Language: Verilog
MIG: 16:35:05 : compInfo: false
MIG: 16:35:05 : Vivado Options xc7a200t sbg484 -1
MIG: 16:35:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:35:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:35:05 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:35:05 : I am in catch area
MIG: 16:35:05 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:35:18 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:35:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:35:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:35:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:35:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:35:19 : Running implementation.xit
MIG: 16:35:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:35:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:35:19 : ################# RUNNING MIG BATCH ###################
MIG: 16:35:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:35:19 : synp_flow:  -- synthesis_mode: Other
MIG: 16:35:19 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:35:19 : vivado_mode: xpg_bd
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:19 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 1
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:20 : isPortInterface: 0
MIG: 16:35:21 : isPortInterface: 0
MIG: 16:35:21 : isPortInterface: 0
MIG: 16:35:21 : isPortInterface: 0
MIG: 16:35:21 : isPortInterface: 0
MIG: 16:35:21 : isPortInterface: 0
MIG: 16:35:21 : isPortInterface: 0
MIG: 16:35:21 : isPortInterface: 0
MIG: 16:35:21 :  locked false  
MIG: 16:35:21 : HDL Language: Verilog
MIG: 16:35:21 : compInfo: false
MIG: 16:35:21 : Vivado Options xc7a200t sbg484 -1
MIG: 16:35:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:35:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:35:21 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:35:21 : I am in catch area
MIG: 16:35:21 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:35:31 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:35:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:35:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:35:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:35:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:38:33 : Running synthesis.xit
MIG: 16:38:33 : ################# RUNNING MIG BATCH ###################
MIG: 16:38:33 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:38:33 : synp_flow:  -- synthesis_mode: Other
MIG: 16:38:33 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:38:33 : vivado_mode: xpg_bd
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:33 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 1
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 : isPortInterface: 0
MIG: 16:38:34 :  locked false  
MIG: 16:38:34 : HDL Language: Verilog
MIG: 16:38:34 : compInfo: false
MIG: 16:38:34 : Vivado Options xc7a200t sbg484 -1
MIG: 16:38:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:38:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:38:34 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:38:34 : I am in catch area
MIG: 16:38:34 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:38:45 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:38:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:38:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:38:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:38:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:38:46 : Running vhdl_synth_rpr.xit
MIG: 16:38:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:38:46 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:38:46 : ################# RUNNING MIG BATCH ###################
MIG: 16:38:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:38:46 : synp_flow:  -- synthesis_mode: Other
MIG: 16:38:47 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:38:47 : vivado_mode: xpg_bd
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:47 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 1
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 : isPortInterface: 0
MIG: 16:38:48 :  locked false  
MIG: 16:38:48 : HDL Language: Verilog
MIG: 16:38:48 : compInfo: false
MIG: 16:38:48 : Vivado Options xc7a200t sbg484 -1
MIG: 16:38:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:38:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:38:48 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:38:48 : I am in catch area
MIG: 16:38:48 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:39:00 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:39:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:39:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:39:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:39:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:39:03 : Running simulation.xit
MIG: 16:39:03 : ################# RUNNING MIG BATCH ###################
MIG: 16:39:03 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:39:03 : synp_flow:  -- synthesis_mode: Other
MIG: 16:39:03 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:39:03 : vivado_mode: xpg_bd
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:03 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 1
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 : isPortInterface: 0
MIG: 16:39:04 :  locked false  
MIG: 16:39:04 : HDL Language: Verilog
MIG: 16:39:04 : compInfo: false
MIG: 16:39:04 : Vivado Options xc7a200t sbg484 -1
MIG: 16:39:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:39:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:39:04 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:39:04 : I am in catch area
MIG: 16:39:04 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:39:15 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:39:15 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:39:15 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:39:15 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:39:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:39:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:39:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:39:17 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:39:17 : ################# RUNNING MIG BATCH ###################
MIG: 16:39:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:39:17 : synp_flow:  -- synthesis_mode: Other
MIG: 16:39:17 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:39:17 : vivado_mode: xpg_bd
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:17 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 1
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 : isPortInterface: 0
MIG: 16:39:18 :  locked false  
MIG: 16:39:18 : HDL Language: Verilog
MIG: 16:39:18 : compInfo: false
MIG: 16:39:18 : Vivado Options xc7a200t sbg484 -1
MIG: 16:39:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:39:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:39:19 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:39:19 : I am in catch area
MIG: 16:39:19 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:39:29 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:39:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:39:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:39:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:39:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:39:30 : Running implementation.xit
MIG: 16:39:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:39:31 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:39:31 : ################# RUNNING MIG BATCH ###################
MIG: 16:39:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:39:31 : synp_flow:  -- synthesis_mode: Other
MIG: 16:39:31 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:39:31 : vivado_mode: xpg_bd
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:31 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 1
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 : isPortInterface: 0
MIG: 16:39:32 :  locked false  
MIG: 16:39:32 : HDL Language: Verilog
MIG: 16:39:32 : compInfo: false
MIG: 16:39:32 : Vivado Options xc7a200t sbg484 -1
MIG: 16:39:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:39:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:39:32 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:39:32 : I am in catch area
MIG: 16:39:32 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:39:45 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:39:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:39:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:39:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:39:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:10:27 : Running synthesis.xit
MIG: 19:10:27 : ################# RUNNING MIG BATCH ###################
MIG: 19:10:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:10:27 : synp_flow:  -- synthesis_mode: Other
MIG: 19:10:27 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:10:27 : vivado_mode: xpg_bd
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:27 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:28 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 1
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 : isPortInterface: 0
MIG: 19:10:29 :  locked false  
MIG: 19:10:29 : HDL Language: Verilog
MIG: 19:10:29 : compInfo: false
MIG: 19:10:29 : Vivado Options xc7a200t sbg484 -1
MIG: 19:10:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:10:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:10:29 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:10:29 : I am in catch area
MIG: 19:10:29 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:10:45 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:10:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:10:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:10:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:10:47 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:10:48 : Running vhdl_synth_rpr.xit
MIG: 19:10:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:10:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:10:48 : ################# RUNNING MIG BATCH ###################
MIG: 19:10:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:10:48 : synp_flow:  -- synthesis_mode: Other
MIG: 19:10:48 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:10:48 : vivado_mode: xpg_bd
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:48 : isPortInterface: 0
MIG: 19:10:49 : isPortInterface: 0
MIG: 19:10:49 : isPortInterface: 0
MIG: 19:10:49 : isPortInterface: 0
MIG: 19:10:49 : isPortInterface: 0
MIG: 19:10:49 : isPortInterface: 0
MIG: 19:10:49 : isPortInterface: 0
MIG: 19:10:49 : isPortInterface: 0
MIG: 19:10:49 : isPortInterface: 0
MIG: 19:10:49 : isPortInterface: 0
MIG: 19:10:49 : isPortInterface: 0
MIG: 19:10:49 : isPortInterface: 0
MIG: 19:10:49 : isPortInterface: 0
MIG: 19:10:49 : isPortInterface: 0
MIG: 19:10:49 : isPortInterface: 0
MIG: 19:10:49 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 1
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:50 : isPortInterface: 0
MIG: 19:10:51 : isPortInterface: 0
MIG: 19:10:51 : isPortInterface: 0
MIG: 19:10:51 : isPortInterface: 0
MIG: 19:10:51 : isPortInterface: 0
MIG: 19:10:51 : isPortInterface: 0
MIG: 19:10:51 : isPortInterface: 0
MIG: 19:10:51 : isPortInterface: 0
MIG: 19:10:51 :  locked false  
MIG: 19:10:51 : HDL Language: Verilog
MIG: 19:10:51 : compInfo: false
MIG: 19:10:51 : Vivado Options xc7a200t sbg484 -1
MIG: 19:10:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:10:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:10:51 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:10:51 : I am in catch area
MIG: 19:10:51 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:11:05 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:11:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:11:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:11:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:11:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:11:07 : Running simulation.xit
MIG: 19:11:07 : ################# RUNNING MIG BATCH ###################
MIG: 19:11:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:11:07 : synp_flow:  -- synthesis_mode: Other
MIG: 19:11:07 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:11:07 : vivado_mode: xpg_bd
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:07 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 1
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 : isPortInterface: 0
MIG: 19:11:08 :  locked false  
MIG: 19:11:08 : HDL Language: Verilog
MIG: 19:11:08 : compInfo: false
MIG: 19:11:08 : Vivado Options xc7a200t sbg484 -1
MIG: 19:11:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:11:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:11:08 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:11:08 : I am in catch area
MIG: 19:11:08 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:11:22 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:11:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:11:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:11:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:11:26 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:11:26 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:11:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:11:26 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:11:26 : ################# RUNNING MIG BATCH ###################
MIG: 19:11:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:11:26 : synp_flow:  -- synthesis_mode: Other
MIG: 19:11:26 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:11:26 : vivado_mode: xpg_bd
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:26 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 1
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 : isPortInterface: 0
MIG: 19:11:27 :  locked false  
MIG: 19:11:28 : HDL Language: Verilog
MIG: 19:11:28 : compInfo: false
MIG: 19:11:28 : Vivado Options xc7a200t sbg484 -1
MIG: 19:11:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:11:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:11:28 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:11:28 : I am in catch area
MIG: 19:11:28 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:11:44 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:11:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:11:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:11:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:11:47 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:11:47 : Running implementation.xit
MIG: 19:11:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:11:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:11:47 : ################# RUNNING MIG BATCH ###################
MIG: 19:11:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:11:47 : synp_flow:  -- synthesis_mode: Other
MIG: 19:11:47 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:11:47 : vivado_mode: xpg_bd
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:47 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:48 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 1
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 : isPortInterface: 0
MIG: 19:11:49 :  locked false  
MIG: 19:11:49 : HDL Language: Verilog
MIG: 19:11:49 : compInfo: false
MIG: 19:11:49 : Vivado Options xc7a200t sbg484 -1
MIG: 19:11:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:11:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:11:49 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:11:49 : I am in catch area
MIG: 19:11:49 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:12:04 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:12:04 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:12:04 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:12:04 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:12:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:21:51 : Running synthesis.xit
MIG: 19:21:51 : ################# RUNNING MIG BATCH ###################
MIG: 19:21:51 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:21:51 : synp_flow:  -- synthesis_mode: Other
MIG: 19:21:51 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:21:51 : vivado_mode: xpg_bd
MIG: 19:21:51 : isPortInterface: 0
MIG: 19:21:51 : isPortInterface: 0
MIG: 19:21:51 : isPortInterface: 0
MIG: 19:21:51 : isPortInterface: 0
MIG: 19:21:51 : isPortInterface: 0
MIG: 19:21:51 : isPortInterface: 0
MIG: 19:21:51 : isPortInterface: 0
MIG: 19:21:51 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:52 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 1
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 : isPortInterface: 0
MIG: 19:21:53 :  locked false  
MIG: 19:21:53 : HDL Language: Verilog
MIG: 19:21:53 : compInfo: false
MIG: 19:21:53 : Vivado Options xc7a200t sbg484 -1
MIG: 19:21:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:21:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:21:53 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:21:53 : I am in catch area
MIG: 19:21:53 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:22:05 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:22:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:22:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:22:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:22:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:22:07 : Running vhdl_synth_rpr.xit
MIG: 19:22:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:22:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:22:07 : ################# RUNNING MIG BATCH ###################
MIG: 19:22:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:22:07 : synp_flow:  -- synthesis_mode: Other
MIG: 19:22:07 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:22:07 : vivado_mode: xpg_bd
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:07 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 1
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 : isPortInterface: 0
MIG: 19:22:08 :  locked false  
MIG: 19:22:08 : HDL Language: Verilog
MIG: 19:22:08 : compInfo: false
MIG: 19:22:08 : Vivado Options xc7a200t sbg484 -1
MIG: 19:22:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:22:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:22:08 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:22:08 : I am in catch area
MIG: 19:22:08 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:22:20 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:22:20 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:22:20 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:22:20 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:22:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:22:23 : Running simulation.xit
MIG: 19:22:23 : ################# RUNNING MIG BATCH ###################
MIG: 19:22:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:22:23 : synp_flow:  -- synthesis_mode: Other
MIG: 19:22:23 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:22:23 : vivado_mode: xpg_bd
MIG: 19:22:23 : isPortInterface: 0
MIG: 19:22:23 : isPortInterface: 0
MIG: 19:22:23 : isPortInterface: 0
MIG: 19:22:23 : isPortInterface: 0
MIG: 19:22:23 : isPortInterface: 0
MIG: 19:22:23 : isPortInterface: 0
MIG: 19:22:23 : isPortInterface: 0
MIG: 19:22:23 : isPortInterface: 0
MIG: 19:22:23 : isPortInterface: 0
MIG: 19:22:23 : isPortInterface: 0
MIG: 19:22:23 : isPortInterface: 0
MIG: 19:22:23 : isPortInterface: 0
MIG: 19:22:23 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:24 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 1
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 : isPortInterface: 0
MIG: 19:22:25 :  locked false  
MIG: 19:22:25 : HDL Language: Verilog
MIG: 19:22:25 : compInfo: false
MIG: 19:22:25 : Vivado Options xc7a200t sbg484 -1
MIG: 19:22:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:22:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:22:25 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:22:25 : I am in catch area
MIG: 19:22:25 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:22:37 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:22:37 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:22:37 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:22:37 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:22:38 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:22:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:22:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:22:38 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:22:38 : ################# RUNNING MIG BATCH ###################
MIG: 19:22:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:22:38 : synp_flow:  -- synthesis_mode: Other
MIG: 19:22:38 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:22:38 : vivado_mode: xpg_bd
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:38 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 1
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:39 : isPortInterface: 0
MIG: 19:22:40 : isPortInterface: 0
MIG: 19:22:40 : isPortInterface: 0
MIG: 19:22:40 : isPortInterface: 0
MIG: 19:22:40 : isPortInterface: 0
MIG: 19:22:40 :  locked false  
MIG: 19:22:40 : HDL Language: Verilog
MIG: 19:22:40 : compInfo: false
MIG: 19:22:40 : Vivado Options xc7a200t sbg484 -1
MIG: 19:22:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:22:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:22:40 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:22:40 : I am in catch area
MIG: 19:22:40 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:22:53 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:22:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:22:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:22:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:22:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:22:55 : Running implementation.xit
MIG: 19:22:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:22:55 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:22:55 : ################# RUNNING MIG BATCH ###################
MIG: 19:22:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:22:55 : synp_flow:  -- synthesis_mode: Other
MIG: 19:22:55 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:22:55 : vivado_mode: xpg_bd
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:55 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 1
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 : isPortInterface: 0
MIG: 19:22:56 :  locked false  
MIG: 19:22:56 : HDL Language: Verilog
MIG: 19:22:56 : compInfo: false
MIG: 19:22:56 : Vivado Options xc7a200t sbg484 -1
MIG: 19:22:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:22:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:22:57 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:22:57 : I am in catch area
MIG: 19:22:57 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:23:08 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:23:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:23:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:23:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:23:10 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:51:30 : Running synthesis.xit
MIG: 21:51:30 : ################# RUNNING MIG BATCH ###################
MIG: 21:51:30 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:51:30 : synp_flow:  -- synthesis_mode: Other
MIG: 21:51:30 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:51:30 : vivado_mode: xpg_bd
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:30 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:31 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 1
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 : isPortInterface: 0
MIG: 21:51:32 :  locked false  
MIG: 21:51:32 : HDL Language: Verilog
MIG: 21:51:32 : compInfo: false
MIG: 21:51:32 : Vivado Options xc7a200t sbg484 -1
MIG: 21:51:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:51:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:51:32 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 21:51:32 : I am in catch area
MIG: 21:51:32 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:51:47 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:51:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:51:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:51:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:51:49 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:51:49 : Running vhdl_synth_rpr.xit
MIG: 21:51:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:51:49 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:51:49 : ################# RUNNING MIG BATCH ###################
MIG: 21:51:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:51:49 : synp_flow:  -- synthesis_mode: Other
MIG: 21:51:49 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:51:49 : vivado_mode: xpg_bd
MIG: 21:51:49 : isPortInterface: 0
MIG: 21:51:49 : isPortInterface: 0
MIG: 21:51:49 : isPortInterface: 0
MIG: 21:51:49 : isPortInterface: 0
MIG: 21:51:49 : isPortInterface: 0
MIG: 21:51:49 : isPortInterface: 0
MIG: 21:51:49 : isPortInterface: 0
MIG: 21:51:49 : isPortInterface: 0
MIG: 21:51:49 : isPortInterface: 0
MIG: 21:51:49 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:50 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 1
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 : isPortInterface: 0
MIG: 21:51:51 :  locked false  
MIG: 21:51:51 : HDL Language: Verilog
MIG: 21:51:51 : compInfo: false
MIG: 21:51:51 : Vivado Options xc7a200t sbg484 -1
MIG: 21:51:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:51:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:51:51 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 21:51:51 : I am in catch area
MIG: 21:51:51 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:52:04 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:52:04 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:52:04 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:52:04 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:52:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:52:07 : Running simulation.xit
MIG: 21:52:07 : ################# RUNNING MIG BATCH ###################
MIG: 21:52:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:52:07 : synp_flow:  -- synthesis_mode: Other
MIG: 21:52:07 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:52:07 : vivado_mode: xpg_bd
MIG: 21:52:07 : isPortInterface: 0
MIG: 21:52:07 : isPortInterface: 0
MIG: 21:52:07 : isPortInterface: 0
MIG: 21:52:07 : isPortInterface: 0
MIG: 21:52:07 : isPortInterface: 0
MIG: 21:52:07 : isPortInterface: 0
MIG: 21:52:07 : isPortInterface: 0
MIG: 21:52:07 : isPortInterface: 0
MIG: 21:52:07 : isPortInterface: 0
MIG: 21:52:07 : isPortInterface: 0
MIG: 21:52:07 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:08 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 1
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 : isPortInterface: 0
MIG: 21:52:09 :  locked false  
MIG: 21:52:09 : HDL Language: Verilog
MIG: 21:52:09 : compInfo: false
MIG: 21:52:09 : Vivado Options xc7a200t sbg484 -1
MIG: 21:52:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:52:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:52:09 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 21:52:09 : I am in catch area
MIG: 21:52:09 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:52:21 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:52:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:52:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:52:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:52:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:52:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:52:23 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:52:23 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:52:23 : ################# RUNNING MIG BATCH ###################
MIG: 21:52:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:52:23 : synp_flow:  -- synthesis_mode: Other
MIG: 21:52:23 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:52:23 : vivado_mode: xpg_bd
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:23 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:24 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 1
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 : isPortInterface: 0
MIG: 21:52:25 :  locked false  
MIG: 21:52:25 : HDL Language: Verilog
MIG: 21:52:25 : compInfo: false
MIG: 21:52:25 : Vivado Options xc7a200t sbg484 -1
MIG: 21:52:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:52:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:52:25 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 21:52:25 : I am in catch area
MIG: 21:52:25 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:52:41 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:52:41 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:52:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:52:41 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:52:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:52:43 : Running implementation.xit
MIG: 21:52:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:52:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:52:43 : ################# RUNNING MIG BATCH ###################
MIG: 21:52:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:52:43 : synp_flow:  -- synthesis_mode: Other
MIG: 21:52:43 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:52:43 : vivado_mode: xpg_bd
MIG: 21:52:43 : isPortInterface: 0
MIG: 21:52:43 : isPortInterface: 0
MIG: 21:52:43 : isPortInterface: 0
MIG: 21:52:43 : isPortInterface: 0
MIG: 21:52:43 : isPortInterface: 0
MIG: 21:52:43 : isPortInterface: 0
MIG: 21:52:43 : isPortInterface: 0
MIG: 21:52:43 : isPortInterface: 0
MIG: 21:52:43 : isPortInterface: 0
MIG: 21:52:43 : isPortInterface: 0
MIG: 21:52:43 : isPortInterface: 0
MIG: 21:52:43 : isPortInterface: 0
MIG: 21:52:43 : isPortInterface: 0
MIG: 21:52:43 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:44 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 1
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:45 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 :  locked false  
MIG: 21:52:46 : HDL Language: Verilog
MIG: 21:52:46 : compInfo: false
MIG: 21:52:46 : Vivado Options xc7a200t sbg484 -1
MIG: 21:52:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:52:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:52:46 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 21:52:46 : I am in catch area
MIG: 21:52:46 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:52:58 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:52:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:52:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:52:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:53:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:57:26 : Running synthesis.xit
MIG: 21:57:26 : ################# RUNNING MIG BATCH ###################
MIG: 21:57:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:57:26 : synp_flow:  -- synthesis_mode: Other
MIG: 21:57:26 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:57:26 : vivado_mode: xpg_bd
MIG: 21:57:26 : isPortInterface: 0
MIG: 21:57:26 : isPortInterface: 0
MIG: 21:57:26 : isPortInterface: 0
MIG: 21:57:26 : isPortInterface: 0
MIG: 21:57:26 : isPortInterface: 0
MIG: 21:57:26 : isPortInterface: 0
MIG: 21:57:26 : isPortInterface: 0
MIG: 21:57:26 : isPortInterface: 0
MIG: 21:57:26 : isPortInterface: 0
MIG: 21:57:26 : isPortInterface: 0
MIG: 21:57:26 : isPortInterface: 0
MIG: 21:57:26 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:27 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:28 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 1
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 : isPortInterface: 0
MIG: 21:57:29 :  locked false  
MIG: 21:57:29 : HDL Language: Verilog
MIG: 21:57:29 : compInfo: false
MIG: 21:57:29 : Vivado Options xc7a200t sbg484 -1
MIG: 21:57:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:57:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:57:29 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 21:57:29 : I am in catch area
MIG: 21:57:29 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:57:41 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:57:41 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:57:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:57:41 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:57:42 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:57:42 : Running vhdl_synth_rpr.xit
MIG: 21:57:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:57:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:57:43 : ################# RUNNING MIG BATCH ###################
MIG: 21:57:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:57:43 : synp_flow:  -- synthesis_mode: Other
MIG: 21:57:43 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:57:43 : vivado_mode: xpg_bd
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:43 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 1
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 :  locked false  
MIG: 21:57:44 : HDL Language: Verilog
MIG: 21:57:44 : compInfo: false
MIG: 21:57:44 : Vivado Options xc7a200t sbg484 -1
MIG: 21:57:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:57:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:57:44 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 21:57:45 : I am in catch area
MIG: 21:57:45 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:57:57 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:57:57 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:57:57 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:57:57 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:57:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:57:59 : Running simulation.xit
MIG: 21:57:59 : ################# RUNNING MIG BATCH ###################
MIG: 21:57:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:57:59 : synp_flow:  -- synthesis_mode: Other
MIG: 21:57:59 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:57:59 : vivado_mode: xpg_bd
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:57:59 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 1
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 : isPortInterface: 0
MIG: 21:58:00 :  locked false  
MIG: 21:58:00 : HDL Language: Verilog
MIG: 21:58:00 : compInfo: false
MIG: 21:58:00 : Vivado Options xc7a200t sbg484 -1
MIG: 21:58:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:58:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:58:00 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 21:58:00 : I am in catch area
MIG: 21:58:00 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:58:14 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:58:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:58:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:58:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:58:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:58:16 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:58:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:58:16 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:58:16 : ################# RUNNING MIG BATCH ###################
MIG: 21:58:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:58:16 : synp_flow:  -- synthesis_mode: Other
MIG: 21:58:16 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:58:16 : vivado_mode: xpg_bd
MIG: 21:58:16 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:17 : isPortInterface: 0
MIG: 21:58:18 : isPortInterface: 1
MIG: 21:58:18 : isPortInterface: 0
MIG: 21:58:18 : isPortInterface: 0
MIG: 21:58:18 : isPortInterface: 0
MIG: 21:58:18 : isPortInterface: 0
MIG: 21:58:18 : isPortInterface: 0
MIG: 21:58:18 : isPortInterface: 0
MIG: 21:58:18 : isPortInterface: 0
MIG: 21:58:18 : isPortInterface: 0
MIG: 21:58:18 : isPortInterface: 0
MIG: 21:58:18 :  locked false  
MIG: 21:58:18 : HDL Language: Verilog
MIG: 21:58:18 : compInfo: false
MIG: 21:58:18 : Vivado Options xc7a200t sbg484 -1
MIG: 21:58:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:58:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:58:18 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 21:58:18 : I am in catch area
MIG: 21:58:18 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:58:28 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:58:28 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:58:28 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:58:28 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:58:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:58:31 : Running implementation.xit
MIG: 21:58:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:58:31 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:58:31 : ################# RUNNING MIG BATCH ###################
MIG: 21:58:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:58:31 : synp_flow:  -- synthesis_mode: Other
MIG: 21:58:31 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:58:31 : vivado_mode: xpg_bd
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:31 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 1
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 : isPortInterface: 0
MIG: 21:58:32 :  locked false  
MIG: 21:58:32 : HDL Language: Verilog
MIG: 21:58:32 : compInfo: false
MIG: 21:58:32 : Vivado Options xc7a200t sbg484 -1
MIG: 21:58:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:58:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:58:32 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 21:58:32 : I am in catch area
MIG: 21:58:32 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:58:44 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:58:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:58:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:58:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:58:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:40:06 : Running synthesis.xit
MIG: 22:40:06 : ################# RUNNING MIG BATCH ###################
MIG: 22:40:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:40:06 : synp_flow:  -- synthesis_mode: Other
MIG: 22:40:06 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:40:06 : vivado_mode: xpg_bd
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:06 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 1
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 : isPortInterface: 0
MIG: 22:40:07 :  locked false  
MIG: 22:40:07 : HDL Language: Verilog
MIG: 22:40:07 : compInfo: false
MIG: 22:40:07 : Vivado Options xc7a200t sbg484 -1
MIG: 22:40:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:40:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:40:07 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:40:07 : I am in catch area
MIG: 22:40:07 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:40:18 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:40:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:40:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:40:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:40:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:40:19 : Running vhdl_synth_rpr.xit
MIG: 22:40:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:40:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:40:19 : ################# RUNNING MIG BATCH ###################
MIG: 22:40:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:40:19 : synp_flow:  -- synthesis_mode: Other
MIG: 22:40:19 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:40:19 : vivado_mode: xpg_bd
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:19 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 1
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 : isPortInterface: 0
MIG: 22:40:20 :  locked false  
MIG: 22:40:20 : HDL Language: Verilog
MIG: 22:40:20 : compInfo: false
MIG: 22:40:20 : Vivado Options xc7a200t sbg484 -1
MIG: 22:40:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:40:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:40:20 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:40:20 : I am in catch area
MIG: 22:40:20 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:40:31 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:40:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:40:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:40:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:40:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:40:32 : Running simulation.xit
MIG: 22:40:32 : ################# RUNNING MIG BATCH ###################
MIG: 22:40:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:40:32 : synp_flow:  -- synthesis_mode: Other
MIG: 22:40:32 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:40:32 : vivado_mode: xpg_bd
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:32 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 1
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 : isPortInterface: 0
MIG: 22:40:33 :  locked false  
MIG: 22:40:33 : HDL Language: Verilog
MIG: 22:40:33 : compInfo: false
MIG: 22:40:33 : Vivado Options xc7a200t sbg484 -1
MIG: 22:40:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:40:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:40:33 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:40:33 : I am in catch area
MIG: 22:40:33 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:40:44 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:40:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:40:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:40:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:40:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:40:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:40:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:40:46 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:40:46 : ################# RUNNING MIG BATCH ###################
MIG: 22:40:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:40:46 : synp_flow:  -- synthesis_mode: Other
MIG: 22:40:46 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:40:46 : vivado_mode: xpg_bd
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:46 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 1
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 : isPortInterface: 0
MIG: 22:40:47 :  locked false  
MIG: 22:40:47 : HDL Language: Verilog
MIG: 22:40:47 : compInfo: false
MIG: 22:40:47 : Vivado Options xc7a200t sbg484 -1
MIG: 22:40:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:40:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:40:47 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:40:47 : I am in catch area
MIG: 22:40:47 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:40:58 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:40:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:40:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:40:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:40:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:40:59 : Running implementation.xit
MIG: 22:40:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:40:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:40:59 : ################# RUNNING MIG BATCH ###################
MIG: 22:40:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:40:59 : synp_flow:  -- synthesis_mode: Other
MIG: 22:40:59 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:40:59 : vivado_mode: xpg_bd
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:40:59 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:00 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 1
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 : isPortInterface: 0
MIG: 22:41:01 :  locked false  
MIG: 22:41:01 : HDL Language: Verilog
MIG: 22:41:01 : compInfo: false
MIG: 22:41:01 : Vivado Options xc7a200t sbg484 -1
MIG: 22:41:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:41:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:41:01 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:41:01 : I am in catch area
MIG: 22:41:01 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:41:12 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:41:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:41:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:41:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:41:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:51:52 : Running synthesis.xit
MIG: 23:51:52 : ################# RUNNING MIG BATCH ###################
MIG: 23:51:52 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:51:52 : synp_flow:  -- synthesis_mode: Other
MIG: 23:51:52 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:51:52 : vivado_mode: xpg_bd
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:52 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 1
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 : isPortInterface: 0
MIG: 23:51:53 :  locked false  
MIG: 23:51:53 : HDL Language: Verilog
MIG: 23:51:53 : compInfo: false
MIG: 23:51:53 : Vivado Options xc7a200t sbg484 -1
MIG: 23:51:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:51:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:51:53 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:51:53 : I am in catch area
MIG: 23:51:53 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:52:05 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:52:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:52:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:52:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:52:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:52:07 : Running vhdl_synth_rpr.xit
MIG: 23:52:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:52:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:52:07 : ################# RUNNING MIG BATCH ###################
MIG: 23:52:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:52:07 : synp_flow:  -- synthesis_mode: Other
MIG: 23:52:07 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:52:07 : vivado_mode: xpg_bd
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:07 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 1
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 : isPortInterface: 0
MIG: 23:52:08 :  locked false  
MIG: 23:52:08 : HDL Language: Verilog
MIG: 23:52:08 : compInfo: false
MIG: 23:52:08 : Vivado Options xc7a200t sbg484 -1
MIG: 23:52:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:52:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:52:08 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:52:08 : I am in catch area
MIG: 23:52:08 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:52:18 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:52:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:52:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:52:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:52:20 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:52:20 : Running simulation.xit
MIG: 23:52:20 : ################# RUNNING MIG BATCH ###################
MIG: 23:52:20 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:52:20 : synp_flow:  -- synthesis_mode: Other
MIG: 23:52:20 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:52:20 : vivado_mode: xpg_bd
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:20 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 1
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 : isPortInterface: 0
MIG: 23:52:21 :  locked false  
MIG: 23:52:21 : HDL Language: Verilog
MIG: 23:52:21 : compInfo: false
MIG: 23:52:21 : Vivado Options xc7a200t sbg484 -1
MIG: 23:52:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:52:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:52:21 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:52:21 : I am in catch area
MIG: 23:52:21 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:52:31 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:52:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:52:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:52:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:52:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:52:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:52:33 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:52:33 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:52:33 : ################# RUNNING MIG BATCH ###################
MIG: 23:52:33 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:52:33 : synp_flow:  -- synthesis_mode: Other
MIG: 23:52:33 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:52:33 : vivado_mode: xpg_bd
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 1
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 : isPortInterface: 0
MIG: 23:52:33 :  locked false  
MIG: 23:52:33 : HDL Language: Verilog
MIG: 23:52:33 : compInfo: false
MIG: 23:52:33 : Vivado Options xc7a200t sbg484 -1
MIG: 23:52:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:52:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:52:33 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:52:33 : I am in catch area
MIG: 23:52:33 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:52:45 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:52:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:52:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:52:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:52:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:52:47 : Running implementation.xit
MIG: 23:52:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:52:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:52:47 : ################# RUNNING MIG BATCH ###################
MIG: 23:52:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:52:47 : synp_flow:  -- synthesis_mode: Other
MIG: 23:52:47 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:52:47 : vivado_mode: xpg_bd
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:47 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 1
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:48 : isPortInterface: 0
MIG: 23:52:49 : isPortInterface: 0
MIG: 23:52:49 :  locked false  
MIG: 23:52:49 : HDL Language: Verilog
MIG: 23:52:49 : compInfo: false
MIG: 23:52:49 : Vivado Options xc7a200t sbg484 -1
MIG: 23:52:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:52:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:52:49 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:52:49 : I am in catch area
MIG: 23:52:49 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:53:01 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:53:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:53:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:53:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:53:03 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:57:00 : Running synthesis.xit
MIG: 23:57:00 : ################# RUNNING MIG BATCH ###################
MIG: 23:57:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:57:00 : synp_flow:  -- synthesis_mode: Other
MIG: 23:57:00 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:57:00 : vivado_mode: xpg_bd
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:00 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 1
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 : isPortInterface: 0
MIG: 23:57:01 :  locked false  
MIG: 23:57:01 : HDL Language: Verilog
MIG: 23:57:01 : compInfo: false
MIG: 23:57:01 : Vivado Options xc7a200t sbg484 -1
MIG: 23:57:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:57:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:57:01 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:57:01 : I am in catch area
MIG: 23:57:01 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:57:12 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:57:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:57:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:57:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:57:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:57:13 : Running vhdl_synth_rpr.xit
MIG: 23:57:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:57:13 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:57:13 : ################# RUNNING MIG BATCH ###################
MIG: 23:57:13 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:57:13 : synp_flow:  -- synthesis_mode: Other
MIG: 23:57:13 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:57:13 : vivado_mode: xpg_bd
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:13 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 1
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 : isPortInterface: 0
MIG: 23:57:14 :  locked false  
MIG: 23:57:14 : HDL Language: Verilog
MIG: 23:57:14 : compInfo: false
MIG: 23:57:14 : Vivado Options xc7a200t sbg484 -1
MIG: 23:57:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:57:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:57:14 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:57:14 : I am in catch area
MIG: 23:57:14 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:57:24 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:57:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:57:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:57:25 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:57:26 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:57:26 : Running simulation.xit
MIG: 23:57:26 : ################# RUNNING MIG BATCH ###################
MIG: 23:57:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:57:26 : synp_flow:  -- synthesis_mode: Other
MIG: 23:57:26 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:57:26 : vivado_mode: xpg_bd
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:26 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 1
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 : isPortInterface: 0
MIG: 23:57:27 :  locked false  
MIG: 23:57:27 : HDL Language: Verilog
MIG: 23:57:27 : compInfo: false
MIG: 23:57:27 : Vivado Options xc7a200t sbg484 -1
MIG: 23:57:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:57:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:57:27 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:57:27 : I am in catch area
MIG: 23:57:27 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:57:37 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:57:37 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:57:37 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:57:37 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:57:38 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:57:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:57:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:57:38 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:57:38 : ################# RUNNING MIG BATCH ###################
MIG: 23:57:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:57:38 : synp_flow:  -- synthesis_mode: Other
MIG: 23:57:38 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:57:38 : vivado_mode: xpg_bd
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:38 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 1
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 : isPortInterface: 0
MIG: 23:57:39 :  locked false  
MIG: 23:57:39 : HDL Language: Verilog
MIG: 23:57:39 : compInfo: false
MIG: 23:57:39 : Vivado Options xc7a200t sbg484 -1
MIG: 23:57:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:57:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:57:39 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:57:39 : I am in catch area
MIG: 23:57:39 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:57:49 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:57:49 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:57:49 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:57:49 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:57:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:57:50 : Running implementation.xit
MIG: 23:57:50 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:57:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:57:50 : ################# RUNNING MIG BATCH ###################
MIG: 23:57:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:57:50 : synp_flow:  -- synthesis_mode: Other
MIG: 23:57:50 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:57:50 : vivado_mode: xpg_bd
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:50 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:51 : isPortInterface: 0
MIG: 23:57:52 : isPortInterface: 0
MIG: 23:57:52 : isPortInterface: 0
MIG: 23:57:52 : isPortInterface: 1
MIG: 23:57:52 : isPortInterface: 0
MIG: 23:57:52 : isPortInterface: 0
MIG: 23:57:52 : isPortInterface: 0
MIG: 23:57:52 : isPortInterface: 0
MIG: 23:57:52 : isPortInterface: 0
MIG: 23:57:52 : isPortInterface: 0
MIG: 23:57:52 : isPortInterface: 0
MIG: 23:57:52 : isPortInterface: 0
MIG: 23:57:52 : isPortInterface: 0
MIG: 23:57:52 :  locked false  
MIG: 23:57:52 : HDL Language: Verilog
MIG: 23:57:52 : compInfo: false
MIG: 23:57:52 : Vivado Options xc7a200t sbg484 -1
MIG: 23:57:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:57:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:57:52 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:57:52 : I am in catch area
MIG: 23:57:52 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:58:02 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:58:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:58:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:58:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:58:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:32:21 : Running synthesis.xit
MIG: 02:32:21 : ################# RUNNING MIG BATCH ###################
MIG: 02:32:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:32:21 : synp_flow:  -- synthesis_mode: Other
MIG: 02:32:21 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:32:21 : vivado_mode: xpg_bd
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:21 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 0
MIG: 02:32:22 : isPortInterface: 1
MIG: 02:32:23 : isPortInterface: 0
MIG: 02:32:23 : isPortInterface: 0
MIG: 02:32:23 : isPortInterface: 0
MIG: 02:32:23 : isPortInterface: 0
MIG: 02:32:23 : isPortInterface: 0
MIG: 02:32:23 : isPortInterface: 0
MIG: 02:32:23 : isPortInterface: 0
MIG: 02:32:23 : isPortInterface: 0
MIG: 02:32:23 : isPortInterface: 0
MIG: 02:32:23 :  locked false  
MIG: 02:32:23 : HDL Language: Verilog
MIG: 02:32:23 : compInfo: false
MIG: 02:32:23 : Vivado Options xc7a200t sbg484 -1
MIG: 02:32:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:32:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 02:32:23 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 02:32:23 : I am in catch area
MIG: 02:32:23 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:32:34 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:32:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:32:34 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:32:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:32:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:32:35 : Running vhdl_synth_rpr.xit
MIG: 02:32:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:32:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 02:32:35 : ################# RUNNING MIG BATCH ###################
MIG: 02:32:35 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:32:35 : synp_flow:  -- synthesis_mode: Other
MIG: 02:32:35 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:32:35 : vivado_mode: xpg_bd
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:35 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 1
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 : isPortInterface: 0
MIG: 02:32:36 :  locked false  
MIG: 02:32:36 : HDL Language: Verilog
MIG: 02:32:36 : compInfo: false
MIG: 02:32:36 : Vivado Options xc7a200t sbg484 -1
MIG: 02:32:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:32:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 02:32:36 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 02:32:36 : I am in catch area
MIG: 02:32:36 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:32:47 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:32:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:32:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:32:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:32:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:32:49 : Running simulation.xit
MIG: 02:32:49 : ################# RUNNING MIG BATCH ###################
MIG: 02:32:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:32:49 : synp_flow:  -- synthesis_mode: Other
MIG: 02:32:49 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:32:49 : vivado_mode: xpg_bd
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:49 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 1
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 : isPortInterface: 0
MIG: 02:32:50 :  locked false  
MIG: 02:32:50 : HDL Language: Verilog
MIG: 02:32:50 : compInfo: false
MIG: 02:32:50 : Vivado Options xc7a200t sbg484 -1
MIG: 02:32:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:32:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 02:32:50 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 02:32:50 : I am in catch area
MIG: 02:32:51 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:33:01 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:33:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:33:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:33:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:33:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:33:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 02:33:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:33:03 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 02:33:03 : ################# RUNNING MIG BATCH ###################
MIG: 02:33:03 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:33:03 : synp_flow:  -- synthesis_mode: Other
MIG: 02:33:03 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:33:03 : vivado_mode: xpg_bd
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:03 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 1
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 : isPortInterface: 0
MIG: 02:33:04 :  locked false  
MIG: 02:33:04 : HDL Language: Verilog
MIG: 02:33:04 : compInfo: false
MIG: 02:33:04 : Vivado Options xc7a200t sbg484 -1
MIG: 02:33:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:33:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 02:33:04 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 02:33:04 : I am in catch area
MIG: 02:33:04 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:33:15 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:33:15 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:33:15 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:33:15 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:33:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:33:17 : Running implementation.xit
MIG: 02:33:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:33:17 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 02:33:17 : ################# RUNNING MIG BATCH ###################
MIG: 02:33:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:33:17 : synp_flow:  -- synthesis_mode: Other
MIG: 02:33:17 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:33:17 : vivado_mode: xpg_bd
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:17 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 1
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 : isPortInterface: 0
MIG: 02:33:18 :  locked false  
MIG: 02:33:18 : HDL Language: Verilog
MIG: 02:33:18 : compInfo: false
MIG: 02:33:18 : Vivado Options xc7a200t sbg484 -1
MIG: 02:33:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:33:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 02:33:18 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 02:33:18 : I am in catch area
MIG: 02:33:18 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:33:30 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:33:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:33:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:33:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:33:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:21:08 : Running synthesis.xit
MIG: 04:21:08 : ################# RUNNING MIG BATCH ###################
MIG: 04:21:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:21:08 : synp_flow:  -- synthesis_mode: Other
MIG: 04:21:08 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:21:08 : vivado_mode: xpg_bd
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 1
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 : isPortInterface: 0
MIG: 04:21:09 :  locked false  
MIG: 04:21:09 : HDL Language: Verilog
MIG: 04:21:09 : compInfo: false
MIG: 04:21:09 : Vivado Options xc7a200t sbg484 -1
MIG: 04:21:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:21:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 04:21:09 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 04:21:09 : I am in catch area
MIG: 04:21:09 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:21:21 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:21:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:21:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:21:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:21:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:21:22 : Running vhdl_synth_rpr.xit
MIG: 04:21:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:21:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 04:21:22 : ################# RUNNING MIG BATCH ###################
MIG: 04:21:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:21:22 : synp_flow:  -- synthesis_mode: Other
MIG: 04:21:22 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:21:22 : vivado_mode: xpg_bd
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:22 : isPortInterface: 0
MIG: 04:21:23 : isPortInterface: 0
MIG: 04:21:23 : isPortInterface: 0
MIG: 04:21:23 : isPortInterface: 1
MIG: 04:21:23 : isPortInterface: 0
MIG: 04:21:23 : isPortInterface: 0
MIG: 04:21:23 : isPortInterface: 0
MIG: 04:21:23 : isPortInterface: 0
MIG: 04:21:23 : isPortInterface: 0
MIG: 04:21:23 : isPortInterface: 0
MIG: 04:21:23 : isPortInterface: 0
MIG: 04:21:23 : isPortInterface: 0
MIG: 04:21:23 : isPortInterface: 0
MIG: 04:21:23 :  locked false  
MIG: 04:21:23 : HDL Language: Verilog
MIG: 04:21:23 : compInfo: false
MIG: 04:21:23 : Vivado Options xc7a200t sbg484 -1
MIG: 04:21:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:21:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 04:21:23 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 04:21:23 : I am in catch area
MIG: 04:21:23 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:21:33 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:21:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:21:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:21:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:21:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:21:35 : Running simulation.xit
MIG: 04:21:35 : ################# RUNNING MIG BATCH ###################
MIG: 04:21:35 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:21:35 : synp_flow:  -- synthesis_mode: Other
MIG: 04:21:35 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:21:35 : vivado_mode: xpg_bd
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:35 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 1
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 : isPortInterface: 0
MIG: 04:21:36 :  locked false  
MIG: 04:21:36 : HDL Language: Verilog
MIG: 04:21:36 : compInfo: false
MIG: 04:21:36 : Vivado Options xc7a200t sbg484 -1
MIG: 04:21:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:21:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 04:21:36 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 04:21:36 : I am in catch area
MIG: 04:21:37 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:21:47 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:21:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:21:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:21:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:21:49 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:21:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 04:21:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:21:49 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 04:21:49 : ################# RUNNING MIG BATCH ###################
MIG: 04:21:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:21:49 : synp_flow:  -- synthesis_mode: Other
MIG: 04:21:49 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:21:49 : vivado_mode: xpg_bd
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:49 : isPortInterface: 0
MIG: 04:21:50 : isPortInterface: 0
MIG: 04:21:50 : isPortInterface: 1
MIG: 04:21:50 : isPortInterface: 0
MIG: 04:21:50 : isPortInterface: 0
MIG: 04:21:50 : isPortInterface: 0
MIG: 04:21:50 : isPortInterface: 0
MIG: 04:21:50 : isPortInterface: 0
MIG: 04:21:50 : isPortInterface: 0
MIG: 04:21:50 : isPortInterface: 0
MIG: 04:21:50 : isPortInterface: 0
MIG: 04:21:50 : isPortInterface: 0
MIG: 04:21:50 :  locked false  
MIG: 04:21:50 : HDL Language: Verilog
MIG: 04:21:50 : compInfo: false
MIG: 04:21:50 : Vivado Options xc7a200t sbg484 -1
MIG: 04:21:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:21:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 04:21:50 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 04:21:50 : I am in catch area
MIG: 04:21:50 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:22:01 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:22:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:22:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:22:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:22:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:22:02 : Running implementation.xit
MIG: 04:22:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:22:02 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 04:22:02 : ################# RUNNING MIG BATCH ###################
MIG: 04:22:02 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:22:02 : synp_flow:  -- synthesis_mode: Other
MIG: 04:22:02 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:22:02 : vivado_mode: xpg_bd
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:02 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 1
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 : isPortInterface: 0
MIG: 04:22:03 :  locked false  
MIG: 04:22:03 : HDL Language: Verilog
MIG: 04:22:03 : compInfo: false
MIG: 04:22:03 : Vivado Options xc7a200t sbg484 -1
MIG: 04:22:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:22:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 04:22:03 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 04:22:03 : I am in catch area
MIG: 04:22:03 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:22:14 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:22:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:22:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:22:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:22:15 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:36:17 : Running synthesis.xit
MIG: 13:36:17 : ################# RUNNING MIG BATCH ###################
MIG: 13:36:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:36:17 : synp_flow:  -- synthesis_mode: Other
MIG: 13:36:17 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:36:17 : vivado_mode: xpg_bd
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:17 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:18 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 1
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 : isPortInterface: 0
MIG: 13:36:19 :  locked false  
MIG: 13:36:19 : HDL Language: Verilog
MIG: 13:36:19 : compInfo: false
MIG: 13:36:19 : Vivado Options xc7a200t sbg484 -1
MIG: 13:36:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:36:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:36:19 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:36:19 : I am in catch area
MIG: 13:36:19 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:36:43 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:36:43 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:36:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:36:43 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:36:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:36:47 : Running vhdl_synth_rpr.xit
MIG: 13:36:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:36:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:36:48 : ################# RUNNING MIG BATCH ###################
MIG: 13:36:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:36:48 : synp_flow:  -- synthesis_mode: Other
MIG: 13:36:48 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:36:48 : vivado_mode: xpg_bd
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:48 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:49 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:50 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 1
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 : isPortInterface: 0
MIG: 13:36:51 :  locked false  
MIG: 13:36:51 : HDL Language: Verilog
MIG: 13:36:51 : compInfo: false
MIG: 13:36:51 : Vivado Options xc7a200t sbg484 -1
MIG: 13:36:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:36:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:36:51 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:36:51 : I am in catch area
MIG: 13:36:51 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:37:12 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:37:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:37:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:37:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:37:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:37:19 : Running simulation.xit
MIG: 13:37:19 : ################# RUNNING MIG BATCH ###################
MIG: 13:37:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:37:19 : synp_flow:  -- synthesis_mode: Other
MIG: 13:37:19 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:37:19 : vivado_mode: xpg_bd
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:19 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:20 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:21 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:22 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 1
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 : isPortInterface: 0
MIG: 13:37:23 :  locked false  
MIG: 13:37:23 : HDL Language: Verilog
MIG: 13:37:23 : compInfo: false
MIG: 13:37:23 : Vivado Options xc7a200t sbg484 -1
MIG: 13:37:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:37:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:37:23 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:37:23 : I am in catch area
MIG: 13:37:23 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:37:42 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:37:42 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:37:42 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:37:42 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:37:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:37:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:37:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:37:46 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:37:46 : ################# RUNNING MIG BATCH ###################
MIG: 13:37:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:37:46 : synp_flow:  -- synthesis_mode: Other
MIG: 13:37:46 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:37:46 : vivado_mode: xpg_bd
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:47 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 1
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 : isPortInterface: 0
MIG: 13:37:49 :  locked false  
MIG: 13:37:49 : HDL Language: Verilog
MIG: 13:37:49 : compInfo: false
MIG: 13:37:49 : Vivado Options xc7a200t sbg484 -1
MIG: 13:37:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:37:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:37:50 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:37:50 : I am in catch area
MIG: 13:37:50 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:38:12 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:38:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:38:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:38:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:38:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:38:17 : Running implementation.xit
MIG: 13:38:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:38:17 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:38:17 : ################# RUNNING MIG BATCH ###################
MIG: 13:38:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:38:17 : synp_flow:  -- synthesis_mode: Other
MIG: 13:38:17 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:38:17 : vivado_mode: xpg_bd
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:17 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:18 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:19 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 1
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:20 : isPortInterface: 0
MIG: 13:38:21 : isPortInterface: 0
MIG: 13:38:21 : isPortInterface: 0
MIG: 13:38:21 :  locked false  
MIG: 13:38:21 : HDL Language: Verilog
MIG: 13:38:21 : compInfo: false
MIG: 13:38:21 : Vivado Options xc7a200t sbg484 -1
MIG: 13:38:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:38:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:38:21 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:38:21 : I am in catch area
MIG: 13:38:21 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:38:39 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:38:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:38:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:38:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:38:42 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:42:38 : Running synthesis.xit
MIG: 13:42:38 : ################# RUNNING MIG BATCH ###################
MIG: 13:42:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:42:38 : synp_flow:  -- synthesis_mode: Other
MIG: 13:42:38 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:42:38 : vivado_mode: xpg_bd
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:38 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:39 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:40 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 1
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 : isPortInterface: 0
MIG: 13:42:41 :  locked false  
MIG: 13:42:41 : HDL Language: Verilog
MIG: 13:42:41 : compInfo: false
MIG: 13:42:41 : Vivado Options xc7a200t sbg484 -1
MIG: 13:42:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:42:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:42:41 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:42:41 : I am in catch area
MIG: 13:42:41 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:43:01 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:43:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:43:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:43:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:43:03 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:43:05 : Running vhdl_synth_rpr.xit
MIG: 13:43:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:43:05 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:43:05 : ################# RUNNING MIG BATCH ###################
MIG: 13:43:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:43:05 : synp_flow:  -- synthesis_mode: Other
MIG: 13:43:05 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:43:05 : vivado_mode: xpg_bd
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:05 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:06 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 1
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:07 : isPortInterface: 0
MIG: 13:43:08 : isPortInterface: 0
MIG: 13:43:08 : isPortInterface: 0
MIG: 13:43:08 : isPortInterface: 0
MIG: 13:43:08 : isPortInterface: 0
MIG: 13:43:08 : isPortInterface: 0
MIG: 13:43:08 :  locked false  
MIG: 13:43:08 : HDL Language: Verilog
MIG: 13:43:08 : compInfo: false
MIG: 13:43:08 : Vivado Options xc7a200t sbg484 -1
MIG: 13:43:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:43:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:43:08 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:43:08 : I am in catch area
MIG: 13:43:08 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:43:27 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:43:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:43:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:43:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:43:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:43:32 : Running simulation.xit
MIG: 13:43:32 : ################# RUNNING MIG BATCH ###################
MIG: 13:43:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:43:32 : synp_flow:  -- synthesis_mode: Other
MIG: 13:43:32 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:43:32 : vivado_mode: xpg_bd
MIG: 13:43:32 : isPortInterface: 0
MIG: 13:43:32 : isPortInterface: 0
MIG: 13:43:32 : isPortInterface: 0
MIG: 13:43:32 : isPortInterface: 0
MIG: 13:43:32 : isPortInterface: 0
MIG: 13:43:32 : isPortInterface: 0
MIG: 13:43:32 : isPortInterface: 0
MIG: 13:43:32 : isPortInterface: 0
MIG: 13:43:32 : isPortInterface: 0
MIG: 13:43:32 : isPortInterface: 0
MIG: 13:43:32 : isPortInterface: 0
MIG: 13:43:32 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:33 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:34 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:35 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:36 : isPortInterface: 0
MIG: 13:43:37 : isPortInterface: 0
MIG: 13:43:37 : isPortInterface: 1
MIG: 13:43:37 : isPortInterface: 0
MIG: 13:43:37 : isPortInterface: 0
MIG: 13:43:37 : isPortInterface: 0
MIG: 13:43:37 : isPortInterface: 0
MIG: 13:43:37 : isPortInterface: 0
MIG: 13:43:37 : isPortInterface: 0
MIG: 13:43:37 : isPortInterface: 0
MIG: 13:43:37 : isPortInterface: 0
MIG: 13:43:37 : isPortInterface: 0
MIG: 13:43:37 :  locked false  
MIG: 13:43:37 : HDL Language: Verilog
MIG: 13:43:37 : compInfo: false
MIG: 13:43:37 : Vivado Options xc7a200t sbg484 -1
MIG: 13:43:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:43:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:43:38 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:43:38 : I am in catch area
MIG: 13:43:38 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:43:58 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:43:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:43:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:43:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:44:03 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:44:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:44:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:44:03 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:44:03 : ################# RUNNING MIG BATCH ###################
MIG: 13:44:03 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:44:03 : synp_flow:  -- synthesis_mode: Other
MIG: 13:44:03 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:44:03 : vivado_mode: xpg_bd
MIG: 13:44:03 : isPortInterface: 0
MIG: 13:44:03 : isPortInterface: 0
MIG: 13:44:03 : isPortInterface: 0
MIG: 13:44:03 : isPortInterface: 0
MIG: 13:44:03 : isPortInterface: 0
MIG: 13:44:03 : isPortInterface: 0
MIG: 13:44:03 : isPortInterface: 0
MIG: 13:44:03 : isPortInterface: 0
MIG: 13:44:03 : isPortInterface: 0
MIG: 13:44:03 : isPortInterface: 0
MIG: 13:44:03 : isPortInterface: 0
MIG: 13:44:03 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:04 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:05 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 1
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 : isPortInterface: 0
MIG: 13:44:06 :  locked false  
MIG: 13:44:06 : HDL Language: Verilog
MIG: 13:44:06 : compInfo: false
MIG: 13:44:06 : Vivado Options xc7a200t sbg484 -1
MIG: 13:44:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:44:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:44:07 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:44:07 : I am in catch area
MIG: 13:44:07 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:44:26 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:44:26 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:44:26 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:44:26 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:44:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:44:29 : Running implementation.xit
MIG: 13:44:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:44:29 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:44:29 : ################# RUNNING MIG BATCH ###################
MIG: 13:44:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:44:29 : synp_flow:  -- synthesis_mode: Other
MIG: 13:44:29 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:44:29 : vivado_mode: xpg_bd
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:29 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:30 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:31 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 1
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 : isPortInterface: 0
MIG: 13:44:32 :  locked false  
MIG: 13:44:32 : HDL Language: Verilog
MIG: 13:44:32 : compInfo: false
MIG: 13:44:32 : Vivado Options xc7a200t sbg484 -1
MIG: 13:44:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:44:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:44:33 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:44:33 : I am in catch area
MIG: 13:44:33 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:44:51 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:44:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:44:51 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:44:51 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:44:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:53:48 : Running synthesis.xit
MIG: 13:53:48 : ################# RUNNING MIG BATCH ###################
MIG: 13:53:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:53:48 : synp_flow:  -- synthesis_mode: Other
MIG: 13:53:48 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:53:49 : vivado_mode: xpg_bd
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:49 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:50 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 1
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 : isPortInterface: 0
MIG: 13:53:51 :  locked false  
MIG: 13:53:51 : HDL Language: Verilog
MIG: 13:53:51 : compInfo: false
MIG: 13:53:52 : Vivado Options xc7a200t sbg484 -1
MIG: 13:53:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:53:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:53:52 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:53:52 : I am in catch area
MIG: 13:53:52 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:54:10 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:54:10 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:54:10 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:54:10 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:54:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:54:15 : Running vhdl_synth_rpr.xit
MIG: 13:54:15 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:54:15 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:54:15 : ################# RUNNING MIG BATCH ###################
MIG: 13:54:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:54:15 : synp_flow:  -- synthesis_mode: Other
MIG: 13:54:15 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:54:15 : vivado_mode: xpg_bd
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:15 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:16 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:17 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 1
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 : isPortInterface: 0
MIG: 13:54:18 :  locked false  
MIG: 13:54:18 : HDL Language: Verilog
MIG: 13:54:18 : compInfo: false
MIG: 13:54:19 : Vivado Options xc7a200t sbg484 -1
MIG: 13:54:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:54:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:54:19 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:54:19 : I am in catch area
MIG: 13:54:19 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:54:38 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:54:38 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:54:38 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:54:38 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:54:42 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:54:43 : Running simulation.xit
MIG: 13:54:43 : ################# RUNNING MIG BATCH ###################
MIG: 13:54:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:54:43 : synp_flow:  -- synthesis_mode: Other
MIG: 13:54:43 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:54:43 : vivado_mode: xpg_bd
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:43 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:44 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:45 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 1
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 : isPortInterface: 0
MIG: 13:54:46 :  locked false  
MIG: 13:54:46 : HDL Language: Verilog
MIG: 13:54:46 : compInfo: false
MIG: 13:54:47 : Vivado Options xc7a200t sbg484 -1
MIG: 13:54:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:54:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:54:47 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:54:47 : I am in catch area
MIG: 13:54:47 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:55:03 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:55:03 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:55:03 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:55:03 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:55:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:55:06 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:55:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:55:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:55:07 : ################# RUNNING MIG BATCH ###################
MIG: 13:55:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:55:07 : synp_flow:  -- synthesis_mode: Other
MIG: 13:55:07 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:55:07 : vivado_mode: xpg_bd
MIG: 13:55:07 : isPortInterface: 0
MIG: 13:55:07 : isPortInterface: 0
MIG: 13:55:07 : isPortInterface: 0
MIG: 13:55:07 : isPortInterface: 0
MIG: 13:55:07 : isPortInterface: 0
MIG: 13:55:07 : isPortInterface: 0
MIG: 13:55:07 : isPortInterface: 0
MIG: 13:55:07 : isPortInterface: 0
MIG: 13:55:07 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:08 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:09 : isPortInterface: 0
MIG: 13:55:10 : isPortInterface: 0
MIG: 13:55:10 : isPortInterface: 0
MIG: 13:55:10 : isPortInterface: 0
MIG: 13:55:10 : isPortInterface: 1
MIG: 13:55:10 : isPortInterface: 0
MIG: 13:55:10 : isPortInterface: 0
MIG: 13:55:10 : isPortInterface: 0
MIG: 13:55:10 : isPortInterface: 0
MIG: 13:55:10 : isPortInterface: 0
MIG: 13:55:10 : isPortInterface: 0
MIG: 13:55:10 : isPortInterface: 0
MIG: 13:55:10 : isPortInterface: 0
MIG: 13:55:10 : isPortInterface: 0
MIG: 13:55:10 :  locked false  
MIG: 13:55:10 : HDL Language: Verilog
MIG: 13:55:10 : compInfo: false
MIG: 13:55:10 : Vivado Options xc7a200t sbg484 -1
MIG: 13:55:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:55:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:55:10 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:55:10 : I am in catch area
MIG: 13:55:10 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:55:26 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:55:26 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:55:26 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:55:26 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:55:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:55:30 : Running implementation.xit
MIG: 13:55:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:55:30 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:55:30 : ################# RUNNING MIG BATCH ###################
MIG: 13:55:30 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:55:30 : synp_flow:  -- synthesis_mode: Other
MIG: 13:55:30 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:55:30 : vivado_mode: xpg_bd
MIG: 13:55:30 : isPortInterface: 0
MIG: 13:55:30 : isPortInterface: 0
MIG: 13:55:30 : isPortInterface: 0
MIG: 13:55:30 : isPortInterface: 0
MIG: 13:55:30 : isPortInterface: 0
MIG: 13:55:30 : isPortInterface: 0
MIG: 13:55:30 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:31 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:32 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:33 : isPortInterface: 0
MIG: 13:55:34 : isPortInterface: 1
MIG: 13:55:34 : isPortInterface: 0
MIG: 13:55:34 : isPortInterface: 0
MIG: 13:55:34 : isPortInterface: 0
MIG: 13:55:34 : isPortInterface: 0
MIG: 13:55:34 : isPortInterface: 0
MIG: 13:55:34 : isPortInterface: 0
MIG: 13:55:34 : isPortInterface: 0
MIG: 13:55:34 : isPortInterface: 0
MIG: 13:55:34 : isPortInterface: 0
MIG: 13:55:34 :  locked false  
MIG: 13:55:34 : HDL Language: Verilog
MIG: 13:55:34 : compInfo: false
MIG: 13:55:34 : Vivado Options xc7a200t sbg484 -1
MIG: 13:55:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:55:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:55:34 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:55:34 : I am in catch area
MIG: 13:55:34 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:55:49 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:55:49 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:55:49 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:55:49 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:55:52 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:56:08 : Running synthesis.xit
MIG: 18:56:08 : ################# RUNNING MIG BATCH ###################
MIG: 18:56:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:56:08 : synp_flow:  -- synthesis_mode: Other
MIG: 18:56:08 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:56:08 : vivado_mode: xpg_bd
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 1
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 : isPortInterface: 0
MIG: 18:56:08 :  locked false  
MIG: 18:56:08 : HDL Language: Verilog
MIG: 18:56:08 : compInfo: false
MIG: 18:56:08 : Vivado Options xc7a200t sbg484 -1
MIG: 18:56:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:56:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:56:08 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:56:08 : I am in catch area
MIG: 18:56:08 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:56:17 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:56:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:56:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:56:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:56:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:56:18 : Running vhdl_synth_rpr.xit
MIG: 18:56:18 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:56:18 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:56:18 : ################# RUNNING MIG BATCH ###################
MIG: 18:56:18 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:56:18 : synp_flow:  -- synthesis_mode: Other
MIG: 18:56:18 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:56:18 : vivado_mode: xpg_bd
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 1
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 : isPortInterface: 0
MIG: 18:56:18 :  locked false  
MIG: 18:56:18 : HDL Language: Verilog
MIG: 18:56:18 : compInfo: false
MIG: 18:56:18 : Vivado Options xc7a200t sbg484 -1
MIG: 18:56:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:56:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:56:18 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:56:18 : I am in catch area
MIG: 18:56:18 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:56:26 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:56:26 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:56:26 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:56:26 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:56:26 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:56:26 : Running simulation.xit
MIG: 18:56:26 : ################# RUNNING MIG BATCH ###################
MIG: 18:56:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:56:26 : synp_flow:  -- synthesis_mode: Other
MIG: 18:56:26 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:56:26 : vivado_mode: xpg_bd
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:26 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 1
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 : isPortInterface: 0
MIG: 18:56:27 :  locked false  
MIG: 18:56:27 : HDL Language: Verilog
MIG: 18:56:27 : compInfo: false
MIG: 18:56:27 : Vivado Options xc7a200t sbg484 -1
MIG: 18:56:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:56:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:56:27 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:56:27 : I am in catch area
MIG: 18:56:27 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:56:34 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:56:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:56:34 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:56:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:56:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:56:34 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:56:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:56:34 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:56:34 : ################# RUNNING MIG BATCH ###################
MIG: 18:56:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:56:34 : synp_flow:  -- synthesis_mode: Other
MIG: 18:56:34 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:56:34 : vivado_mode: xpg_bd
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:34 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 1
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 : isPortInterface: 0
MIG: 18:56:35 :  locked false  
MIG: 18:56:35 : HDL Language: Verilog
MIG: 18:56:35 : compInfo: false
MIG: 18:56:35 : Vivado Options xc7a200t sbg484 -1
MIG: 18:56:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:56:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:56:35 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:56:35 : I am in catch area
MIG: 18:56:35 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:56:44 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:56:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:56:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:56:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:56:44 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:56:45 : Running implementation.xit
MIG: 18:56:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:56:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:56:45 : ################# RUNNING MIG BATCH ###################
MIG: 18:56:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:56:45 : synp_flow:  -- synthesis_mode: Other
MIG: 18:56:45 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:56:45 : vivado_mode: xpg_bd
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 1
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 : isPortInterface: 0
MIG: 18:56:45 :  locked false  
MIG: 18:56:45 : HDL Language: Verilog
MIG: 18:56:45 : compInfo: false
MIG: 18:56:45 : Vivado Options xc7a200t sbg484 -1
MIG: 18:56:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:56:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:56:45 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:56:45 : I am in catch area
MIG: 18:56:45 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:56:53 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:56:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:56:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:56:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:56:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:30:33 : Running synthesis.xit
MIG: 20:30:33 : ################# RUNNING MIG BATCH ###################
MIG: 20:30:33 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:30:33 : synp_flow:  -- synthesis_mode: Other
MIG: 20:30:33 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:30:33 : vivado_mode: xpg_bd
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 1
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 : isPortInterface: 0
MIG: 20:30:33 :  locked false  
MIG: 20:30:33 : HDL Language: Verilog
MIG: 20:30:33 : compInfo: false
MIG: 20:30:33 : Vivado Options xc7a200t sbg484 -1
MIG: 20:30:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:30:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:30:33 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:30:33 : I am in catch area
MIG: 20:30:33 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:30:41 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:30:41 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:30:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:30:41 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:30:42 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:30:42 : Running vhdl_synth_rpr.xit
MIG: 20:30:42 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:30:42 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:30:42 : ################# RUNNING MIG BATCH ###################
MIG: 20:30:42 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:30:42 : synp_flow:  -- synthesis_mode: Other
MIG: 20:30:42 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:30:42 : vivado_mode: xpg_bd
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 1
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 : isPortInterface: 0
MIG: 20:30:42 :  locked false  
MIG: 20:30:42 : HDL Language: Verilog
MIG: 20:30:42 : compInfo: false
MIG: 20:30:42 : Vivado Options xc7a200t sbg484 -1
MIG: 20:30:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:30:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:30:42 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:30:42 : I am in catch area
MIG: 20:30:42 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:30:51 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:30:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:30:51 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:30:51 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:30:51 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:30:51 : Running simulation.xit
MIG: 20:30:51 : ################# RUNNING MIG BATCH ###################
MIG: 20:30:51 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:30:51 : synp_flow:  -- synthesis_mode: Other
MIG: 20:30:51 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:30:51 : vivado_mode: xpg_bd
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 1
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 : isPortInterface: 0
MIG: 20:30:51 :  locked false  
MIG: 20:30:51 : HDL Language: Verilog
MIG: 20:30:51 : compInfo: false
MIG: 20:30:51 : Vivado Options xc7a200t sbg484 -1
MIG: 20:30:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:30:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:30:51 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:30:51 : I am in catch area
MIG: 20:30:51 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:30:59 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:30:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:30:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:30:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:30:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:30:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:30:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:30:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:30:59 : ################# RUNNING MIG BATCH ###################
MIG: 20:30:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:30:59 : synp_flow:  -- synthesis_mode: Other
MIG: 20:30:59 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:30:59 : vivado_mode: xpg_bd
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 1
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 :  locked false  
MIG: 20:30:59 : HDL Language: Verilog
MIG: 20:30:59 : compInfo: false
MIG: 20:30:59 : Vivado Options xc7a200t sbg484 -1
MIG: 20:30:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:30:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:30:59 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:30:59 : I am in catch area
MIG: 20:30:59 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:07 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:31:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:31:07 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:31:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:31:08 : Running implementation.xit
MIG: 20:31:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:31:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:31:08 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:31:08 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:08 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:31:08 : vivado_mode: xpg_bd
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 1
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 : isPortInterface: 0
MIG: 20:31:08 :  locked false  
MIG: 20:31:08 : HDL Language: Verilog
MIG: 20:31:08 : compInfo: false
MIG: 20:31:08 : Vivado Options xc7a200t sbg484 -1
MIG: 20:31:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:31:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:31:08 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:31:08 : I am in catch area
MIG: 20:31:08 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:16 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:31:16 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:31:16 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:16 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:31:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:14:38 : Running synthesis.xit
MIG: 22:14:38 : ################# RUNNING MIG BATCH ###################
MIG: 22:14:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:14:38 : synp_flow:  -- synthesis_mode: Other
MIG: 22:14:38 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:14:38 : vivado_mode: xpg_bd
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 1
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 : isPortInterface: 0
MIG: 22:14:38 :  locked false  
MIG: 22:14:38 : HDL Language: Verilog
MIG: 22:14:38 : compInfo: false
MIG: 22:14:38 : Vivado Options xc7a200t sbg484 -1
MIG: 22:14:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:14:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:14:38 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:14:38 : I am in catch area
MIG: 22:14:38 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:14:46 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:14:46 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:14:46 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:14:46 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:14:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:14:47 : Running vhdl_synth_rpr.xit
MIG: 22:14:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:14:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:14:47 : ################# RUNNING MIG BATCH ###################
MIG: 22:14:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:14:47 : synp_flow:  -- synthesis_mode: Other
MIG: 22:14:47 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:14:47 : vivado_mode: xpg_bd
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 1
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 : isPortInterface: 0
MIG: 22:14:47 :  locked false  
MIG: 22:14:47 : HDL Language: Verilog
MIG: 22:14:47 : compInfo: false
MIG: 22:14:47 : Vivado Options xc7a200t sbg484 -1
MIG: 22:14:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:14:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:14:47 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:14:47 : I am in catch area
MIG: 22:14:47 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:14:55 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:14:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:14:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:14:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:14:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:14:55 : Running simulation.xit
MIG: 22:14:55 : ################# RUNNING MIG BATCH ###################
MIG: 22:14:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:14:55 : synp_flow:  -- synthesis_mode: Other
MIG: 22:14:55 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:14:55 : vivado_mode: xpg_bd
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 1
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 : isPortInterface: 0
MIG: 22:14:55 :  locked false  
MIG: 22:14:55 : HDL Language: Verilog
MIG: 22:14:55 : compInfo: false
MIG: 22:14:55 : Vivado Options xc7a200t sbg484 -1
MIG: 22:14:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:14:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:14:55 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:14:55 : I am in catch area
MIG: 22:14:55 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:15:03 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:15:03 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:15:03 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:15:03 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:15:03 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:15:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:15:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:15:03 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:15:03 : ################# RUNNING MIG BATCH ###################
MIG: 22:15:03 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:15:03 : synp_flow:  -- synthesis_mode: Other
MIG: 22:15:03 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:15:03 : vivado_mode: xpg_bd
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 1
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 : isPortInterface: 0
MIG: 22:15:03 :  locked false  
MIG: 22:15:03 : HDL Language: Verilog
MIG: 22:15:03 : compInfo: false
MIG: 22:15:03 : Vivado Options xc7a200t sbg484 -1
MIG: 22:15:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:15:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:15:03 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:15:03 : I am in catch area
MIG: 22:15:03 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:15:12 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:15:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:15:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:15:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:15:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:15:12 : Running implementation.xit
MIG: 22:15:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:15:12 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:15:12 : ################# RUNNING MIG BATCH ###################
MIG: 22:15:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:15:12 : synp_flow:  -- synthesis_mode: Other
MIG: 22:15:12 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:15:12 : vivado_mode: xpg_bd
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 1
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 : isPortInterface: 0
MIG: 22:15:12 :  locked false  
MIG: 22:15:12 : HDL Language: Verilog
MIG: 22:15:12 : compInfo: false
MIG: 22:15:12 : Vivado Options xc7a200t sbg484 -1
MIG: 22:15:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:15:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:15:12 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:15:12 : I am in catch area
MIG: 22:15:12 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:15:20 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:15:20 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:15:20 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:15:20 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:15:20 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:36:33 : Running synthesis.xit
MIG: 23:36:33 : ################# RUNNING MIG BATCH ###################
MIG: 23:36:33 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:36:33 : synp_flow:  -- synthesis_mode: Other
MIG: 23:36:33 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:36:33 : vivado_mode: xpg_bd
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 1
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 : isPortInterface: 0
MIG: 23:36:33 :  locked false  
MIG: 23:36:33 : HDL Language: Verilog
MIG: 23:36:33 : compInfo: false
MIG: 23:36:33 : Vivado Options xc7a200t sbg484 -1
MIG: 23:36:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:36:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:36:33 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:36:33 : I am in catch area
MIG: 23:36:33 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:36:41 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:36:41 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:36:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:36:41 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:36:41 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:36:42 : Running vhdl_synth_rpr.xit
MIG: 23:36:42 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:36:42 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:36:42 : ################# RUNNING MIG BATCH ###################
MIG: 23:36:42 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:36:42 : synp_flow:  -- synthesis_mode: Other
MIG: 23:36:42 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:36:42 : vivado_mode: xpg_bd
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 1
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 : isPortInterface: 0
MIG: 23:36:42 :  locked false  
MIG: 23:36:42 : HDL Language: Verilog
MIG: 23:36:42 : compInfo: false
MIG: 23:36:42 : Vivado Options xc7a200t sbg484 -1
MIG: 23:36:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:36:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:36:42 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:36:42 : I am in catch area
MIG: 23:36:42 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:36:50 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:36:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:36:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:36:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:36:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:36:50 : Running simulation.xit
MIG: 23:36:50 : ################# RUNNING MIG BATCH ###################
MIG: 23:36:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:36:50 : synp_flow:  -- synthesis_mode: Other
MIG: 23:36:50 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:36:50 : vivado_mode: xpg_bd
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 1
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 : isPortInterface: 0
MIG: 23:36:50 :  locked false  
MIG: 23:36:50 : HDL Language: Verilog
MIG: 23:36:50 : compInfo: false
MIG: 23:36:50 : Vivado Options xc7a200t sbg484 -1
MIG: 23:36:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:36:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:36:50 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:36:50 : I am in catch area
MIG: 23:36:50 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:36:59 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:36:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:36:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:36:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:36:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:36:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:36:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:36:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:36:59 : ################# RUNNING MIG BATCH ###################
MIG: 23:36:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:36:59 : synp_flow:  -- synthesis_mode: Other
MIG: 23:36:59 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:36:59 : vivado_mode: xpg_bd
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 1
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 : isPortInterface: 0
MIG: 23:36:59 :  locked false  
MIG: 23:36:59 : HDL Language: Verilog
MIG: 23:36:59 : compInfo: false
MIG: 23:36:59 : Vivado Options xc7a200t sbg484 -1
MIG: 23:36:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:36:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:36:59 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:36:59 : I am in catch area
MIG: 23:36:59 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:37:07 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:37:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:37:07 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:37:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:37:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:37:08 : Running implementation.xit
MIG: 23:37:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:37:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:37:08 : ################# RUNNING MIG BATCH ###################
MIG: 23:37:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:37:08 : synp_flow:  -- synthesis_mode: Other
MIG: 23:37:08 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:37:08 : vivado_mode: xpg_bd
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 1
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 : isPortInterface: 0
MIG: 23:37:08 :  locked false  
MIG: 23:37:08 : HDL Language: Verilog
MIG: 23:37:08 : compInfo: false
MIG: 23:37:08 : Vivado Options xc7a200t sbg484 -1
MIG: 23:37:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:37:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:37:08 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:37:08 : I am in catch area
MIG: 23:37:08 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:37:16 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:37:16 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:37:16 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:37:16 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:37:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:34:41 : Running synthesis.xit
MIG: 17:34:42 : ################# RUNNING MIG BATCH ###################
MIG: 17:34:42 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:34:42 : synp_flow:  -- synthesis_mode: Other
MIG: 17:34:42 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:34:42 : vivado_mode: xpg_bd
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 1
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 : isPortInterface: 0
MIG: 17:34:42 :  locked false  
MIG: 17:34:42 : HDL Language: Verilog
MIG: 17:34:42 : compInfo: false
MIG: 17:34:42 : Vivado Options xc7a200t sbg484 -1
MIG: 17:34:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:34:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:34:42 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:34:42 : I am in catch area
MIG: 17:34:42 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:34:53 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:34:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:34:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:34:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:34:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:34:54 : Running vhdl_synth_rpr.xit
MIG: 17:34:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:34:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:34:54 : ################# RUNNING MIG BATCH ###################
MIG: 17:34:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:34:54 : synp_flow:  -- synthesis_mode: Other
MIG: 17:34:54 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:34:54 : vivado_mode: xpg_bd
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 1
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 : isPortInterface: 0
MIG: 17:34:54 :  locked false  
MIG: 17:34:54 : HDL Language: Verilog
MIG: 17:34:54 : compInfo: false
MIG: 17:34:54 : Vivado Options xc7a200t sbg484 -1
MIG: 17:34:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:34:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:34:54 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:34:54 : I am in catch area
MIG: 17:34:54 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:35:02 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:35:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:35:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:35:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:35:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:35:03 : Running simulation.xit
MIG: 17:35:03 : ################# RUNNING MIG BATCH ###################
MIG: 17:35:03 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:35:03 : synp_flow:  -- synthesis_mode: Other
MIG: 17:35:03 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:35:03 : vivado_mode: xpg_bd
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 1
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 : isPortInterface: 0
MIG: 17:35:03 :  locked false  
MIG: 17:35:03 : HDL Language: Verilog
MIG: 17:35:03 : compInfo: false
MIG: 17:35:03 : Vivado Options xc7a200t sbg484 -1
MIG: 17:35:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:35:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:35:03 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:35:03 : I am in catch area
MIG: 17:35:03 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:35:11 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:35:11 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:35:11 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:35:11 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:35:11 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:35:11 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:35:11 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:35:11 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:35:11 : ################# RUNNING MIG BATCH ###################
MIG: 17:35:11 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:35:11 : synp_flow:  -- synthesis_mode: Other
MIG: 17:35:11 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:35:11 : vivado_mode: xpg_bd
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 1
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 : isPortInterface: 0
MIG: 17:35:11 :  locked false  
MIG: 17:35:11 : HDL Language: Verilog
MIG: 17:35:11 : compInfo: false
MIG: 17:35:11 : Vivado Options xc7a200t sbg484 -1
MIG: 17:35:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:35:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:35:11 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:35:11 : I am in catch area
MIG: 17:35:11 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:35:20 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:35:20 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:35:20 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:35:20 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:35:20 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:35:20 : Running implementation.xit
MIG: 17:35:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:35:20 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:35:20 : ################# RUNNING MIG BATCH ###################
MIG: 17:35:20 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:35:20 : synp_flow:  -- synthesis_mode: Other
MIG: 17:35:20 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:35:20 : vivado_mode: xpg_bd
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 1
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 :  locked false  
MIG: 17:35:20 : HDL Language: Verilog
MIG: 17:35:20 : compInfo: false
MIG: 17:35:20 : Vivado Options xc7a200t sbg484 -1
MIG: 17:35:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:35:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:35:20 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:35:20 : I am in catch area
MIG: 17:35:20 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:35:28 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:35:28 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:35:28 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:35:28 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:35:28 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:24:21 : Running synthesis.xit
MIG: 20:24:22 : ################# RUNNING MIG BATCH ###################
MIG: 20:24:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:24:22 : synp_flow:  -- synthesis_mode: Other
MIG: 20:24:22 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:24:22 : vivado_mode: xpg_bd
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 1
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 : isPortInterface: 0
MIG: 20:24:22 :  locked false  
MIG: 20:24:22 : HDL Language: Verilog
MIG: 20:24:22 : compInfo: false
MIG: 20:24:22 : Vivado Options xc7a200t sbg484 -1
MIG: 20:24:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:24:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:24:22 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:24:22 : I am in catch area
MIG: 20:24:22 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:24:31 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:24:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:24:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:24:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:24:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:24:31 : Running vhdl_synth_rpr.xit
MIG: 20:24:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:24:31 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:24:31 : ################# RUNNING MIG BATCH ###################
MIG: 20:24:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:24:31 : synp_flow:  -- synthesis_mode: Other
MIG: 20:24:31 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:24:31 : vivado_mode: xpg_bd
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 1
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 : isPortInterface: 0
MIG: 20:24:31 :  locked false  
MIG: 20:24:31 : HDL Language: Verilog
MIG: 20:24:31 : compInfo: false
MIG: 20:24:31 : Vivado Options xc7a200t sbg484 -1
MIG: 20:24:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:24:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:24:31 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:24:31 : I am in catch area
MIG: 20:24:31 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:24:40 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:24:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:24:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:24:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:24:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:24:40 : Running simulation.xit
MIG: 20:24:40 : ################# RUNNING MIG BATCH ###################
MIG: 20:24:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:24:40 : synp_flow:  -- synthesis_mode: Other
MIG: 20:24:40 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:24:40 : vivado_mode: xpg_bd
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 1
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 : isPortInterface: 0
MIG: 20:24:40 :  locked false  
MIG: 20:24:40 : HDL Language: Verilog
MIG: 20:24:40 : compInfo: false
MIG: 20:24:40 : Vivado Options xc7a200t sbg484 -1
MIG: 20:24:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:24:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:24:40 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:24:40 : I am in catch area
MIG: 20:24:40 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:24:49 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:24:49 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:24:49 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:24:49 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:24:49 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:24:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:24:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:24:49 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:24:49 : ################# RUNNING MIG BATCH ###################
MIG: 20:24:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:24:49 : synp_flow:  -- synthesis_mode: Other
MIG: 20:24:49 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:24:49 : vivado_mode: xpg_bd
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 1
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 : isPortInterface: 0
MIG: 20:24:49 :  locked false  
MIG: 20:24:49 : HDL Language: Verilog
MIG: 20:24:49 : compInfo: false
MIG: 20:24:49 : Vivado Options xc7a200t sbg484 -1
MIG: 20:24:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:24:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:24:49 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:24:49 : I am in catch area
MIG: 20:24:49 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:24:57 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:24:57 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:24:57 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:24:57 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:24:57 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:24:58 : Running implementation.xit
MIG: 20:24:58 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:24:58 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:24:58 : ################# RUNNING MIG BATCH ###################
MIG: 20:24:58 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:24:58 : synp_flow:  -- synthesis_mode: Other
MIG: 20:24:58 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:24:58 : vivado_mode: xpg_bd
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 1
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 : isPortInterface: 0
MIG: 20:24:58 :  locked false  
MIG: 20:24:58 : HDL Language: Verilog
MIG: 20:24:58 : compInfo: false
MIG: 20:24:58 : Vivado Options xc7a200t sbg484 -1
MIG: 20:24:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:24:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:24:58 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:24:58 : I am in catch area
MIG: 20:24:58 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:25:06 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:25:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:25:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:25:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:25:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:47:18 : Running synthesis.xit
MIG: 21:47:18 : ################# RUNNING MIG BATCH ###################
MIG: 21:47:18 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:47:18 : synp_flow:  -- synthesis_mode: Other
MIG: 21:47:18 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:47:18 : vivado_mode: xpg_bd
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 1
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 : isPortInterface: 0
MIG: 21:47:18 :  locked false  
MIG: 21:47:18 : HDL Language: Verilog
MIG: 21:47:18 : compInfo: false
MIG: 21:47:18 : Vivado Options xc7a200t sbg484 -1
MIG: 21:47:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:47:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:47:18 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 21:47:18 : I am in catch area
MIG: 21:47:18 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:47:29 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:47:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:47:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:47:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:47:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:47:29 : Running vhdl_synth_rpr.xit
MIG: 21:47:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:47:29 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:47:29 : ################# RUNNING MIG BATCH ###################
MIG: 21:47:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:47:29 : synp_flow:  -- synthesis_mode: Other
MIG: 21:47:29 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:47:29 : vivado_mode: xpg_bd
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 1
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 : isPortInterface: 0
MIG: 21:47:29 :  locked false  
MIG: 21:47:29 : HDL Language: Verilog
MIG: 21:47:29 : compInfo: false
MIG: 21:47:29 : Vivado Options xc7a200t sbg484 -1
MIG: 21:47:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:47:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:47:29 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 21:47:29 : I am in catch area
MIG: 21:47:29 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:47:38 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:47:38 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:47:38 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:47:38 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:47:38 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:47:39 : Running simulation.xit
MIG: 21:47:39 : ################# RUNNING MIG BATCH ###################
MIG: 21:47:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:47:39 : synp_flow:  -- synthesis_mode: Other
MIG: 21:47:39 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:47:39 : vivado_mode: xpg_bd
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 1
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 : isPortInterface: 0
MIG: 21:47:39 :  locked false  
MIG: 21:47:39 : HDL Language: Verilog
MIG: 21:47:39 : compInfo: false
MIG: 21:47:39 : Vivado Options xc7a200t sbg484 -1
MIG: 21:47:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:47:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:47:39 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 21:47:39 : I am in catch area
MIG: 21:47:39 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:47:47 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:47:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:47:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:47:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:47:47 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:47:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:47:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:47:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:47:48 : ################# RUNNING MIG BATCH ###################
MIG: 21:47:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:47:48 : synp_flow:  -- synthesis_mode: Other
MIG: 21:47:48 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:47:48 : vivado_mode: xpg_bd
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 1
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 : isPortInterface: 0
MIG: 21:47:48 :  locked false  
MIG: 21:47:48 : HDL Language: Verilog
MIG: 21:47:48 : compInfo: false
MIG: 21:47:48 : Vivado Options xc7a200t sbg484 -1
MIG: 21:47:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:47:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:47:48 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 21:47:48 : I am in catch area
MIG: 21:47:48 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:47:59 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:47:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:47:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:47:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:48:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:48:01 : Running implementation.xit
MIG: 21:48:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:48:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:48:01 : ################# RUNNING MIG BATCH ###################
MIG: 21:48:01 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:48:01 : synp_flow:  -- synthesis_mode: Other
MIG: 21:48:01 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:48:01 : vivado_mode: xpg_bd
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:01 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 1
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 : isPortInterface: 0
MIG: 21:48:02 :  locked false  
MIG: 21:48:02 : HDL Language: Verilog
MIG: 21:48:02 : compInfo: false
MIG: 21:48:02 : Vivado Options xc7a200t sbg484 -1
MIG: 21:48:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:48:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:48:02 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 21:48:02 : I am in catch area
MIG: 21:48:02 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:48:11 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:48:11 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:48:11 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:48:11 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:48:11 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:59:13 : Running synthesis.xit
MIG: 19:59:13 : ################# RUNNING MIG BATCH ###################
MIG: 19:59:13 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:59:13 : synp_flow:  -- synthesis_mode: Other
MIG: 19:59:13 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:59:13 : vivado_mode: xpg_bd
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:13 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 1
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 : isPortInterface: 0
MIG: 19:59:14 :  locked false  
MIG: 19:59:14 : HDL Language: Verilog
MIG: 19:59:14 : compInfo: false
MIG: 19:59:14 : Vivado Options xc7a200t sbg484 -1
MIG: 19:59:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:59:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:59:14 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:59:14 : I am in catch area
MIG: 19:59:14 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:59:27 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:59:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:59:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:59:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:59:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:59:27 : Running vhdl_synth_rpr.xit
MIG: 19:59:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:59:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:59:27 : ################# RUNNING MIG BATCH ###################
MIG: 19:59:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:59:27 : synp_flow:  -- synthesis_mode: Other
MIG: 19:59:28 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:59:28 : vivado_mode: xpg_bd
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 1
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 : isPortInterface: 0
MIG: 19:59:28 :  locked false  
MIG: 19:59:28 : HDL Language: Verilog
MIG: 19:59:28 : compInfo: false
MIG: 19:59:28 : Vivado Options xc7a200t sbg484 -1
MIG: 19:59:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:59:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:59:28 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:59:28 : I am in catch area
MIG: 19:59:28 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:59:37 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:59:37 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:59:37 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:59:37 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:59:37 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:59:37 : Running simulation.xit
MIG: 19:59:37 : ################# RUNNING MIG BATCH ###################
MIG: 19:59:37 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:59:37 : synp_flow:  -- synthesis_mode: Other
MIG: 19:59:37 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:59:37 : vivado_mode: xpg_bd
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 1
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 : isPortInterface: 0
MIG: 19:59:37 :  locked false  
MIG: 19:59:37 : HDL Language: Verilog
MIG: 19:59:37 : compInfo: false
MIG: 19:59:37 : Vivado Options xc7a200t sbg484 -1
MIG: 19:59:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:59:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:59:37 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:59:37 : I am in catch area
MIG: 19:59:37 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:59:46 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:59:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:59:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:59:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:59:47 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:59:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:59:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:59:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:59:47 : ################# RUNNING MIG BATCH ###################
MIG: 19:59:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:59:47 : synp_flow:  -- synthesis_mode: Other
MIG: 19:59:47 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:59:47 : vivado_mode: xpg_bd
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 1
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 : isPortInterface: 0
MIG: 19:59:47 :  locked false  
MIG: 19:59:47 : HDL Language: Verilog
MIG: 19:59:47 : compInfo: false
MIG: 19:59:47 : Vivado Options xc7a200t sbg484 -1
MIG: 19:59:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:59:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:59:47 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:59:47 : I am in catch area
MIG: 19:59:47 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:59:55 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:59:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:59:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:59:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:59:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:59:55 : Running implementation.xit
MIG: 19:59:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:59:55 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:59:55 : ################# RUNNING MIG BATCH ###################
MIG: 19:59:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:59:55 : synp_flow:  -- synthesis_mode: Other
MIG: 19:59:55 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:59:55 : vivado_mode: xpg_bd
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 1
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 : isPortInterface: 0
MIG: 19:59:55 :  locked false  
MIG: 19:59:55 : HDL Language: Verilog
MIG: 19:59:55 : compInfo: false
MIG: 19:59:55 : Vivado Options xc7a200t sbg484 -1
MIG: 19:59:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:59:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:59:55 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:59:55 : I am in catch area
MIG: 19:59:55 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:00:06 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:00:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:00:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:00:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:00:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:37:42 : Running synthesis.xit
MIG: 15:37:43 : ################# RUNNING MIG BATCH ###################
MIG: 15:37:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:37:43 : synp_flow:  -- synthesis_mode: Other
MIG: 15:37:43 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:37:43 : vivado_mode: xpg_bd
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 1
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 : isPortInterface: 0
MIG: 15:37:43 :  locked false  
MIG: 15:37:43 : HDL Language: Verilog
MIG: 15:37:43 : compInfo: false
MIG: 15:37:43 : Vivado Options xc7a200t sbg484 -1
MIG: 15:37:43 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:37:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:37:43 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:37:43 : I am in catch area
MIG: 15:37:43 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:37:56 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:37:56 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:37:56 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:37:56 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:37:57 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:37:57 : Running vhdl_synth_rpr.xit
MIG: 15:37:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:37:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:37:57 : ################# RUNNING MIG BATCH ###################
MIG: 15:37:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:37:57 : synp_flow:  -- synthesis_mode: Other
MIG: 15:37:57 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:37:57 : vivado_mode: xpg_bd
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 1
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 : isPortInterface: 0
MIG: 15:37:57 :  locked false  
MIG: 15:37:57 : HDL Language: Verilog
MIG: 15:37:57 : compInfo: false
MIG: 15:37:57 : Vivado Options xc7a200t sbg484 -1
MIG: 15:37:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:37:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:37:57 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:37:57 : I am in catch area
MIG: 15:37:57 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:38:05 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:38:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:38:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:38:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:38:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:38:05 : Running simulation.xit
MIG: 15:38:05 : ################# RUNNING MIG BATCH ###################
MIG: 15:38:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:38:05 : synp_flow:  -- synthesis_mode: Other
MIG: 15:38:05 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:38:05 : vivado_mode: xpg_bd
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 1
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 : isPortInterface: 0
MIG: 15:38:05 :  locked false  
MIG: 15:38:05 : HDL Language: Verilog
MIG: 15:38:05 : compInfo: false
MIG: 15:38:05 : Vivado Options xc7a200t sbg484 -1
MIG: 15:38:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:38:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:38:05 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:38:05 : I am in catch area
MIG: 15:38:05 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:38:13 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:38:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:38:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:38:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:38:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:38:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:38:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:38:13 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:38:13 : ################# RUNNING MIG BATCH ###################
MIG: 15:38:13 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:38:13 : synp_flow:  -- synthesis_mode: Other
MIG: 15:38:13 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:38:13 : vivado_mode: xpg_bd
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 1
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 : isPortInterface: 0
MIG: 15:38:13 :  locked false  
MIG: 15:38:13 : HDL Language: Verilog
MIG: 15:38:13 : compInfo: false
MIG: 15:38:13 : Vivado Options xc7a200t sbg484 -1
MIG: 15:38:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:38:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:38:13 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:38:13 : I am in catch area
MIG: 15:38:13 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:38:22 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:38:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:38:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:38:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:38:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:38:22 : Running implementation.xit
MIG: 15:38:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:38:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:38:22 : ################# RUNNING MIG BATCH ###################
MIG: 15:38:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:38:22 : synp_flow:  -- synthesis_mode: Other
MIG: 15:38:22 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:38:22 : vivado_mode: xpg_bd
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:22 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 1
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 : isPortInterface: 0
MIG: 15:38:23 :  locked false  
MIG: 15:38:23 : HDL Language: Verilog
MIG: 15:38:23 : compInfo: false
MIG: 15:38:23 : Vivado Options xc7a200t sbg484 -1
MIG: 15:38:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:38:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:38:23 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:38:23 : I am in catch area
MIG: 15:38:23 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:38:31 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/ece532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:38:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:38:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:38:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:38:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:45:31 : Running synthesis.xit
MIG: 19:45:32 : ################# RUNNING MIG BATCH ###################
MIG: 19:45:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: e:/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:45:32 : synp_flow:  -- synthesis_mode: Other
MIG: 19:45:32 : outputDirectory: e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:45:32 : vivado_mode: xpg_bd
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:32 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 1
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 : isPortInterface: 0
MIG: 19:45:33 :  locked false  
MIG: 19:45:33 : HDL Language: Verilog
MIG: 19:45:33 : compInfo: false
MIG: 19:45:33 : Vivado Options xc7a200t sbg484 -1
MIG: 19:45:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:45:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:45:33 : xilinx_path: E:/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:45:33 : I am in catch area
MIG: 19:45:33 : Running E:/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:46:08 : XML_INPUT_FILE: e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:46:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:46:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:46:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:46:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:46:10 : Running vhdl_synth_rpr.xit
MIG: 19:46:11 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:46:11 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:46:11 : ################# RUNNING MIG BATCH ###################
MIG: 19:46:11 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: e:/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:46:11 : synp_flow:  -- synthesis_mode: Other
MIG: 19:46:11 : outputDirectory: e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:46:11 : vivado_mode: xpg_bd
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:11 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 1
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 : isPortInterface: 0
MIG: 19:46:12 :  locked false  
MIG: 19:46:12 : HDL Language: Verilog
MIG: 19:46:12 : compInfo: false
MIG: 19:46:12 : Vivado Options xc7a200t sbg484 -1
MIG: 19:46:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:46:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:46:12 : xilinx_path: E:/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:46:12 : I am in catch area
MIG: 19:46:12 : Running E:/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:46:32 : XML_INPUT_FILE: e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:46:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:46:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:46:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:46:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:46:33 : Running simulation.xit
MIG: 19:46:34 : ################# RUNNING MIG BATCH ###################
MIG: 19:46:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: e:/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:46:34 : synp_flow:  -- synthesis_mode: Other
MIG: 19:46:34 : outputDirectory: e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:46:34 : vivado_mode: xpg_bd
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 1
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 : isPortInterface: 0
MIG: 19:46:34 :  locked false  
MIG: 19:46:34 : HDL Language: Verilog
MIG: 19:46:34 : compInfo: false
MIG: 19:46:34 : Vivado Options xc7a200t sbg484 -1
MIG: 19:46:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:46:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:46:34 : xilinx_path: E:/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:46:34 : I am in catch area
MIG: 19:46:34 : Running E:/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:46:51 : XML_INPUT_FILE: e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:46:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:46:51 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:46:51 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:46:52 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:46:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:46:53 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:46:53 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:46:53 : ################# RUNNING MIG BATCH ###################
MIG: 19:46:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: e:/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:46:53 : synp_flow:  -- synthesis_mode: Other
MIG: 19:46:53 : outputDirectory: e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:46:53 : vivado_mode: xpg_bd
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:53 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 1
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 : isPortInterface: 0
MIG: 19:46:54 :  locked false  
MIG: 19:46:54 : HDL Language: Verilog
MIG: 19:46:54 : compInfo: false
MIG: 19:46:54 : Vivado Options xc7a200t sbg484 -1
MIG: 19:46:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:46:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:46:54 : xilinx_path: E:/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:46:54 : I am in catch area
MIG: 19:46:54 : Running E:/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:47:11 : XML_INPUT_FILE: e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:47:11 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:47:11 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:47:11 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:47:11 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:47:12 : Running implementation.xit
MIG: 19:47:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:47:12 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:47:12 : ################# RUNNING MIG BATCH ###################
MIG: 19:47:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: e:/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:47:12 : synp_flow:  -- synthesis_mode: Other
MIG: 19:47:12 : outputDirectory: e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:47:12 : vivado_mode: xpg_bd
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:12 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 1
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 : isPortInterface: 0
MIG: 19:47:13 :  locked false  
MIG: 19:47:13 : HDL Language: Verilog
MIG: 19:47:13 : compInfo: false
MIG: 19:47:13 : Vivado Options xc7a200t sbg484 -1
MIG: 19:47:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:47:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:47:13 : xilinx_path: E:/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:47:13 : I am in catch area
MIG: 19:47:13 : Running E:/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:47:29 : XML_INPUT_FILE: e:/ECE532/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:47:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:47:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:47:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:47:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:42:04 : Running synthesis.xit
MIG: 18:42:04 : ################# RUNNING MIG BATCH ###################
MIG: 18:42:04 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:42:04 : synp_flow:  -- synthesis_mode: Other
MIG: 18:42:04 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:42:04 : vivado_mode: xpg_bd
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 1
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 : isPortInterface: 0
MIG: 18:42:04 :  locked false  
MIG: 18:42:04 : HDL Language: Verilog
MIG: 18:42:04 : compInfo: false
MIG: 18:42:04 : Vivado Options xc7a200t sbg484 -1
MIG: 18:42:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:42:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:42:04 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:42:04 : I am in catch area
MIG: 18:42:04 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:42:14 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:42:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:42:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:42:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:42:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:42:14 : Running vhdl_synth_rpr.xit
MIG: 18:42:14 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:42:14 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:42:14 : ################# RUNNING MIG BATCH ###################
MIG: 18:42:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:42:14 : synp_flow:  -- synthesis_mode: Other
MIG: 18:42:14 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:42:14 : vivado_mode: xpg_bd
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 1
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 : isPortInterface: 0
MIG: 18:42:14 :  locked false  
MIG: 18:42:14 : HDL Language: Verilog
MIG: 18:42:14 : compInfo: false
MIG: 18:42:14 : Vivado Options xc7a200t sbg484 -1
MIG: 18:42:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:42:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:42:14 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:42:14 : I am in catch area
MIG: 18:42:14 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:42:22 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:42:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:42:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:42:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:42:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:42:31 : Running simulation.xit
MIG: 18:42:31 : ################# RUNNING MIG BATCH ###################
MIG: 18:42:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:42:31 : synp_flow:  -- synthesis_mode: Other
MIG: 18:42:31 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:42:31 : vivado_mode: xpg_bd
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 1
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 : isPortInterface: 0
MIG: 18:42:31 :  locked false  
MIG: 18:42:31 : HDL Language: Verilog
MIG: 18:42:31 : compInfo: false
MIG: 18:42:31 : Vivado Options xc7a200t sbg484 -1
MIG: 18:42:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:42:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:42:31 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:42:31 : I am in catch area
MIG: 18:42:31 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:42:39 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:42:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:42:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:42:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:42:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:42:39 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:42:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:42:39 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:42:39 : ################# RUNNING MIG BATCH ###################
MIG: 18:42:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:42:39 : synp_flow:  -- synthesis_mode: Other
MIG: 18:42:39 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:42:39 : vivado_mode: xpg_bd
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 1
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 : isPortInterface: 0
MIG: 18:42:39 :  locked false  
MIG: 18:42:39 : HDL Language: Verilog
MIG: 18:42:39 : compInfo: false
MIG: 18:42:39 : Vivado Options xc7a200t sbg484 -1
MIG: 18:42:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:42:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:42:39 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:42:39 : I am in catch area
MIG: 18:42:39 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:42:47 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:42:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:42:47 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:42:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:42:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:42:47 : Running implementation.xit
MIG: 18:42:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:42:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:42:47 : ################# RUNNING MIG BATCH ###################
MIG: 18:42:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:42:47 : synp_flow:  -- synthesis_mode: Other
MIG: 18:42:47 : outputDirectory: /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:42:47 : vivado_mode: xpg_bd
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 1
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 : isPortInterface: 0
MIG: 18:42:47 :  locked false  
MIG: 18:42:47 : HDL Language: Verilog
MIG: 18:42:47 : compInfo: false
MIG: 18:42:47 : Vivado Options xc7a200t sbg484 -1
MIG: 18:42:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:42:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:42:47 : xilinx_path: /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:42:47 : I am in catch area
MIG: 18:42:47 : Running /cad1/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:42:55 : XML_INPUT_FILE: /nfs/ug/homes-5/x/xujiayi2/Documents/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:42:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:42:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:42:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:42:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:19:49 : Running synthesis.xit
MIG: 22:19:50 : ################# RUNNING MIG BATCH ###################
MIG: 22:19:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:19:50 : synp_flow:  -- synthesis_mode: Other
MIG: 22:19:50 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:19:50 : vivado_mode: xpg_bd
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 1
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 :  locked false  
MIG: 22:19:50 : HDL Language: Verilog
MIG: 22:19:50 : compInfo: false
MIG: 22:19:50 : Vivado Options xc7a200t sbg484 -1
MIG: 22:19:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:19:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:19:50 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:19:50 : I am in catch area
MIG: 22:19:50 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:20:11 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:20:11 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:20:11 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:20:11 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:20:11 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:20:12 : Running vhdl_synth_rpr.xit
MIG: 22:20:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:20:12 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:20:12 : ################# RUNNING MIG BATCH ###################
MIG: 22:20:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:20:12 : synp_flow:  -- synthesis_mode: Other
MIG: 22:20:12 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:20:12 : vivado_mode: xpg_bd
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 1
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 : isPortInterface: 0
MIG: 22:20:12 :  locked false  
MIG: 22:20:12 : HDL Language: Verilog
MIG: 22:20:12 : compInfo: false
MIG: 22:20:12 : Vivado Options xc7a200t sbg484 -1
MIG: 22:20:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:20:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:20:12 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:20:12 : I am in catch area
MIG: 22:20:12 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:20:22 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:20:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:20:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:20:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:20:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:20:23 : Running simulation.xit
MIG: 22:20:23 : ################# RUNNING MIG BATCH ###################
MIG: 22:20:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:20:23 : synp_flow:  -- synthesis_mode: Other
MIG: 22:20:23 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:20:23 : vivado_mode: xpg_bd
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 1
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 : isPortInterface: 0
MIG: 22:20:23 :  locked false  
MIG: 22:20:23 : HDL Language: Verilog
MIG: 22:20:23 : compInfo: false
MIG: 22:20:23 : Vivado Options xc7a200t sbg484 -1
MIG: 22:20:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:20:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:20:23 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:20:23 : I am in catch area
MIG: 22:20:23 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:20:33 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:20:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:20:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:20:33 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:20:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:20:34 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:20:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:20:34 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:20:34 : ################# RUNNING MIG BATCH ###################
MIG: 22:20:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:20:34 : synp_flow:  -- synthesis_mode: Other
MIG: 22:20:34 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:20:34 : vivado_mode: xpg_bd
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 1
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 : isPortInterface: 0
MIG: 22:20:34 :  locked false  
MIG: 22:20:34 : HDL Language: Verilog
MIG: 22:20:34 : compInfo: false
MIG: 22:20:34 : Vivado Options xc7a200t sbg484 -1
MIG: 22:20:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:20:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:20:34 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:20:34 : I am in catch area
MIG: 22:20:34 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:20:45 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:20:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:20:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:20:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:20:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:20:45 : Running implementation.xit
MIG: 22:20:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:20:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:20:45 : ################# RUNNING MIG BATCH ###################
MIG: 22:20:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:20:45 : synp_flow:  -- synthesis_mode: Other
MIG: 22:20:45 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:20:45 : vivado_mode: xpg_bd
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 1
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 : isPortInterface: 0
MIG: 22:20:45 :  locked false  
MIG: 22:20:45 : HDL Language: Verilog
MIG: 22:20:45 : compInfo: false
MIG: 22:20:45 : Vivado Options xc7a200t sbg484 -1
MIG: 22:20:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:20:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:20:45 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:20:45 : I am in catch area
MIG: 22:20:45 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:20:56 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:20:56 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:20:56 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:20:56 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:20:56 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:40:15 : Running synthesis.xit
MIG: 09:40:15 : ################# RUNNING MIG BATCH ###################
MIG: 09:40:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:40:15 : synp_flow:  -- synthesis_mode: Other
MIG: 09:40:15 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:40:15 : vivado_mode: xpg_bd
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:15 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 1
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 : isPortInterface: 0
MIG: 09:40:16 :  locked false  
MIG: 09:40:16 : HDL Language: Verilog
MIG: 09:40:16 : compInfo: false
MIG: 09:40:16 : Vivado Options xc7a200t sbg484 -1
MIG: 09:40:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:40:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:40:16 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:40:16 : I am in catch area
MIG: 09:40:16 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:40:27 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:40:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:40:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:40:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:40:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:40:27 : Running vhdl_synth_rpr.xit
MIG: 09:40:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:40:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 09:40:27 : ################# RUNNING MIG BATCH ###################
MIG: 09:40:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:40:27 : synp_flow:  -- synthesis_mode: Other
MIG: 09:40:27 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:40:27 : vivado_mode: xpg_bd
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 1
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 : isPortInterface: 0
MIG: 09:40:27 :  locked false  
MIG: 09:40:27 : HDL Language: Verilog
MIG: 09:40:27 : compInfo: false
MIG: 09:40:27 : Vivado Options xc7a200t sbg484 -1
MIG: 09:40:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:40:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:40:27 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:40:27 : I am in catch area
MIG: 09:40:27 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:40:37 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:40:37 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:40:37 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:40:37 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:40:37 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:40:37 : Running simulation.xit
MIG: 09:40:38 : ################# RUNNING MIG BATCH ###################
MIG: 09:40:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:40:38 : synp_flow:  -- synthesis_mode: Other
MIG: 09:40:38 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:40:38 : vivado_mode: xpg_bd
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 1
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 : isPortInterface: 0
MIG: 09:40:38 :  locked false  
MIG: 09:40:38 : HDL Language: Verilog
MIG: 09:40:38 : compInfo: false
MIG: 09:40:38 : Vivado Options xc7a200t sbg484 -1
MIG: 09:40:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:40:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:40:38 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:40:38 : I am in catch area
MIG: 09:40:38 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:40:48 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:40:48 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:40:48 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:40:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:40:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:40:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:40:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:40:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 09:40:48 : ################# RUNNING MIG BATCH ###################
MIG: 09:40:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:40:48 : synp_flow:  -- synthesis_mode: Other
MIG: 09:40:48 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:40:48 : vivado_mode: xpg_bd
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 1
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 : isPortInterface: 0
MIG: 09:40:48 :  locked false  
MIG: 09:40:48 : HDL Language: Verilog
MIG: 09:40:48 : compInfo: false
MIG: 09:40:48 : Vivado Options xc7a200t sbg484 -1
MIG: 09:40:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:40:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:40:48 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:40:48 : I am in catch area
MIG: 09:40:48 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:40:58 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:40:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:40:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:40:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:40:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:40:58 : Running implementation.xit
MIG: 09:40:58 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:40:58 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 09:40:58 : ################# RUNNING MIG BATCH ###################
MIG: 09:40:58 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:40:58 : synp_flow:  -- synthesis_mode: Other
MIG: 09:40:58 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:40:58 : vivado_mode: xpg_bd
MIG: 09:40:58 : isPortInterface: 0
MIG: 09:40:58 : isPortInterface: 0
MIG: 09:40:58 : isPortInterface: 0
MIG: 09:40:58 : isPortInterface: 0
MIG: 09:40:58 : isPortInterface: 0
MIG: 09:40:58 : isPortInterface: 0
MIG: 09:40:58 : isPortInterface: 0
MIG: 09:40:58 : isPortInterface: 0
MIG: 09:40:58 : isPortInterface: 0
MIG: 09:40:58 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 1
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 : isPortInterface: 0
MIG: 09:40:59 :  locked false  
MIG: 09:40:59 : HDL Language: Verilog
MIG: 09:40:59 : compInfo: false
MIG: 09:40:59 : Vivado Options xc7a200t sbg484 -1
MIG: 09:40:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:40:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:40:59 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:40:59 : I am in catch area
MIG: 09:40:59 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:41:09 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:41:09 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:41:09 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:41:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:41:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 11:50:56 : Running synthesis.xit
MIG: 11:50:56 : ################# RUNNING MIG BATCH ###################
MIG: 11:50:56 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 11:50:56 : synp_flow:  -- synthesis_mode: Other
MIG: 11:50:56 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 11:50:56 : vivado_mode: xpg_bd
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 1
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 : isPortInterface: 0
MIG: 11:50:56 :  locked false  
MIG: 11:50:56 : HDL Language: Verilog
MIG: 11:50:56 : compInfo: false
MIG: 11:50:56 : Vivado Options xc7a200t sbg484 -1
MIG: 11:50:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:50:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:50:56 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:50:56 : I am in catch area
MIG: 11:50:56 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 11:51:07 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 11:51:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 11:51:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 11:51:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 11:51:07 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 11:51:08 : Running vhdl_synth_rpr.xit
MIG: 11:51:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 11:51:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:51:08 : ################# RUNNING MIG BATCH ###################
MIG: 11:51:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 11:51:08 : synp_flow:  -- synthesis_mode: Other
MIG: 11:51:08 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 11:51:08 : vivado_mode: xpg_bd
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 1
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 : isPortInterface: 0
MIG: 11:51:08 :  locked false  
MIG: 11:51:08 : HDL Language: Verilog
MIG: 11:51:08 : compInfo: false
MIG: 11:51:08 : Vivado Options xc7a200t sbg484 -1
MIG: 11:51:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:51:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:51:08 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:51:08 : I am in catch area
MIG: 11:51:08 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 11:51:18 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 11:51:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 11:51:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 11:51:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 11:51:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 11:51:19 : Running simulation.xit
MIG: 11:51:19 : ################# RUNNING MIG BATCH ###################
MIG: 11:51:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 11:51:19 : synp_flow:  -- synthesis_mode: Other
MIG: 11:51:19 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 11:51:19 : vivado_mode: xpg_bd
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 1
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 : isPortInterface: 0
MIG: 11:51:19 :  locked false  
MIG: 11:51:19 : HDL Language: Verilog
MIG: 11:51:19 : compInfo: false
MIG: 11:51:19 : Vivado Options xc7a200t sbg484 -1
MIG: 11:51:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:51:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:51:19 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:51:19 : I am in catch area
MIG: 11:51:19 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 11:51:29 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 11:51:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 11:51:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 11:51:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 11:51:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 11:51:30 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:51:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 11:51:30 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:51:30 : ################# RUNNING MIG BATCH ###################
MIG: 11:51:30 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 11:51:30 : synp_flow:  -- synthesis_mode: Other
MIG: 11:51:30 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 11:51:30 : vivado_mode: xpg_bd
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 1
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 : isPortInterface: 0
MIG: 11:51:30 :  locked false  
MIG: 11:51:30 : HDL Language: Verilog
MIG: 11:51:30 : compInfo: false
MIG: 11:51:30 : Vivado Options xc7a200t sbg484 -1
MIG: 11:51:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:51:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:51:30 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:51:30 : I am in catch area
MIG: 11:51:30 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 11:51:40 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 11:51:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 11:51:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 11:51:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 11:51:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 11:51:40 : Running implementation.xit
MIG: 11:51:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 11:51:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:51:41 : ################# RUNNING MIG BATCH ###################
MIG: 11:51:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 11:51:41 : synp_flow:  -- synthesis_mode: Other
MIG: 11:51:41 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 11:51:41 : vivado_mode: xpg_bd
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 1
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 : isPortInterface: 0
MIG: 11:51:41 :  locked false  
MIG: 11:51:41 : HDL Language: Verilog
MIG: 11:51:41 : compInfo: false
MIG: 11:51:41 : Vivado Options xc7a200t sbg484 -1
MIG: 11:51:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:51:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:51:41 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:51:41 : I am in catch area
MIG: 11:51:41 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 11:51:51 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 11:51:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 11:51:51 : Moving hdmi_mig_7series_0_0 ...
MIG: 11:51:51 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 11:51:51 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:38:14 : Running synthesis.xit
MIG: 12:38:14 : ################# RUNNING MIG BATCH ###################
MIG: 12:38:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:38:14 : synp_flow:  -- synthesis_mode: Other
MIG: 12:38:14 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:38:14 : vivado_mode: xpg_bd
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 1
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 : isPortInterface: 0
MIG: 12:38:14 :  locked false  
MIG: 12:38:14 : HDL Language: Verilog
MIG: 12:38:14 : compInfo: false
MIG: 12:38:14 : Vivado Options xc7a200t sbg484 -1
MIG: 12:38:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:38:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:38:14 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:38:14 : I am in catch area
MIG: 12:38:14 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:38:25 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:38:25 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:38:25 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:38:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:38:25 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:38:25 : Running vhdl_synth_rpr.xit
MIG: 12:38:25 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:38:25 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:38:25 : ################# RUNNING MIG BATCH ###################
MIG: 12:38:25 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:38:25 : synp_flow:  -- synthesis_mode: Other
MIG: 12:38:25 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:38:25 : vivado_mode: xpg_bd
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 1
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 : isPortInterface: 0
MIG: 12:38:25 :  locked false  
MIG: 12:38:25 : HDL Language: Verilog
MIG: 12:38:25 : compInfo: false
MIG: 12:38:25 : Vivado Options xc7a200t sbg484 -1
MIG: 12:38:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:38:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:38:25 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:38:25 : I am in catch area
MIG: 12:38:25 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:38:36 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:38:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:38:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:38:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:38:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:38:37 : Running simulation.xit
MIG: 12:38:37 : ################# RUNNING MIG BATCH ###################
MIG: 12:38:37 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:38:37 : synp_flow:  -- synthesis_mode: Other
MIG: 12:38:37 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:38:37 : vivado_mode: xpg_bd
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 1
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 : isPortInterface: 0
MIG: 12:38:37 :  locked false  
MIG: 12:38:37 : HDL Language: Verilog
MIG: 12:38:37 : compInfo: false
MIG: 12:38:37 : Vivado Options xc7a200t sbg484 -1
MIG: 12:38:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:38:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:38:37 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:38:37 : I am in catch area
MIG: 12:38:37 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:38:47 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:38:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:38:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:38:47 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:38:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:38:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:38:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:38:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:38:48 : ################# RUNNING MIG BATCH ###################
MIG: 12:38:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:38:48 : synp_flow:  -- synthesis_mode: Other
MIG: 12:38:48 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:38:48 : vivado_mode: xpg_bd
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 1
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 : isPortInterface: 0
MIG: 12:38:48 :  locked false  
MIG: 12:38:48 : HDL Language: Verilog
MIG: 12:38:48 : compInfo: false
MIG: 12:38:48 : Vivado Options xc7a200t sbg484 -1
MIG: 12:38:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:38:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:38:48 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:38:48 : I am in catch area
MIG: 12:38:48 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:38:59 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:38:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:38:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:38:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:38:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:38:59 : Running implementation.xit
MIG: 12:38:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:38:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:38:59 : ################# RUNNING MIG BATCH ###################
MIG: 12:38:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:38:59 : synp_flow:  -- synthesis_mode: Other
MIG: 12:38:59 : outputDirectory: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:38:59 : vivado_mode: xpg_bd
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 1
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 : isPortInterface: 0
MIG: 12:38:59 :  locked false  
MIG: 12:38:59 : HDL Language: Verilog
MIG: 12:38:59 : compInfo: false
MIG: 12:38:59 : Vivado Options xc7a200t sbg484 -1
MIG: 12:38:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:38:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:38:59 : xilinx_path: G:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:38:59 : I am in catch area
MIG: 12:38:59 : Running G:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:39:10 : XML_INPUT_FILE: e:/MAT244/project2-LDAcomplete/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:39:10 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:39:10 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:39:10 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:39:10 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
