
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016506    0.000886    0.104316 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003377    0.017000    0.109485    0.213801 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017000    0.000202    0.214002 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010136    0.039292    0.260033    0.474035 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039292    0.000428    0.474463 ^ fanout73/A (sg13g2_buf_8)
     7    0.046894    0.024437    0.059659    0.534123 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.024666    0.001762    0.535885 ^ _128_/A (sg13g2_inv_2)
     5    0.023579    0.030384    0.032797    0.568682 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.030503    0.001568    0.570250 v _293_/D (sg13g2_dfrbpq_1)
                                              0.570250   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016506    0.000886    0.104316 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354316   clock uncertainty
                                  0.000000    0.354316   clock reconvergence pessimism
                                 -0.025090    0.329226   library hold time
                                              0.329226   data required time
---------------------------------------------------------------------------------------------
                                              0.329226   data required time
                                             -0.570250   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241024   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016506    0.000886    0.104316 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003377    0.017000    0.109485    0.213801 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017000    0.000202    0.214002 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010136    0.039292    0.260033    0.474035 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039292    0.000428    0.474463 ^ fanout73/A (sg13g2_buf_8)
     7    0.046894    0.024437    0.059659    0.534123 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.024486    0.000707    0.534830 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001893    0.019351    0.039509    0.574339 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.019351    0.000072    0.574410 v _294_/D (sg13g2_dfrbpq_1)
                                              0.574410   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354207   clock uncertainty
                                  0.000000    0.354207   clock reconvergence pessimism
                                 -0.022514    0.331693   library hold time
                                              0.331693   data required time
---------------------------------------------------------------------------------------------
                                              0.331693   data required time
                                             -0.574410   data arrival time
---------------------------------------------------------------------------------------------
                                              0.242717   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016493    0.000399    0.103829 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002105    0.014115    0.107110    0.210939 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.014115    0.000082    0.211021 ^ hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013391    0.047557    0.266044    0.477065 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.047562    0.000510    0.477575 ^ fanout52/A (sg13g2_buf_8)
     8    0.046445    0.024641    0.062496    0.540070 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.025019    0.002318    0.542389 ^ _195_/B (sg13g2_xor2_1)
     2    0.010121    0.031614    0.058048    0.600437 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.031631    0.000664    0.601101 v _196_/B (sg13g2_xor2_1)
     1    0.002115    0.017065    0.036342    0.637443 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.017066    0.000141    0.637583 v _295_/D (sg13g2_dfrbpq_2)
                                              0.637583   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000153    0.102767 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.352767   clock uncertainty
                                  0.000000    0.352767   clock reconvergence pessimism
                                 -0.022167    0.330601   library hold time
                                              0.330601   data required time
---------------------------------------------------------------------------------------------
                                              0.330601   data required time
                                             -0.637583   data arrival time
---------------------------------------------------------------------------------------------
                                              0.306983   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016493    0.000399    0.103829 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002105    0.014115    0.107110    0.210939 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.014115    0.000082    0.211021 ^ hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013391    0.047557    0.266044    0.477065 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.047562    0.000510    0.477575 ^ fanout52/A (sg13g2_buf_8)
     8    0.046445    0.024641    0.062496    0.540070 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.025021    0.002326    0.542397 ^ _199_/B (sg13g2_xnor2_1)
     2    0.009837    0.047927    0.057668    0.600065 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.047939    0.000623    0.600688 v _200_/B (sg13g2_xor2_1)
     1    0.001736    0.016123    0.039913    0.640601 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.016123    0.000067    0.640669 v _296_/D (sg13g2_dfrbpq_1)
                                              0.640669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000151    0.102766 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352766   clock uncertainty
                                  0.000000    0.352766   clock reconvergence pessimism
                                 -0.021949    0.330817   library hold time
                                              0.330817   data required time
---------------------------------------------------------------------------------------------
                                              0.330817   data required time
                                             -0.640669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309852   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000151    0.102766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.007127    0.025592    0.116003    0.218769 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.025613    0.000391    0.219160 ^ hold11/A (sg13g2_dlygate4sd3_1)
     1    0.009502    0.037744    0.262236    0.481396 ^ hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.037744    0.000385    0.481781 ^ fanout66/A (sg13g2_buf_8)
     8    0.048270    0.024852    0.058739    0.540520 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.025443    0.002828    0.543348 ^ _198_/A (sg13g2_nand2_1)
     1    0.003699    0.025069    0.031970    0.575318 v _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.025069    0.000148    0.575467 v _203_/B1 (sg13g2_o21ai_1)
     2    0.010440    0.041168    0.043080    0.618546 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.041181    0.000604    0.619150 ^ _204_/B (sg13g2_xor2_1)
     1    0.002673    0.017926    0.040878    0.660027 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.017926    0.000181    0.660208 v _297_/D (sg13g2_dfrbpq_2)
                                              0.660208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000299    0.102914 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.352914   clock uncertainty
                                  0.000000    0.352914   clock reconvergence pessimism
                                 -0.022365    0.330548   library hold time
                                              0.330548   data required time
---------------------------------------------------------------------------------------------
                                              0.330548   data required time
                                             -0.660208   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329660   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000626    0.103241 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118313    0.221554 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025597    0.000379    0.221933 v fanout57/A (sg13g2_buf_8)
     8    0.040130    0.020233    0.054738    0.276671 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.021230    0.003234    0.279906 v fanout56/A (sg13g2_buf_2)
     6    0.030901    0.040710    0.069461    0.349367 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.040738    0.000906    0.350273 v _210_/B (sg13g2_xnor2_1)
     1    0.006688    0.036410    0.052508    0.402781 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.036411    0.000278    0.403059 v _211_/B (sg13g2_xnor2_1)
     1    0.002374    0.020658    0.038178    0.441237 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.020658    0.000091    0.441328 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002288    0.024280    0.247963    0.689291 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.024280    0.000088    0.689379 v _299_/D (sg13g2_dfrbpq_1)
                                              0.689379   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000626    0.103241 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353240   clock uncertainty
                                  0.000000    0.353240   clock reconvergence pessimism
                                 -0.023833    0.329408   library hold time
                                              0.329408   data required time
---------------------------------------------------------------------------------------------
                                              0.329408   data required time
                                             -0.689379   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359971   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016493    0.000399    0.103829 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002129    0.012108    0.107049    0.210878 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.012108    0.000083    0.210960 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013121    0.047103    0.269309    0.480270 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.047107    0.000422    0.480692 v fanout53/A (sg13g2_buf_1)
     5    0.027326    0.061920    0.088846    0.569538 v fanout53/X (sg13g2_buf_1)
                                                         net53 (net)
                      0.061968    0.001101    0.570639 v _206_/B (sg13g2_xnor2_1)
     2    0.011701    0.055635    0.074065    0.644703 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.055646    0.000758    0.645461 v _208_/A (sg13g2_xor2_1)
     1    0.004762    0.021916    0.054155    0.699616 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.021920    0.000367    0.699982 v _298_/D (sg13g2_dfrbpq_2)
                                              0.699982   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.353687   clock uncertainty
                                  0.000000    0.353687   clock reconvergence pessimism
                                 -0.023109    0.330578   library hold time
                                              0.330578   data required time
---------------------------------------------------------------------------------------------
                                              0.330578   data required time
                                             -0.699982   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369404   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000153    0.102767 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013486    0.026929    0.124976    0.227743 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.026955    0.000527    0.228270 ^ fanout68/A (sg13g2_buf_8)
     8    0.048447    0.024518    0.054505    0.282774 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.025390    0.003503    0.286277 ^ _140_/B (sg13g2_nor2_2)
     5    0.020842    0.028948    0.034616    0.320893 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.029002    0.001041    0.321934 v _144_/A (sg13g2_nand2_1)
     2    0.008636    0.030706    0.033557    0.355491 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.030719    0.000494    0.355985 ^ _212_/B (sg13g2_nor2_1)
     2    0.010489    0.029363    0.035409    0.391394 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.029369    0.000358    0.391752 v _213_/C (sg13g2_nand3_1)
     2    0.013203    0.042579    0.049453    0.441205 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.042607    0.000882    0.442087 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002116    0.020479    0.038784    0.480871 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.020479    0.000144    0.481015 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002259    0.024222    0.247805    0.728821 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.024222    0.000085    0.728906 v _300_/D (sg13g2_dfrbpq_2)
                                              0.728906   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016505    0.000834    0.104264 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.354264   clock uncertainty
                                  0.000000    0.354264   clock reconvergence pessimism
                                 -0.023639    0.330625   library hold time
                                              0.330625   data required time
---------------------------------------------------------------------------------------------
                                              0.330625   data required time
                                             -0.728906   data arrival time
---------------------------------------------------------------------------------------------
                                              0.398281   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000626    0.103241 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118313    0.221554 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025597    0.000379    0.221933 v fanout57/A (sg13g2_buf_8)
     8    0.040130    0.020233    0.054738    0.276671 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.021230    0.003234    0.279906 v fanout56/A (sg13g2_buf_2)
     6    0.030901    0.040710    0.069461    0.349367 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.040774    0.001353    0.350719 v _182_/B (sg13g2_nand2_1)
     1    0.005902    0.027504    0.034579    0.385298 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.027529    0.000468    0.385766 ^ _217_/A (sg13g2_nor3_1)
     1    0.006426    0.024641    0.032715    0.418481 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.024672    0.000662    0.419143 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003275    0.031889    0.052798    0.471942 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.031889    0.000226    0.472167 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.003195    0.023354    0.250859    0.723026 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.023354    0.000128    0.723154 ^ _219_/A (sg13g2_inv_1)
     1    0.002214    0.011367    0.017744    0.740898 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.011367    0.000143    0.741041 v _301_/D (sg13g2_dfrbpq_1)
                                              0.741041   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016493    0.000399    0.103829 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353829   clock uncertainty
                                  0.000000    0.353829   clock reconvergence pessimism
                                 -0.020671    0.333158   library hold time
                                              0.333158   data required time
---------------------------------------------------------------------------------------------
                                              0.333158   data required time
                                             -0.741041   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407883   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034359    0.000895    5.058044 v _290_/A (sg13g2_inv_1)
     1    0.006079    0.024275    0.028086    5.086130 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.024288    0.000249    5.086378 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.086378   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000626    0.103241 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353240   clock uncertainty
                                  0.000000    0.353240   clock reconvergence pessimism
                                 -0.067614    0.285626   library removal time
                                              0.285626   data required time
---------------------------------------------------------------------------------------------
                                              0.285626   data required time
                                             -5.086378   data arrival time
---------------------------------------------------------------------------------------------
                                              4.800752   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.020627    0.000290    5.117232 v _288_/A (sg13g2_inv_1)
     1    0.005852    0.021370    0.024465    5.141697 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.021387    0.000461    5.142159 ^ _297_/RESET_B (sg13g2_dfrbpq_2)
                                              5.142159   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000299    0.102914 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.352914   clock uncertainty
                                  0.000000    0.352914   clock reconvergence pessimism
                                 -0.066953    0.285961   library removal time
                                              0.285961   data required time
---------------------------------------------------------------------------------------------
                                              0.285961   data required time
                                             -5.142159   data arrival time
---------------------------------------------------------------------------------------------
                                              4.856198   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.020630    0.000334    5.117276 v _287_/A (sg13g2_inv_1)
     1    0.005929    0.021548    0.024718    5.141994 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.021553    0.000240    5.142234 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.142234   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000151    0.102766 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352766   clock uncertainty
                                  0.000000    0.352766   clock reconvergence pessimism
                                 -0.066991    0.285775   library removal time
                                              0.285775   data required time
---------------------------------------------------------------------------------------------
                                              0.285775   data required time
                                             -5.142234   data arrival time
---------------------------------------------------------------------------------------------
                                              4.856460   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.020630    0.000338    5.117280 v _286_/A (sg13g2_inv_1)
     1    0.006073    0.021894    0.024990    5.142270 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.021899    0.000248    5.142518 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.142518   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000153    0.102767 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.352767   clock uncertainty
                                  0.000000    0.352767   clock reconvergence pessimism
                                 -0.067070    0.285697   library removal time
                                              0.285697   data required time
---------------------------------------------------------------------------------------------
                                              0.285697   data required time
                                             -5.142518   data arrival time
---------------------------------------------------------------------------------------------
                                              4.856821   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.021021    0.002312    5.119254 v _289_/A (sg13g2_inv_1)
     1    0.005961    0.021693    0.024865    5.144119 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.021697    0.000243    5.144362 ^ _298_/RESET_B (sg13g2_dfrbpq_2)
                                              5.144362   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.353687   clock uncertainty
                                  0.000000    0.353687   clock reconvergence pessimism
                                 -0.066920    0.286767   library removal time
                                              0.286767   data required time
---------------------------------------------------------------------------------------------
                                              0.286767   data required time
                                             -5.144362   data arrival time
---------------------------------------------------------------------------------------------
                                              4.857596   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.021203    0.002857    5.119799 v _291_/A (sg13g2_inv_1)
     1    0.006080    0.022008    0.025131    5.144929 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.022013    0.000250    5.145179 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.145179   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016505    0.000834    0.104264 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.354264   clock uncertainty
                                  0.000000    0.354264   clock reconvergence pessimism
                                 -0.066991    0.287273   library removal time
                                              0.287273   data required time
---------------------------------------------------------------------------------------------
                                              0.287273   data required time
                                             -5.145179   data arrival time
---------------------------------------------------------------------------------------------
                                              4.857906   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.021011    0.002280    5.119222 v _292_/A (sg13g2_inv_1)
     1    0.006759    0.023621    0.026256    5.145478 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.023641    0.000530    5.146008 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.146008   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016493    0.000399    0.103829 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353829   clock uncertainty
                                  0.000000    0.353829   clock reconvergence pessimism
                                 -0.067363    0.286466   library removal time
                                              0.286466   data required time
---------------------------------------------------------------------------------------------
                                              0.286466   data required time
                                             -5.146008   data arrival time
---------------------------------------------------------------------------------------------
                                              4.859542   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.021196    0.002837    5.119779 v _129_/A (sg13g2_inv_1)
     1    0.006890    0.023969    0.026566    5.146344 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.023987    0.000515    5.146859 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.146859   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016506    0.000886    0.104316 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354316   clock uncertainty
                                  0.000000    0.354316   clock reconvergence pessimism
                                 -0.067441    0.286875   library removal time
                                              0.286875   data required time
---------------------------------------------------------------------------------------------
                                              0.286875   data required time
                                             -5.146859   data arrival time
---------------------------------------------------------------------------------------------
                                              4.859984   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.021270    0.003037    5.119978 v _285_/A (sg13g2_inv_1)
     1    0.007020    0.024299    0.026818    5.146796 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.024318    0.000533    5.147329 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.147329   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354207   clock uncertainty
                                  0.000000    0.354207   clock reconvergence pessimism
                                 -0.067517    0.286690   library removal time
                                              0.286690   data required time
---------------------------------------------------------------------------------------------
                                              0.286690   data required time
                                             -5.147329   data arrival time
---------------------------------------------------------------------------------------------
                                              4.860639   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016505    0.000834    0.104264 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.013852    0.023562    0.125057    0.229321 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.023653    0.001169    0.230490 v output2/A (sg13g2_buf_1)
     1    0.007898    0.022885    0.050022    0.280513 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.022887    0.000223    0.280736 v sign (out)
                                              0.280736   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.280736   data arrival time
---------------------------------------------------------------------------------------------
                                              5.030736   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016505    0.000834    0.104264 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.013957    0.027535    0.125673    0.229937 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.027568    0.000710    0.230647 ^ _127_/A (sg13g2_inv_1)
     1    0.004376    0.015942    0.022268    0.252915 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.015964    0.000305    0.253220 v output3/A (sg13g2_buf_1)
     1    0.010082    0.027056    0.051002    0.304222 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.027074    0.000653    0.304874 v signB (out)
                                              0.304874   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.304874   data arrival time
---------------------------------------------------------------------------------------------
                                              5.054874   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000626    0.103241 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118313    0.221554 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025597    0.000379    0.221933 v fanout57/A (sg13g2_buf_8)
     8    0.040130    0.020233    0.054738    0.276671 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.021741    0.004188    0.280859 v _175_/A (sg13g2_nand2_1)
     1    0.004044    0.018474    0.022962    0.303821 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.018475    0.000265    0.304086 ^ output22/A (sg13g2_buf_1)
     1    0.007387    0.025433    0.047697    0.351783 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.025434    0.000191    0.351975 ^ sine_out[26] (out)
                                              0.351975   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.351975   data arrival time
---------------------------------------------------------------------------------------------
                                              5.101974   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000626    0.103241 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120546    0.223786 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.031410    0.000389    0.224175 ^ fanout57/A (sg13g2_buf_8)
     8    0.039574    0.021775    0.054066    0.278241 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022550    0.002892    0.281133 ^ _167_/A (sg13g2_nor2_1)
     1    0.005452    0.020121    0.027323    0.308456 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.020140    0.000346    0.308801 v output19/A (sg13g2_buf_1)
     1    0.006576    0.020165    0.046708    0.355510 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.020169    0.000273    0.355783 v sine_out[23] (out)
                                              0.355783   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.355783   data arrival time
---------------------------------------------------------------------------------------------
                                              5.105783   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000626    0.103241 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120546    0.223786 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.031410    0.000389    0.224175 ^ fanout57/A (sg13g2_buf_8)
     8    0.039574    0.021775    0.054066    0.278241 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022657    0.003145    0.281385 ^ _160_/A (sg13g2_nor2_1)
     1    0.006401    0.020835    0.028830    0.310216 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.020853    0.000475    0.310690 v output14/A (sg13g2_buf_1)
     1    0.006883    0.020791    0.047430    0.358120 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.020796    0.000290    0.358410 v sine_out[19] (out)
                                              0.358410   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.358410   data arrival time
---------------------------------------------------------------------------------------------
                                              5.108410   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012580    0.025894    0.124484    0.228171 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025918    0.000519    0.228690 ^ fanout58/A (sg13g2_buf_8)
     8    0.035616    0.020467    0.051311    0.280001 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.021503    0.003748    0.283749 ^ _275_/A (sg13g2_nor2_1)
     1    0.004806    0.017972    0.025880    0.309628 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.018039    0.000647    0.310275 v output30/A (sg13g2_buf_1)
     1    0.010707    0.028571    0.052254    0.362529 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.028688    0.001359    0.363888 v sine_out[3] (out)
                                              0.363888   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.363888   data arrival time
---------------------------------------------------------------------------------------------
                                              5.113889   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000626    0.103241 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120546    0.223786 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.031410    0.000389    0.224175 ^ fanout57/A (sg13g2_buf_8)
     8    0.039574    0.021775    0.054066    0.278241 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.023044    0.003959    0.282199 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.006051    0.035132    0.041324    0.323524 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.035151    0.000371    0.323895 v output15/A (sg13g2_buf_1)
     1    0.006755    0.021022    0.051662    0.375557 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.021026    0.000282    0.375840 v sine_out[1] (out)
                                              0.375840   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.375840   data arrival time
---------------------------------------------------------------------------------------------
                                              5.125840   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012580    0.025894    0.124484    0.228171 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025918    0.000519    0.228690 ^ fanout58/A (sg13g2_buf_8)
     8    0.035616    0.020467    0.051311    0.280001 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.021076    0.002769    0.282770 ^ _148_/A1 (sg13g2_a21oi_1)
     1    0.006610    0.024934    0.046727    0.329497 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.024949    0.000482    0.329979 v output11/A (sg13g2_buf_1)
     1    0.010317    0.027776    0.054346    0.384326 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.027783    0.000431    0.384756 v sine_out[16] (out)
                                              0.384756   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.384756   data arrival time
---------------------------------------------------------------------------------------------
                                              5.134756   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000153    0.102767 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013486    0.026929    0.124976    0.227743 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.026955    0.000527    0.228270 ^ fanout68/A (sg13g2_buf_8)
     8    0.048447    0.024518    0.054505    0.282774 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.025312    0.003320    0.286094 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004457    0.032729    0.045622    0.331717 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.032729    0.000174    0.331890 v output28/A (sg13g2_buf_1)
     1    0.008384    0.024141    0.053514    0.385405 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.024154    0.000514    0.385919 v sine_out[31] (out)
                                              0.385919   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.385919   data arrival time
---------------------------------------------------------------------------------------------
                                              5.135920   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012580    0.025894    0.124484    0.228171 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025918    0.000519    0.228690 ^ fanout58/A (sg13g2_buf_8)
     8    0.035616    0.020467    0.051311    0.280001 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.020828    0.002043    0.282044 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.006651    0.030535    0.054945    0.336988 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.030584    0.000626    0.337614 v output12/A (sg13g2_buf_1)
     1    0.010376    0.028082    0.055976    0.393590 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.028134    0.000821    0.394410 v sine_out[17] (out)
                                              0.394410   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.394410   data arrival time
---------------------------------------------------------------------------------------------
                                              5.144411   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000626    0.103241 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120546    0.223786 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.031410    0.000389    0.224175 ^ fanout57/A (sg13g2_buf_8)
     8    0.039574    0.021775    0.054066    0.278241 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022846    0.003559    0.281800 ^ _255_/A (sg13g2_nor4_1)
     1    0.004098    0.024189    0.029428    0.311228 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.024190    0.000302    0.311529 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005552    0.045021    0.046021    0.357550 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.045022    0.000352    0.357902 ^ output4/A (sg13g2_buf_1)
     1    0.007311    0.026130    0.055884    0.413785 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.026134    0.000312    0.414098 ^ sine_out[0] (out)
                                              0.414098   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.414098   data arrival time
---------------------------------------------------------------------------------------------
                                              5.164098   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012580    0.025894    0.124484    0.228171 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025918    0.000519    0.228690 ^ fanout58/A (sg13g2_buf_8)
     8    0.035616    0.020467    0.051311    0.280001 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.021013    0.002600    0.282601 ^ _168_/A (sg13g2_nor2_1)
     2    0.008614    0.026108    0.031816    0.314417 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.026138    0.000685    0.315102 v _171_/B (sg13g2_nand2_1)
     1    0.003942    0.021494    0.026838    0.341940 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.021495    0.000293    0.342233 ^ _172_/B (sg13g2_nand2_1)
     1    0.005065    0.028193    0.037934    0.380167 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.028196    0.000321    0.380488 v output21/A (sg13g2_buf_1)
     1    0.009189    0.025614    0.053331    0.433819 v output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.025659    0.000715    0.434533 v sine_out[25] (out)
                                              0.434533   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.434533   data arrival time
---------------------------------------------------------------------------------------------
                                              5.184534   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012580    0.025894    0.124484    0.228171 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025918    0.000519    0.228690 ^ fanout58/A (sg13g2_buf_8)
     8    0.035616    0.020467    0.051311    0.280001 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.021013    0.002600    0.282601 ^ _168_/A (sg13g2_nor2_1)
     2    0.008614    0.026108    0.031816    0.314417 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.026122    0.000480    0.314897 v _169_/B (sg13g2_nand2_1)
     1    0.005588    0.023339    0.029992    0.344888 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.023362    0.000359    0.345247 ^ _170_/B (sg13g2_nand2_1)
     1    0.005860    0.031388    0.040484    0.385731 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.031419    0.000777    0.386508 v output20/A (sg13g2_buf_1)
     1    0.007720    0.022783    0.052091    0.438599 v output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.022788    0.000323    0.438922 v sine_out[24] (out)
                                              0.438922   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.438922   data arrival time
---------------------------------------------------------------------------------------------
                                              5.188922   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012377    0.022057    0.123939    0.227626 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022064    0.000509    0.228135 v fanout58/A (sg13g2_buf_8)
     8    0.036386    0.019226    0.052854    0.280989 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.020169    0.003367    0.284356 v _181_/A (sg13g2_and2_1)
     4    0.017392    0.042788    0.066520    0.350876 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.042897    0.001662    0.352538 v _189_/B1 (sg13g2_o21ai_1)
     1    0.005509    0.029570    0.036082    0.388619 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.029599    0.000556    0.389175 ^ output29/A (sg13g2_buf_1)
     1    0.008398    0.028268    0.052980    0.442155 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.028278    0.000514    0.442669 ^ sine_out[32] (out)
                                              0.442669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.442669   data arrival time
---------------------------------------------------------------------------------------------
                                              5.192669   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000153    0.102767 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013486    0.026929    0.124976    0.227743 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.026955    0.000527    0.228270 ^ fanout68/A (sg13g2_buf_8)
     8    0.048447    0.024518    0.054505    0.282774 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.025390    0.003503    0.286277 ^ _140_/B (sg13g2_nor2_2)
     5    0.020842    0.028948    0.034616    0.320893 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.029002    0.001041    0.321934 v _144_/A (sg13g2_nand2_1)
     2    0.008636    0.030706    0.033557    0.355491 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.030719    0.000494    0.355985 ^ _212_/B (sg13g2_nor2_1)
     2    0.010489    0.029363    0.035409    0.391394 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.029374    0.000471    0.391864 v output26/A (sg13g2_buf_1)
     1    0.007593    0.022466    0.051241    0.443106 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.022471    0.000328    0.443434 v sine_out[2] (out)
                                              0.443434   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.443434   data arrival time
---------------------------------------------------------------------------------------------
                                              5.193434   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012377    0.022057    0.123939    0.227626 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022064    0.000509    0.228135 v fanout58/A (sg13g2_buf_8)
     8    0.036386    0.019226    0.052854    0.280989 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.020170    0.003370    0.284359 v _150_/A (sg13g2_and2_1)
     3    0.013798    0.035226    0.060829    0.345188 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.035303    0.001215    0.346403 v _162_/A1 (sg13g2_a21oi_1)
     1    0.003099    0.026358    0.043615    0.390018 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.026359    0.000230    0.390249 ^ output16/A (sg13g2_buf_1)
     1    0.008777    0.029103    0.052658    0.442907 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.029114    0.000533    0.443439 ^ sine_out[20] (out)
                                              0.443439   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.443439   data arrival time
---------------------------------------------------------------------------------------------
                                              5.193439   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000626    0.103241 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120546    0.223786 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.031410    0.000389    0.224175 ^ fanout57/A (sg13g2_buf_8)
     8    0.039574    0.021775    0.054066    0.278241 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022682    0.003202    0.281443 ^ fanout56/A (sg13g2_buf_2)
     6    0.031762    0.048609    0.071614    0.353057 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.048793    0.002433    0.355489 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.008617    0.029185    0.036990    0.392479 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.029231    0.000928    0.393407 v output13/A (sg13g2_buf_1)
     1    0.006722    0.020758    0.049773    0.443179 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.020762    0.000276    0.443455 v sine_out[18] (out)
                                              0.443455   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.443455   data arrival time
---------------------------------------------------------------------------------------------
                                              5.193456   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012377    0.022057    0.123939    0.227626 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022064    0.000509    0.228135 v fanout58/A (sg13g2_buf_8)
     8    0.036386    0.019226    0.052854    0.280989 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.020169    0.003367    0.284356 v _181_/A (sg13g2_and2_1)
     4    0.017392    0.042788    0.066520    0.350876 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.042844    0.001117    0.351993 v _184_/B1 (sg13g2_a21oi_1)
     1    0.004840    0.032630    0.036973    0.388966 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.032630    0.000190    0.389155 ^ output25/A (sg13g2_buf_1)
     1    0.009114    0.030127    0.055260    0.444416 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.030139    0.000571    0.444987 ^ sine_out[29] (out)
                                              0.444987   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.444987   data arrival time
---------------------------------------------------------------------------------------------
                                              5.194987   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012377    0.022057    0.123939    0.227626 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022064    0.000509    0.228135 v fanout58/A (sg13g2_buf_8)
     8    0.036386    0.019226    0.052854    0.280989 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.020169    0.003367    0.284356 v _181_/A (sg13g2_and2_1)
     4    0.017392    0.042788    0.066520    0.350876 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.042876    0.001469    0.352345 v _186_/B1 (sg13g2_a21oi_1)
     1    0.005182    0.033805    0.037999    0.390344 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.033811    0.000321    0.390664 ^ output27/A (sg13g2_buf_1)
     1    0.009309    0.030646    0.056018    0.446682 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.030657    0.000546    0.447228 ^ sine_out[30] (out)
                                              0.447228   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.447228   data arrival time
---------------------------------------------------------------------------------------------
                                              5.197227   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000626    0.103241 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118313    0.221554 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025597    0.000379    0.221933 v fanout57/A (sg13g2_buf_8)
     8    0.040130    0.020233    0.054738    0.276671 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.021230    0.003234    0.279906 v fanout56/A (sg13g2_buf_2)
     6    0.030901    0.040710    0.069461    0.349367 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.040890    0.002218    0.351585 v _176_/B1 (sg13g2_o21ai_1)
     1    0.006206    0.031228    0.037493    0.389078 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.031229    0.000212    0.389290 ^ output23/A (sg13g2_buf_1)
     1    0.010992    0.034751    0.058297    0.447587 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.034788    0.000698    0.448285 ^ sine_out[27] (out)
                                              0.448285   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.448285   data arrival time
---------------------------------------------------------------------------------------------
                                              5.198285   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012580    0.025894    0.124484    0.228171 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025918    0.000519    0.228690 ^ fanout58/A (sg13g2_buf_8)
     8    0.035616    0.020467    0.051311    0.280001 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.021428    0.003591    0.283592 ^ _131_/A (sg13g2_or2_1)
     6    0.023770    0.066154    0.083639    0.367231 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.066260    0.002161    0.369392 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003885    0.022770    0.031617    0.401009 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.022771    0.000256    0.401265 v output8/A (sg13g2_buf_1)
     1    0.006989    0.021063    0.048202    0.449468 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.021067    0.000292    0.449759 v sine_out[13] (out)
                                              0.449759   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.449759   data arrival time
---------------------------------------------------------------------------------------------
                                              5.199759   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000299    0.102914 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.020060    0.034715    0.131508    0.234421 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.034729    0.000659    0.235080 ^ fanout65/A (sg13g2_buf_8)
     6    0.036308    0.021062    0.055023    0.290103 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021666    0.002984    0.293088 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.006245    0.019306    0.045875    0.338963 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.019321    0.000411    0.339373 v _179_/B (sg13g2_nand2_1)
     2    0.008746    0.031433    0.033798    0.373171 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.031464    0.000749    0.373920 ^ _281_/B (sg13g2_nor2_1)
     1    0.005076    0.018658    0.026049    0.399969 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.018675    0.000309    0.400278 v output35/A (sg13g2_buf_1)
     1    0.008369    0.023673    0.049098    0.449376 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.023687    0.000520    0.449896 v sine_out[8] (out)
                                              0.449896   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.449896   data arrival time
---------------------------------------------------------------------------------------------
                                              5.199897   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012377    0.022057    0.123939    0.227626 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022064    0.000509    0.228135 v fanout58/A (sg13g2_buf_8)
     8    0.036386    0.019226    0.052854    0.280989 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.020170    0.003370    0.284359 v _150_/A (sg13g2_and2_1)
     3    0.013798    0.035226    0.060829    0.345188 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.035274    0.000903    0.346091 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004713    0.031897    0.049742    0.395832 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.031898    0.000328    0.396161 ^ output17/A (sg13g2_buf_1)
     1    0.008545    0.028699    0.053962    0.450122 ^ output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.028711    0.000550    0.450672 ^ sine_out[21] (out)
                                              0.450672   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.450672   data arrival time
---------------------------------------------------------------------------------------------
                                              5.200673   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012580    0.025894    0.124484    0.228171 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025918    0.000519    0.228690 ^ fanout58/A (sg13g2_buf_8)
     8    0.035616    0.020467    0.051311    0.280001 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.021428    0.003591    0.283592 ^ _131_/A (sg13g2_or2_1)
     6    0.023770    0.066154    0.083639    0.367231 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.066211    0.001595    0.368826 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003819    0.022641    0.031457    0.400282 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.022642    0.000251    0.400533 v output36/A (sg13g2_buf_1)
     1    0.008934    0.024927    0.051306    0.451838 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.024935    0.000428    0.452267 v sine_out[9] (out)
                                              0.452267   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.452267   data arrival time
---------------------------------------------------------------------------------------------
                                              5.202267   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000153    0.102767 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013486    0.026929    0.124976    0.227743 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.026955    0.000527    0.228270 ^ fanout68/A (sg13g2_buf_8)
     8    0.048447    0.024518    0.054505    0.282774 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.025390    0.003503    0.286277 ^ _140_/B (sg13g2_nor2_2)
     5    0.020842    0.028948    0.034616    0.320893 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.029002    0.001041    0.321934 v _144_/A (sg13g2_nand2_1)
     2    0.008636    0.030706    0.033557    0.355491 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.030720    0.000520    0.356011 ^ _145_/B (sg13g2_nand2_1)
     1    0.005803    0.031948    0.042329    0.398340 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.031968    0.000359    0.398699 v output9/A (sg13g2_buf_1)
     1    0.009470    0.026296    0.054942    0.453641 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.026344    0.000756    0.454397 v sine_out[14] (out)
                                              0.454397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.454397   data arrival time
---------------------------------------------------------------------------------------------
                                              5.204397   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012377    0.022057    0.123939    0.227626 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022064    0.000509    0.228135 v fanout58/A (sg13g2_buf_8)
     8    0.036386    0.019226    0.052854    0.280989 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.020170    0.003370    0.284359 v _150_/A (sg13g2_and2_1)
     3    0.013798    0.035226    0.060829    0.345188 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.035300    0.001188    0.346376 v _165_/A1 (sg13g2_a21oi_1)
     1    0.005411    0.034325    0.052429    0.398805 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.034329    0.000330    0.399136 ^ output18/A (sg13g2_buf_1)
     1    0.008746    0.029279    0.055182    0.454318 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.029285    0.000401    0.454719 ^ sine_out[22] (out)
                                              0.454719   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.454719   data arrival time
---------------------------------------------------------------------------------------------
                                              5.204719   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012580    0.025894    0.124484    0.228171 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025918    0.000519    0.228690 ^ fanout58/A (sg13g2_buf_8)
     8    0.035616    0.020467    0.051311    0.280001 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.021428    0.003591    0.283592 ^ _131_/A (sg13g2_or2_1)
     6    0.023770    0.066154    0.083639    0.367231 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.066256    0.002118    0.369349 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003884    0.022769    0.031609    0.400958 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.022770    0.000263    0.401221 v output6/A (sg13g2_buf_1)
     1    0.010077    0.027240    0.053182    0.454404 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.027250    0.000503    0.454907 v sine_out[11] (out)
                                              0.454907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.454907   data arrival time
---------------------------------------------------------------------------------------------
                                              5.204907   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012580    0.025894    0.124484    0.228171 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025918    0.000519    0.228690 ^ fanout58/A (sg13g2_buf_8)
     8    0.035616    0.020467    0.051311    0.280001 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.021428    0.003591    0.283592 ^ _131_/A (sg13g2_or2_1)
     6    0.023770    0.066154    0.083639    0.367231 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.066276    0.002311    0.369542 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.005056    0.024911    0.034225    0.403767 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.024916    0.000454    0.404221 v output5/A (sg13g2_buf_1)
     1    0.009481    0.026101    0.052794    0.457015 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.026148    0.000729    0.457743 v sine_out[10] (out)
                                              0.457743   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.457743   data arrival time
---------------------------------------------------------------------------------------------
                                              5.207743   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000299    0.102914 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.020060    0.034715    0.131508    0.234421 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.034729    0.000659    0.235080 ^ fanout65/A (sg13g2_buf_8)
     6    0.036308    0.021062    0.055023    0.290103 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021666    0.002984    0.293088 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.006245    0.019306    0.045875    0.338963 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.019321    0.000411    0.339373 v _179_/B (sg13g2_nand2_1)
     2    0.008746    0.031433    0.033798    0.373171 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.031453    0.000593    0.373764 ^ _180_/B (sg13g2_nand2_1)
     1    0.003690    0.024486    0.036248    0.410012 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.024487    0.000248    0.410260 v output24/A (sg13g2_buf_1)
     1    0.007992    0.023103    0.050296    0.460556 v output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.023115    0.000497    0.461052 v sine_out[28] (out)
                                              0.461052   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.461052   data arrival time
---------------------------------------------------------------------------------------------
                                              5.211052   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000153    0.102767 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013486    0.026929    0.124976    0.227743 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.026955    0.000527    0.228270 ^ fanout68/A (sg13g2_buf_8)
     8    0.048447    0.024518    0.054505    0.282774 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.025390    0.003503    0.286277 ^ _140_/B (sg13g2_nor2_2)
     5    0.020842    0.028948    0.034616    0.320893 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.029010    0.001107    0.322000 v _152_/B (sg13g2_nor2_2)
     4    0.021587    0.066369    0.064333    0.386333 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.066514    0.002495    0.388828 ^ _277_/B (sg13g2_nor2_1)
     1    0.003597    0.018820    0.031044    0.419872 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.018820    0.000139    0.420011 v output32/A (sg13g2_buf_1)
     1    0.007468    0.021879    0.047755    0.467766 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.021883    0.000313    0.468079 v sine_out[5] (out)
                                              0.468079   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.468079   data arrival time
---------------------------------------------------------------------------------------------
                                              5.218079   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012580    0.025894    0.124484    0.228171 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025918    0.000519    0.228690 ^ fanout58/A (sg13g2_buf_8)
     8    0.035616    0.020467    0.051311    0.280001 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.021428    0.003591    0.283592 ^ _131_/A (sg13g2_or2_1)
     6    0.023770    0.066154    0.083639    0.367231 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.066188    0.001240    0.368471 ^ _149_/A (sg13g2_nand2_1)
     1    0.006442    0.034277    0.051192    0.419663 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.034292    0.000568    0.420231 v output10/A (sg13g2_buf_1)
     1    0.010474    0.028371    0.057457    0.477687 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.028382    0.000511    0.478199 v sine_out[15] (out)
                                              0.478199   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.478199   data arrival time
---------------------------------------------------------------------------------------------
                                              5.228199   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000626    0.103241 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120546    0.223786 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.031410    0.000389    0.224175 ^ fanout57/A (sg13g2_buf_8)
     8    0.039574    0.021775    0.054066    0.278241 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022682    0.003202    0.281443 ^ fanout56/A (sg13g2_buf_2)
     6    0.031762    0.048609    0.071614    0.353057 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.048798    0.002463    0.355520 ^ _130_/B (sg13g2_nor2_1)
     2    0.013982    0.040849    0.047486    0.403006 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040890    0.001081    0.404086 v _284_/A (sg13g2_and2_1)
     1    0.005564    0.019189    0.054252    0.458338 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.019196    0.000334    0.458672 v output7/A (sg13g2_buf_1)
     1    0.007190    0.021340    0.047419    0.506091 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.021344    0.000298    0.506390 v sine_out[12] (out)
                                              0.506390   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.506390   data arrival time
---------------------------------------------------------------------------------------------
                                              5.256390   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000626    0.103241 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120546    0.223786 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.031410    0.000389    0.224175 ^ fanout57/A (sg13g2_buf_8)
     8    0.039574    0.021775    0.054066    0.278241 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022682    0.003202    0.281443 ^ fanout56/A (sg13g2_buf_2)
     6    0.031762    0.048609    0.071614    0.353057 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.048798    0.002463    0.355520 ^ _130_/B (sg13g2_nor2_1)
     2    0.013982    0.040849    0.047486    0.403006 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040918    0.001392    0.404398 v _136_/B (sg13g2_nand2b_2)
     4    0.016596    0.031956    0.034812    0.439210 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.032071    0.001509    0.440719 ^ _278_/A (sg13g2_nor2_1)
     1    0.003755    0.019119    0.027179    0.467898 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.019119    0.000146    0.468044 v output33/A (sg13g2_buf_1)
     1    0.007589    0.022129    0.048049    0.516093 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.022133    0.000319    0.516412 v sine_out[6] (out)
                                              0.516412   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.516412   data arrival time
---------------------------------------------------------------------------------------------
                                              5.266412   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000626    0.103241 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120546    0.223786 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.031410    0.000389    0.224175 ^ fanout57/A (sg13g2_buf_8)
     8    0.039574    0.021775    0.054066    0.278241 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022682    0.003202    0.281443 ^ fanout56/A (sg13g2_buf_2)
     6    0.031762    0.048609    0.071614    0.353057 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.048798    0.002463    0.355520 ^ _130_/B (sg13g2_nor2_1)
     2    0.013982    0.040849    0.047486    0.403006 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040918    0.001392    0.404398 v _136_/B (sg13g2_nand2b_2)
     4    0.016596    0.031956    0.034812    0.439210 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.031992    0.000854    0.440064 ^ _279_/A (sg13g2_nor2_1)
     1    0.004096    0.019724    0.027745    0.467809 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.019725    0.000165    0.467974 v output34/A (sg13g2_buf_1)
     1    0.009157    0.025301    0.050586    0.518560 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.025348    0.000744    0.519304 v sine_out[7] (out)
                                              0.519304   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.519304   data arrival time
---------------------------------------------------------------------------------------------
                                              5.269304   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000626    0.103241 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120546    0.223786 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.031410    0.000389    0.224175 ^ fanout57/A (sg13g2_buf_8)
     8    0.039574    0.021775    0.054066    0.278241 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022682    0.003202    0.281443 ^ fanout56/A (sg13g2_buf_2)
     6    0.031762    0.048609    0.071614    0.353057 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.048798    0.002463    0.355520 ^ _130_/B (sg13g2_nor2_1)
     2    0.013982    0.040849    0.047486    0.403006 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040918    0.001392    0.404398 v _136_/B (sg13g2_nand2b_2)
     4    0.016596    0.031956    0.034812    0.439210 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.032051    0.001370    0.440580 ^ _276_/A (sg13g2_nor2_1)
     1    0.004194    0.019913    0.027934    0.468514 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.019913    0.000164    0.468677 v output31/A (sg13g2_buf_1)
     1    0.010055    0.027241    0.052041    0.520719 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.027297    0.000862    0.521581 v sine_out[4] (out)
                                              0.521581   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.521581   data arrival time
---------------------------------------------------------------------------------------------
                                              5.271581   slack (MET)



