/**
 * \file IfxSent_reg.h
 * \brief
 * \copyright Copyright (c) 2021 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_SENT/V0.1.1.1.8
 * Specification: latest @ 2021-08-22 instance sheet @ MC_A3G_TC49x : V9.1.6.1.0 
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Sent_Registers_Cfg Sent address
 * \ingroup IfxSfr_Sent_Registers
 * 
 * \defgroup IfxSfr_Sent_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Sent_Registers_Cfg
 *
 * \defgroup IfxSfr_Sent_Registers_Cfg_Sent0 2-SENT0
 * \ingroup IfxSfr_Sent_Registers_Cfg
 *
 * \defgroup IfxSfr_Sent_Registers_Cfg_Sent1 2-SENT1
 * \ingroup IfxSfr_Sent_Registers_Cfg
 *
 *
 */
#ifndef IFXSENT_REG_H
#define IFXSENT_REG_H 1
/******************************************************************************/
#include "IfxSent_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Sent_Registers_Cfg_BaseAddress
 * \{  */

/** \brief SENT object */
#define MODULE_SENT0 /*lint --e(923, 9078)*/ ((*(Ifx_SENT*)0xF0003000u))
#define MODULE_SENT1 /*lint --e(923, 9078)*/ ((*(Ifx_SENT*)0xF0004000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Sent_Registers_Cfg_Sent0
 * \{  */
/** \brief 0, Clock Control Register */
#define SENT0_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CLC*)0xF0003000u)

/** \brief 4, OCDS Control and Status Register */
#define SENT0_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_OCS*)0xF0003004u)

/** \brief 8, Module Identification Register */
#define SENT0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_ID*)0xF0003008u)

/** \brief C, Reset Control Register A */
#define SENT0_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RST_CTRLA*)0xF000300Cu)

/** \brief 10, Reset Control Register B */
#define SENT0_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RST_CTRLB*)0xF0003010u)

/** \brief 14, Reset Status Register */
#define SENT0_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RST_STAT*)0xF0003014u)

/** \brief 18, PROT Register Endinit */
#define SENT0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_PROT*)0xF0003018u)

/** \brief 1C, PROT Register Safe Endinit */
#define SENT0_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_PROT*)0xF000301Cu)

/** \brief 20, Write access enable register A */
#define SENT0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_ACCEN_WRA*)0xF0003020u)

/** \brief 24, Write access enable register B */
#define SENT0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_ACCEN_WRB_FPI*)0xF0003024u)

/** \brief 28, Read access enable register A */
#define SENT0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_ACCEN_RDA*)0xF0003028u)

/** \brief 2C, Read access enable register B */
#define SENT0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_ACCEN_RDB_FPI*)0xF000302Cu)

/** \brief 30, VM access enable register */
#define SENT0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_ACCEN_VM*)0xF0003030u)

/** \brief 34, PRS access enable register */
#define SENT0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_ACCEN_PRS*)0xF0003034u)

/** \brief 40, SENT Fractional Divider Register */
#define SENT0_FDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_FDR*)0xF0003040u)

/** \brief 44, Interrupt Overview Register */
#define SENT0_INTOV /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_INTOV*)0xF0003044u)

/** \brief 48, Module Time Stamp Register */
#define SENT0_TSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_TSR*)0xF0003048u)

/** \brief 4C, Time Stamp Predivider Register */
#define SENT0_TPD /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_TPD*)0xF000304Cu)

/** \brief 80, Receive Data Register 0 */
#define SENT0_RDR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF0003080u)

/** \brief 84, Receive Data Register 1 */
#define SENT0_RDR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF0003084u)

/** \brief 88, Receive Data Register 2 */
#define SENT0_RDR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF0003088u)

/** \brief 8C, Receive Data Register 3 */
#define SENT0_RDR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF000308Cu)

/** \brief 90, Receive Data Register 4 */
#define SENT0_RDR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF0003090u)

/** \brief 94, Receive Data Register 5 */
#define SENT0_RDR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF0003094u)

/** \brief 98, Receive Data Register 6 */
#define SENT0_RDR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF0003098u)

/** \brief 9C, Receive Data Register 7 */
#define SENT0_RDR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF000309Cu)

/** \brief A0, Receive Data Register 8 */
#define SENT0_RDR8 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF00030A0u)

/** \brief A4, Receive Data Register 9 */
#define SENT0_RDR9 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF00030A4u)

/** \brief A8, Receive Data Register 10 */
#define SENT0_RDR10 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF00030A8u)

/** \brief AC, Receive Data Register 11 */
#define SENT0_RDR11 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF00030ACu)

/** \brief B0, Receive Data Register 12 */
#define SENT0_RDR12 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF00030B0u)

/** \brief B4, Receive Data Register 13 */
#define SENT0_RDR13 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF00030B4u)

/** \brief B8, Receive Data Register 14 */
#define SENT0_RDR14 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF00030B8u)

/** \brief 100, Channel Pre Divider Register 0 */
#define SENT0_CH0_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0003100u)
/** Alias (User Manual Name) for SENT0_CH0_CPDR */
#define SENT0_CPDR0 (SENT0_CH0_CPDR)

/** \brief 104, Channel Fractional Divider Register 0 */
#define SENT0_CH0_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0003104u)
/** Alias (User Manual Name) for SENT0_CH0_CFDR */
#define SENT0_CFDR0 (SENT0_CH0_CFDR)

/** \brief 108, Receiver Control Register 0 */
#define SENT0_CH0_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0003108u)
/** Alias (User Manual Name) for SENT0_CH0_RCR */
#define SENT0_RCR0 (SENT0_CH0_RCR)

/** \brief 10C, Receive Status Register 0 */
#define SENT0_CH0_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000310Cu)
/** Alias (User Manual Name) for SENT0_CH0_RSR */
#define SENT0_RSR0 (SENT0_CH0_RSR)

/** \brief 110, Serial Data and Status Register 0 */
#define SENT0_CH0_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0003110u)
/** Alias (User Manual Name) for SENT0_CH0_SDS */
#define SENT0_SDS0 (SENT0_CH0_SDS)

/** \brief 114, Input and Output Control Register 0 */
#define SENT0_CH0_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0003114u)
/** Alias (User Manual Name) for SENT0_CH0_IOCR */
#define SENT0_IOCR0 (SENT0_CH0_IOCR)

/** \brief 118, SPC Control Register 0 */
#define SENT0_CH0_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0003118u)
/** Alias (User Manual Name) for SENT0_CH0_SCR */
#define SENT0_SCR0 (SENT0_CH0_SCR)

/** \brief 11C, Receive Data View Register 0 */
#define SENT0_CH0_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000311Cu)
/** Alias (User Manual Name) for SENT0_CH0_VIEW */
#define SENT0_VIEW0 (SENT0_CH0_VIEW)

/** \brief 120, Interrupt Status Register 0 */
#define SENT0_CH0_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0003120u)
/** Alias (User Manual Name) for SENT0_CH0_INTSTAT */
#define SENT0_INTSTAT0 (SENT0_CH0_INTSTAT)

/** \brief 124, Interrupt Set Register 0 */
#define SENT0_CH0_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0003124u)
/** Alias (User Manual Name) for SENT0_CH0_INTSET */
#define SENT0_INTSET0 (SENT0_CH0_INTSET)

/** \brief 128, Interrupt Clear Register 0 */
#define SENT0_CH0_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0003128u)
/** Alias (User Manual Name) for SENT0_CH0_INTCLR */
#define SENT0_INTCLR0 (SENT0_CH0_INTCLR)

/** \brief 12C, Interrupt Enable Register 0 */
#define SENT0_CH0_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000312Cu)
/** Alias (User Manual Name) for SENT0_CH0_INTEN */
#define SENT0_INTEN0 (SENT0_CH0_INTEN)

/** \brief 130, Interrupt Node Pointer Register 0 */
#define SENT0_CH0_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0003130u)
/** Alias (User Manual Name) for SENT0_CH0_INP */
#define SENT0_INP0 (SENT0_CH0_INP)

/** \brief 134, Watch Dog Timer Register 0 */
#define SENT0_CH0_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0003134u)
/** Alias (User Manual Name) for SENT0_CH0_WDT */
#define SENT0_WDT0 (SENT0_CH0_WDT)

/** \brief 140, Channel Pre Divider Register 1 */
#define SENT0_CH1_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0003140u)
/** Alias (User Manual Name) for SENT0_CH1_CPDR */
#define SENT0_CPDR1 (SENT0_CH1_CPDR)

/** \brief 144, Channel Fractional Divider Register 1 */
#define SENT0_CH1_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0003144u)
/** Alias (User Manual Name) for SENT0_CH1_CFDR */
#define SENT0_CFDR1 (SENT0_CH1_CFDR)

/** \brief 148, Receiver Control Register 1 */
#define SENT0_CH1_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0003148u)
/** Alias (User Manual Name) for SENT0_CH1_RCR */
#define SENT0_RCR1 (SENT0_CH1_RCR)

/** \brief 14C, Receive Status Register 1 */
#define SENT0_CH1_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000314Cu)
/** Alias (User Manual Name) for SENT0_CH1_RSR */
#define SENT0_RSR1 (SENT0_CH1_RSR)

/** \brief 150, Serial Data and Status Register 1 */
#define SENT0_CH1_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0003150u)
/** Alias (User Manual Name) for SENT0_CH1_SDS */
#define SENT0_SDS1 (SENT0_CH1_SDS)

/** \brief 154, Input and Output Control Register 1 */
#define SENT0_CH1_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0003154u)
/** Alias (User Manual Name) for SENT0_CH1_IOCR */
#define SENT0_IOCR1 (SENT0_CH1_IOCR)

/** \brief 158, SPC Control Register 1 */
#define SENT0_CH1_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0003158u)
/** Alias (User Manual Name) for SENT0_CH1_SCR */
#define SENT0_SCR1 (SENT0_CH1_SCR)

/** \brief 15C, Receive Data View Register 1 */
#define SENT0_CH1_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000315Cu)
/** Alias (User Manual Name) for SENT0_CH1_VIEW */
#define SENT0_VIEW1 (SENT0_CH1_VIEW)

/** \brief 160, Interrupt Status Register 1 */
#define SENT0_CH1_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0003160u)
/** Alias (User Manual Name) for SENT0_CH1_INTSTAT */
#define SENT0_INTSTAT1 (SENT0_CH1_INTSTAT)

/** \brief 164, Interrupt Set Register 1 */
#define SENT0_CH1_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0003164u)
/** Alias (User Manual Name) for SENT0_CH1_INTSET */
#define SENT0_INTSET1 (SENT0_CH1_INTSET)

/** \brief 168, Interrupt Clear Register 1 */
#define SENT0_CH1_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0003168u)
/** Alias (User Manual Name) for SENT0_CH1_INTCLR */
#define SENT0_INTCLR1 (SENT0_CH1_INTCLR)

/** \brief 16C, Interrupt Enable Register 1 */
#define SENT0_CH1_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000316Cu)
/** Alias (User Manual Name) for SENT0_CH1_INTEN */
#define SENT0_INTEN1 (SENT0_CH1_INTEN)

/** \brief 170, Interrupt Node Pointer Register 1 */
#define SENT0_CH1_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0003170u)
/** Alias (User Manual Name) for SENT0_CH1_INP */
#define SENT0_INP1 (SENT0_CH1_INP)

/** \brief 174, Watch Dog Timer Register 1 */
#define SENT0_CH1_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0003174u)
/** Alias (User Manual Name) for SENT0_CH1_WDT */
#define SENT0_WDT1 (SENT0_CH1_WDT)

/** \brief 180, Channel Pre Divider Register 2 */
#define SENT0_CH2_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0003180u)
/** Alias (User Manual Name) for SENT0_CH2_CPDR */
#define SENT0_CPDR2 (SENT0_CH2_CPDR)

/** \brief 184, Channel Fractional Divider Register 2 */
#define SENT0_CH2_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0003184u)
/** Alias (User Manual Name) for SENT0_CH2_CFDR */
#define SENT0_CFDR2 (SENT0_CH2_CFDR)

/** \brief 188, Receiver Control Register 2 */
#define SENT0_CH2_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0003188u)
/** Alias (User Manual Name) for SENT0_CH2_RCR */
#define SENT0_RCR2 (SENT0_CH2_RCR)

/** \brief 18C, Receive Status Register 2 */
#define SENT0_CH2_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000318Cu)
/** Alias (User Manual Name) for SENT0_CH2_RSR */
#define SENT0_RSR2 (SENT0_CH2_RSR)

/** \brief 190, Serial Data and Status Register 2 */
#define SENT0_CH2_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0003190u)
/** Alias (User Manual Name) for SENT0_CH2_SDS */
#define SENT0_SDS2 (SENT0_CH2_SDS)

/** \brief 194, Input and Output Control Register 2 */
#define SENT0_CH2_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0003194u)
/** Alias (User Manual Name) for SENT0_CH2_IOCR */
#define SENT0_IOCR2 (SENT0_CH2_IOCR)

/** \brief 198, SPC Control Register 2 */
#define SENT0_CH2_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0003198u)
/** Alias (User Manual Name) for SENT0_CH2_SCR */
#define SENT0_SCR2 (SENT0_CH2_SCR)

/** \brief 19C, Receive Data View Register 2 */
#define SENT0_CH2_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000319Cu)
/** Alias (User Manual Name) for SENT0_CH2_VIEW */
#define SENT0_VIEW2 (SENT0_CH2_VIEW)

/** \brief 1A0, Interrupt Status Register 2 */
#define SENT0_CH2_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF00031A0u)
/** Alias (User Manual Name) for SENT0_CH2_INTSTAT */
#define SENT0_INTSTAT2 (SENT0_CH2_INTSTAT)

/** \brief 1A4, Interrupt Set Register 2 */
#define SENT0_CH2_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF00031A4u)
/** Alias (User Manual Name) for SENT0_CH2_INTSET */
#define SENT0_INTSET2 (SENT0_CH2_INTSET)

/** \brief 1A8, Interrupt Clear Register 2 */
#define SENT0_CH2_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF00031A8u)
/** Alias (User Manual Name) for SENT0_CH2_INTCLR */
#define SENT0_INTCLR2 (SENT0_CH2_INTCLR)

/** \brief 1AC, Interrupt Enable Register 2 */
#define SENT0_CH2_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF00031ACu)
/** Alias (User Manual Name) for SENT0_CH2_INTEN */
#define SENT0_INTEN2 (SENT0_CH2_INTEN)

/** \brief 1B0, Interrupt Node Pointer Register 2 */
#define SENT0_CH2_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF00031B0u)
/** Alias (User Manual Name) for SENT0_CH2_INP */
#define SENT0_INP2 (SENT0_CH2_INP)

/** \brief 1B4, Watch Dog Timer Register 2 */
#define SENT0_CH2_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF00031B4u)
/** Alias (User Manual Name) for SENT0_CH2_WDT */
#define SENT0_WDT2 (SENT0_CH2_WDT)

/** \brief 1C0, Channel Pre Divider Register 3 */
#define SENT0_CH3_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF00031C0u)
/** Alias (User Manual Name) for SENT0_CH3_CPDR */
#define SENT0_CPDR3 (SENT0_CH3_CPDR)

/** \brief 1C4, Channel Fractional Divider Register 3 */
#define SENT0_CH3_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF00031C4u)
/** Alias (User Manual Name) for SENT0_CH3_CFDR */
#define SENT0_CFDR3 (SENT0_CH3_CFDR)

/** \brief 1C8, Receiver Control Register 3 */
#define SENT0_CH3_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF00031C8u)
/** Alias (User Manual Name) for SENT0_CH3_RCR */
#define SENT0_RCR3 (SENT0_CH3_RCR)

/** \brief 1CC, Receive Status Register 3 */
#define SENT0_CH3_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF00031CCu)
/** Alias (User Manual Name) for SENT0_CH3_RSR */
#define SENT0_RSR3 (SENT0_CH3_RSR)

/** \brief 1D0, Serial Data and Status Register 3 */
#define SENT0_CH3_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF00031D0u)
/** Alias (User Manual Name) for SENT0_CH3_SDS */
#define SENT0_SDS3 (SENT0_CH3_SDS)

/** \brief 1D4, Input and Output Control Register 3 */
#define SENT0_CH3_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF00031D4u)
/** Alias (User Manual Name) for SENT0_CH3_IOCR */
#define SENT0_IOCR3 (SENT0_CH3_IOCR)

/** \brief 1D8, SPC Control Register 3 */
#define SENT0_CH3_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF00031D8u)
/** Alias (User Manual Name) for SENT0_CH3_SCR */
#define SENT0_SCR3 (SENT0_CH3_SCR)

/** \brief 1DC, Receive Data View Register 3 */
#define SENT0_CH3_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF00031DCu)
/** Alias (User Manual Name) for SENT0_CH3_VIEW */
#define SENT0_VIEW3 (SENT0_CH3_VIEW)

/** \brief 1E0, Interrupt Status Register 3 */
#define SENT0_CH3_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF00031E0u)
/** Alias (User Manual Name) for SENT0_CH3_INTSTAT */
#define SENT0_INTSTAT3 (SENT0_CH3_INTSTAT)

/** \brief 1E4, Interrupt Set Register 3 */
#define SENT0_CH3_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF00031E4u)
/** Alias (User Manual Name) for SENT0_CH3_INTSET */
#define SENT0_INTSET3 (SENT0_CH3_INTSET)

/** \brief 1E8, Interrupt Clear Register 3 */
#define SENT0_CH3_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF00031E8u)
/** Alias (User Manual Name) for SENT0_CH3_INTCLR */
#define SENT0_INTCLR3 (SENT0_CH3_INTCLR)

/** \brief 1EC, Interrupt Enable Register 3 */
#define SENT0_CH3_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF00031ECu)
/** Alias (User Manual Name) for SENT0_CH3_INTEN */
#define SENT0_INTEN3 (SENT0_CH3_INTEN)

/** \brief 1F0, Interrupt Node Pointer Register 3 */
#define SENT0_CH3_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF00031F0u)
/** Alias (User Manual Name) for SENT0_CH3_INP */
#define SENT0_INP3 (SENT0_CH3_INP)

/** \brief 1F4, Watch Dog Timer Register 3 */
#define SENT0_CH3_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF00031F4u)
/** Alias (User Manual Name) for SENT0_CH3_WDT */
#define SENT0_WDT3 (SENT0_CH3_WDT)

/** \brief 200, Channel Pre Divider Register 4 */
#define SENT0_CH4_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0003200u)
/** Alias (User Manual Name) for SENT0_CH4_CPDR */
#define SENT0_CPDR4 (SENT0_CH4_CPDR)

/** \brief 204, Channel Fractional Divider Register 4 */
#define SENT0_CH4_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0003204u)
/** Alias (User Manual Name) for SENT0_CH4_CFDR */
#define SENT0_CFDR4 (SENT0_CH4_CFDR)

/** \brief 208, Receiver Control Register 4 */
#define SENT0_CH4_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0003208u)
/** Alias (User Manual Name) for SENT0_CH4_RCR */
#define SENT0_RCR4 (SENT0_CH4_RCR)

/** \brief 20C, Receive Status Register 4 */
#define SENT0_CH4_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000320Cu)
/** Alias (User Manual Name) for SENT0_CH4_RSR */
#define SENT0_RSR4 (SENT0_CH4_RSR)

/** \brief 210, Serial Data and Status Register 4 */
#define SENT0_CH4_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0003210u)
/** Alias (User Manual Name) for SENT0_CH4_SDS */
#define SENT0_SDS4 (SENT0_CH4_SDS)

/** \brief 214, Input and Output Control Register 4 */
#define SENT0_CH4_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0003214u)
/** Alias (User Manual Name) for SENT0_CH4_IOCR */
#define SENT0_IOCR4 (SENT0_CH4_IOCR)

/** \brief 218, SPC Control Register 4 */
#define SENT0_CH4_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0003218u)
/** Alias (User Manual Name) for SENT0_CH4_SCR */
#define SENT0_SCR4 (SENT0_CH4_SCR)

/** \brief 21C, Receive Data View Register 4 */
#define SENT0_CH4_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000321Cu)
/** Alias (User Manual Name) for SENT0_CH4_VIEW */
#define SENT0_VIEW4 (SENT0_CH4_VIEW)

/** \brief 220, Interrupt Status Register 4 */
#define SENT0_CH4_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0003220u)
/** Alias (User Manual Name) for SENT0_CH4_INTSTAT */
#define SENT0_INTSTAT4 (SENT0_CH4_INTSTAT)

/** \brief 224, Interrupt Set Register 4 */
#define SENT0_CH4_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0003224u)
/** Alias (User Manual Name) for SENT0_CH4_INTSET */
#define SENT0_INTSET4 (SENT0_CH4_INTSET)

/** \brief 228, Interrupt Clear Register 4 */
#define SENT0_CH4_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0003228u)
/** Alias (User Manual Name) for SENT0_CH4_INTCLR */
#define SENT0_INTCLR4 (SENT0_CH4_INTCLR)

/** \brief 22C, Interrupt Enable Register 4 */
#define SENT0_CH4_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000322Cu)
/** Alias (User Manual Name) for SENT0_CH4_INTEN */
#define SENT0_INTEN4 (SENT0_CH4_INTEN)

/** \brief 230, Interrupt Node Pointer Register 4 */
#define SENT0_CH4_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0003230u)
/** Alias (User Manual Name) for SENT0_CH4_INP */
#define SENT0_INP4 (SENT0_CH4_INP)

/** \brief 234, Watch Dog Timer Register 4 */
#define SENT0_CH4_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0003234u)
/** Alias (User Manual Name) for SENT0_CH4_WDT */
#define SENT0_WDT4 (SENT0_CH4_WDT)

/** \brief 240, Channel Pre Divider Register 5 */
#define SENT0_CH5_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0003240u)
/** Alias (User Manual Name) for SENT0_CH5_CPDR */
#define SENT0_CPDR5 (SENT0_CH5_CPDR)

/** \brief 244, Channel Fractional Divider Register 5 */
#define SENT0_CH5_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0003244u)
/** Alias (User Manual Name) for SENT0_CH5_CFDR */
#define SENT0_CFDR5 (SENT0_CH5_CFDR)

/** \brief 248, Receiver Control Register 5 */
#define SENT0_CH5_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0003248u)
/** Alias (User Manual Name) for SENT0_CH5_RCR */
#define SENT0_RCR5 (SENT0_CH5_RCR)

/** \brief 24C, Receive Status Register 5 */
#define SENT0_CH5_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000324Cu)
/** Alias (User Manual Name) for SENT0_CH5_RSR */
#define SENT0_RSR5 (SENT0_CH5_RSR)

/** \brief 250, Serial Data and Status Register 5 */
#define SENT0_CH5_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0003250u)
/** Alias (User Manual Name) for SENT0_CH5_SDS */
#define SENT0_SDS5 (SENT0_CH5_SDS)

/** \brief 254, Input and Output Control Register 5 */
#define SENT0_CH5_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0003254u)
/** Alias (User Manual Name) for SENT0_CH5_IOCR */
#define SENT0_IOCR5 (SENT0_CH5_IOCR)

/** \brief 258, SPC Control Register 5 */
#define SENT0_CH5_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0003258u)
/** Alias (User Manual Name) for SENT0_CH5_SCR */
#define SENT0_SCR5 (SENT0_CH5_SCR)

/** \brief 25C, Receive Data View Register 5 */
#define SENT0_CH5_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000325Cu)
/** Alias (User Manual Name) for SENT0_CH5_VIEW */
#define SENT0_VIEW5 (SENT0_CH5_VIEW)

/** \brief 260, Interrupt Status Register 5 */
#define SENT0_CH5_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0003260u)
/** Alias (User Manual Name) for SENT0_CH5_INTSTAT */
#define SENT0_INTSTAT5 (SENT0_CH5_INTSTAT)

/** \brief 264, Interrupt Set Register 5 */
#define SENT0_CH5_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0003264u)
/** Alias (User Manual Name) for SENT0_CH5_INTSET */
#define SENT0_INTSET5 (SENT0_CH5_INTSET)

/** \brief 268, Interrupt Clear Register 5 */
#define SENT0_CH5_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0003268u)
/** Alias (User Manual Name) for SENT0_CH5_INTCLR */
#define SENT0_INTCLR5 (SENT0_CH5_INTCLR)

/** \brief 26C, Interrupt Enable Register 5 */
#define SENT0_CH5_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000326Cu)
/** Alias (User Manual Name) for SENT0_CH5_INTEN */
#define SENT0_INTEN5 (SENT0_CH5_INTEN)

/** \brief 270, Interrupt Node Pointer Register 5 */
#define SENT0_CH5_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0003270u)
/** Alias (User Manual Name) for SENT0_CH5_INP */
#define SENT0_INP5 (SENT0_CH5_INP)

/** \brief 274, Watch Dog Timer Register 5 */
#define SENT0_CH5_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0003274u)
/** Alias (User Manual Name) for SENT0_CH5_WDT */
#define SENT0_WDT5 (SENT0_CH5_WDT)

/** \brief 280, Channel Pre Divider Register 6 */
#define SENT0_CH6_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0003280u)
/** Alias (User Manual Name) for SENT0_CH6_CPDR */
#define SENT0_CPDR6 (SENT0_CH6_CPDR)

/** \brief 284, Channel Fractional Divider Register 6 */
#define SENT0_CH6_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0003284u)
/** Alias (User Manual Name) for SENT0_CH6_CFDR */
#define SENT0_CFDR6 (SENT0_CH6_CFDR)

/** \brief 288, Receiver Control Register 6 */
#define SENT0_CH6_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0003288u)
/** Alias (User Manual Name) for SENT0_CH6_RCR */
#define SENT0_RCR6 (SENT0_CH6_RCR)

/** \brief 28C, Receive Status Register 6 */
#define SENT0_CH6_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000328Cu)
/** Alias (User Manual Name) for SENT0_CH6_RSR */
#define SENT0_RSR6 (SENT0_CH6_RSR)

/** \brief 290, Serial Data and Status Register 6 */
#define SENT0_CH6_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0003290u)
/** Alias (User Manual Name) for SENT0_CH6_SDS */
#define SENT0_SDS6 (SENT0_CH6_SDS)

/** \brief 294, Input and Output Control Register 6 */
#define SENT0_CH6_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0003294u)
/** Alias (User Manual Name) for SENT0_CH6_IOCR */
#define SENT0_IOCR6 (SENT0_CH6_IOCR)

/** \brief 298, SPC Control Register 6 */
#define SENT0_CH6_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0003298u)
/** Alias (User Manual Name) for SENT0_CH6_SCR */
#define SENT0_SCR6 (SENT0_CH6_SCR)

/** \brief 29C, Receive Data View Register 6 */
#define SENT0_CH6_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000329Cu)
/** Alias (User Manual Name) for SENT0_CH6_VIEW */
#define SENT0_VIEW6 (SENT0_CH6_VIEW)

/** \brief 2A0, Interrupt Status Register 6 */
#define SENT0_CH6_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF00032A0u)
/** Alias (User Manual Name) for SENT0_CH6_INTSTAT */
#define SENT0_INTSTAT6 (SENT0_CH6_INTSTAT)

/** \brief 2A4, Interrupt Set Register 6 */
#define SENT0_CH6_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF00032A4u)
/** Alias (User Manual Name) for SENT0_CH6_INTSET */
#define SENT0_INTSET6 (SENT0_CH6_INTSET)

/** \brief 2A8, Interrupt Clear Register 6 */
#define SENT0_CH6_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF00032A8u)
/** Alias (User Manual Name) for SENT0_CH6_INTCLR */
#define SENT0_INTCLR6 (SENT0_CH6_INTCLR)

/** \brief 2AC, Interrupt Enable Register 6 */
#define SENT0_CH6_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF00032ACu)
/** Alias (User Manual Name) for SENT0_CH6_INTEN */
#define SENT0_INTEN6 (SENT0_CH6_INTEN)

/** \brief 2B0, Interrupt Node Pointer Register 6 */
#define SENT0_CH6_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF00032B0u)
/** Alias (User Manual Name) for SENT0_CH6_INP */
#define SENT0_INP6 (SENT0_CH6_INP)

/** \brief 2B4, Watch Dog Timer Register 6 */
#define SENT0_CH6_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF00032B4u)
/** Alias (User Manual Name) for SENT0_CH6_WDT */
#define SENT0_WDT6 (SENT0_CH6_WDT)

/** \brief 2C0, Channel Pre Divider Register 7 */
#define SENT0_CH7_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF00032C0u)
/** Alias (User Manual Name) for SENT0_CH7_CPDR */
#define SENT0_CPDR7 (SENT0_CH7_CPDR)

/** \brief 2C4, Channel Fractional Divider Register 7 */
#define SENT0_CH7_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF00032C4u)
/** Alias (User Manual Name) for SENT0_CH7_CFDR */
#define SENT0_CFDR7 (SENT0_CH7_CFDR)

/** \brief 2C8, Receiver Control Register 7 */
#define SENT0_CH7_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF00032C8u)
/** Alias (User Manual Name) for SENT0_CH7_RCR */
#define SENT0_RCR7 (SENT0_CH7_RCR)

/** \brief 2CC, Receive Status Register 7 */
#define SENT0_CH7_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF00032CCu)
/** Alias (User Manual Name) for SENT0_CH7_RSR */
#define SENT0_RSR7 (SENT0_CH7_RSR)

/** \brief 2D0, Serial Data and Status Register 7 */
#define SENT0_CH7_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF00032D0u)
/** Alias (User Manual Name) for SENT0_CH7_SDS */
#define SENT0_SDS7 (SENT0_CH7_SDS)

/** \brief 2D4, Input and Output Control Register 7 */
#define SENT0_CH7_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF00032D4u)
/** Alias (User Manual Name) for SENT0_CH7_IOCR */
#define SENT0_IOCR7 (SENT0_CH7_IOCR)

/** \brief 2D8, SPC Control Register 7 */
#define SENT0_CH7_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF00032D8u)
/** Alias (User Manual Name) for SENT0_CH7_SCR */
#define SENT0_SCR7 (SENT0_CH7_SCR)

/** \brief 2DC, Receive Data View Register 7 */
#define SENT0_CH7_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF00032DCu)
/** Alias (User Manual Name) for SENT0_CH7_VIEW */
#define SENT0_VIEW7 (SENT0_CH7_VIEW)

/** \brief 2E0, Interrupt Status Register 7 */
#define SENT0_CH7_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF00032E0u)
/** Alias (User Manual Name) for SENT0_CH7_INTSTAT */
#define SENT0_INTSTAT7 (SENT0_CH7_INTSTAT)

/** \brief 2E4, Interrupt Set Register 7 */
#define SENT0_CH7_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF00032E4u)
/** Alias (User Manual Name) for SENT0_CH7_INTSET */
#define SENT0_INTSET7 (SENT0_CH7_INTSET)

/** \brief 2E8, Interrupt Clear Register 7 */
#define SENT0_CH7_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF00032E8u)
/** Alias (User Manual Name) for SENT0_CH7_INTCLR */
#define SENT0_INTCLR7 (SENT0_CH7_INTCLR)

/** \brief 2EC, Interrupt Enable Register 7 */
#define SENT0_CH7_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF00032ECu)
/** Alias (User Manual Name) for SENT0_CH7_INTEN */
#define SENT0_INTEN7 (SENT0_CH7_INTEN)

/** \brief 2F0, Interrupt Node Pointer Register 7 */
#define SENT0_CH7_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF00032F0u)
/** Alias (User Manual Name) for SENT0_CH7_INP */
#define SENT0_INP7 (SENT0_CH7_INP)

/** \brief 2F4, Watch Dog Timer Register 7 */
#define SENT0_CH7_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF00032F4u)
/** Alias (User Manual Name) for SENT0_CH7_WDT */
#define SENT0_WDT7 (SENT0_CH7_WDT)

/** \brief 300, Channel Pre Divider Register 8 */
#define SENT0_CH8_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0003300u)
/** Alias (User Manual Name) for SENT0_CH8_CPDR */
#define SENT0_CPDR8 (SENT0_CH8_CPDR)

/** \brief 304, Channel Fractional Divider Register 8 */
#define SENT0_CH8_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0003304u)
/** Alias (User Manual Name) for SENT0_CH8_CFDR */
#define SENT0_CFDR8 (SENT0_CH8_CFDR)

/** \brief 308, Receiver Control Register 8 */
#define SENT0_CH8_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0003308u)
/** Alias (User Manual Name) for SENT0_CH8_RCR */
#define SENT0_RCR8 (SENT0_CH8_RCR)

/** \brief 30C, Receive Status Register 8 */
#define SENT0_CH8_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000330Cu)
/** Alias (User Manual Name) for SENT0_CH8_RSR */
#define SENT0_RSR8 (SENT0_CH8_RSR)

/** \brief 310, Serial Data and Status Register 8 */
#define SENT0_CH8_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0003310u)
/** Alias (User Manual Name) for SENT0_CH8_SDS */
#define SENT0_SDS8 (SENT0_CH8_SDS)

/** \brief 314, Input and Output Control Register 8 */
#define SENT0_CH8_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0003314u)
/** Alias (User Manual Name) for SENT0_CH8_IOCR */
#define SENT0_IOCR8 (SENT0_CH8_IOCR)

/** \brief 318, SPC Control Register 8 */
#define SENT0_CH8_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0003318u)
/** Alias (User Manual Name) for SENT0_CH8_SCR */
#define SENT0_SCR8 (SENT0_CH8_SCR)

/** \brief 31C, Receive Data View Register 8 */
#define SENT0_CH8_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000331Cu)
/** Alias (User Manual Name) for SENT0_CH8_VIEW */
#define SENT0_VIEW8 (SENT0_CH8_VIEW)

/** \brief 320, Interrupt Status Register 8 */
#define SENT0_CH8_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0003320u)
/** Alias (User Manual Name) for SENT0_CH8_INTSTAT */
#define SENT0_INTSTAT8 (SENT0_CH8_INTSTAT)

/** \brief 324, Interrupt Set Register 8 */
#define SENT0_CH8_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0003324u)
/** Alias (User Manual Name) for SENT0_CH8_INTSET */
#define SENT0_INTSET8 (SENT0_CH8_INTSET)

/** \brief 328, Interrupt Clear Register 8 */
#define SENT0_CH8_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0003328u)
/** Alias (User Manual Name) for SENT0_CH8_INTCLR */
#define SENT0_INTCLR8 (SENT0_CH8_INTCLR)

/** \brief 32C, Interrupt Enable Register 8 */
#define SENT0_CH8_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000332Cu)
/** Alias (User Manual Name) for SENT0_CH8_INTEN */
#define SENT0_INTEN8 (SENT0_CH8_INTEN)

/** \brief 330, Interrupt Node Pointer Register 8 */
#define SENT0_CH8_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0003330u)
/** Alias (User Manual Name) for SENT0_CH8_INP */
#define SENT0_INP8 (SENT0_CH8_INP)

/** \brief 334, Watch Dog Timer Register 8 */
#define SENT0_CH8_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0003334u)
/** Alias (User Manual Name) for SENT0_CH8_WDT */
#define SENT0_WDT8 (SENT0_CH8_WDT)

/** \brief 340, Channel Pre Divider Register 9 */
#define SENT0_CH9_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0003340u)
/** Alias (User Manual Name) for SENT0_CH9_CPDR */
#define SENT0_CPDR9 (SENT0_CH9_CPDR)

/** \brief 344, Channel Fractional Divider Register 9 */
#define SENT0_CH9_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0003344u)
/** Alias (User Manual Name) for SENT0_CH9_CFDR */
#define SENT0_CFDR9 (SENT0_CH9_CFDR)

/** \brief 348, Receiver Control Register 9 */
#define SENT0_CH9_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0003348u)
/** Alias (User Manual Name) for SENT0_CH9_RCR */
#define SENT0_RCR9 (SENT0_CH9_RCR)

/** \brief 34C, Receive Status Register 9 */
#define SENT0_CH9_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000334Cu)
/** Alias (User Manual Name) for SENT0_CH9_RSR */
#define SENT0_RSR9 (SENT0_CH9_RSR)

/** \brief 350, Serial Data and Status Register 9 */
#define SENT0_CH9_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0003350u)
/** Alias (User Manual Name) for SENT0_CH9_SDS */
#define SENT0_SDS9 (SENT0_CH9_SDS)

/** \brief 354, Input and Output Control Register 9 */
#define SENT0_CH9_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0003354u)
/** Alias (User Manual Name) for SENT0_CH9_IOCR */
#define SENT0_IOCR9 (SENT0_CH9_IOCR)

/** \brief 358, SPC Control Register 9 */
#define SENT0_CH9_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0003358u)
/** Alias (User Manual Name) for SENT0_CH9_SCR */
#define SENT0_SCR9 (SENT0_CH9_SCR)

/** \brief 35C, Receive Data View Register 9 */
#define SENT0_CH9_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000335Cu)
/** Alias (User Manual Name) for SENT0_CH9_VIEW */
#define SENT0_VIEW9 (SENT0_CH9_VIEW)

/** \brief 360, Interrupt Status Register 9 */
#define SENT0_CH9_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0003360u)
/** Alias (User Manual Name) for SENT0_CH9_INTSTAT */
#define SENT0_INTSTAT9 (SENT0_CH9_INTSTAT)

/** \brief 364, Interrupt Set Register 9 */
#define SENT0_CH9_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0003364u)
/** Alias (User Manual Name) for SENT0_CH9_INTSET */
#define SENT0_INTSET9 (SENT0_CH9_INTSET)

/** \brief 368, Interrupt Clear Register 9 */
#define SENT0_CH9_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0003368u)
/** Alias (User Manual Name) for SENT0_CH9_INTCLR */
#define SENT0_INTCLR9 (SENT0_CH9_INTCLR)

/** \brief 36C, Interrupt Enable Register 9 */
#define SENT0_CH9_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000336Cu)
/** Alias (User Manual Name) for SENT0_CH9_INTEN */
#define SENT0_INTEN9 (SENT0_CH9_INTEN)

/** \brief 370, Interrupt Node Pointer Register 9 */
#define SENT0_CH9_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0003370u)
/** Alias (User Manual Name) for SENT0_CH9_INP */
#define SENT0_INP9 (SENT0_CH9_INP)

/** \brief 374, Watch Dog Timer Register 9 */
#define SENT0_CH9_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0003374u)
/** Alias (User Manual Name) for SENT0_CH9_WDT */
#define SENT0_WDT9 (SENT0_CH9_WDT)

/** \brief 380, Channel Pre Divider Register 10 */
#define SENT0_CH10_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0003380u)
/** Alias (User Manual Name) for SENT0_CH10_CPDR */
#define SENT0_CPDR10 (SENT0_CH10_CPDR)

/** \brief 384, Channel Fractional Divider Register 10 */
#define SENT0_CH10_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0003384u)
/** Alias (User Manual Name) for SENT0_CH10_CFDR */
#define SENT0_CFDR10 (SENT0_CH10_CFDR)

/** \brief 388, Receiver Control Register 10 */
#define SENT0_CH10_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0003388u)
/** Alias (User Manual Name) for SENT0_CH10_RCR */
#define SENT0_RCR10 (SENT0_CH10_RCR)

/** \brief 38C, Receive Status Register 10 */
#define SENT0_CH10_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000338Cu)
/** Alias (User Manual Name) for SENT0_CH10_RSR */
#define SENT0_RSR10 (SENT0_CH10_RSR)

/** \brief 390, Serial Data and Status Register 10 */
#define SENT0_CH10_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0003390u)
/** Alias (User Manual Name) for SENT0_CH10_SDS */
#define SENT0_SDS10 (SENT0_CH10_SDS)

/** \brief 394, Input and Output Control Register 10 */
#define SENT0_CH10_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0003394u)
/** Alias (User Manual Name) for SENT0_CH10_IOCR */
#define SENT0_IOCR10 (SENT0_CH10_IOCR)

/** \brief 398, SPC Control Register 10 */
#define SENT0_CH10_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0003398u)
/** Alias (User Manual Name) for SENT0_CH10_SCR */
#define SENT0_SCR10 (SENT0_CH10_SCR)

/** \brief 39C, Receive Data View Register 10 */
#define SENT0_CH10_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000339Cu)
/** Alias (User Manual Name) for SENT0_CH10_VIEW */
#define SENT0_VIEW10 (SENT0_CH10_VIEW)

/** \brief 3A0, Interrupt Status Register 10 */
#define SENT0_CH10_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF00033A0u)
/** Alias (User Manual Name) for SENT0_CH10_INTSTAT */
#define SENT0_INTSTAT10 (SENT0_CH10_INTSTAT)

/** \brief 3A4, Interrupt Set Register 10 */
#define SENT0_CH10_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF00033A4u)
/** Alias (User Manual Name) for SENT0_CH10_INTSET */
#define SENT0_INTSET10 (SENT0_CH10_INTSET)

/** \brief 3A8, Interrupt Clear Register 10 */
#define SENT0_CH10_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF00033A8u)
/** Alias (User Manual Name) for SENT0_CH10_INTCLR */
#define SENT0_INTCLR10 (SENT0_CH10_INTCLR)

/** \brief 3AC, Interrupt Enable Register 10 */
#define SENT0_CH10_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF00033ACu)
/** Alias (User Manual Name) for SENT0_CH10_INTEN */
#define SENT0_INTEN10 (SENT0_CH10_INTEN)

/** \brief 3B0, Interrupt Node Pointer Register 10 */
#define SENT0_CH10_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF00033B0u)
/** Alias (User Manual Name) for SENT0_CH10_INP */
#define SENT0_INP10 (SENT0_CH10_INP)

/** \brief 3B4, Watch Dog Timer Register 10 */
#define SENT0_CH10_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF00033B4u)
/** Alias (User Manual Name) for SENT0_CH10_WDT */
#define SENT0_WDT10 (SENT0_CH10_WDT)

/** \brief 3C0, Channel Pre Divider Register 11 */
#define SENT0_CH11_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF00033C0u)
/** Alias (User Manual Name) for SENT0_CH11_CPDR */
#define SENT0_CPDR11 (SENT0_CH11_CPDR)

/** \brief 3C4, Channel Fractional Divider Register 11 */
#define SENT0_CH11_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF00033C4u)
/** Alias (User Manual Name) for SENT0_CH11_CFDR */
#define SENT0_CFDR11 (SENT0_CH11_CFDR)

/** \brief 3C8, Receiver Control Register 11 */
#define SENT0_CH11_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF00033C8u)
/** Alias (User Manual Name) for SENT0_CH11_RCR */
#define SENT0_RCR11 (SENT0_CH11_RCR)

/** \brief 3CC, Receive Status Register 11 */
#define SENT0_CH11_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF00033CCu)
/** Alias (User Manual Name) for SENT0_CH11_RSR */
#define SENT0_RSR11 (SENT0_CH11_RSR)

/** \brief 3D0, Serial Data and Status Register 11 */
#define SENT0_CH11_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF00033D0u)
/** Alias (User Manual Name) for SENT0_CH11_SDS */
#define SENT0_SDS11 (SENT0_CH11_SDS)

/** \brief 3D4, Input and Output Control Register 11 */
#define SENT0_CH11_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF00033D4u)
/** Alias (User Manual Name) for SENT0_CH11_IOCR */
#define SENT0_IOCR11 (SENT0_CH11_IOCR)

/** \brief 3D8, SPC Control Register 11 */
#define SENT0_CH11_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF00033D8u)
/** Alias (User Manual Name) for SENT0_CH11_SCR */
#define SENT0_SCR11 (SENT0_CH11_SCR)

/** \brief 3DC, Receive Data View Register 11 */
#define SENT0_CH11_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF00033DCu)
/** Alias (User Manual Name) for SENT0_CH11_VIEW */
#define SENT0_VIEW11 (SENT0_CH11_VIEW)

/** \brief 3E0, Interrupt Status Register 11 */
#define SENT0_CH11_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF00033E0u)
/** Alias (User Manual Name) for SENT0_CH11_INTSTAT */
#define SENT0_INTSTAT11 (SENT0_CH11_INTSTAT)

/** \brief 3E4, Interrupt Set Register 11 */
#define SENT0_CH11_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF00033E4u)
/** Alias (User Manual Name) for SENT0_CH11_INTSET */
#define SENT0_INTSET11 (SENT0_CH11_INTSET)

/** \brief 3E8, Interrupt Clear Register 11 */
#define SENT0_CH11_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF00033E8u)
/** Alias (User Manual Name) for SENT0_CH11_INTCLR */
#define SENT0_INTCLR11 (SENT0_CH11_INTCLR)

/** \brief 3EC, Interrupt Enable Register 11 */
#define SENT0_CH11_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF00033ECu)
/** Alias (User Manual Name) for SENT0_CH11_INTEN */
#define SENT0_INTEN11 (SENT0_CH11_INTEN)

/** \brief 3F0, Interrupt Node Pointer Register 11 */
#define SENT0_CH11_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF00033F0u)
/** Alias (User Manual Name) for SENT0_CH11_INP */
#define SENT0_INP11 (SENT0_CH11_INP)

/** \brief 3F4, Watch Dog Timer Register 11 */
#define SENT0_CH11_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF00033F4u)
/** Alias (User Manual Name) for SENT0_CH11_WDT */
#define SENT0_WDT11 (SENT0_CH11_WDT)

/** \brief 400, Channel Pre Divider Register 12 */
#define SENT0_CH12_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0003400u)
/** Alias (User Manual Name) for SENT0_CH12_CPDR */
#define SENT0_CPDR12 (SENT0_CH12_CPDR)

/** \brief 404, Channel Fractional Divider Register 12 */
#define SENT0_CH12_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0003404u)
/** Alias (User Manual Name) for SENT0_CH12_CFDR */
#define SENT0_CFDR12 (SENT0_CH12_CFDR)

/** \brief 408, Receiver Control Register 12 */
#define SENT0_CH12_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0003408u)
/** Alias (User Manual Name) for SENT0_CH12_RCR */
#define SENT0_RCR12 (SENT0_CH12_RCR)

/** \brief 40C, Receive Status Register 12 */
#define SENT0_CH12_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000340Cu)
/** Alias (User Manual Name) for SENT0_CH12_RSR */
#define SENT0_RSR12 (SENT0_CH12_RSR)

/** \brief 410, Serial Data and Status Register 12 */
#define SENT0_CH12_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0003410u)
/** Alias (User Manual Name) for SENT0_CH12_SDS */
#define SENT0_SDS12 (SENT0_CH12_SDS)

/** \brief 414, Input and Output Control Register 12 */
#define SENT0_CH12_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0003414u)
/** Alias (User Manual Name) for SENT0_CH12_IOCR */
#define SENT0_IOCR12 (SENT0_CH12_IOCR)

/** \brief 418, SPC Control Register 12 */
#define SENT0_CH12_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0003418u)
/** Alias (User Manual Name) for SENT0_CH12_SCR */
#define SENT0_SCR12 (SENT0_CH12_SCR)

/** \brief 41C, Receive Data View Register 12 */
#define SENT0_CH12_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000341Cu)
/** Alias (User Manual Name) for SENT0_CH12_VIEW */
#define SENT0_VIEW12 (SENT0_CH12_VIEW)

/** \brief 420, Interrupt Status Register 12 */
#define SENT0_CH12_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0003420u)
/** Alias (User Manual Name) for SENT0_CH12_INTSTAT */
#define SENT0_INTSTAT12 (SENT0_CH12_INTSTAT)

/** \brief 424, Interrupt Set Register 12 */
#define SENT0_CH12_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0003424u)
/** Alias (User Manual Name) for SENT0_CH12_INTSET */
#define SENT0_INTSET12 (SENT0_CH12_INTSET)

/** \brief 428, Interrupt Clear Register 12 */
#define SENT0_CH12_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0003428u)
/** Alias (User Manual Name) for SENT0_CH12_INTCLR */
#define SENT0_INTCLR12 (SENT0_CH12_INTCLR)

/** \brief 42C, Interrupt Enable Register 12 */
#define SENT0_CH12_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000342Cu)
/** Alias (User Manual Name) for SENT0_CH12_INTEN */
#define SENT0_INTEN12 (SENT0_CH12_INTEN)

/** \brief 430, Interrupt Node Pointer Register 12 */
#define SENT0_CH12_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0003430u)
/** Alias (User Manual Name) for SENT0_CH12_INP */
#define SENT0_INP12 (SENT0_CH12_INP)

/** \brief 434, Watch Dog Timer Register 12 */
#define SENT0_CH12_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0003434u)
/** Alias (User Manual Name) for SENT0_CH12_WDT */
#define SENT0_WDT12 (SENT0_CH12_WDT)

/** \brief 440, Channel Pre Divider Register 13 */
#define SENT0_CH13_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0003440u)
/** Alias (User Manual Name) for SENT0_CH13_CPDR */
#define SENT0_CPDR13 (SENT0_CH13_CPDR)

/** \brief 444, Channel Fractional Divider Register 13 */
#define SENT0_CH13_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0003444u)
/** Alias (User Manual Name) for SENT0_CH13_CFDR */
#define SENT0_CFDR13 (SENT0_CH13_CFDR)

/** \brief 448, Receiver Control Register 13 */
#define SENT0_CH13_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0003448u)
/** Alias (User Manual Name) for SENT0_CH13_RCR */
#define SENT0_RCR13 (SENT0_CH13_RCR)

/** \brief 44C, Receive Status Register 13 */
#define SENT0_CH13_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000344Cu)
/** Alias (User Manual Name) for SENT0_CH13_RSR */
#define SENT0_RSR13 (SENT0_CH13_RSR)

/** \brief 450, Serial Data and Status Register 13 */
#define SENT0_CH13_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0003450u)
/** Alias (User Manual Name) for SENT0_CH13_SDS */
#define SENT0_SDS13 (SENT0_CH13_SDS)

/** \brief 454, Input and Output Control Register 13 */
#define SENT0_CH13_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0003454u)
/** Alias (User Manual Name) for SENT0_CH13_IOCR */
#define SENT0_IOCR13 (SENT0_CH13_IOCR)

/** \brief 458, SPC Control Register 13 */
#define SENT0_CH13_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0003458u)
/** Alias (User Manual Name) for SENT0_CH13_SCR */
#define SENT0_SCR13 (SENT0_CH13_SCR)

/** \brief 45C, Receive Data View Register 13 */
#define SENT0_CH13_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000345Cu)
/** Alias (User Manual Name) for SENT0_CH13_VIEW */
#define SENT0_VIEW13 (SENT0_CH13_VIEW)

/** \brief 460, Interrupt Status Register 13 */
#define SENT0_CH13_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0003460u)
/** Alias (User Manual Name) for SENT0_CH13_INTSTAT */
#define SENT0_INTSTAT13 (SENT0_CH13_INTSTAT)

/** \brief 464, Interrupt Set Register 13 */
#define SENT0_CH13_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0003464u)
/** Alias (User Manual Name) for SENT0_CH13_INTSET */
#define SENT0_INTSET13 (SENT0_CH13_INTSET)

/** \brief 468, Interrupt Clear Register 13 */
#define SENT0_CH13_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0003468u)
/** Alias (User Manual Name) for SENT0_CH13_INTCLR */
#define SENT0_INTCLR13 (SENT0_CH13_INTCLR)

/** \brief 46C, Interrupt Enable Register 13 */
#define SENT0_CH13_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000346Cu)
/** Alias (User Manual Name) for SENT0_CH13_INTEN */
#define SENT0_INTEN13 (SENT0_CH13_INTEN)

/** \brief 470, Interrupt Node Pointer Register 13 */
#define SENT0_CH13_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0003470u)
/** Alias (User Manual Name) for SENT0_CH13_INP */
#define SENT0_INP13 (SENT0_CH13_INP)

/** \brief 474, Watch Dog Timer Register 13 */
#define SENT0_CH13_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0003474u)
/** Alias (User Manual Name) for SENT0_CH13_WDT */
#define SENT0_WDT13 (SENT0_CH13_WDT)

/** \brief 480, Channel Pre Divider Register 14 */
#define SENT0_CH14_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0003480u)
/** Alias (User Manual Name) for SENT0_CH14_CPDR */
#define SENT0_CPDR14 (SENT0_CH14_CPDR)

/** \brief 484, Channel Fractional Divider Register 14 */
#define SENT0_CH14_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0003484u)
/** Alias (User Manual Name) for SENT0_CH14_CFDR */
#define SENT0_CFDR14 (SENT0_CH14_CFDR)

/** \brief 488, Receiver Control Register 14 */
#define SENT0_CH14_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0003488u)
/** Alias (User Manual Name) for SENT0_CH14_RCR */
#define SENT0_RCR14 (SENT0_CH14_RCR)

/** \brief 48C, Receive Status Register 14 */
#define SENT0_CH14_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000348Cu)
/** Alias (User Manual Name) for SENT0_CH14_RSR */
#define SENT0_RSR14 (SENT0_CH14_RSR)

/** \brief 490, Serial Data and Status Register 14 */
#define SENT0_CH14_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0003490u)
/** Alias (User Manual Name) for SENT0_CH14_SDS */
#define SENT0_SDS14 (SENT0_CH14_SDS)

/** \brief 494, Input and Output Control Register 14 */
#define SENT0_CH14_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0003494u)
/** Alias (User Manual Name) for SENT0_CH14_IOCR */
#define SENT0_IOCR14 (SENT0_CH14_IOCR)

/** \brief 498, SPC Control Register 14 */
#define SENT0_CH14_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0003498u)
/** Alias (User Manual Name) for SENT0_CH14_SCR */
#define SENT0_SCR14 (SENT0_CH14_SCR)

/** \brief 49C, Receive Data View Register 14 */
#define SENT0_CH14_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000349Cu)
/** Alias (User Manual Name) for SENT0_CH14_VIEW */
#define SENT0_VIEW14 (SENT0_CH14_VIEW)

/** \brief 4A0, Interrupt Status Register 14 */
#define SENT0_CH14_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF00034A0u)
/** Alias (User Manual Name) for SENT0_CH14_INTSTAT */
#define SENT0_INTSTAT14 (SENT0_CH14_INTSTAT)

/** \brief 4A4, Interrupt Set Register 14 */
#define SENT0_CH14_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF00034A4u)
/** Alias (User Manual Name) for SENT0_CH14_INTSET */
#define SENT0_INTSET14 (SENT0_CH14_INTSET)

/** \brief 4A8, Interrupt Clear Register 14 */
#define SENT0_CH14_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF00034A8u)
/** Alias (User Manual Name) for SENT0_CH14_INTCLR */
#define SENT0_INTCLR14 (SENT0_CH14_INTCLR)

/** \brief 4AC, Interrupt Enable Register 14 */
#define SENT0_CH14_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF00034ACu)
/** Alias (User Manual Name) for SENT0_CH14_INTEN */
#define SENT0_INTEN14 (SENT0_CH14_INTEN)

/** \brief 4B0, Interrupt Node Pointer Register 14 */
#define SENT0_CH14_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF00034B0u)
/** Alias (User Manual Name) for SENT0_CH14_INP */
#define SENT0_INP14 (SENT0_CH14_INP)

/** \brief 4B4, Watch Dog Timer Register 14 */
#define SENT0_CH14_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF00034B4u)
/** Alias (User Manual Name) for SENT0_CH14_WDT */
#define SENT0_WDT14 (SENT0_CH14_WDT)

/** \brief A80, Receive Time Stamp Register 0 */
#define SENT0_RTS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0003A80u)

/** \brief A84, Receive Time Stamp Register 1 */
#define SENT0_RTS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0003A84u)

/** \brief A88, Receive Time Stamp Register 2 */
#define SENT0_RTS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0003A88u)

/** \brief A8C, Receive Time Stamp Register 3 */
#define SENT0_RTS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0003A8Cu)

/** \brief A90, Receive Time Stamp Register 4 */
#define SENT0_RTS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0003A90u)

/** \brief A94, Receive Time Stamp Register 5 */
#define SENT0_RTS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0003A94u)

/** \brief A98, Receive Time Stamp Register 6 */
#define SENT0_RTS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0003A98u)

/** \brief A9C, Receive Time Stamp Register 7 */
#define SENT0_RTS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0003A9Cu)

/** \brief AA0, Receive Time Stamp Register 8 */
#define SENT0_RTS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0003AA0u)

/** \brief AA4, Receive Time Stamp Register 9 */
#define SENT0_RTS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0003AA4u)

/** \brief AA8, Receive Time Stamp Register 10 */
#define SENT0_RTS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0003AA8u)

/** \brief AAC, Receive Time Stamp Register 11 */
#define SENT0_RTS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0003AACu)

/** \brief AB0, Receive Time Stamp Register 12 */
#define SENT0_RTS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0003AB0u)

/** \brief AB4, Receive Time Stamp Register 13 */
#define SENT0_RTS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0003AB4u)

/** \brief AB8, Receive Time Stamp Register 14 */
#define SENT0_RTS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0003AB8u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Sent_Registers_Cfg_Sent1
 * \{  */
/** \brief 0, Clock Control Register */
#define SENT1_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CLC*)0xF0004000u)

/** \brief 4, OCDS Control and Status Register */
#define SENT1_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_OCS*)0xF0004004u)

/** \brief 8, Module Identification Register */
#define SENT1_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_ID*)0xF0004008u)

/** \brief C, Reset Control Register A */
#define SENT1_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RST_CTRLA*)0xF000400Cu)

/** \brief 10, Reset Control Register B */
#define SENT1_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RST_CTRLB*)0xF0004010u)

/** \brief 14, Reset Status Register */
#define SENT1_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RST_STAT*)0xF0004014u)

/** \brief 18, PROT Register Endinit */
#define SENT1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_PROT*)0xF0004018u)

/** \brief 1C, PROT Register Safe Endinit */
#define SENT1_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_PROT*)0xF000401Cu)

/** \brief 20, Write access enable register A */
#define SENT1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_ACCEN_WRA*)0xF0004020u)

/** \brief 24, Write access enable register B */
#define SENT1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_ACCEN_WRB_FPI*)0xF0004024u)

/** \brief 28, Read access enable register A */
#define SENT1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_ACCEN_RDA*)0xF0004028u)

/** \brief 2C, Read access enable register B */
#define SENT1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_ACCEN_RDB_FPI*)0xF000402Cu)

/** \brief 30, VM access enable register */
#define SENT1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_ACCEN_VM*)0xF0004030u)

/** \brief 34, PRS access enable register */
#define SENT1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_ACCEN_PRS*)0xF0004034u)

/** \brief 40, SENT Fractional Divider Register */
#define SENT1_FDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_FDR*)0xF0004040u)

/** \brief 44, Interrupt Overview Register */
#define SENT1_INTOV /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_INTOV*)0xF0004044u)

/** \brief 48, Module Time Stamp Register */
#define SENT1_TSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_TSR*)0xF0004048u)

/** \brief 4C, Time Stamp Predivider Register */
#define SENT1_TPD /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_TPD*)0xF000404Cu)

/** \brief 80, Receive Data Register 0 */
#define SENT1_RDR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF0004080u)

/** \brief 84, Receive Data Register 1 */
#define SENT1_RDR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF0004084u)

/** \brief 88, Receive Data Register 2 */
#define SENT1_RDR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF0004088u)

/** \brief 8C, Receive Data Register 3 */
#define SENT1_RDR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF000408Cu)

/** \brief 90, Receive Data Register 4 */
#define SENT1_RDR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF0004090u)

/** \brief 94, Receive Data Register 5 */
#define SENT1_RDR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF0004094u)

/** \brief 98, Receive Data Register 6 */
#define SENT1_RDR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF0004098u)

/** \brief 9C, Receive Data Register 7 */
#define SENT1_RDR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF000409Cu)

/** \brief A0, Receive Data Register 8 */
#define SENT1_RDR8 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF00040A0u)

/** \brief A4, Receive Data Register 9 */
#define SENT1_RDR9 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF00040A4u)

/** \brief A8, Receive Data Register 10 */
#define SENT1_RDR10 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF00040A8u)

/** \brief AC, Receive Data Register 11 */
#define SENT1_RDR11 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF00040ACu)

/** \brief B0, Receive Data Register 12 */
#define SENT1_RDR12 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF00040B0u)

/** \brief B4, Receive Data Register 13 */
#define SENT1_RDR13 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF00040B4u)

/** \brief B8, Receive Data Register 14 */
#define SENT1_RDR14 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RDR*)0xF00040B8u)

/** \brief 100, Channel Pre Divider Register 0 */
#define SENT1_CH0_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0004100u)
/** Alias (User Manual Name) for SENT1_CH0_CPDR */
#define SENT1_CPDR0 (SENT1_CH0_CPDR)

/** \brief 104, Channel Fractional Divider Register 0 */
#define SENT1_CH0_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0004104u)
/** Alias (User Manual Name) for SENT1_CH0_CFDR */
#define SENT1_CFDR0 (SENT1_CH0_CFDR)

/** \brief 108, Receiver Control Register 0 */
#define SENT1_CH0_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0004108u)
/** Alias (User Manual Name) for SENT1_CH0_RCR */
#define SENT1_RCR0 (SENT1_CH0_RCR)

/** \brief 10C, Receive Status Register 0 */
#define SENT1_CH0_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000410Cu)
/** Alias (User Manual Name) for SENT1_CH0_RSR */
#define SENT1_RSR0 (SENT1_CH0_RSR)

/** \brief 110, Serial Data and Status Register 0 */
#define SENT1_CH0_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0004110u)
/** Alias (User Manual Name) for SENT1_CH0_SDS */
#define SENT1_SDS0 (SENT1_CH0_SDS)

/** \brief 114, Input and Output Control Register 0 */
#define SENT1_CH0_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0004114u)
/** Alias (User Manual Name) for SENT1_CH0_IOCR */
#define SENT1_IOCR0 (SENT1_CH0_IOCR)

/** \brief 118, SPC Control Register 0 */
#define SENT1_CH0_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0004118u)
/** Alias (User Manual Name) for SENT1_CH0_SCR */
#define SENT1_SCR0 (SENT1_CH0_SCR)

/** \brief 11C, Receive Data View Register 0 */
#define SENT1_CH0_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000411Cu)
/** Alias (User Manual Name) for SENT1_CH0_VIEW */
#define SENT1_VIEW0 (SENT1_CH0_VIEW)

/** \brief 120, Interrupt Status Register 0 */
#define SENT1_CH0_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0004120u)
/** Alias (User Manual Name) for SENT1_CH0_INTSTAT */
#define SENT1_INTSTAT0 (SENT1_CH0_INTSTAT)

/** \brief 124, Interrupt Set Register 0 */
#define SENT1_CH0_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0004124u)
/** Alias (User Manual Name) for SENT1_CH0_INTSET */
#define SENT1_INTSET0 (SENT1_CH0_INTSET)

/** \brief 128, Interrupt Clear Register 0 */
#define SENT1_CH0_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0004128u)
/** Alias (User Manual Name) for SENT1_CH0_INTCLR */
#define SENT1_INTCLR0 (SENT1_CH0_INTCLR)

/** \brief 12C, Interrupt Enable Register 0 */
#define SENT1_CH0_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000412Cu)
/** Alias (User Manual Name) for SENT1_CH0_INTEN */
#define SENT1_INTEN0 (SENT1_CH0_INTEN)

/** \brief 130, Interrupt Node Pointer Register 0 */
#define SENT1_CH0_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0004130u)
/** Alias (User Manual Name) for SENT1_CH0_INP */
#define SENT1_INP0 (SENT1_CH0_INP)

/** \brief 134, Watch Dog Timer Register 0 */
#define SENT1_CH0_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0004134u)
/** Alias (User Manual Name) for SENT1_CH0_WDT */
#define SENT1_WDT0 (SENT1_CH0_WDT)

/** \brief 140, Channel Pre Divider Register 1 */
#define SENT1_CH1_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0004140u)
/** Alias (User Manual Name) for SENT1_CH1_CPDR */
#define SENT1_CPDR1 (SENT1_CH1_CPDR)

/** \brief 144, Channel Fractional Divider Register 1 */
#define SENT1_CH1_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0004144u)
/** Alias (User Manual Name) for SENT1_CH1_CFDR */
#define SENT1_CFDR1 (SENT1_CH1_CFDR)

/** \brief 148, Receiver Control Register 1 */
#define SENT1_CH1_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0004148u)
/** Alias (User Manual Name) for SENT1_CH1_RCR */
#define SENT1_RCR1 (SENT1_CH1_RCR)

/** \brief 14C, Receive Status Register 1 */
#define SENT1_CH1_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000414Cu)
/** Alias (User Manual Name) for SENT1_CH1_RSR */
#define SENT1_RSR1 (SENT1_CH1_RSR)

/** \brief 150, Serial Data and Status Register 1 */
#define SENT1_CH1_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0004150u)
/** Alias (User Manual Name) for SENT1_CH1_SDS */
#define SENT1_SDS1 (SENT1_CH1_SDS)

/** \brief 154, Input and Output Control Register 1 */
#define SENT1_CH1_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0004154u)
/** Alias (User Manual Name) for SENT1_CH1_IOCR */
#define SENT1_IOCR1 (SENT1_CH1_IOCR)

/** \brief 158, SPC Control Register 1 */
#define SENT1_CH1_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0004158u)
/** Alias (User Manual Name) for SENT1_CH1_SCR */
#define SENT1_SCR1 (SENT1_CH1_SCR)

/** \brief 15C, Receive Data View Register 1 */
#define SENT1_CH1_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000415Cu)
/** Alias (User Manual Name) for SENT1_CH1_VIEW */
#define SENT1_VIEW1 (SENT1_CH1_VIEW)

/** \brief 160, Interrupt Status Register 1 */
#define SENT1_CH1_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0004160u)
/** Alias (User Manual Name) for SENT1_CH1_INTSTAT */
#define SENT1_INTSTAT1 (SENT1_CH1_INTSTAT)

/** \brief 164, Interrupt Set Register 1 */
#define SENT1_CH1_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0004164u)
/** Alias (User Manual Name) for SENT1_CH1_INTSET */
#define SENT1_INTSET1 (SENT1_CH1_INTSET)

/** \brief 168, Interrupt Clear Register 1 */
#define SENT1_CH1_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0004168u)
/** Alias (User Manual Name) for SENT1_CH1_INTCLR */
#define SENT1_INTCLR1 (SENT1_CH1_INTCLR)

/** \brief 16C, Interrupt Enable Register 1 */
#define SENT1_CH1_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000416Cu)
/** Alias (User Manual Name) for SENT1_CH1_INTEN */
#define SENT1_INTEN1 (SENT1_CH1_INTEN)

/** \brief 170, Interrupt Node Pointer Register 1 */
#define SENT1_CH1_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0004170u)
/** Alias (User Manual Name) for SENT1_CH1_INP */
#define SENT1_INP1 (SENT1_CH1_INP)

/** \brief 174, Watch Dog Timer Register 1 */
#define SENT1_CH1_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0004174u)
/** Alias (User Manual Name) for SENT1_CH1_WDT */
#define SENT1_WDT1 (SENT1_CH1_WDT)

/** \brief 180, Channel Pre Divider Register 2 */
#define SENT1_CH2_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0004180u)
/** Alias (User Manual Name) for SENT1_CH2_CPDR */
#define SENT1_CPDR2 (SENT1_CH2_CPDR)

/** \brief 184, Channel Fractional Divider Register 2 */
#define SENT1_CH2_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0004184u)
/** Alias (User Manual Name) for SENT1_CH2_CFDR */
#define SENT1_CFDR2 (SENT1_CH2_CFDR)

/** \brief 188, Receiver Control Register 2 */
#define SENT1_CH2_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0004188u)
/** Alias (User Manual Name) for SENT1_CH2_RCR */
#define SENT1_RCR2 (SENT1_CH2_RCR)

/** \brief 18C, Receive Status Register 2 */
#define SENT1_CH2_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000418Cu)
/** Alias (User Manual Name) for SENT1_CH2_RSR */
#define SENT1_RSR2 (SENT1_CH2_RSR)

/** \brief 190, Serial Data and Status Register 2 */
#define SENT1_CH2_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0004190u)
/** Alias (User Manual Name) for SENT1_CH2_SDS */
#define SENT1_SDS2 (SENT1_CH2_SDS)

/** \brief 194, Input and Output Control Register 2 */
#define SENT1_CH2_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0004194u)
/** Alias (User Manual Name) for SENT1_CH2_IOCR */
#define SENT1_IOCR2 (SENT1_CH2_IOCR)

/** \brief 198, SPC Control Register 2 */
#define SENT1_CH2_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0004198u)
/** Alias (User Manual Name) for SENT1_CH2_SCR */
#define SENT1_SCR2 (SENT1_CH2_SCR)

/** \brief 19C, Receive Data View Register 2 */
#define SENT1_CH2_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000419Cu)
/** Alias (User Manual Name) for SENT1_CH2_VIEW */
#define SENT1_VIEW2 (SENT1_CH2_VIEW)

/** \brief 1A0, Interrupt Status Register 2 */
#define SENT1_CH2_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF00041A0u)
/** Alias (User Manual Name) for SENT1_CH2_INTSTAT */
#define SENT1_INTSTAT2 (SENT1_CH2_INTSTAT)

/** \brief 1A4, Interrupt Set Register 2 */
#define SENT1_CH2_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF00041A4u)
/** Alias (User Manual Name) for SENT1_CH2_INTSET */
#define SENT1_INTSET2 (SENT1_CH2_INTSET)

/** \brief 1A8, Interrupt Clear Register 2 */
#define SENT1_CH2_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF00041A8u)
/** Alias (User Manual Name) for SENT1_CH2_INTCLR */
#define SENT1_INTCLR2 (SENT1_CH2_INTCLR)

/** \brief 1AC, Interrupt Enable Register 2 */
#define SENT1_CH2_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF00041ACu)
/** Alias (User Manual Name) for SENT1_CH2_INTEN */
#define SENT1_INTEN2 (SENT1_CH2_INTEN)

/** \brief 1B0, Interrupt Node Pointer Register 2 */
#define SENT1_CH2_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF00041B0u)
/** Alias (User Manual Name) for SENT1_CH2_INP */
#define SENT1_INP2 (SENT1_CH2_INP)

/** \brief 1B4, Watch Dog Timer Register 2 */
#define SENT1_CH2_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF00041B4u)
/** Alias (User Manual Name) for SENT1_CH2_WDT */
#define SENT1_WDT2 (SENT1_CH2_WDT)

/** \brief 1C0, Channel Pre Divider Register 3 */
#define SENT1_CH3_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF00041C0u)
/** Alias (User Manual Name) for SENT1_CH3_CPDR */
#define SENT1_CPDR3 (SENT1_CH3_CPDR)

/** \brief 1C4, Channel Fractional Divider Register 3 */
#define SENT1_CH3_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF00041C4u)
/** Alias (User Manual Name) for SENT1_CH3_CFDR */
#define SENT1_CFDR3 (SENT1_CH3_CFDR)

/** \brief 1C8, Receiver Control Register 3 */
#define SENT1_CH3_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF00041C8u)
/** Alias (User Manual Name) for SENT1_CH3_RCR */
#define SENT1_RCR3 (SENT1_CH3_RCR)

/** \brief 1CC, Receive Status Register 3 */
#define SENT1_CH3_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF00041CCu)
/** Alias (User Manual Name) for SENT1_CH3_RSR */
#define SENT1_RSR3 (SENT1_CH3_RSR)

/** \brief 1D0, Serial Data and Status Register 3 */
#define SENT1_CH3_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF00041D0u)
/** Alias (User Manual Name) for SENT1_CH3_SDS */
#define SENT1_SDS3 (SENT1_CH3_SDS)

/** \brief 1D4, Input and Output Control Register 3 */
#define SENT1_CH3_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF00041D4u)
/** Alias (User Manual Name) for SENT1_CH3_IOCR */
#define SENT1_IOCR3 (SENT1_CH3_IOCR)

/** \brief 1D8, SPC Control Register 3 */
#define SENT1_CH3_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF00041D8u)
/** Alias (User Manual Name) for SENT1_CH3_SCR */
#define SENT1_SCR3 (SENT1_CH3_SCR)

/** \brief 1DC, Receive Data View Register 3 */
#define SENT1_CH3_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF00041DCu)
/** Alias (User Manual Name) for SENT1_CH3_VIEW */
#define SENT1_VIEW3 (SENT1_CH3_VIEW)

/** \brief 1E0, Interrupt Status Register 3 */
#define SENT1_CH3_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF00041E0u)
/** Alias (User Manual Name) for SENT1_CH3_INTSTAT */
#define SENT1_INTSTAT3 (SENT1_CH3_INTSTAT)

/** \brief 1E4, Interrupt Set Register 3 */
#define SENT1_CH3_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF00041E4u)
/** Alias (User Manual Name) for SENT1_CH3_INTSET */
#define SENT1_INTSET3 (SENT1_CH3_INTSET)

/** \brief 1E8, Interrupt Clear Register 3 */
#define SENT1_CH3_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF00041E8u)
/** Alias (User Manual Name) for SENT1_CH3_INTCLR */
#define SENT1_INTCLR3 (SENT1_CH3_INTCLR)

/** \brief 1EC, Interrupt Enable Register 3 */
#define SENT1_CH3_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF00041ECu)
/** Alias (User Manual Name) for SENT1_CH3_INTEN */
#define SENT1_INTEN3 (SENT1_CH3_INTEN)

/** \brief 1F0, Interrupt Node Pointer Register 3 */
#define SENT1_CH3_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF00041F0u)
/** Alias (User Manual Name) for SENT1_CH3_INP */
#define SENT1_INP3 (SENT1_CH3_INP)

/** \brief 1F4, Watch Dog Timer Register 3 */
#define SENT1_CH3_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF00041F4u)
/** Alias (User Manual Name) for SENT1_CH3_WDT */
#define SENT1_WDT3 (SENT1_CH3_WDT)

/** \brief 200, Channel Pre Divider Register 4 */
#define SENT1_CH4_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0004200u)
/** Alias (User Manual Name) for SENT1_CH4_CPDR */
#define SENT1_CPDR4 (SENT1_CH4_CPDR)

/** \brief 204, Channel Fractional Divider Register 4 */
#define SENT1_CH4_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0004204u)
/** Alias (User Manual Name) for SENT1_CH4_CFDR */
#define SENT1_CFDR4 (SENT1_CH4_CFDR)

/** \brief 208, Receiver Control Register 4 */
#define SENT1_CH4_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0004208u)
/** Alias (User Manual Name) for SENT1_CH4_RCR */
#define SENT1_RCR4 (SENT1_CH4_RCR)

/** \brief 20C, Receive Status Register 4 */
#define SENT1_CH4_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000420Cu)
/** Alias (User Manual Name) for SENT1_CH4_RSR */
#define SENT1_RSR4 (SENT1_CH4_RSR)

/** \brief 210, Serial Data and Status Register 4 */
#define SENT1_CH4_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0004210u)
/** Alias (User Manual Name) for SENT1_CH4_SDS */
#define SENT1_SDS4 (SENT1_CH4_SDS)

/** \brief 214, Input and Output Control Register 4 */
#define SENT1_CH4_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0004214u)
/** Alias (User Manual Name) for SENT1_CH4_IOCR */
#define SENT1_IOCR4 (SENT1_CH4_IOCR)

/** \brief 218, SPC Control Register 4 */
#define SENT1_CH4_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0004218u)
/** Alias (User Manual Name) for SENT1_CH4_SCR */
#define SENT1_SCR4 (SENT1_CH4_SCR)

/** \brief 21C, Receive Data View Register 4 */
#define SENT1_CH4_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000421Cu)
/** Alias (User Manual Name) for SENT1_CH4_VIEW */
#define SENT1_VIEW4 (SENT1_CH4_VIEW)

/** \brief 220, Interrupt Status Register 4 */
#define SENT1_CH4_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0004220u)
/** Alias (User Manual Name) for SENT1_CH4_INTSTAT */
#define SENT1_INTSTAT4 (SENT1_CH4_INTSTAT)

/** \brief 224, Interrupt Set Register 4 */
#define SENT1_CH4_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0004224u)
/** Alias (User Manual Name) for SENT1_CH4_INTSET */
#define SENT1_INTSET4 (SENT1_CH4_INTSET)

/** \brief 228, Interrupt Clear Register 4 */
#define SENT1_CH4_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0004228u)
/** Alias (User Manual Name) for SENT1_CH4_INTCLR */
#define SENT1_INTCLR4 (SENT1_CH4_INTCLR)

/** \brief 22C, Interrupt Enable Register 4 */
#define SENT1_CH4_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000422Cu)
/** Alias (User Manual Name) for SENT1_CH4_INTEN */
#define SENT1_INTEN4 (SENT1_CH4_INTEN)

/** \brief 230, Interrupt Node Pointer Register 4 */
#define SENT1_CH4_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0004230u)
/** Alias (User Manual Name) for SENT1_CH4_INP */
#define SENT1_INP4 (SENT1_CH4_INP)

/** \brief 234, Watch Dog Timer Register 4 */
#define SENT1_CH4_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0004234u)
/** Alias (User Manual Name) for SENT1_CH4_WDT */
#define SENT1_WDT4 (SENT1_CH4_WDT)

/** \brief 240, Channel Pre Divider Register 5 */
#define SENT1_CH5_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0004240u)
/** Alias (User Manual Name) for SENT1_CH5_CPDR */
#define SENT1_CPDR5 (SENT1_CH5_CPDR)

/** \brief 244, Channel Fractional Divider Register 5 */
#define SENT1_CH5_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0004244u)
/** Alias (User Manual Name) for SENT1_CH5_CFDR */
#define SENT1_CFDR5 (SENT1_CH5_CFDR)

/** \brief 248, Receiver Control Register 5 */
#define SENT1_CH5_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0004248u)
/** Alias (User Manual Name) for SENT1_CH5_RCR */
#define SENT1_RCR5 (SENT1_CH5_RCR)

/** \brief 24C, Receive Status Register 5 */
#define SENT1_CH5_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000424Cu)
/** Alias (User Manual Name) for SENT1_CH5_RSR */
#define SENT1_RSR5 (SENT1_CH5_RSR)

/** \brief 250, Serial Data and Status Register 5 */
#define SENT1_CH5_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0004250u)
/** Alias (User Manual Name) for SENT1_CH5_SDS */
#define SENT1_SDS5 (SENT1_CH5_SDS)

/** \brief 254, Input and Output Control Register 5 */
#define SENT1_CH5_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0004254u)
/** Alias (User Manual Name) for SENT1_CH5_IOCR */
#define SENT1_IOCR5 (SENT1_CH5_IOCR)

/** \brief 258, SPC Control Register 5 */
#define SENT1_CH5_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0004258u)
/** Alias (User Manual Name) for SENT1_CH5_SCR */
#define SENT1_SCR5 (SENT1_CH5_SCR)

/** \brief 25C, Receive Data View Register 5 */
#define SENT1_CH5_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000425Cu)
/** Alias (User Manual Name) for SENT1_CH5_VIEW */
#define SENT1_VIEW5 (SENT1_CH5_VIEW)

/** \brief 260, Interrupt Status Register 5 */
#define SENT1_CH5_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0004260u)
/** Alias (User Manual Name) for SENT1_CH5_INTSTAT */
#define SENT1_INTSTAT5 (SENT1_CH5_INTSTAT)

/** \brief 264, Interrupt Set Register 5 */
#define SENT1_CH5_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0004264u)
/** Alias (User Manual Name) for SENT1_CH5_INTSET */
#define SENT1_INTSET5 (SENT1_CH5_INTSET)

/** \brief 268, Interrupt Clear Register 5 */
#define SENT1_CH5_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0004268u)
/** Alias (User Manual Name) for SENT1_CH5_INTCLR */
#define SENT1_INTCLR5 (SENT1_CH5_INTCLR)

/** \brief 26C, Interrupt Enable Register 5 */
#define SENT1_CH5_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000426Cu)
/** Alias (User Manual Name) for SENT1_CH5_INTEN */
#define SENT1_INTEN5 (SENT1_CH5_INTEN)

/** \brief 270, Interrupt Node Pointer Register 5 */
#define SENT1_CH5_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0004270u)
/** Alias (User Manual Name) for SENT1_CH5_INP */
#define SENT1_INP5 (SENT1_CH5_INP)

/** \brief 274, Watch Dog Timer Register 5 */
#define SENT1_CH5_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0004274u)
/** Alias (User Manual Name) for SENT1_CH5_WDT */
#define SENT1_WDT5 (SENT1_CH5_WDT)

/** \brief 280, Channel Pre Divider Register 6 */
#define SENT1_CH6_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0004280u)
/** Alias (User Manual Name) for SENT1_CH6_CPDR */
#define SENT1_CPDR6 (SENT1_CH6_CPDR)

/** \brief 284, Channel Fractional Divider Register 6 */
#define SENT1_CH6_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0004284u)
/** Alias (User Manual Name) for SENT1_CH6_CFDR */
#define SENT1_CFDR6 (SENT1_CH6_CFDR)

/** \brief 288, Receiver Control Register 6 */
#define SENT1_CH6_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0004288u)
/** Alias (User Manual Name) for SENT1_CH6_RCR */
#define SENT1_RCR6 (SENT1_CH6_RCR)

/** \brief 28C, Receive Status Register 6 */
#define SENT1_CH6_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000428Cu)
/** Alias (User Manual Name) for SENT1_CH6_RSR */
#define SENT1_RSR6 (SENT1_CH6_RSR)

/** \brief 290, Serial Data and Status Register 6 */
#define SENT1_CH6_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0004290u)
/** Alias (User Manual Name) for SENT1_CH6_SDS */
#define SENT1_SDS6 (SENT1_CH6_SDS)

/** \brief 294, Input and Output Control Register 6 */
#define SENT1_CH6_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0004294u)
/** Alias (User Manual Name) for SENT1_CH6_IOCR */
#define SENT1_IOCR6 (SENT1_CH6_IOCR)

/** \brief 298, SPC Control Register 6 */
#define SENT1_CH6_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0004298u)
/** Alias (User Manual Name) for SENT1_CH6_SCR */
#define SENT1_SCR6 (SENT1_CH6_SCR)

/** \brief 29C, Receive Data View Register 6 */
#define SENT1_CH6_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000429Cu)
/** Alias (User Manual Name) for SENT1_CH6_VIEW */
#define SENT1_VIEW6 (SENT1_CH6_VIEW)

/** \brief 2A0, Interrupt Status Register 6 */
#define SENT1_CH6_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF00042A0u)
/** Alias (User Manual Name) for SENT1_CH6_INTSTAT */
#define SENT1_INTSTAT6 (SENT1_CH6_INTSTAT)

/** \brief 2A4, Interrupt Set Register 6 */
#define SENT1_CH6_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF00042A4u)
/** Alias (User Manual Name) for SENT1_CH6_INTSET */
#define SENT1_INTSET6 (SENT1_CH6_INTSET)

/** \brief 2A8, Interrupt Clear Register 6 */
#define SENT1_CH6_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF00042A8u)
/** Alias (User Manual Name) for SENT1_CH6_INTCLR */
#define SENT1_INTCLR6 (SENT1_CH6_INTCLR)

/** \brief 2AC, Interrupt Enable Register 6 */
#define SENT1_CH6_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF00042ACu)
/** Alias (User Manual Name) for SENT1_CH6_INTEN */
#define SENT1_INTEN6 (SENT1_CH6_INTEN)

/** \brief 2B0, Interrupt Node Pointer Register 6 */
#define SENT1_CH6_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF00042B0u)
/** Alias (User Manual Name) for SENT1_CH6_INP */
#define SENT1_INP6 (SENT1_CH6_INP)

/** \brief 2B4, Watch Dog Timer Register 6 */
#define SENT1_CH6_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF00042B4u)
/** Alias (User Manual Name) for SENT1_CH6_WDT */
#define SENT1_WDT6 (SENT1_CH6_WDT)

/** \brief 2C0, Channel Pre Divider Register 7 */
#define SENT1_CH7_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF00042C0u)
/** Alias (User Manual Name) for SENT1_CH7_CPDR */
#define SENT1_CPDR7 (SENT1_CH7_CPDR)

/** \brief 2C4, Channel Fractional Divider Register 7 */
#define SENT1_CH7_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF00042C4u)
/** Alias (User Manual Name) for SENT1_CH7_CFDR */
#define SENT1_CFDR7 (SENT1_CH7_CFDR)

/** \brief 2C8, Receiver Control Register 7 */
#define SENT1_CH7_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF00042C8u)
/** Alias (User Manual Name) for SENT1_CH7_RCR */
#define SENT1_RCR7 (SENT1_CH7_RCR)

/** \brief 2CC, Receive Status Register 7 */
#define SENT1_CH7_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF00042CCu)
/** Alias (User Manual Name) for SENT1_CH7_RSR */
#define SENT1_RSR7 (SENT1_CH7_RSR)

/** \brief 2D0, Serial Data and Status Register 7 */
#define SENT1_CH7_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF00042D0u)
/** Alias (User Manual Name) for SENT1_CH7_SDS */
#define SENT1_SDS7 (SENT1_CH7_SDS)

/** \brief 2D4, Input and Output Control Register 7 */
#define SENT1_CH7_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF00042D4u)
/** Alias (User Manual Name) for SENT1_CH7_IOCR */
#define SENT1_IOCR7 (SENT1_CH7_IOCR)

/** \brief 2D8, SPC Control Register 7 */
#define SENT1_CH7_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF00042D8u)
/** Alias (User Manual Name) for SENT1_CH7_SCR */
#define SENT1_SCR7 (SENT1_CH7_SCR)

/** \brief 2DC, Receive Data View Register 7 */
#define SENT1_CH7_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF00042DCu)
/** Alias (User Manual Name) for SENT1_CH7_VIEW */
#define SENT1_VIEW7 (SENT1_CH7_VIEW)

/** \brief 2E0, Interrupt Status Register 7 */
#define SENT1_CH7_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF00042E0u)
/** Alias (User Manual Name) for SENT1_CH7_INTSTAT */
#define SENT1_INTSTAT7 (SENT1_CH7_INTSTAT)

/** \brief 2E4, Interrupt Set Register 7 */
#define SENT1_CH7_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF00042E4u)
/** Alias (User Manual Name) for SENT1_CH7_INTSET */
#define SENT1_INTSET7 (SENT1_CH7_INTSET)

/** \brief 2E8, Interrupt Clear Register 7 */
#define SENT1_CH7_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF00042E8u)
/** Alias (User Manual Name) for SENT1_CH7_INTCLR */
#define SENT1_INTCLR7 (SENT1_CH7_INTCLR)

/** \brief 2EC, Interrupt Enable Register 7 */
#define SENT1_CH7_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF00042ECu)
/** Alias (User Manual Name) for SENT1_CH7_INTEN */
#define SENT1_INTEN7 (SENT1_CH7_INTEN)

/** \brief 2F0, Interrupt Node Pointer Register 7 */
#define SENT1_CH7_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF00042F0u)
/** Alias (User Manual Name) for SENT1_CH7_INP */
#define SENT1_INP7 (SENT1_CH7_INP)

/** \brief 2F4, Watch Dog Timer Register 7 */
#define SENT1_CH7_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF00042F4u)
/** Alias (User Manual Name) for SENT1_CH7_WDT */
#define SENT1_WDT7 (SENT1_CH7_WDT)

/** \brief 300, Channel Pre Divider Register 8 */
#define SENT1_CH8_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0004300u)
/** Alias (User Manual Name) for SENT1_CH8_CPDR */
#define SENT1_CPDR8 (SENT1_CH8_CPDR)

/** \brief 304, Channel Fractional Divider Register 8 */
#define SENT1_CH8_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0004304u)
/** Alias (User Manual Name) for SENT1_CH8_CFDR */
#define SENT1_CFDR8 (SENT1_CH8_CFDR)

/** \brief 308, Receiver Control Register 8 */
#define SENT1_CH8_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0004308u)
/** Alias (User Manual Name) for SENT1_CH8_RCR */
#define SENT1_RCR8 (SENT1_CH8_RCR)

/** \brief 30C, Receive Status Register 8 */
#define SENT1_CH8_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000430Cu)
/** Alias (User Manual Name) for SENT1_CH8_RSR */
#define SENT1_RSR8 (SENT1_CH8_RSR)

/** \brief 310, Serial Data and Status Register 8 */
#define SENT1_CH8_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0004310u)
/** Alias (User Manual Name) for SENT1_CH8_SDS */
#define SENT1_SDS8 (SENT1_CH8_SDS)

/** \brief 314, Input and Output Control Register 8 */
#define SENT1_CH8_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0004314u)
/** Alias (User Manual Name) for SENT1_CH8_IOCR */
#define SENT1_IOCR8 (SENT1_CH8_IOCR)

/** \brief 318, SPC Control Register 8 */
#define SENT1_CH8_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0004318u)
/** Alias (User Manual Name) for SENT1_CH8_SCR */
#define SENT1_SCR8 (SENT1_CH8_SCR)

/** \brief 31C, Receive Data View Register 8 */
#define SENT1_CH8_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000431Cu)
/** Alias (User Manual Name) for SENT1_CH8_VIEW */
#define SENT1_VIEW8 (SENT1_CH8_VIEW)

/** \brief 320, Interrupt Status Register 8 */
#define SENT1_CH8_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0004320u)
/** Alias (User Manual Name) for SENT1_CH8_INTSTAT */
#define SENT1_INTSTAT8 (SENT1_CH8_INTSTAT)

/** \brief 324, Interrupt Set Register 8 */
#define SENT1_CH8_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0004324u)
/** Alias (User Manual Name) for SENT1_CH8_INTSET */
#define SENT1_INTSET8 (SENT1_CH8_INTSET)

/** \brief 328, Interrupt Clear Register 8 */
#define SENT1_CH8_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0004328u)
/** Alias (User Manual Name) for SENT1_CH8_INTCLR */
#define SENT1_INTCLR8 (SENT1_CH8_INTCLR)

/** \brief 32C, Interrupt Enable Register 8 */
#define SENT1_CH8_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000432Cu)
/** Alias (User Manual Name) for SENT1_CH8_INTEN */
#define SENT1_INTEN8 (SENT1_CH8_INTEN)

/** \brief 330, Interrupt Node Pointer Register 8 */
#define SENT1_CH8_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0004330u)
/** Alias (User Manual Name) for SENT1_CH8_INP */
#define SENT1_INP8 (SENT1_CH8_INP)

/** \brief 334, Watch Dog Timer Register 8 */
#define SENT1_CH8_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0004334u)
/** Alias (User Manual Name) for SENT1_CH8_WDT */
#define SENT1_WDT8 (SENT1_CH8_WDT)

/** \brief 340, Channel Pre Divider Register 9 */
#define SENT1_CH9_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0004340u)
/** Alias (User Manual Name) for SENT1_CH9_CPDR */
#define SENT1_CPDR9 (SENT1_CH9_CPDR)

/** \brief 344, Channel Fractional Divider Register 9 */
#define SENT1_CH9_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0004344u)
/** Alias (User Manual Name) for SENT1_CH9_CFDR */
#define SENT1_CFDR9 (SENT1_CH9_CFDR)

/** \brief 348, Receiver Control Register 9 */
#define SENT1_CH9_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0004348u)
/** Alias (User Manual Name) for SENT1_CH9_RCR */
#define SENT1_RCR9 (SENT1_CH9_RCR)

/** \brief 34C, Receive Status Register 9 */
#define SENT1_CH9_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000434Cu)
/** Alias (User Manual Name) for SENT1_CH9_RSR */
#define SENT1_RSR9 (SENT1_CH9_RSR)

/** \brief 350, Serial Data and Status Register 9 */
#define SENT1_CH9_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0004350u)
/** Alias (User Manual Name) for SENT1_CH9_SDS */
#define SENT1_SDS9 (SENT1_CH9_SDS)

/** \brief 354, Input and Output Control Register 9 */
#define SENT1_CH9_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0004354u)
/** Alias (User Manual Name) for SENT1_CH9_IOCR */
#define SENT1_IOCR9 (SENT1_CH9_IOCR)

/** \brief 358, SPC Control Register 9 */
#define SENT1_CH9_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0004358u)
/** Alias (User Manual Name) for SENT1_CH9_SCR */
#define SENT1_SCR9 (SENT1_CH9_SCR)

/** \brief 35C, Receive Data View Register 9 */
#define SENT1_CH9_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000435Cu)
/** Alias (User Manual Name) for SENT1_CH9_VIEW */
#define SENT1_VIEW9 (SENT1_CH9_VIEW)

/** \brief 360, Interrupt Status Register 9 */
#define SENT1_CH9_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0004360u)
/** Alias (User Manual Name) for SENT1_CH9_INTSTAT */
#define SENT1_INTSTAT9 (SENT1_CH9_INTSTAT)

/** \brief 364, Interrupt Set Register 9 */
#define SENT1_CH9_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0004364u)
/** Alias (User Manual Name) for SENT1_CH9_INTSET */
#define SENT1_INTSET9 (SENT1_CH9_INTSET)

/** \brief 368, Interrupt Clear Register 9 */
#define SENT1_CH9_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0004368u)
/** Alias (User Manual Name) for SENT1_CH9_INTCLR */
#define SENT1_INTCLR9 (SENT1_CH9_INTCLR)

/** \brief 36C, Interrupt Enable Register 9 */
#define SENT1_CH9_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000436Cu)
/** Alias (User Manual Name) for SENT1_CH9_INTEN */
#define SENT1_INTEN9 (SENT1_CH9_INTEN)

/** \brief 370, Interrupt Node Pointer Register 9 */
#define SENT1_CH9_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0004370u)
/** Alias (User Manual Name) for SENT1_CH9_INP */
#define SENT1_INP9 (SENT1_CH9_INP)

/** \brief 374, Watch Dog Timer Register 9 */
#define SENT1_CH9_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0004374u)
/** Alias (User Manual Name) for SENT1_CH9_WDT */
#define SENT1_WDT9 (SENT1_CH9_WDT)

/** \brief 380, Channel Pre Divider Register 10 */
#define SENT1_CH10_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0004380u)
/** Alias (User Manual Name) for SENT1_CH10_CPDR */
#define SENT1_CPDR10 (SENT1_CH10_CPDR)

/** \brief 384, Channel Fractional Divider Register 10 */
#define SENT1_CH10_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0004384u)
/** Alias (User Manual Name) for SENT1_CH10_CFDR */
#define SENT1_CFDR10 (SENT1_CH10_CFDR)

/** \brief 388, Receiver Control Register 10 */
#define SENT1_CH10_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0004388u)
/** Alias (User Manual Name) for SENT1_CH10_RCR */
#define SENT1_RCR10 (SENT1_CH10_RCR)

/** \brief 38C, Receive Status Register 10 */
#define SENT1_CH10_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000438Cu)
/** Alias (User Manual Name) for SENT1_CH10_RSR */
#define SENT1_RSR10 (SENT1_CH10_RSR)

/** \brief 390, Serial Data and Status Register 10 */
#define SENT1_CH10_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0004390u)
/** Alias (User Manual Name) for SENT1_CH10_SDS */
#define SENT1_SDS10 (SENT1_CH10_SDS)

/** \brief 394, Input and Output Control Register 10 */
#define SENT1_CH10_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0004394u)
/** Alias (User Manual Name) for SENT1_CH10_IOCR */
#define SENT1_IOCR10 (SENT1_CH10_IOCR)

/** \brief 398, SPC Control Register 10 */
#define SENT1_CH10_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0004398u)
/** Alias (User Manual Name) for SENT1_CH10_SCR */
#define SENT1_SCR10 (SENT1_CH10_SCR)

/** \brief 39C, Receive Data View Register 10 */
#define SENT1_CH10_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000439Cu)
/** Alias (User Manual Name) for SENT1_CH10_VIEW */
#define SENT1_VIEW10 (SENT1_CH10_VIEW)

/** \brief 3A0, Interrupt Status Register 10 */
#define SENT1_CH10_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF00043A0u)
/** Alias (User Manual Name) for SENT1_CH10_INTSTAT */
#define SENT1_INTSTAT10 (SENT1_CH10_INTSTAT)

/** \brief 3A4, Interrupt Set Register 10 */
#define SENT1_CH10_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF00043A4u)
/** Alias (User Manual Name) for SENT1_CH10_INTSET */
#define SENT1_INTSET10 (SENT1_CH10_INTSET)

/** \brief 3A8, Interrupt Clear Register 10 */
#define SENT1_CH10_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF00043A8u)
/** Alias (User Manual Name) for SENT1_CH10_INTCLR */
#define SENT1_INTCLR10 (SENT1_CH10_INTCLR)

/** \brief 3AC, Interrupt Enable Register 10 */
#define SENT1_CH10_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF00043ACu)
/** Alias (User Manual Name) for SENT1_CH10_INTEN */
#define SENT1_INTEN10 (SENT1_CH10_INTEN)

/** \brief 3B0, Interrupt Node Pointer Register 10 */
#define SENT1_CH10_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF00043B0u)
/** Alias (User Manual Name) for SENT1_CH10_INP */
#define SENT1_INP10 (SENT1_CH10_INP)

/** \brief 3B4, Watch Dog Timer Register 10 */
#define SENT1_CH10_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF00043B4u)
/** Alias (User Manual Name) for SENT1_CH10_WDT */
#define SENT1_WDT10 (SENT1_CH10_WDT)

/** \brief 3C0, Channel Pre Divider Register 11 */
#define SENT1_CH11_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF00043C0u)
/** Alias (User Manual Name) for SENT1_CH11_CPDR */
#define SENT1_CPDR11 (SENT1_CH11_CPDR)

/** \brief 3C4, Channel Fractional Divider Register 11 */
#define SENT1_CH11_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF00043C4u)
/** Alias (User Manual Name) for SENT1_CH11_CFDR */
#define SENT1_CFDR11 (SENT1_CH11_CFDR)

/** \brief 3C8, Receiver Control Register 11 */
#define SENT1_CH11_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF00043C8u)
/** Alias (User Manual Name) for SENT1_CH11_RCR */
#define SENT1_RCR11 (SENT1_CH11_RCR)

/** \brief 3CC, Receive Status Register 11 */
#define SENT1_CH11_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF00043CCu)
/** Alias (User Manual Name) for SENT1_CH11_RSR */
#define SENT1_RSR11 (SENT1_CH11_RSR)

/** \brief 3D0, Serial Data and Status Register 11 */
#define SENT1_CH11_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF00043D0u)
/** Alias (User Manual Name) for SENT1_CH11_SDS */
#define SENT1_SDS11 (SENT1_CH11_SDS)

/** \brief 3D4, Input and Output Control Register 11 */
#define SENT1_CH11_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF00043D4u)
/** Alias (User Manual Name) for SENT1_CH11_IOCR */
#define SENT1_IOCR11 (SENT1_CH11_IOCR)

/** \brief 3D8, SPC Control Register 11 */
#define SENT1_CH11_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF00043D8u)
/** Alias (User Manual Name) for SENT1_CH11_SCR */
#define SENT1_SCR11 (SENT1_CH11_SCR)

/** \brief 3DC, Receive Data View Register 11 */
#define SENT1_CH11_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF00043DCu)
/** Alias (User Manual Name) for SENT1_CH11_VIEW */
#define SENT1_VIEW11 (SENT1_CH11_VIEW)

/** \brief 3E0, Interrupt Status Register 11 */
#define SENT1_CH11_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF00043E0u)
/** Alias (User Manual Name) for SENT1_CH11_INTSTAT */
#define SENT1_INTSTAT11 (SENT1_CH11_INTSTAT)

/** \brief 3E4, Interrupt Set Register 11 */
#define SENT1_CH11_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF00043E4u)
/** Alias (User Manual Name) for SENT1_CH11_INTSET */
#define SENT1_INTSET11 (SENT1_CH11_INTSET)

/** \brief 3E8, Interrupt Clear Register 11 */
#define SENT1_CH11_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF00043E8u)
/** Alias (User Manual Name) for SENT1_CH11_INTCLR */
#define SENT1_INTCLR11 (SENT1_CH11_INTCLR)

/** \brief 3EC, Interrupt Enable Register 11 */
#define SENT1_CH11_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF00043ECu)
/** Alias (User Manual Name) for SENT1_CH11_INTEN */
#define SENT1_INTEN11 (SENT1_CH11_INTEN)

/** \brief 3F0, Interrupt Node Pointer Register 11 */
#define SENT1_CH11_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF00043F0u)
/** Alias (User Manual Name) for SENT1_CH11_INP */
#define SENT1_INP11 (SENT1_CH11_INP)

/** \brief 3F4, Watch Dog Timer Register 11 */
#define SENT1_CH11_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF00043F4u)
/** Alias (User Manual Name) for SENT1_CH11_WDT */
#define SENT1_WDT11 (SENT1_CH11_WDT)

/** \brief 400, Channel Pre Divider Register 12 */
#define SENT1_CH12_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0004400u)
/** Alias (User Manual Name) for SENT1_CH12_CPDR */
#define SENT1_CPDR12 (SENT1_CH12_CPDR)

/** \brief 404, Channel Fractional Divider Register 12 */
#define SENT1_CH12_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0004404u)
/** Alias (User Manual Name) for SENT1_CH12_CFDR */
#define SENT1_CFDR12 (SENT1_CH12_CFDR)

/** \brief 408, Receiver Control Register 12 */
#define SENT1_CH12_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0004408u)
/** Alias (User Manual Name) for SENT1_CH12_RCR */
#define SENT1_RCR12 (SENT1_CH12_RCR)

/** \brief 40C, Receive Status Register 12 */
#define SENT1_CH12_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000440Cu)
/** Alias (User Manual Name) for SENT1_CH12_RSR */
#define SENT1_RSR12 (SENT1_CH12_RSR)

/** \brief 410, Serial Data and Status Register 12 */
#define SENT1_CH12_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0004410u)
/** Alias (User Manual Name) for SENT1_CH12_SDS */
#define SENT1_SDS12 (SENT1_CH12_SDS)

/** \brief 414, Input and Output Control Register 12 */
#define SENT1_CH12_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0004414u)
/** Alias (User Manual Name) for SENT1_CH12_IOCR */
#define SENT1_IOCR12 (SENT1_CH12_IOCR)

/** \brief 418, SPC Control Register 12 */
#define SENT1_CH12_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0004418u)
/** Alias (User Manual Name) for SENT1_CH12_SCR */
#define SENT1_SCR12 (SENT1_CH12_SCR)

/** \brief 41C, Receive Data View Register 12 */
#define SENT1_CH12_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000441Cu)
/** Alias (User Manual Name) for SENT1_CH12_VIEW */
#define SENT1_VIEW12 (SENT1_CH12_VIEW)

/** \brief 420, Interrupt Status Register 12 */
#define SENT1_CH12_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0004420u)
/** Alias (User Manual Name) for SENT1_CH12_INTSTAT */
#define SENT1_INTSTAT12 (SENT1_CH12_INTSTAT)

/** \brief 424, Interrupt Set Register 12 */
#define SENT1_CH12_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0004424u)
/** Alias (User Manual Name) for SENT1_CH12_INTSET */
#define SENT1_INTSET12 (SENT1_CH12_INTSET)

/** \brief 428, Interrupt Clear Register 12 */
#define SENT1_CH12_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0004428u)
/** Alias (User Manual Name) for SENT1_CH12_INTCLR */
#define SENT1_INTCLR12 (SENT1_CH12_INTCLR)

/** \brief 42C, Interrupt Enable Register 12 */
#define SENT1_CH12_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000442Cu)
/** Alias (User Manual Name) for SENT1_CH12_INTEN */
#define SENT1_INTEN12 (SENT1_CH12_INTEN)

/** \brief 430, Interrupt Node Pointer Register 12 */
#define SENT1_CH12_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0004430u)
/** Alias (User Manual Name) for SENT1_CH12_INP */
#define SENT1_INP12 (SENT1_CH12_INP)

/** \brief 434, Watch Dog Timer Register 12 */
#define SENT1_CH12_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0004434u)
/** Alias (User Manual Name) for SENT1_CH12_WDT */
#define SENT1_WDT12 (SENT1_CH12_WDT)

/** \brief 440, Channel Pre Divider Register 13 */
#define SENT1_CH13_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0004440u)
/** Alias (User Manual Name) for SENT1_CH13_CPDR */
#define SENT1_CPDR13 (SENT1_CH13_CPDR)

/** \brief 444, Channel Fractional Divider Register 13 */
#define SENT1_CH13_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0004444u)
/** Alias (User Manual Name) for SENT1_CH13_CFDR */
#define SENT1_CFDR13 (SENT1_CH13_CFDR)

/** \brief 448, Receiver Control Register 13 */
#define SENT1_CH13_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0004448u)
/** Alias (User Manual Name) for SENT1_CH13_RCR */
#define SENT1_RCR13 (SENT1_CH13_RCR)

/** \brief 44C, Receive Status Register 13 */
#define SENT1_CH13_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000444Cu)
/** Alias (User Manual Name) for SENT1_CH13_RSR */
#define SENT1_RSR13 (SENT1_CH13_RSR)

/** \brief 450, Serial Data and Status Register 13 */
#define SENT1_CH13_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0004450u)
/** Alias (User Manual Name) for SENT1_CH13_SDS */
#define SENT1_SDS13 (SENT1_CH13_SDS)

/** \brief 454, Input and Output Control Register 13 */
#define SENT1_CH13_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0004454u)
/** Alias (User Manual Name) for SENT1_CH13_IOCR */
#define SENT1_IOCR13 (SENT1_CH13_IOCR)

/** \brief 458, SPC Control Register 13 */
#define SENT1_CH13_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0004458u)
/** Alias (User Manual Name) for SENT1_CH13_SCR */
#define SENT1_SCR13 (SENT1_CH13_SCR)

/** \brief 45C, Receive Data View Register 13 */
#define SENT1_CH13_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000445Cu)
/** Alias (User Manual Name) for SENT1_CH13_VIEW */
#define SENT1_VIEW13 (SENT1_CH13_VIEW)

/** \brief 460, Interrupt Status Register 13 */
#define SENT1_CH13_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF0004460u)
/** Alias (User Manual Name) for SENT1_CH13_INTSTAT */
#define SENT1_INTSTAT13 (SENT1_CH13_INTSTAT)

/** \brief 464, Interrupt Set Register 13 */
#define SENT1_CH13_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF0004464u)
/** Alias (User Manual Name) for SENT1_CH13_INTSET */
#define SENT1_INTSET13 (SENT1_CH13_INTSET)

/** \brief 468, Interrupt Clear Register 13 */
#define SENT1_CH13_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF0004468u)
/** Alias (User Manual Name) for SENT1_CH13_INTCLR */
#define SENT1_INTCLR13 (SENT1_CH13_INTCLR)

/** \brief 46C, Interrupt Enable Register 13 */
#define SENT1_CH13_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF000446Cu)
/** Alias (User Manual Name) for SENT1_CH13_INTEN */
#define SENT1_INTEN13 (SENT1_CH13_INTEN)

/** \brief 470, Interrupt Node Pointer Register 13 */
#define SENT1_CH13_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF0004470u)
/** Alias (User Manual Name) for SENT1_CH13_INP */
#define SENT1_INP13 (SENT1_CH13_INP)

/** \brief 474, Watch Dog Timer Register 13 */
#define SENT1_CH13_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF0004474u)
/** Alias (User Manual Name) for SENT1_CH13_WDT */
#define SENT1_WDT13 (SENT1_CH13_WDT)

/** \brief 480, Channel Pre Divider Register 14 */
#define SENT1_CH14_CPDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CPDR*)0xF0004480u)
/** Alias (User Manual Name) for SENT1_CH14_CPDR */
#define SENT1_CPDR14 (SENT1_CH14_CPDR)

/** \brief 484, Channel Fractional Divider Register 14 */
#define SENT1_CH14_CFDR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_CFDR*)0xF0004484u)
/** Alias (User Manual Name) for SENT1_CH14_CFDR */
#define SENT1_CFDR14 (SENT1_CH14_CFDR)

/** \brief 488, Receiver Control Register 14 */
#define SENT1_CH14_RCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RCR*)0xF0004488u)
/** Alias (User Manual Name) for SENT1_CH14_RCR */
#define SENT1_RCR14 (SENT1_CH14_RCR)

/** \brief 48C, Receive Status Register 14 */
#define SENT1_CH14_RSR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_RSR*)0xF000448Cu)
/** Alias (User Manual Name) for SENT1_CH14_RSR */
#define SENT1_RSR14 (SENT1_CH14_RSR)

/** \brief 490, Serial Data and Status Register 14 */
#define SENT1_CH14_SDS /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SDS*)0xF0004490u)
/** Alias (User Manual Name) for SENT1_CH14_SDS */
#define SENT1_SDS14 (SENT1_CH14_SDS)

/** \brief 494, Input and Output Control Register 14 */
#define SENT1_CH14_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_IOCR*)0xF0004494u)
/** Alias (User Manual Name) for SENT1_CH14_IOCR */
#define SENT1_IOCR14 (SENT1_CH14_IOCR)

/** \brief 498, SPC Control Register 14 */
#define SENT1_CH14_SCR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_SCR*)0xF0004498u)
/** Alias (User Manual Name) for SENT1_CH14_SCR */
#define SENT1_SCR14 (SENT1_CH14_SCR)

/** \brief 49C, Receive Data View Register 14 */
#define SENT1_CH14_VIEW /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_VIEW*)0xF000449Cu)
/** Alias (User Manual Name) for SENT1_CH14_VIEW */
#define SENT1_VIEW14 (SENT1_CH14_VIEW)

/** \brief 4A0, Interrupt Status Register 14 */
#define SENT1_CH14_INTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSTAT*)0xF00044A0u)
/** Alias (User Manual Name) for SENT1_CH14_INTSTAT */
#define SENT1_INTSTAT14 (SENT1_CH14_INTSTAT)

/** \brief 4A4, Interrupt Set Register 14 */
#define SENT1_CH14_INTSET /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTSET*)0xF00044A4u)
/** Alias (User Manual Name) for SENT1_CH14_INTSET */
#define SENT1_INTSET14 (SENT1_CH14_INTSET)

/** \brief 4A8, Interrupt Clear Register 14 */
#define SENT1_CH14_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTCLR*)0xF00044A8u)
/** Alias (User Manual Name) for SENT1_CH14_INTCLR */
#define SENT1_INTCLR14 (SENT1_CH14_INTCLR)

/** \brief 4AC, Interrupt Enable Register 14 */
#define SENT1_CH14_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INTEN*)0xF00044ACu)
/** Alias (User Manual Name) for SENT1_CH14_INTEN */
#define SENT1_INTEN14 (SENT1_CH14_INTEN)

/** \brief 4B0, Interrupt Node Pointer Register 14 */
#define SENT1_CH14_INP /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_INP*)0xF00044B0u)
/** Alias (User Manual Name) for SENT1_CH14_INP */
#define SENT1_INP14 (SENT1_CH14_INP)

/** \brief 4B4, Watch Dog Timer Register 14 */
#define SENT1_CH14_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_CH_WDT*)0xF00044B4u)
/** Alias (User Manual Name) for SENT1_CH14_WDT */
#define SENT1_WDT14 (SENT1_CH14_WDT)

/** \brief A80, Receive Time Stamp Register 0 */
#define SENT1_RTS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0004A80u)

/** \brief A84, Receive Time Stamp Register 1 */
#define SENT1_RTS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0004A84u)

/** \brief A88, Receive Time Stamp Register 2 */
#define SENT1_RTS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0004A88u)

/** \brief A8C, Receive Time Stamp Register 3 */
#define SENT1_RTS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0004A8Cu)

/** \brief A90, Receive Time Stamp Register 4 */
#define SENT1_RTS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0004A90u)

/** \brief A94, Receive Time Stamp Register 5 */
#define SENT1_RTS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0004A94u)

/** \brief A98, Receive Time Stamp Register 6 */
#define SENT1_RTS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0004A98u)

/** \brief A9C, Receive Time Stamp Register 7 */
#define SENT1_RTS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0004A9Cu)

/** \brief AA0, Receive Time Stamp Register 8 */
#define SENT1_RTS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0004AA0u)

/** \brief AA4, Receive Time Stamp Register 9 */
#define SENT1_RTS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0004AA4u)

/** \brief AA8, Receive Time Stamp Register 10 */
#define SENT1_RTS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0004AA8u)

/** \brief AAC, Receive Time Stamp Register 11 */
#define SENT1_RTS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0004AACu)

/** \brief AB0, Receive Time Stamp Register 12 */
#define SENT1_RTS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0004AB0u)

/** \brief AB4, Receive Time Stamp Register 13 */
#define SENT1_RTS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0004AB4u)

/** \brief AB8, Receive Time Stamp Register 14 */
#define SENT1_RTS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_SENT_RTS*)0xF0004AB8u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXSENT_REG_H */
