#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Oct  8 19:28:28 2018
# Process ID: 5400
# Current directory: C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.runs/design_1_Advios_0_0_synth_1
# Command line: vivado.exe -log design_1_Advios_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Advios_0_0.tcl
# Log file: C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.runs/design_1_Advios_0_0_synth_1/design_1_Advios_0_0.vds
# Journal file: C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.runs/design_1_Advios_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_Advios_0_0.tcl -notrace
Command: synth_design -top design_1_Advios_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7624 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 309.965 ; gain = 77.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Advios_0_0' [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Advios_0_0/synth/design_1_Advios_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'advios_top' [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/advios_top.v:9]
	Parameter C_S_AXI_SLV0_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_SLV0_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Advios' [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios.v:12]
INFO: [Synth 8-638] synthesizing module 'Advios_LedControl' [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios_LedControl.v:10]
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios_LedControl.v:37]
INFO: [Synth 8-256] done synthesizing module 'Advios_LedControl' (1#1) [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios_LedControl.v:10]
INFO: [Synth 8-638] synthesizing module 'Advios_modulate_clock' [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios_modulate_clock.v:10]
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios_modulate_clock.v:32]
INFO: [Synth 8-256] done synthesizing module 'Advios_modulate_clock' (2#1) [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios_modulate_clock.v:10]
INFO: [Synth 8-256] done synthesizing module 'Advios' (3#1) [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios.v:12]
INFO: [Synth 8-638] synthesizing module 'Advios_slv0_if' [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios_slv0_if.v:9]
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_BITS bound to: 5 - type: integer 
	Parameter ADDR_CTRL_CTRL bound to: 5'b10000 
	Parameter ADDR_CTRL_DATA_0 bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios_slv0_if.v:172]
INFO: [Synth 8-256] done synthesizing module 'Advios_slv0_if' (4#1) [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios_slv0_if.v:9]
INFO: [Synth 8-638] synthesizing module 'Advios_reset_if' [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios_reset_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Advios_reset_if' (5#1) [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios_reset_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'advios_top' (6#1) [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/advios_top.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_Advios_0_0' (7#1) [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Advios_0_0/synth/design_1_Advios_0_0.v:57]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[7]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design Advios_slv0_if has unconnected port WDATA[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.043 ; gain = 118.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.043 ; gain = 118.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Advios_0_0/constraints/Advios_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Advios_0_0/constraints/Advios_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.runs/design_1_Advios_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.runs/design_1_Advios_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 655.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 655.262 ; gain = 423.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 655.262 ; gain = 423.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.runs/design_1_Advios_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 655.262 ; gain = 423.238
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_3_fu_112_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_4_fu_125_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_V_reg was removed.  [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios_LedControl.v:67]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element clock_counter_V_reg was removed.  [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios_modulate_clock.v:55]
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 655.262 ; gain = 423.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Advios_LedControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Advios_modulate_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
Module Advios 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Advios_slv0_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Advios_slv0_if_U/rdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Advios_U/grp_Advios_LedControl_fu_78/counter_V_reg was removed.  [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios_LedControl.v:67]
WARNING: [Synth 8-6014] Unused sequential element Advios_U/grp_Advios_modulate_clock_fu_98/clock_counter_V_reg was removed.  [c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/eb3e/hdl/verilog/Advios_modulate_clock.v:55]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[31]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[30]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[29]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[28]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[27]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[26]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[25]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[24]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[23]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[22]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[21]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[20]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[19]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[18]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[17]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[16]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[15]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[14]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[13]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[12]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[11]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[10]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[9]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[8]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[7]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[6]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[5]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WDATA[4]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WSTRB[3]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WSTRB[2]
WARNING: [Synth 8-3331] design advios_top has unconnected port s_axi_slv0_WSTRB[1]
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[4]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[5]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[6]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[7]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[8]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[9]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[10]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[11]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[12]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[13]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[14]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[15]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[16]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[17]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[18]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[19]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[20]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[21]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[22]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[23]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[24]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[25]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[26]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[27]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[28]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[29]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Advios_slv0_if_U/rdata_reg[30]' (FDRE) to 'inst/Advios_slv0_if_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Advios_slv0_if_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (Advios_U/grp_Advios_LedControl_fu_78/ap_CS_fsm_reg[0]) is unused and will be removed from module advios_top.
WARNING: [Synth 8-3332] Sequential element (Advios_U/grp_Advios_modulate_clock_fu_98/ap_CS_fsm_reg[0]) is unused and will be removed from module advios_top.
WARNING: [Synth 8-3332] Sequential element (Advios_slv0_if_U/rdata_reg[31]) is unused and will be removed from module advios_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 655.262 ; gain = 423.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 655.262 ; gain = 423.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 655.262 ; gain = 423.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 655.262 ; gain = 423.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 655.262 ; gain = 423.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 655.262 ; gain = 423.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 655.262 ; gain = 423.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 655.262 ; gain = 423.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 655.262 ; gain = 423.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 655.262 ; gain = 423.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT1   |    56|
|3     |LUT2   |     6|
|4     |LUT3   |    10|
|5     |LUT4   |    11|
|6     |LUT5   |     6|
|7     |LUT6   |     5|
|8     |FDRE   |    55|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+----------------------+------+
|      |Instance                              |Module                |Cells |
+------+--------------------------------------+----------------------+------+
|1     |top                                   |                      |   165|
|2     |  inst                                |advios_top            |   165|
|3     |    Advios_U                          |Advios                |   129|
|4     |      grp_Advios_LedControl_fu_78     |Advios_LedControl     |    18|
|5     |      grp_Advios_modulate_clock_fu_98 |Advios_modulate_clock |   105|
|6     |    Advios_slv0_if_U                  |Advios_slv0_if        |    36|
+------+--------------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 655.262 ; gain = 423.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 655.262 ; gain = 118.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 655.262 ; gain = 423.238
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

61 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 655.262 ; gain = 424.863
INFO: [Common 17-1381] The checkpoint 'C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.runs/design_1_Advios_0_0_synth_1/design_1_Advios_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Advios_0_0/design_1_Advios_0_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7/VivadoTest/project_1/project_1.runs/design_1_Advios_0_0_synth_1/design_1_Advios_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 655.262 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct  8 19:29:15 2018...
