# vsim -vopt work.hvl_top work.hdl_top -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=basic_write_read_reg_test" "+UVM_VERBOSITY=UVM_HIGH" "+define+pulpino_spi_master_subsystem_verification_base_test" -l basic_write_read_reg_test/basic_write_read_reg_test.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll basic_write_read_reg_test/basic_write_read_reg_test_coverage.ucdb; run -all; exit" -wlf basic_write_read_reg_test/waveform.wlf 
# Start time: 12:57:39 on Mar 11,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "spi_master_controller(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi2apb32(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "apb_spi_master(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast__2)".
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast__3)".
# ** Note: (vopt-143) Recognized 1 FSM in module "spi_master_rx(fast)".
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.spi_master_uvm_pkg(fast)
# Loading work.spi_master_defines_pkg(fast)
# Loading work.axi4_master_driver_bfm(fast)
# Loading work.axi4_master_monitor_bfm(fast)
# Loading work.axi4_globals_pkg(fast)
# Loading work.axi4_master_pkg(fast)
# Loading work.spi_globals_pkg(fast)
# Loading work.axi4_reg_seq_pkg(fast)
# Loading work.spi_slave_driver_bfm(fast)
# Loading work.spi_slave_monitor_bfm(fast)
# Loading work.spi_slave_pkg(fast)
# Loading work.pulpino_spi_master_subsystem_global_pkg(fast)
# Loading work.pulpino_spi_master_subsystem_env_pkg(fast)
# Loading work.spi_slave_seq_pkg(fast)
# Loading work.axi4_master_seq_pkg(fast)
# Loading work.pulpino_spi_master_subsystem_virtual_seq_pkg(fast)
# Loading work.pulpino_spi_master_subsystem_test_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.hdl_top(fast)
# Loading work.axi4_if_sv_unit(fast)
# Loading work.axi4_if(fast)
# Loading work.axi4_master_agent_bfm(fast)
# Loading work.axi4_master_driver_bfm_sv_unit(fast)
# Loading work.axi4_master_driver_bfm(fast)
# Loading work.axi4_master_monitor_bfm_sv_unit(fast)
# Loading work.axi4_master_monitor_bfm(fast)
# Loading work.spi_if_sv_unit(fast)
# Loading work.spi_if(fast)
# Loading work.config_pkg(fast)
# Loading work.axi_bus_sv_unit(fast)
# Loading work.AXI_BUS(fast)
# Loading work.subsystem_top(fast)
# Loading work.apb_bus_sv_unit(fast)
# Loading work.APB_BUS(fast)
# Loading work.axi2apb_wrap(fast)
# Loading work.axi2apb32(fast)
# Loading work.axi_aw_buffer(fast)
# Loading work.generic_fifo(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.axi_ar_buffer(fast)
# Loading work.axi_w_buffer(fast)
# Loading work.generic_fifo(fast__1)
# Loading work.axi_r_buffer(fast)
# Loading work.generic_fifo(fast__2)
# Loading work.axi_b_buffer(fast)
# Loading work.generic_fifo(fast__3)
# Loading work.periph_bus_wrap(fast)
# Loading work.apb_node_wrap(fast)
# Loading work.apb_node(fast)
# Loading work.apb_spi_master(fast)
# Loading work.spi_master_apb_if(fast)
# Loading work.spi_master_fifo(fast)
# Loading work.spi_master_controller(fast)
# Loading work.spi_master_clkgen(fast)
# Loading work.spi_master_tx(fast)
# Loading work.spi_master_rx(fast)
# Loading work.spi_slave_agent_bfm(fast)
# Loading work.spi_slave_driver_bfm_sv_unit(fast)
# Loading work.spi_slave_driver_bfm(fast)
# Loading work.spi_slave_monitor_bfm_sv_unit(fast)
# Loading work.spi_slave_monitor_bfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.APB_BUS(fast__1)
# ** Warning: (vsim-3015) ../../src/dv/hdl_top/hdl_top.sv(152): [PCDPC] - Port size (2) does not match connection size (1) for port 'spi_master_csn0'. The port definition is at: ../../src/rtl/subsystem_top.sv(17).
#    Time: 0 ns  Iteration: 0  Instance: /hdl_top/DUT File: ../../src/rtl/subsystem_top.sv
# ** Warning: (vsim-3015) ../../src/rtl/axi2apb/axi2apb_wrap.sv(50): [PCDPC] - Port size (16) does not match connection size (4) for port 'AWID_i'. The port definition is at: ../../src/rtl/axi2apb/axi2apb32.sv(50).
#    Time: 0 ns  Iteration: 0  Instance: /hdl_top/DUT/AXI2APB_BRIDGE/genblk1/axi2apb_i File: ../../src/rtl/axi2apb/axi2apb32.sv
# ** Warning: (vsim-3015) ../../src/rtl/axi2apb/axi2apb_wrap.sv(50): [PCDPC] - Port size (1) does not match connection size (4) for port 'AWUSER_i'. The port definition is at: ../../src/rtl/axi2apb/axi2apb32.sv(59).
#    Time: 0 ns  Iteration: 0  Instance: /hdl_top/DUT/AXI2APB_BRIDGE/genblk1/axi2apb_i File: ../../src/rtl/axi2apb/axi2apb32.sv
# ** Warning: (vsim-3015) ../../src/rtl/axi2apb/axi2apb_wrap.sv(50): [PCDPC] - Port size (32) does not match connection size (64) for port 'WDATA_i'. The port definition is at: ../../src/rtl/axi2apb/axi2apb32.sv(66).
#    Time: 0 ns  Iteration: 0  Instance: /hdl_top/DUT/AXI2APB_BRIDGE/genblk1/axi2apb_i File: ../../src/rtl/axi2apb/axi2apb32.sv
# ** Warning: (vsim-3015) ../../src/rtl/axi2apb/axi2apb_wrap.sv(50): [PCDPC] - Port size (4) does not match connection size (8) for port 'WSTRB_i'. The port definition is at: ../../src/rtl/axi2apb/axi2apb32.sv(67).
#    Time: 0 ns  Iteration: 0  Instance: /hdl_top/DUT/AXI2APB_BRIDGE/genblk1/axi2apb_i File: ../../src/rtl/axi2apb/axi2apb32.sv
# ** Warning: (vsim-3015) ../../src/rtl/axi2apb/axi2apb_wrap.sv(50): [PCDPC] - Port size (1) does not match connection size (4) for port 'WUSER_i'. The port definition is at: ../../src/rtl/axi2apb/axi2apb32.sv(69).
#    Time: 0 ns  Iteration: 0  Instance: /hdl_top/DUT/AXI2APB_BRIDGE/genblk1/axi2apb_i File: ../../src/rtl/axi2apb/axi2apb32.sv
# ** Warning: (vsim-3015) ../../src/rtl/axi2apb/axi2apb_wrap.sv(50): [PCDPC] - Port size (16) does not match connection size (4) for port 'BID_o'. The port definition is at: ../../src/rtl/axi2apb/axi2apb32.sv(75).
#    Time: 0 ns  Iteration: 0  Instance: /hdl_top/DUT/AXI2APB_BRIDGE/genblk1/axi2apb_i File: ../../src/rtl/axi2apb/axi2apb32.sv
# ** Warning: (vsim-3015) ../../src/rtl/axi2apb/axi2apb_wrap.sv(50): [PCDPC] - Port size (1) does not match connection size (4) for port 'BUSER_o'. The port definition is at: ../../src/rtl/axi2apb/axi2apb32.sv(78).
#    Time: 0 ns  Iteration: 0  Instance: /hdl_top/DUT/AXI2APB_BRIDGE/genblk1/axi2apb_i File: ../../src/rtl/axi2apb/axi2apb32.sv
# ** Warning: (vsim-3015) ../../src/rtl/axi2apb/axi2apb_wrap.sv(50): [PCDPC] - Port size (16) does not match connection size (4) for port 'ARID_i'. The port definition is at: ../../src/rtl/axi2apb/axi2apb32.sv(83).
#    Time: 0 ns  Iteration: 0  Instance: /hdl_top/DUT/AXI2APB_BRIDGE/genblk1/axi2apb_i File: ../../src/rtl/axi2apb/axi2apb32.sv
# ** Warning: (vsim-3015) ../../src/rtl/axi2apb/axi2apb_wrap.sv(50): [PCDPC] - Port size (1) does not match connection size (4) for port 'ARUSER_i'. The port definition is at: ../../src/rtl/axi2apb/axi2apb32.sv(92).
#    Time: 0 ns  Iteration: 0  Instance: /hdl_top/DUT/AXI2APB_BRIDGE/genblk1/axi2apb_i File: ../../src/rtl/axi2apb/axi2apb32.sv
# ** Warning: (vsim-3015) ../../src/rtl/axi2apb/axi2apb_wrap.sv(50): [PCDPC] - Port size (16) does not match connection size (4) for port 'RID_o'. The port definition is at: ../../src/rtl/axi2apb/axi2apb32.sv(99).
#    Time: 0 ns  Iteration: 0  Instance: /hdl_top/DUT/AXI2APB_BRIDGE/genblk1/axi2apb_i File: ../../src/rtl/axi2apb/axi2apb32.sv
# ** Warning: (vsim-3015) ../../src/rtl/axi2apb/axi2apb_wrap.sv(50): [PCDPC] - Port size (32) does not match connection size (64) for port 'RDATA_o'. The port definition is at: ../../src/rtl/axi2apb/axi2apb32.sv(100).
#    Time: 0 ns  Iteration: 0  Instance: /hdl_top/DUT/AXI2APB_BRIDGE/genblk1/axi2apb_i File: ../../src/rtl/axi2apb/axi2apb32.sv
# ** Warning: (vsim-3015) ../../src/rtl/axi2apb/axi2apb_wrap.sv(50): [PCDPC] - Port size (1) does not match connection size (4) for port 'RUSER_o'. The port definition is at: ../../src/rtl/axi2apb/axi2apb32.sv(103).
#    Time: 0 ns  Iteration: 0  Instance: /hdl_top/DUT/AXI2APB_BRIDGE/genblk1/axi2apb_i File: ../../src/rtl/axi2apb/axi2apb32.sv
# ** Warning: (vsim-3015) ../../src/rtl/subsystem_top.sv(81): [PCDPC] - Port size (12) does not match connection size (32) for port 'PADDR'. The port definition is at: ../../src/rtl/peripherals/spi_master/apb_spi_master.sv(22).
#    Time: 0 ns  Iteration: 0  Instance: /hdl_top/DUT/DUT File: ../../src/rtl/peripherals/spi_master/apb_spi_master.sv
# ** Warning: (vsim-3015) ../../src/rtl/subsystem_top.sv(81): [PCDPC] - Port size (1) does not match connection size (2) for port 'spi_csn0'. The port definition is at: ../../src/rtl/peripherals/spi_master/apb_spi_master.sv(34).
#    Time: 0 ns  Iteration: 0  Instance: /hdl_top/DUT/DUT File: ../../src/rtl/peripherals/spi_master/apb_spi_master.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll basic_write_read_reg_test/basic_write_read_reg_test_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test basic_write_read_reg_test...
# UVM_INFO ../../src/dv/hdl_top/hdl_top.sv(24) @ 0: reporter [UVM_INFO] hdl_top
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(87) @ 0: reporter [AXI4_MASTER_DRIVER_BFM] AXI4_MASTER_DRIVER_BFM
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_agent_bfm.sv(171) @ 0: reporter [axi4 master agent bfm] AXI4 MASTER AGENT BFM
# Slave Driver BFM
# Slave Monitor BFM
# spi_Slave Agent BFM
# UVM_INFO ../../src/dv/hvl_top/test//base_test.sv(71) @ 0: uvm_test_top [basic_write_read_reg_test] 
# pulpino_spi_master_subsystem_ENV_CONFIG
# --------------------------------------------------------------------------------------------
# Name                                    Type                                     Size  Value
# --------------------------------------------------------------------------------------------
# pulpino_spi_master_subsystem_env_cfg_h  pulpino_spi_master_subsystem_env_config  -     @496 
#   has_scoreboard                        integral                                 1     1    
#   has_virtual_seqr                      integral                                 1     1    
#   no_of_spi_slaves                      integral                                 32    'd1  
# --------------------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/test//base_test.sv(80) @ 0: uvm_test_top [basic_write_read_reg_test] 
# axi4_master_agent_CONFIG
# ------------------------------------------------------------------------------
# Name                                Type                      Size  Value     
# ------------------------------------------------------------------------------
# axi4_master_agent_config            axi4_master_agent_config  -     @497      
#   is_active                         string                    10    UVM_ACTIVE
#   has_coverage                      integral                  1     1         
#   wait_count_write_address_channel  integral                  32    'd0       
#   wait_count_write_data_channel     integral                  32    'd0       
#   wait_count_read_address_channel   integral                  32    'd0       
#   outstanding_write_tx              integral                  32    'd0       
#   outstanding_read_tx               integral                  32    'd0       
# ------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/test//base_test.sv(145) @ 0: uvm_test_top [basic_write_read_reg_test] 
# pulpino_spi_master_subsystem_SLAVE_CONFIG[0]
# ----------------------------------------------------------------
# Name                   Type                    Size  Value      
# ----------------------------------------------------------------
# slave_agent_config[0]  spi_slave_agent_config  -     @502       
#   is_active            string                  10    UVM_ACTIVE 
#   slave_id             integral                2     'd0        
#   spi_mode             string                  11    CPOL0_CPHA1
#   shift_dir            string                  9     MSB_FIRST  
#   has_coverage         integral                1     1          
#   spi_type             string                  10    SIMPLE_SPI 
# ----------------------------------------------------------------
# 
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# -------------------------------------------------------------------------------------------------------------
# Name                                              Type                                            Size  Value
# -------------------------------------------------------------------------------------------------------------
# uvm_test_top                                      basic_write_read_reg_test                       -     @473 
#   pulpino_spi_master_subsystem_env                pulpino_spi_master_subsystem_env                -     @588 
#     axi4_master_agent                             axi4_master_agent                               -     @596 
#       axi4_master_cov_h                           axi4_master_coverage                            -     @1634
#         analysis_imp                              uvm_analysis_imp                                -     @1641
#       axi4_master_drv_proxy_h                     axi4_master_driver_proxy                        -     @1079
#         axi4_master_read_fifo_h                   uvm_tlm_analysis_fifo #(T)                      -     @1181
#           analysis_export                         uvm_analysis_imp                                -     @1220
#           get_ap                                  uvm_analysis_port                               -     @1212
#           get_peek_export                         uvm_get_peek_imp                                -     @1196
#           put_ap                                  uvm_analysis_port                               -     @1204
#           put_export                              uvm_put_imp                                     -     @1188
#         axi4_master_write_fifo_h                  uvm_tlm_analysis_fifo #(T)                      -     @1134
#           analysis_export                         uvm_analysis_imp                                -     @1173
#           get_ap                                  uvm_analysis_port                               -     @1165
#           get_peek_export                         uvm_get_peek_imp                                -     @1149
#           put_ap                                  uvm_analysis_port                               -     @1157
#           put_export                              uvm_put_imp                                     -     @1141
#         axi_read_rsp_port                         uvm_analysis_port                               -     @1126
#         axi_read_seq_item_port                    uvm_seq_item_pull_port                          -     @1110
#         axi_write_rsp_port                        uvm_analysis_port                               -     @1118
#         axi_write_seq_item_port                   uvm_seq_item_pull_port                          -     @1102
#         rsp_port                                  uvm_analysis_port                               -     @1094
#         seq_item_port                             uvm_seq_item_pull_port                          -     @1086
#       axi4_master_mon_proxy_h                     axi4_master_monitor_proxy                       -     @1446
#         axi4_master_read_address_analysis_port    uvm_analysis_port                               -     @1453
#         axi4_master_read_data_analysis_port       uvm_analysis_port                               -     @1461
#         axi4_master_read_fifo_h                   uvm_tlm_analysis_fifo #(T)                      -     @1587
#           analysis_export                         uvm_analysis_imp                                -     @1626
#           get_ap                                  uvm_analysis_port                               -     @1618
#           get_peek_export                         uvm_get_peek_imp                                -     @1602
#           put_ap                                  uvm_analysis_port                               -     @1610
#           put_export                              uvm_put_imp                                     -     @1594
#         axi4_master_write_address_analysis_port   uvm_analysis_port                               -     @1469
#         axi4_master_write_address_fifo_h          uvm_tlm_analysis_fifo #(T)                      -     @1493
#           analysis_export                         uvm_analysis_imp                                -     @1532
#           get_ap                                  uvm_analysis_port                               -     @1524
#           get_peek_export                         uvm_get_peek_imp                                -     @1508
#           put_ap                                  uvm_analysis_port                               -     @1516
#           put_export                              uvm_put_imp                                     -     @1500
#         axi4_master_write_data_analysis_port      uvm_analysis_port                               -     @1477
#         axi4_master_write_data_fifo_h             uvm_tlm_analysis_fifo #(T)                      -     @1540
#           analysis_export                         uvm_analysis_imp                                -     @1579
#           get_ap                                  uvm_analysis_port                               -     @1571
#           get_peek_export                         uvm_get_peek_imp                                -     @1555
#           put_ap                                  uvm_analysis_port                               -     @1563
#           put_export                              uvm_put_imp                                     -     @1547
#         axi4_master_write_response_analysis_port  uvm_analysis_port                               -     @1485
#       axi4_master_read_seqr_h                     axi4_master_read_sequencer                      -     @1337
#         rsp_export                                uvm_analysis_export                             -     @1344
#         seq_item_export                           uvm_seq_item_pull_imp                           -     @1438
#         arbitration_queue                         array                                           0     -    
#         lock_queue                                array                                           0     -    
#         num_last_reqs                             integral                                        32    'd1  
#         num_last_rsps                             integral                                        32    'd1  
#       axi4_master_write_seqr_h                    axi4_master_write_sequencer                     -     @1228
#         rsp_export                                uvm_analysis_export                             -     @1235
#         seq_item_export                           uvm_seq_item_pull_imp                           -     @1329
#         arbitration_queue                         array                                           0     -    
#         lock_queue                                array                                           0     -    
#         num_last_reqs                             integral                                        32    'd1  
#         num_last_rsps                             integral                                        32    'd1  
#     axi4_master_coll_h                            axi4_master_collector                           -     @1008
#       axi4_master_coll_analysis_port              uvm_analysis_port                               -     @1015
#       axi4_master_coll_imp_port                   uvm_analysis_imp                                -     @1023
#     axi4_reg_predictor_h                          uvm_reg_predictor #(axi4_master_tx)             -     @1054
#       bus_in                                      uvm_analysis_imp                                -     @1061
#       reg_ap                                      uvm_analysis_port                               -     @1069
#     pulpino_spi_master_subsystem_scoreboard_h     pulpino_spi_master_subsystem_scoreboard         -     @719 
#       axi4_master_read_address_analysis_fifo      uvm_tlm_analysis_fifo #(T)                      -     @867 
#         analysis_export                           uvm_analysis_imp                                -     @906 
#         get_ap                                    uvm_analysis_port                               -     @898 
#         get_peek_export                           uvm_get_peek_imp                                -     @882 
#         put_ap                                    uvm_analysis_port                               -     @890 
#         put_export                                uvm_put_imp                                     -     @874 
#       axi4_master_read_data_analysis_fifo         uvm_tlm_analysis_fifo #(T)                      -     @914 
#         analysis_export                           uvm_analysis_imp                                -     @953 
#         get_ap                                    uvm_analysis_port                               -     @945 
#         get_peek_export                           uvm_get_peek_imp                                -     @929 
#         put_ap                                    uvm_analysis_port                               -     @937 
#         put_export                                uvm_put_imp                                     -     @921 
#       axi4_master_write_address_analysis_fifo     uvm_tlm_analysis_fifo #(T)                      -     @726 
#         analysis_export                           uvm_analysis_imp                                -     @765 
#         get_ap                                    uvm_analysis_port                               -     @757 
#         get_peek_export                           uvm_get_peek_imp                                -     @741 
#         put_ap                                    uvm_analysis_port                               -     @749 
#         put_export                                uvm_put_imp                                     -     @733 
#       axi4_master_write_data_analysis_fifo        uvm_tlm_analysis_fifo #(T)                      -     @773 
#         analysis_export                           uvm_analysis_imp                                -     @812 
#         get_ap                                    uvm_analysis_port                               -     @804 
#         get_peek_export                           uvm_get_peek_imp                                -     @788 
#         put_ap                                    uvm_analysis_port                               -     @796 
#         put_export                                uvm_put_imp                                     -     @780 
#       axi4_master_write_response_analysis_fifo    uvm_tlm_analysis_fifo #(T)                      -     @820 
#         analysis_export                           uvm_analysis_imp                                -     @859 
#         get_ap                                    uvm_analysis_port                               -     @851 
#         get_peek_export                           uvm_get_peek_imp                                -     @835 
#         put_ap                                    uvm_analysis_port                               -     @843 
#         put_export                                uvm_put_imp                                     -     @827 
#       spi_slave_analysis_fifo                     uvm_tlm_analysis_fifo #(T)                      -     @961 
#         analysis_export                           uvm_analysis_imp                                -     @1000
#         get_ap                                    uvm_analysis_port                               -     @992 
#         get_peek_export                           uvm_get_peek_imp                                -     @976 
#         put_ap                                    uvm_analysis_port                               -     @984 
#         put_export                                uvm_put_imp                                     -     @968 
#     pulpino_spi_master_subsystem_virtual_seqr_h   pulpino_spi_master_subsystem_virtual_sequencer  -     @610 
#       axi4_master_read_seqr_h                     axi4_master_read_sequencer                      -     @1776
#         rsp_export                                uvm_analysis_export                             -     @1783
#         seq_item_export                           uvm_seq_item_pull_imp                           -     @1877
#         arbitration_queue                         array                                           0     -    
#         lock_queue                                array                                           0     -    
#         num_last_reqs                             integral                                        32    'd1  
#         num_last_rsps                             integral                                        32    'd1  
#       axi4_master_write_seqr_h                    axi4_master_write_sequencer                     -     @1667
#         rsp_export                                uvm_analysis_export                             -     @1674
#         seq_item_export                           uvm_seq_item_pull_imp                           -     @1768
#         arbitration_queue                         array                                           0     -    
#         lock_queue                                array                                           0     -    
#         num_last_reqs                             integral                                        32    'd1  
#         num_last_rsps                             integral                                        32    'd1  
#       rsp_export                                  uvm_analysis_export                             -     @617 
#       seq_item_export                             uvm_seq_item_pull_imp                           -     @711 
#       spi_slave_seqr_h                            spi_slave_sequencer                             -     @1885
#         rsp_export                                uvm_analysis_export                             -     @1892
#         seq_item_export                           uvm_seq_item_pull_imp                           -     @1986
#         arbitration_queue                         array                                           0     -    
#         lock_queue                                array                                           0     -    
#         num_last_reqs                             integral                                        32    'd1  
#         num_last_rsps                             integral                                        32    'd1  
#       arbitration_queue                           array                                           0     -    
#       lock_queue                                  array                                           0     -    
#       num_last_reqs                               integral                                        32    'd1  
#       num_last_rsps                               integral                                        32    'd1  
#     spi_slave_agent_h[0]                          spi_slave_agent                                 -     @603 
#       spi_slave_cov_h                             spi_slave_coverage                              -     @2158
#         analysis_imp                              uvm_analysis_imp                                -     @2165
#       spi_slave_drv_proxy_h                       spi_slave_driver_proxy                          -     @2011
#         rsp_port                                  uvm_analysis_port                               -     @2026
#         seq_item_port                             uvm_seq_item_pull_port                          -     @2018
#       spi_slave_mon_proxy_h                       spi_slave_monitor_proxy                         -     @2143
#         spi_slave_analysis_port                   uvm_analysis_port                               -     @2150
#       spi_slave_seqr_h                            spi_slave_sequencer                             -     @2034
#         rsp_export                                uvm_analysis_export                             -     @2041
#         seq_item_export                           uvm_seq_item_pull_imp                           -     @2135
#         arbitration_queue                         array                                           0     -    
#         lock_queue                                array                                           0     -    
#         num_last_reqs                             integral                                        32    'd1  
#         num_last_rsps                             integral                                        32    'd1  
#     spi_slave_coll_h                              spi_slave_collector                             -     @1031
#       spi_slave_coll_analysis_port                uvm_analysis_port                               -     @1038
#       spi_slave_coll_imp_port                     uvm_analysis_imp                                -     @1046
# -------------------------------------------------------------------------------------------------------------
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO ../../src/dv/hvl_top/test//basic_write_read_reg_test.sv(90) @ 0: uvm_test_top [basic_write_read_reg_test] basic_write_read_reg_test
# UVM_INFO ../../src/dv/hvl_top/spi_slave_agent//spi_slave_monitor_proxy.sv(222) @ 0: uvm_test_top.pulpino_spi_master_subsystem_env.spi_slave_agent_h[0].spi_slave_mon_proxy_h [spi_slave_monitor_proxy] Inside the spi_slave_monitor_proxy
# UVM_INFO ../../src/dv/hvl_top/test/virtual_sequences//virtual_basic_write_read_reg_seq.sv(57) @ 0: uvm_test_top.pulpino_spi_master_subsystem_env.pulpino_spi_master_subsystem_virtual_seqr_h@@virtual_basic_write_read_reg_seq_h [master_vseq] started master vseq
# UVM_INFO ../../src/dv/hvl_top/test/virtual_sequences//virtual_basic_write_read_reg_seq.sv(47) @ 0: uvm_test_top.pulpino_spi_master_subsystem_env.pulpino_spi_master_subsystem_virtual_seqr_h@@virtual_basic_write_read_reg_seq_h [slave_vseq] started slave vseq
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(57) @ 0: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [CLOCK_DIV_REG_SEQ] WRITE:: REGISTER : spi_master_reg_block.CLKDIV, DATA = 32'h1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(53) @ 0: reporter [MSHA_DEBUG] 
#  rw.address = 1a102004 rw.data = 1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(73) @ 0: reporter [axi4_master_adapter] The converted reg2bus packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2216                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102004              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h1                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(96) @ 15: reporter [AXI4_MASTER_DRIVER_BFM] SYSTEM RESET DETECTED
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(87) @ 15: reporter [FROM MASTER MON BFM] SYSTEM RESET DETECTED
# UVM_INFO ../../src/dv/hdl_top/spi_slave_agent_bfm/spi_slave_driver_bfm.sv(48) @ 15: reporter [spi_slave_driver_bfm] System reset detected
# UVM_INFO ../../src/dv/hdl_top/spi_slave_agent_bfm/spi_slave_monitor_bfm.sv(44) @ 15: reporter [spi_slave_monitor_bfm] System reset detected
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(103) @ 50: reporter [AXI4_MASTER_DRIVER_BFM] SYSTEM RESET DEACTIVATED
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(89) @ 50: reporter [FROM MASTER MON BFM] SYSTEM RESET DEACTIVATED
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(151) @ 50: reporter [FROM MASTER MON BFM] AFTER WHILE LOOP OF WRITE RESPONSE
# UVM_INFO ../../src/dv/hdl_top/spi_slave_agent_bfm/spi_slave_monitor_bfm.sv(46) @ 50: reporter [spi_slave_monitor_bfm] System reset deactivated
# UVM_INFO ../../src/dv/hdl_top/spi_slave_agent_bfm/spi_slave_driver_bfm.sv(50) @ 50: reporter [spi_slave_driver_bfm] System reset deactivated
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(167) @ 50: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Before Sending_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2216                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102004              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h1                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(47) @ 50: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(49) @ 50: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(52) @ 50: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(55) @ 50: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(58) @ 50: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(61) @ 50: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(64) @ 50: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(67) @ 50: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(70) @ 50: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(73) @ 50: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(76) @ 50: reporter [axi4_master_seq_item_conv_class] After converting buser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(81) @ 50: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102004
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(84) @ 50: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(89) @ 50: reporter [axi4_master_seq_item_conv_class] After converting wdata =  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(96) @ 50: reporter [axi4_master_seq_item_conv_class] After converting wstrb = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(101) @ 50: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(104) @ 50: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(107) @ 50: reporter [axi4_master_seq_item_conv_class] After converting no_wait_states =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(192) @ 50: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Checking transfer type = BLOCKING_WRITE
# UVM_INFO ../../src/dv/hdl_top/spi_slave_agent_bfm/spi_slave_driver_bfm.sv(64) @ 60: reporter [spi_slave_driver_bfm] IDLE condition has been detected
# UVM_INFO ../../src/dv/hdl_top/spi_slave_agent_bfm/spi_slave_monitor_bfm.sv(60) @ 60: reporter [spi_slave_monitor_bfm] IDLE condition has been detected
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(117) @ 70: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264388, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(118) @ 70: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(119) @ 70: reporter [AXI4_MASTER_DRIVER_BFM] DRIVING_WRITE_ADDRESS_CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(134) @ 70: reporter [AXI4_MASTER_DRIVER_BFM] detect_awready = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(142) @ 90: reporter [AXI4_MASTER_DRIVER_BFM] After_loop_of_Detecting_awready = 1, awvalid = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(153) @ 90: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264388, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(154) @ 90: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(155) @ 90: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE DATA CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(102) @ 90: reporter [FROM MASTER MON BFM] after while loop .......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(112) @ 90: reporter [FROM MASTER MON BFM] datapacket ='{awid:0, awaddr:437264388, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 90: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 90: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 90: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 90: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 90: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 90: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 90: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 90: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 90: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102004
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 90: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 90: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 90: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 90: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 90: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 90: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 90: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 90: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(159) @ 90: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_address clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2392                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102004              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 90: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 90: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(60) @ 90: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Req print = -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2392                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102004              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(64) @ 90: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_name = CLKDIV
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(65) @ 90: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_address = 1a102004
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(66) @ 90: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_data = 1
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(67) @ 90: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] map_name = spi_master_reg_block.SPI_MASTER_MAP_ABP_IF
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 90: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2392                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102004              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 90: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [REG_PREDICT] Observed WRITE transaction to register spi_master_reg_block.CLKDIV: value='h0 : updated value = 'h0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 90: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2392                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102004              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(48) @ 90: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rg_data = {CLKDIV} 533 1 2400 @uvm_status_container@1 1 @spi_master_apb_if@1 null 32 8 { {@uvm_reg_map@1:1} } {@uvm_reg_field@10} 4 4 @semaphore@3 @18350080 {} 0 0 1 0 1 0 null @uvm_object_string_pool__3@2 32 1 @uvm_reg_field@9 @uvm_reg_field@10 {ref to covergroup #cg_vals#} {spi_master_apb_if__clkdiv}
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(49) @ 90: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rw_data = UVM_WRITE 437264388 0 0 0 UVM_IS_OK
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(165) @ 110: reporter [AXI4_MASTER_DRIVER_BFM] DETECT_WRITE_DATA_WAIT_STATE
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(176) @ 130: reporter [AXI4_MASTER_DRIVER_BFM] DEBUG_NA:WDATA[0]=1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(181) @ 130: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_DATA_COMP data_write_packet=
# '{awid:0, awaddr:437264388, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(190) @ 130: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_RESP data_write_packet=
# '{awid:0, awaddr:437264388, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(191) @ 130: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(192) @ 130: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE RESPONSE CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(128) @ 130: reporter [FROM MASTER MON BFM] After while loop write data......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(135) @ 130: reporter [FROM MASTER MON BFM write data] write datapacket wdata[0] = 'h1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(136) @ 130: reporter [FROM MASTER MON BFM write data] write datapacket wstrb[0] = 'h0
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(138) @ 130: reporter [FROM MASTER MON BFM write data] Inside wlast write datapacket  ='{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:1, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(182) @ 130: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] ADDR_Packet received from fifo is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2388                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102004              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(337) @ 130: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(355) @ 130: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(362) @ 130: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(370) @ 130: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2400                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102004              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h1                     
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(191) @ 130: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_data clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2404                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102004              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h1                     
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 130: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 130: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(210) @ 190: reporter [AXI4_MASTER_DRIVER_BFM] CHECKING WRITE RESPONSE :: '{awid:0, awaddr:437264388, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:1, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 210: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 210: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 210: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 210: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102004
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(236) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(243) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 210: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 210: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(202) @ 210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Response Received_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2408                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102004              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h1                     
#   wdata[0]                           integral        64    'h1                     
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(158) @ 210: reporter [FROM MASTER MON BFM::WRITE RESPONSE] WRITE RESPONSE PACKET: 
#  '{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 210: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 210: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awburst =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 210: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 210: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 210: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 210: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(384) @ 210: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(402) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(409) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(417) @ 210: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2416                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102004              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h1                     
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(220) @ 210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_response clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2420                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102004              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h1                     
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(151) @ 210: reporter [FROM MASTER MON BFM] AFTER WHILE LOOP OF WRITE RESPONSE
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 210: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2216                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102004              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h1                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO @ 210: reporter [RegModel] Wrote register via map spi_master_reg_block.SPI_MASTER_MAP_ABP_IF: spi_master_reg_block.CLKDIV=0x1
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(91) @ 210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [SPI_CMD_REG_SEQ] WRITE:: REGISTER : spi_master_reg_block.SPICMD, DATA = 32'hffffffff
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(53) @ 210: reporter [MSHA_DEBUG] 
#  rw.address = 1a102008 rw.data = ffffffff
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(73) @ 210: reporter [axi4_master_adapter] The converted reg2bus packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2429                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102008              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hffffffff              
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(167) @ 210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Before Sending_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2429                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102008              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hffffffff              
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(47) @ 210: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(49) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(52) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(55) @ 210: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(58) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(61) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(64) @ 210: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(67) @ 210: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(70) @ 210: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(73) @ 210: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(76) @ 210: reporter [axi4_master_seq_item_conv_class] After converting buser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(81) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102008
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(84) @ 210: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(89) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wdata =  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4294967295
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(96) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wstrb = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(101) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(104) @ 210: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(107) @ 210: reporter [axi4_master_seq_item_conv_class] After converting no_wait_states =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(192) @ 210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Checking transfer type = BLOCKING_WRITE
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(117) @ 230: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264392, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294967295}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(118) @ 230: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(119) @ 230: reporter [AXI4_MASTER_DRIVER_BFM] DRIVING_WRITE_ADDRESS_CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(134) @ 230: reporter [AXI4_MASTER_DRIVER_BFM] detect_awready = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(142) @ 250: reporter [AXI4_MASTER_DRIVER_BFM] After_loop_of_Detecting_awready = 1, awvalid = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(153) @ 250: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264392, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294967295}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(154) @ 250: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(155) @ 250: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE DATA CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(102) @ 250: reporter [FROM MASTER MON BFM] after while loop .......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(112) @ 250: reporter [FROM MASTER MON BFM] datapacket ='{awid:0, awaddr:437264392, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 250: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 250: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 250: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 250: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 250: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 250: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 250: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 250: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 250: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102008
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 250: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 250: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 250: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 250: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 250: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 250: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 250: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 250: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(159) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_address clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2437                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102008              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(60) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Req print = -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2437                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102008              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(64) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_name = SPICMD
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(65) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_address = 1a102008
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(66) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_data = ffffffff
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(67) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] map_name = spi_master_reg_block.SPI_MASTER_MAP_ABP_IF
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(82) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] cmd_local = ffffffff
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(83) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] spi_len[5:0] = 0
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(95) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Inside CMD-final_data=0
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(97) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] cmd_data = 0
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(98) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Inside TX_FIFO -flag=1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 250: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2437                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102008              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [REG_PREDICT] Observed WRITE transaction to register spi_master_reg_block.SPICMD: value='h0 : updated value = 'h0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 250: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2437                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102008              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(48) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rg_data = {SPICMD} 539 1 2445 @uvm_status_container@1 1 @spi_master_apb_if@1 null 32 32 { {@uvm_reg_map@1:1} } {@uvm_reg_field@11} 4 4 @semaphore@4 @18350080 {} 0 0 1 0 1 0 null @uvm_object_string_pool__3@3 32 1 @uvm_reg_field@11 {ref to covergroup #cg_vals#} {spi_master_apb_if__spicmd}
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(49) @ 250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rw_data = UVM_WRITE 437264392 0 0 0 UVM_IS_OK
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(165) @ 270: reporter [AXI4_MASTER_DRIVER_BFM] DETECT_WRITE_DATA_WAIT_STATE
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(176) @ 290: reporter [AXI4_MASTER_DRIVER_BFM] DEBUG_NA:WDATA[0]=ffffffff
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(181) @ 290: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_DATA_COMP data_write_packet=
# '{awid:0, awaddr:437264392, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294967295}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(190) @ 290: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_RESP data_write_packet=
# '{awid:0, awaddr:437264392, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294967295}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(191) @ 290: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(192) @ 290: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE RESPONSE CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(128) @ 290: reporter [FROM MASTER MON BFM] After while loop write data......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(135) @ 290: reporter [FROM MASTER MON BFM write data] write datapacket wdata[0] = 'hffffffff
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(136) @ 290: reporter [FROM MASTER MON BFM write data] write datapacket wstrb[0] = 'h0
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(138) @ 290: reporter [FROM MASTER MON BFM write data] Inside wlast write datapacket  ='{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294967295}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:1, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(182) @ 290: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] ADDR_Packet received from fifo is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2433                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102008              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(337) @ 290: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(355) @ 290: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  ffffffff
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(362) @ 290: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(370) @ 290: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2445                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102008              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hffffffff              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(191) @ 290: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_data clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2449                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102008              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hffffffff              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 290: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 290: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(210) @ 350: reporter [AXI4_MASTER_DRIVER_BFM] CHECKING WRITE RESPONSE :: '{awid:0, awaddr:437264392, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294967295}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:1, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 370: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 370: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 370: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 370: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102008
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(236) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  ffffffff
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(243) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 370: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 370: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(202) @ 370: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Response Received_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2453                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102008              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h1                     
#   wdata[0]                           integral        64    'hffffffff              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(158) @ 370: reporter [FROM MASTER MON BFM::WRITE RESPONSE] WRITE RESPONSE PACKET: 
#  '{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 370: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 370: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awburst =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 370: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 370: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 370: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 370: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(384) @ 370: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(402) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  ffffffff
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(409) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(417) @ 370: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2461                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102008              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hffffffff              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(220) @ 370: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_response clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2465                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102008              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hffffffff              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 370: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 370: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(151) @ 370: reporter [FROM MASTER MON BFM] AFTER WHILE LOOP OF WRITE RESPONSE
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 370: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2429                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102008              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hffffffff              
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO @ 370: reporter [RegModel] Wrote register via map spi_master_reg_block.SPI_MASTER_MAP_ABP_IF: spi_master_reg_block.SPICMD=0xffffffff
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(124) @ 370: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [SPI_ADDR_REG_SEQ] WRITE:: REGISTER : spi_master_reg_block.SPIADR, DATA = 32'hffffffff
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(53) @ 370: reporter [MSHA_DEBUG] 
#  rw.address = 1a10200c rw.data = ffffffff
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(73) @ 370: reporter [axi4_master_adapter] The converted reg2bus packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2473                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a10200c              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hffffffff              
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(167) @ 370: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Before Sending_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2473                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a10200c              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hffffffff              
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(47) @ 370: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(49) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(52) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(55) @ 370: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(58) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(61) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(64) @ 370: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(67) @ 370: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(70) @ 370: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(73) @ 370: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(76) @ 370: reporter [axi4_master_seq_item_conv_class] After converting buser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(81) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a10200c
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(84) @ 370: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(89) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wdata =  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4294967295
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(96) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wstrb = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(101) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(104) @ 370: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(107) @ 370: reporter [axi4_master_seq_item_conv_class] After converting no_wait_states =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(192) @ 370: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Checking transfer type = BLOCKING_WRITE
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(117) @ 390: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264396, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294967295}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(118) @ 390: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(119) @ 390: reporter [AXI4_MASTER_DRIVER_BFM] DRIVING_WRITE_ADDRESS_CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(134) @ 390: reporter [AXI4_MASTER_DRIVER_BFM] detect_awready = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(142) @ 410: reporter [AXI4_MASTER_DRIVER_BFM] After_loop_of_Detecting_awready = 1, awvalid = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(153) @ 410: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264396, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294967295}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(154) @ 410: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(155) @ 410: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE DATA CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(102) @ 410: reporter [FROM MASTER MON BFM] after while loop .......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(112) @ 410: reporter [FROM MASTER MON BFM] datapacket ='{awid:0, awaddr:437264396, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 410: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 410: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 410: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 410: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 410: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 410: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 410: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 410: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 410: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a10200c
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 410: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 410: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 410: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 410: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 410: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 410: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 410: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 410: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(159) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_address clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2481                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a10200c              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(60) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Req print = -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2481                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a10200c              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(64) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_name = SPIADR
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(65) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_address = 1a10200c
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(66) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_data = ffffffff
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(67) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] map_name = spi_master_reg_block.SPI_MASTER_MAP_ABP_IF
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(106) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] addr_local = ffffffff
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(107) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] spi_len[13:8] = 0
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(119) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Inside ADR--final_data=0
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(121) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] addr_data = 0
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(122) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Inside TX_FIFO -flag=2
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 410: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2481                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a10200c              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [REG_PREDICT] Observed WRITE transaction to register spi_master_reg_block.SPIADR: value='h0 : updated value = 'h0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 410: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2481                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a10200c              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(48) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rg_data = {SPIADR} 544 1 2489 @uvm_status_container@1 1 @spi_master_apb_if@1 null 32 32 { {@uvm_reg_map@1:1} } {@uvm_reg_field@12} 4 4 @semaphore@5 @18350080 {} 0 0 1 0 1 0 null @uvm_object_string_pool__3@4 32 1 @uvm_reg_field@12 {ref to covergroup #cg_vals#} {spi_master_apb_if__spiadr}
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(49) @ 410: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rw_data = UVM_WRITE 437264396 0 0 0 UVM_IS_OK
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(165) @ 430: reporter [AXI4_MASTER_DRIVER_BFM] DETECT_WRITE_DATA_WAIT_STATE
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(176) @ 450: reporter [AXI4_MASTER_DRIVER_BFM] DEBUG_NA:WDATA[0]=ffffffff
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(181) @ 450: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_DATA_COMP data_write_packet=
# '{awid:0, awaddr:437264396, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294967295}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(190) @ 450: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_RESP data_write_packet=
# '{awid:0, awaddr:437264396, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294967295}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(191) @ 450: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(192) @ 450: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE RESPONSE CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(128) @ 450: reporter [FROM MASTER MON BFM] After while loop write data......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(135) @ 450: reporter [FROM MASTER MON BFM write data] write datapacket wdata[0] = 'hffffffff
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(136) @ 450: reporter [FROM MASTER MON BFM write data] write datapacket wstrb[0] = 'h0
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(138) @ 450: reporter [FROM MASTER MON BFM write data] Inside wlast write datapacket  ='{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294967295}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:1, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(182) @ 450: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] ADDR_Packet received from fifo is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2477                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a10200c              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(337) @ 450: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(355) @ 450: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  ffffffff
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(362) @ 450: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(370) @ 450: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2489                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a10200c              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hffffffff              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(191) @ 450: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_data clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2493                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a10200c              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hffffffff              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 450: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 450: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(210) @ 510: reporter [AXI4_MASTER_DRIVER_BFM] CHECKING WRITE RESPONSE :: '{awid:0, awaddr:437264396, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294967295}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:1, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 530: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 530: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 530: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 530: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a10200c
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(236) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  ffffffff
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(243) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 530: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 530: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(202) @ 530: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Response Received_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2497                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a10200c              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h1                     
#   wdata[0]                           integral        64    'hffffffff              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(158) @ 530: reporter [FROM MASTER MON BFM::WRITE RESPONSE] WRITE RESPONSE PACKET: 
#  '{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 530: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 530: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awburst =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 530: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 530: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 530: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 530: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(384) @ 530: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(402) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  ffffffff
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(409) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(417) @ 530: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2505                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a10200c              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hffffffff              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(220) @ 530: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_response clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2509                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a10200c              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hffffffff              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 530: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 530: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(151) @ 530: reporter [FROM MASTER MON BFM] AFTER WHILE LOOP OF WRITE RESPONSE
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 530: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2473                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a10200c              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hffffffff              
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO @ 530: reporter [RegModel] Wrote register via map spi_master_reg_block.SPI_MASTER_MAP_ABP_IF: spi_master_reg_block.SPIADR=0xffffffff
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(160) @ 530: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [axi4_master_basic_write_read_reg_seq] Write :: Register cmd_length  = 8
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(161) @ 530: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [axi4_master_basic_write_read_reg_seq] Write :: Register addr_length = 8
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(162) @ 530: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [axi4_master_basic_write_read_reg_seq] Write :: Register data_length = 20
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(176) @ 530: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [SPI_LEN_REG_SEQ] WRITE:: REGISTER : spi_master_reg_block.SPILEN, DATA = 32'h20c8c8
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(53) @ 530: reporter [MSHA_DEBUG] 
#  rw.address = 1a102010 rw.data = 20c8c8
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(73) @ 530: reporter [axi4_master_adapter] The converted reg2bus packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2517                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102010              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h20c8c8                
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(167) @ 530: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Before Sending_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2517                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102010              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h20c8c8                
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(47) @ 530: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(49) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(52) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(55) @ 530: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(58) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(61) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(64) @ 530: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(67) @ 530: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(70) @ 530: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(73) @ 530: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(76) @ 530: reporter [axi4_master_seq_item_conv_class] After converting buser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(81) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(84) @ 530: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(89) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wdata =  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2148552
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(96) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wstrb = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(101) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(104) @ 530: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(107) @ 530: reporter [axi4_master_seq_item_conv_class] After converting no_wait_states =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(192) @ 530: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Checking transfer type = BLOCKING_WRITE
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(117) @ 550: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264400, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2148552}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(118) @ 550: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(119) @ 550: reporter [AXI4_MASTER_DRIVER_BFM] DRIVING_WRITE_ADDRESS_CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(134) @ 550: reporter [AXI4_MASTER_DRIVER_BFM] detect_awready = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(142) @ 570: reporter [AXI4_MASTER_DRIVER_BFM] After_loop_of_Detecting_awready = 1, awvalid = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(153) @ 570: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264400, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2148552}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(154) @ 570: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(155) @ 570: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE DATA CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(102) @ 570: reporter [FROM MASTER MON BFM] after while loop .......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(112) @ 570: reporter [FROM MASTER MON BFM] datapacket ='{awid:0, awaddr:437264400, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 570: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 570: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 570: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 570: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 570: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 570: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 570: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 570: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 570: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 570: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 570: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 570: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 570: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 570: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 570: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 570: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 570: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(159) @ 570: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_address clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2525                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102010              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 570: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 570: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(60) @ 570: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Req print = -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2525                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102010              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(64) @ 570: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_name = SPILEN
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(65) @ 570: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_address = 1a102010
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(66) @ 570: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_data = 200808
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(67) @ 570: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] map_name = spi_master_reg_block.SPI_MASTER_MAP_ABP_IF
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(71) @ 570: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] coll_pkt.spi_length = 200808
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 570: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2525                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102010              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 570: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [REG_PREDICT] Observed WRITE transaction to register spi_master_reg_block.SPILEN: value='h0 : updated value = 'h0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 570: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2525                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102010              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(48) @ 570: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rg_data = {SPILEN} 549 1 2533 @uvm_status_container@1 1 @spi_master_apb_if@1 null 32 28 { {@uvm_reg_map@1:1} } {@uvm_reg_field@17 @uvm_reg_field@15 @uvm_reg_field@13} 4 4 @semaphore@6 @18350080 {} 0 0 1 0 1 0 null @uvm_object_string_pool__3@5 32 1 @uvm_reg_field@13 @uvm_reg_field@14 @uvm_reg_field@15 @uvm_reg_field@16 @uvm_reg_field@17 {ref to covergroup #cg_vals#} {spi_master_apb_if__spilen}
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(49) @ 570: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rw_data = UVM_WRITE 437264400 0 0 0 UVM_IS_OK
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(165) @ 590: reporter [AXI4_MASTER_DRIVER_BFM] DETECT_WRITE_DATA_WAIT_STATE
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(176) @ 610: reporter [AXI4_MASTER_DRIVER_BFM] DEBUG_NA:WDATA[0]=20c8c8
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(181) @ 610: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_DATA_COMP data_write_packet=
# '{awid:0, awaddr:437264400, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2148552}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(190) @ 610: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_RESP data_write_packet=
# '{awid:0, awaddr:437264400, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2148552}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(191) @ 610: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(192) @ 610: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE RESPONSE CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(128) @ 610: reporter [FROM MASTER MON BFM] After while loop write data......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(135) @ 610: reporter [FROM MASTER MON BFM write data] write datapacket wdata[0] = 'h20c8c8
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(136) @ 610: reporter [FROM MASTER MON BFM write data] write datapacket wstrb[0] = 'h0
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(138) @ 610: reporter [FROM MASTER MON BFM write data] Inside wlast write datapacket  ='{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2148552}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:1, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(182) @ 610: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] ADDR_Packet received from fifo is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2521                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102010              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(337) @ 610: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(355) @ 610: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  20c8c8
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(362) @ 610: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(370) @ 610: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2533                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102010              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h20c8c8                
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(191) @ 610: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_data clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2537                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102010              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h20c8c8                
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 610: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 610: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(210) @ 670: reporter [AXI4_MASTER_DRIVER_BFM] CHECKING WRITE RESPONSE :: '{awid:0, awaddr:437264400, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2148552}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:1, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 690: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 690: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 690: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 690: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(236) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  20c8c8
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(243) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 690: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 690: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(202) @ 690: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Response Received_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2541                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102010              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h1                     
#   wdata[0]                           integral        64    'h20c8c8                
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(158) @ 690: reporter [FROM MASTER MON BFM::WRITE RESPONSE] WRITE RESPONSE PACKET: 
#  '{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 690: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 690: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awburst =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 690: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 690: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 690: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 690: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(384) @ 690: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(402) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  20c8c8
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(409) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(417) @ 690: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2549                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102010              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h20c8c8                
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(220) @ 690: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_response clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2553                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102010              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h20c8c8                
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 690: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 690: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(151) @ 690: reporter [FROM MASTER MON BFM] AFTER WHILE LOOP OF WRITE RESPONSE
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 690: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2517                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102010              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h20c8c8                
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO @ 690: reporter [RegModel] Wrote register via map spi_master_reg_block.SPI_MASTER_MAP_ABP_IF: spi_master_reg_block.SPILEN=0x20c8c8
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(210) @ 690: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [axi4_master_basic_write_read_reg_seq] Write :: Register dummy_wr  = ffff
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(211) @ 690: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [axi4_master_basic_write_read_reg_seq] Write :: Register dummy_rd = ffff
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(222) @ 690: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [DUMMY_REG_SEQ] WRITE:: REGISTER : spi_master_reg_block.SPIDUM, DATA = 32'h0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(53) @ 690: reporter [MSHA_DEBUG] 
#  rw.address = 1a102014 rw.data = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(73) @ 690: reporter [axi4_master_adapter] The converted reg2bus packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2561                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102014              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(167) @ 690: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Before Sending_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2561                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102014              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(47) @ 690: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(49) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(52) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(55) @ 690: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(58) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(61) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(64) @ 690: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(67) @ 690: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(70) @ 690: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(73) @ 690: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(76) @ 690: reporter [axi4_master_seq_item_conv_class] After converting buser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(81) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102014
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(84) @ 690: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(101) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(104) @ 690: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(107) @ 690: reporter [axi4_master_seq_item_conv_class] After converting no_wait_states =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(192) @ 690: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Checking transfer type = BLOCKING_WRITE
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(117) @ 710: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264404, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(118) @ 710: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(119) @ 710: reporter [AXI4_MASTER_DRIVER_BFM] DRIVING_WRITE_ADDRESS_CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(134) @ 710: reporter [AXI4_MASTER_DRIVER_BFM] detect_awready = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(142) @ 730: reporter [AXI4_MASTER_DRIVER_BFM] After_loop_of_Detecting_awready = 1, awvalid = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(153) @ 730: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264404, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(154) @ 730: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(155) @ 730: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE DATA CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(102) @ 730: reporter [FROM MASTER MON BFM] after while loop .......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(112) @ 730: reporter [FROM MASTER MON BFM] datapacket ='{awid:0, awaddr:437264404, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 730: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 730: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 730: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 730: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 730: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 730: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 730: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 730: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 730: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102014
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 730: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 730: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 730: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 730: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 730: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 730: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 730: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 730: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(159) @ 730: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_address clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2569                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102014              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 730: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 730: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(60) @ 730: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Req print = -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2569                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102014              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(64) @ 730: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_name = SPIDUM
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(65) @ 730: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_address = 1a102014
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(66) @ 730: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_data = 0
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(67) @ 730: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] map_name = spi_master_reg_block.SPI_MASTER_MAP_ABP_IF
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(133) @ 730: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] dummy_wr_local = 0
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(143) @ 730: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Inside DUMMY_WR--final_data=0
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(145) @ 730: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] dummy_wr_data = 0
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(146) @ 730: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Inside TX_FIFO -flag=3
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 730: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2569                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102014              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 730: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [REG_PREDICT] Observed WRITE transaction to register spi_master_reg_block.SPIDUM: value='h0 : updated value = 'h0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 730: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2569                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102014              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(48) @ 730: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rg_data = {SPIDUM} 558 1 2577 @uvm_status_container@1 1 @spi_master_apb_if@1 null 32 32 { {@uvm_reg_map@1:1} } {@uvm_reg_field@19 @uvm_reg_field@18} 4 4 @semaphore@7 @18350080 {} 0 0 1 0 1 0 null @uvm_object_string_pool__3@6 32 1 @uvm_reg_field@18 @uvm_reg_field@19 {ref to covergroup #cg_vals#} {spi_master_apb_if__spidum}
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(49) @ 730: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rw_data = UVM_WRITE 437264404 0 0 0 UVM_IS_OK
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(165) @ 750: reporter [AXI4_MASTER_DRIVER_BFM] DETECT_WRITE_DATA_WAIT_STATE
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(176) @ 770: reporter [AXI4_MASTER_DRIVER_BFM] DEBUG_NA:WDATA[0]=0
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(181) @ 770: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_DATA_COMP data_write_packet=
# '{awid:0, awaddr:437264404, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(190) @ 770: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_RESP data_write_packet=
# '{awid:0, awaddr:437264404, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(191) @ 770: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(192) @ 770: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE RESPONSE CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(128) @ 770: reporter [FROM MASTER MON BFM] After while loop write data......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(135) @ 770: reporter [FROM MASTER MON BFM write data] write datapacket wdata[0] = 'h0
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(136) @ 770: reporter [FROM MASTER MON BFM write data] write datapacket wstrb[0] = 'h0
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(138) @ 770: reporter [FROM MASTER MON BFM write data] Inside wlast write datapacket  ='{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:1, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(182) @ 770: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] ADDR_Packet received from fifo is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2565                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102014              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(337) @ 770: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(370) @ 770: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2577                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102014              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(191) @ 770: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_data clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2581                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102014              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 770: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 770: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(210) @ 830: reporter [AXI4_MASTER_DRIVER_BFM] CHECKING WRITE RESPONSE :: '{awid:0, awaddr:437264404, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:1, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 850: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 850: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 850: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 850: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102014
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 850: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 850: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 850: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 850: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 850: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 850: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 850: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(202) @ 850: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Response Received_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2585                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102014              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h1                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(158) @ 850: reporter [FROM MASTER MON BFM::WRITE RESPONSE] WRITE RESPONSE PACKET: 
#  '{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 850: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 850: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awburst =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 850: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 850: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 850: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 850: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 850: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 850: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 850: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 850: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 850: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(384) @ 850: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(417) @ 850: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2593                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102014              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(220) @ 850: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_response clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2597                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102014              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 850: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 850: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(151) @ 850: reporter [FROM MASTER MON BFM] AFTER WHILE LOOP OF WRITE RESPONSE
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 850: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2561                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102014              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO @ 850: reporter [RegModel] Wrote register via map spi_master_reg_block.SPI_MASTER_MAP_ABP_IF: spi_master_reg_block.SPIDUM=0x0
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(252) @ 850: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [axi4_master_basic_write_read_reg_seq] Write :: Register tx_fifo = fffff01a
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(260) @ 850: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [TX_FIFO_SEQ] WRITE:: REGISTER : spi_master_reg_block.TXFIFO, DATA = 32'hfffff01a
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(53) @ 850: reporter [MSHA_DEBUG] 
#  rw.address = 1a102018 rw.data = fffff01a
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(73) @ 850: reporter [axi4_master_adapter] The converted reg2bus packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2605                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102018              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hfffff01a              
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(167) @ 850: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Before Sending_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2605                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102018              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hfffff01a              
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(47) @ 850: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(49) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(52) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(55) @ 850: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(58) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(61) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(64) @ 850: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(67) @ 850: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(70) @ 850: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(73) @ 850: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(76) @ 850: reporter [axi4_master_seq_item_conv_class] After converting buser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(81) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102018
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(84) @ 850: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(89) @ 850: reporter [axi4_master_seq_item_conv_class] After converting wdata =  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4294963226
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(96) @ 850: reporter [axi4_master_seq_item_conv_class] After converting wstrb = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(101) @ 850: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(104) @ 850: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(107) @ 850: reporter [axi4_master_seq_item_conv_class] After converting no_wait_states =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(192) @ 850: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Checking transfer type = BLOCKING_WRITE
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(117) @ 870: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264408, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294963226}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(118) @ 870: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(119) @ 870: reporter [AXI4_MASTER_DRIVER_BFM] DRIVING_WRITE_ADDRESS_CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(134) @ 870: reporter [AXI4_MASTER_DRIVER_BFM] detect_awready = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(142) @ 890: reporter [AXI4_MASTER_DRIVER_BFM] After_loop_of_Detecting_awready = 1, awvalid = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(153) @ 890: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264408, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294963226}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(154) @ 890: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(155) @ 890: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE DATA CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(102) @ 890: reporter [FROM MASTER MON BFM] after while loop .......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(112) @ 890: reporter [FROM MASTER MON BFM] datapacket ='{awid:0, awaddr:437264408, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 890: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 890: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 890: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 890: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 890: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 890: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 890: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 890: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 890: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102018
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 890: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 890: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 890: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 890: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 890: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 890: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 890: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 890: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(159) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_address clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2613                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102018              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(60) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Req print = -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2613                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102018              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(64) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_name = TXFIFO
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(65) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_address = 1a102018
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(66) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_data = fffff01a
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(67) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] map_name = spi_master_reg_block.SPI_MASTER_MAP_ABP_IF
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(153) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] mosi_data_local = fffff01a
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(154) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] spi_len[16:31] = 20
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(160) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] mosi_data = fffff01a
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(161) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Inside TX_FIFO -final_data=fffff01a
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(162) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Inside TX_FIFO -flag=4
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(166) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] final_data=fffff01a
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 890: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2613                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102018              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [REG_PREDICT] Observed WRITE transaction to register spi_master_reg_block.TXFIFO: value='h0 : updated value = 'h0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 890: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2613                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102018              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(48) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rg_data = {TXFIFO} 564 1 2621 @uvm_status_container@1 1 @spi_master_apb_if@1 null 32 32 { {@uvm_reg_map@1:1} } {@uvm_reg_field@20} 4 4 @semaphore@8 @18350080 {} 0 0 1 0 1 0 null @uvm_object_string_pool__3@7 32 1 @uvm_reg_field@20 {ref to covergroup #cg_vals#} {spi_master_apb_if__txfifo}
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(49) @ 890: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rw_data = UVM_WRITE 437264408 0 0 0 UVM_IS_OK
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(165) @ 910: reporter [AXI4_MASTER_DRIVER_BFM] DETECT_WRITE_DATA_WAIT_STATE
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(176) @ 930: reporter [AXI4_MASTER_DRIVER_BFM] DEBUG_NA:WDATA[0]=fffff01a
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(181) @ 930: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_DATA_COMP data_write_packet=
# '{awid:0, awaddr:437264408, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294963226}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(190) @ 930: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_RESP data_write_packet=
# '{awid:0, awaddr:437264408, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294963226}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(191) @ 930: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(192) @ 930: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE RESPONSE CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(128) @ 930: reporter [FROM MASTER MON BFM] After while loop write data......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(135) @ 930: reporter [FROM MASTER MON BFM write data] write datapacket wdata[0] = 'hfffff01a
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(136) @ 930: reporter [FROM MASTER MON BFM write data] write datapacket wstrb[0] = 'h0
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(138) @ 930: reporter [FROM MASTER MON BFM write data] Inside wlast write datapacket  ='{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294963226}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:1, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(182) @ 930: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] ADDR_Packet received from fifo is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2609                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102018              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(337) @ 930: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(355) @ 930: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  fffff01a
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(362) @ 930: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(370) @ 930: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2621                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102018              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hfffff01a              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(191) @ 930: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_data clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2625                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102018              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hfffff01a              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 930: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 930: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(210) @ 990: reporter [AXI4_MASTER_DRIVER_BFM] CHECKING WRITE RESPONSE :: '{awid:0, awaddr:437264408, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4294963226}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:1, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 1010: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 1010: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 1010: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 1010: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102018
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(236) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  fffff01a
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(243) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(202) @ 1010: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Response Received_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2629                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102018              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h1                     
#   wdata[0]                           integral        64    'hfffff01a              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(158) @ 1010: reporter [FROM MASTER MON BFM::WRITE RESPONSE] WRITE RESPONSE PACKET: 
#  '{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 1010: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 1010: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awburst =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 1010: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 1010: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(384) @ 1010: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(402) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  fffff01a
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(409) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(417) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2637                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102018              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hfffff01a              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(220) @ 1010: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_response clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2641                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102018              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hfffff01a              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 1010: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 1010: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(151) @ 1010: reporter [FROM MASTER MON BFM] AFTER WHILE LOOP OF WRITE RESPONSE
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 1010: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2605                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102018              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'hfffff01a              
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO @ 1010: reporter [RegModel] Wrote register via map spi_master_reg_block.SPI_MASTER_MAP_ABP_IF: spi_master_reg_block.TXFIFO=0xfffff01a
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(309) @ 1010: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [axi4_master_basic_write_read_reg_seq] Write :: Register thtx_value = 1f
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(310) @ 1010: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [axi4_master_basic_write_read_reg_seq] Write :: Register rhtx_value = 1f
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(311) @ 1010: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [axi4_master_basic_write_read_reg_seq] Write :: Register cnttx_value = 4
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(312) @ 1010: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [axi4_master_basic_write_read_reg_seq] Write :: Register cntrx_value = 4
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(327) @ 1010: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [INTERUPT_REG_SEQ] WRITE:: REGISTER : spi_master_reg_block.INTCFG DATA = 32'he4e4ff1f
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(53) @ 1010: reporter [MSHA_DEBUG] 
#  rw.address = 1a102024 rw.data = e4e4ff1f
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(73) @ 1010: reporter [axi4_master_adapter] The converted reg2bus packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2649                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102024              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'he4e4ff1f              
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(167) @ 1010: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Before Sending_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2649                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102024              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'he4e4ff1f              
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(47) @ 1010: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(49) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(52) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(55) @ 1010: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(58) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(61) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(64) @ 1010: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(67) @ 1010: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(70) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(73) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(76) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting buser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(81) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102024
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(84) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(89) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wdata =  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3840212767
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(96) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wstrb = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(101) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(104) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(107) @ 1010: reporter [axi4_master_seq_item_conv_class] After converting no_wait_states =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(192) @ 1010: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Checking transfer type = BLOCKING_WRITE
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(117) @ 1030: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264420, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3840212767}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(118) @ 1030: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(119) @ 1030: reporter [AXI4_MASTER_DRIVER_BFM] DRIVING_WRITE_ADDRESS_CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(134) @ 1030: reporter [AXI4_MASTER_DRIVER_BFM] detect_awready = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(142) @ 1050: reporter [AXI4_MASTER_DRIVER_BFM] After_loop_of_Detecting_awready = 1, awvalid = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(153) @ 1050: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264420, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3840212767}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(154) @ 1050: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(155) @ 1050: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE DATA CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(102) @ 1050: reporter [FROM MASTER MON BFM] after while loop .......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(112) @ 1050: reporter [FROM MASTER MON BFM] datapacket ='{awid:0, awaddr:437264420, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 1050: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 1050: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 1050: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 1050: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 1050: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 1050: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 1050: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 1050: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 1050: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102024
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 1050: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 1050: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 1050: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 1050: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 1050: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 1050: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 1050: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 1050: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(159) @ 1050: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_address clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2657                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102024              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 1050: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 1050: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(60) @ 1050: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Req print = -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2657                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102024              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(64) @ 1050: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_name = INTCFG
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(65) @ 1050: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_address = 1a102024
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(66) @ 1050: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_data = c4041f1f
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(67) @ 1050: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] map_name = spi_master_reg_block.SPI_MASTER_MAP_ABP_IF
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 1050: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2657                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102024              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 1050: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [REG_PREDICT] Observed WRITE transaction to register spi_master_reg_block.INTCFG: value='h0 : updated value = 'h0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 1050: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2657                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102024              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(48) @ 1050: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rg_data = {INTCFG} 574 1 2665 @uvm_status_container@1 1 @spi_master_apb_if@1 null 32 22 { {@uvm_reg_map@1:1} } {@uvm_reg_field@31 @uvm_reg_field@29 @uvm_reg_field@27 @uvm_reg_field@25 @uvm_reg_field@23 @uvm_reg_field@22} 4 4 @semaphore@10 @18350080 {} 0 0 1 0 1 0 null @uvm_object_string_pool__3@9 32 1 @uvm_reg_field@22 @uvm_reg_field@23 @uvm_reg_field@24 @uvm_reg_field@25 @uvm_reg_field@26 @uvm_reg_field@27 @uvm_reg_field@28 @uvm_reg_field@29 @uvm_reg_field@30 @uvm_reg_field@31 {ref to covergroup #cg_vals#} {spi_master_apb_if__intcfg}
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(49) @ 1050: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rw_data = UVM_WRITE 437264420 0 0 0 UVM_IS_OK
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(165) @ 1070: reporter [AXI4_MASTER_DRIVER_BFM] DETECT_WRITE_DATA_WAIT_STATE
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(176) @ 1090: reporter [AXI4_MASTER_DRIVER_BFM] DEBUG_NA:WDATA[0]=e4e4ff1f
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(181) @ 1090: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_DATA_COMP data_write_packet=
# '{awid:0, awaddr:437264420, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3840212767}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(190) @ 1090: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_RESP data_write_packet=
# '{awid:0, awaddr:437264420, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3840212767}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(191) @ 1090: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(192) @ 1090: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE RESPONSE CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(128) @ 1090: reporter [FROM MASTER MON BFM] After while loop write data......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(135) @ 1090: reporter [FROM MASTER MON BFM write data] write datapacket wdata[0] = 'he4e4ff1f
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(136) @ 1090: reporter [FROM MASTER MON BFM write data] write datapacket wstrb[0] = 'h0
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(138) @ 1090: reporter [FROM MASTER MON BFM write data] Inside wlast write datapacket  ='{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3840212767}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:1, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(182) @ 1090: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] ADDR_Packet received from fifo is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2653                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102024              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(337) @ 1090: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(355) @ 1090: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  e4e4ff1f
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(362) @ 1090: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(370) @ 1090: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2665                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102024              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'he4e4ff1f              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(191) @ 1090: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_data clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2669                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102024              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'he4e4ff1f              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 1090: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 1090: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(210) @ 1150: reporter [AXI4_MASTER_DRIVER_BFM] CHECKING WRITE RESPONSE :: '{awid:0, awaddr:437264420, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3840212767}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:1, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 1170: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 1170: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 1170: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 1170: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102024
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(236) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  e4e4ff1f
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(243) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(202) @ 1170: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Response Received_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2673                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102024              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h1                     
#   wdata[0]                           integral        64    'he4e4ff1f              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(158) @ 1170: reporter [FROM MASTER MON BFM::WRITE RESPONSE] WRITE RESPONSE PACKET: 
#  '{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 1170: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 1170: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awburst =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 1170: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 1170: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(384) @ 1170: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(402) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  e4e4ff1f
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(409) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(417) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2681                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102024              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'he4e4ff1f              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(220) @ 1170: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_response clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2685                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102024              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'he4e4ff1f              
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 1170: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 1170: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(151) @ 1170: reporter [FROM MASTER MON BFM] AFTER WHILE LOOP OF WRITE RESPONSE
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 1170: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2649                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102024              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'he4e4ff1f              
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO @ 1170: reporter [RegModel] Wrote register via map spi_master_reg_block.SPI_MASTER_MAP_ABP_IF: spi_master_reg_block.INTCFG=0xe4e4ff1f
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(360) @ 1170: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [axi4_master_basic_write_read_reg_seq] Write :: Register cs_value = 1110
# UVM_INFO ../../src/dv/hvl_top/test/sequences/master_sequences/reg_sequences//axi4_master_basic_write_read_reg_seq.sv(372) @ 1170: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_write_seqr_h@@axi4_master_basic_write_read_reg_seq_h [STATUS_REG_SEQ] WRITE:: REGISTER : spi_master_reg_block.STATUS, DATA = 32'h1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(53) @ 1170: reporter [MSHA_DEBUG] 
#  rw.address = 1a102000 rw.data = 1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(73) @ 1170: reporter [axi4_master_adapter] The converted reg2bus packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2693                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102000              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h1                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(167) @ 1170: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Before Sending_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2693                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102000              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h1                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(47) @ 1170: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(49) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(52) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(55) @ 1170: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(58) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(61) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(64) @ 1170: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(67) @ 1170: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(70) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(73) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(76) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting buser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(81) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(84) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(89) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wdata =  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(96) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wstrb = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(101) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(104) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(107) @ 1170: reporter [axi4_master_seq_item_conv_class] After converting no_wait_states =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(192) @ 1170: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Checking transfer type = BLOCKING_WRITE
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(117) @ 1190: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264384, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(118) @ 1190: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(119) @ 1190: reporter [AXI4_MASTER_DRIVER_BFM] DRIVING_WRITE_ADDRESS_CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(134) @ 1190: reporter [AXI4_MASTER_DRIVER_BFM] detect_awready = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(142) @ 1210: reporter [AXI4_MASTER_DRIVER_BFM] After_loop_of_Detecting_awready = 1, awvalid = 1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(153) @ 1210: reporter [AXI4_MASTER_DRIVER_BFM] data_write_packet=
# '{awid:0, awaddr:437264384, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(154) @ 1210: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(155) @ 1210: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE DATA CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(102) @ 1210: reporter [FROM MASTER MON BFM] after while loop .......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(112) @ 1210: reporter [FROM MASTER MON BFM] datapacket ='{awid:0, awaddr:437264384, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 1210: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 1210: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 1210: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 1210: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 1210: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 1210: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 1210: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 1210: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 1210: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 1210: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 1210: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 1210: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 1210: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 1210: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 1210: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 1210: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 1210: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(159) @ 1210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_address clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2701                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102000              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 1210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 1210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(60) @ 1210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] Req print = -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2701                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102000              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(64) @ 1210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_name = STATUS
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(65) @ 1210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_address = 1a102000
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(66) @ 1210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] rg_data = 1
# UVM_INFO ../../src/dv/hvl_top/env//axi4_master_collector.sv(67) @ 1210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_coll_h [axi4_master_collector] map_name = spi_master_reg_block.SPI_MASTER_MAP_ABP_IF
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 1210: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2701                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102000              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 1210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [REG_PREDICT] Observed WRITE transaction to register spi_master_reg_block.STATUS: value='h0 : updated value = 'h0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 1210: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2701                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102000              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(48) @ 1210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rg_data = {STATUS} 521 1 2709 @uvm_status_container@1 1 @spi_master_apb_if@1 null 32 9 { {@uvm_reg_map@1:1} } {@uvm_reg_field@8 @uvm_reg_field@7 @uvm_reg_field@6 @uvm_reg_field@5 @uvm_reg_field@4 @uvm_reg_field@2} 4 4 @semaphore@2 @18350080 {} 0 0 1 0 1 0 null @uvm_object_string_pool__3@1 32 1 @uvm_reg_field@1 @uvm_reg_field@2 @uvm_reg_field@3 @uvm_reg_field@4 @uvm_reg_field@5 @uvm_reg_field@6 @uvm_reg_field@7 @uvm_reg_field@8 {ref to covergroup #cg_vals#} {spi_master_apb_if__status}
# UVM_INFO ../../src/dv/hvl_top/env//axi4_reg_predictor.sv(49) @ 1210: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_reg_predictor_h [axi4_reg_predictor] rw_data = UVM_WRITE 437264384 0 0 0 UVM_IS_OK
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(165) @ 1230: reporter [AXI4_MASTER_DRIVER_BFM] DETECT_WRITE_DATA_WAIT_STATE
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(176) @ 1250: reporter [AXI4_MASTER_DRIVER_BFM] DEBUG_NA:WDATA[0]=1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(181) @ 1250: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_DATA_COMP data_write_packet=
# '{awid:0, awaddr:437264384, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(190) @ 1250: reporter [AXI4_MASTER_DRIVER_BFM] WRITE_RESP data_write_packet=
# '{awid:0, awaddr:437264384, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(191) @ 1250: reporter [AXI4_MASTER_DRIVER_BFM] cfg_packet=
# '{min_address:0, max_address:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, wait_count_read_address_channel:0, wait_count_read_data_channel:0, outstanding_write_tx:0, outstanding_read_tx:0}
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(192) @ 1250: reporter [AXI4_MASTER_DRIVER_BFM] DRIVE TO WRITE RESPONSE CHANNEL
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(128) @ 1250: reporter [FROM MASTER MON BFM] After while loop write data......
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(135) @ 1250: reporter [FROM MASTER MON BFM write data] write datapacket wdata[0] = 'h1
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(136) @ 1250: reporter [FROM MASTER MON BFM write data] write datapacket wstrb[0] = 'h0
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(138) @ 1250: reporter [FROM MASTER MON BFM write data] Inside wlast write datapacket  ='{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:1, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(182) @ 1250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] ADDR_Packet received from fifo is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2697                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102000              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(337) @ 1250: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(355) @ 1250: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(362) @ 1250: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(370) @ 1250: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2709                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102000              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h1                     
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(191) @ 1250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_data clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2713                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102000              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h1                     
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 1250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 1250: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_driver_bfm.sv(210) @ 1310: reporter [AXI4_MASTER_DRIVER_BFM] CHECKING WRITE RESPONSE :: '{awid:0, awaddr:437264384, awlen:0, awsize:2, awburst:1, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:1, tx_type:0, wait_count_write_address_channel:1, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 1330: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 1330: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  010
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting awburst =  01
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 1330: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 1330: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  1a102000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(236) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(243) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_driver_proxy.sv(202) @ 1330: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_drv_proxy_h [axi4_master_driver_proxy] WRITE_TASK::Response Received_req_write_packet = 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2717                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102000              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h1                     
#   wdata[0]                           integral        64    'h1                     
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(158) @ 1330: reporter [FROM MASTER MON BFM::WRITE RESPONSE] WRITE RESPONSE PACKET: 
#  '{awid:0, awaddr:0, awlen:0, awsize:0, awburst:0, awlock:0, awcache:0, awqos:0, awregion:0, awuser:0, awprot:0, awvalid:0, awready:0, wdata:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wstrb:'{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, wuser:0, wlast:0, bid:0, bresp:0, buser:0, bvalid:0, tx_type:0, wait_count_write_address_channel:0, wait_count_write_data_channel:0, wait_count_write_response_channel:0, outstanding_write_tx:0, no_of_wait_states:0}
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(198) @ 1330: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(204) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting awid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(207) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting awlen =  00000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(210) @ 1330: reporter [axi4_master_seq_item_conv_class] After randomizing awsize =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(213) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting awburst =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(216) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting awlock =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(219) @ 1330: reporter [axi4_master_seq_item_conv_class] After randomizing awcache =  0000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(222) @ 1330: reporter [axi4_master_seq_item_conv_class] After randomizing awprot =  000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(225) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting awaddr =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(228) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting awqos =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(231) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_address_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(248) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting wlast =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(251) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting wuser =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(254) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_data_channel =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(257) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting bid =  0000000000000000
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(260) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting bresp =  00
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(263) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting wait_count_write_response_channel = 0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(384) @ 1330: reporter [axi4_master_seq_item_conv_class] ----------------------------------------------------------------------
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(402) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting wdata[0] =  1
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(409) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting wstrb[0] =  0
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_seq_item_converter.sv(417) @ 1330: reporter [axi4_master_seq_item_conv_class] After converting =  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2725                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102000              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h1                     
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_monitor_proxy.sv(220) @ 1330: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_mon_proxy_h [axi4_master_monitor_proxy] Packet received from axi4_write_response clone packet is 
#  -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2729                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102000              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h1                     
#   wstrb[0]                           integral        8     'h0                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(223) @ 1330: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] Before calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(227) @ 1330: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] After calling SAMPLE METHOD
# UVM_INFO ../../src/dv/hdl_top/axi4_master_agent_bfm/axi4_master_monitor_bfm.sv(151) @ 1330: reporter [FROM MASTER MON BFM] AFTER WHILE LOOP OF WRITE RESPONSE
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_adapter.sv(118) @ 1330: reporter [axi4_master_adapter] The converted bus2reg packet is -----------------------------------------------------------------------------------
# Name                                 Type            Size  Value                   
# -----------------------------------------------------------------------------------
# axi4_master_tx                       axi4_master_tx  -     @2693                   
#   tx_type                            string          5     WRITE                   
#   awid                               string          6     AWID_0                  
#   awaddr                             integral        32    'h1a102000              
#   awlen                              integral        8     'd0                     
#   awsize                             string          13    WRITE_4_BYTES           
#   awburst                            string          10    WRITE_INCR              
#   awlock                             string          19    WRITE_NORMAL_ACCESS     
#   awcache                            string          16    WRITE_BUFFERABLE        
#   awprot                             string          24    WRITE_NORMAL_SECURE_DATA
#   awqos                              integral        4     'h0                     
#   wait_count_write_address_channel   integral        32    'h0                     
#   wdata[0]                           integral        64    'h1                     
#   wait_count_write_data_channel      integral        32    'h0                     
#   bid                                string          5     BID_0                   
#   bresp                              string          10    WRITE_OKAY              
#   no_of_wait_states                  integral        32    'd0                     
#   wait_count_write_response_channel  integral        32    'h0                     
#   transfer_type                      string          14    BLOCKING_WRITE          
# -----------------------------------------------------------------------------------
# 
# 
# UVM_INFO @ 1330: reporter [RegModel] Wrote register via map spi_master_reg_block.SPI_MASTER_MAP_ABP_IF: spi_master_reg_block.STATUS=0x1
# UVM_INFO ../../src/dv/hvl_top/test/virtual_sequences//virtual_basic_write_read_reg_seq.sv(64) @ 1330: uvm_test_top.pulpino_spi_master_subsystem_env.pulpino_spi_master_subsystem_virtual_seqr_h@@virtual_basic_write_read_reg_seq_h [master_vseq] ended master vseq
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 8330: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../../src/dv/hvl_top/axi4_master_agent//axi4_master_coverage.sv(235) @ 8330: uvm_test_top.pulpino_spi_master_subsystem_env.axi4_master_agent.axi4_master_cov_h [axi4_master_coverage] AXI4 Master Agent Coverage = 15.75 %
# UVM_INFO ../../src/dv/hvl_top/spi_slave_agent//spi_slave_coverage.sv(242) @ 8330: uvm_test_top.pulpino_spi_master_subsystem_env.spi_slave_agent_h[0].spi_slave_cov_h [spi_slave_coverage] spi_slave Agent Coverage = 0.00 %
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 1094
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [AXI4_MASTER_DRIVER_BFM]   123
# [CLOCK_DIV_REG_SEQ]     1
# [DUMMY_REG_SEQ]     1
# [FROM MASTER MON BFM]    35
# [FROM MASTER MON BFM write data]    24
# [FROM MASTER MON BFM::WRITE RESPONSE]     8
# [INTERUPT_REG_SEQ]     1
# [MSHA_DEBUG]     8
# [Questa UVM]     3
# [REG_PREDICT]     8
# [RNTST]     1
# [RegModel]     8
# [SPI_ADDR_REG_SEQ]     1
# [SPI_CMD_REG_SEQ]     1
# [SPI_LEN_REG_SEQ]     1
# [STATUS_REG_SEQ]     1
# [TEST_DONE]     1
# [TX_FIFO_SEQ]     1
# [UVMTOP]     1
# [UVM_INFO]     1
# [axi4 master agent bfm]     1
# [axi4_master_adapter]    32
# [axi4_master_basic_write_read_reg_seq]    11
# [axi4_master_collector]    61
# [axi4_master_coverage]    49
# [axi4_master_driver_proxy]    24
# [axi4_master_monitor_proxy]    32
# [axi4_master_seq_item_conv_class]   624
# [axi4_reg_predictor]    16
# [basic_write_read_reg_test]     4
# [master_vseq]     2
# [slave_vseq]     1
# [spi_slave_coverage]     1
# [spi_slave_driver_bfm]     3
# [spi_slave_monitor_bfm]     3
# [spi_slave_monitor_proxy]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 8330 ns  Iteration: 53  Instance: /hvl_top
# Saving coverage database on exit...
# End time: 12:57:47 on Mar 11,2022, Elapsed time: 0:00:08
# Errors: 0, Warnings: 15
