/* 
 * A Manager State Machine that handles reading from LMem and adds
 * a control bit to incoming data.  This helps resolve flow control issues
 * because it provides an always-valid data stream to the kernels.
 *
 * This SM also avoids reading from memory if the client kernel is not ready for
 * the data (stall).
 */

package graph_accel.kernels;

import com.maxeler.maxcompiler.v2.managers.DFEManager;
import com.maxeler.maxcompiler.v2.statemachine.manager.DFEsmPullInput;
import com.maxeler.maxcompiler.v2.statemachine.manager.DFEsmPushOutput;
import com.maxeler.maxcompiler.v2.statemachine.manager.ManagerStateMachine;
import com.maxeler.maxcompiler.v2.statemachine.DFEsmStateValue;
import com.maxeler.maxcompiler.v2.statemachine.DFEsmValue;
import graph_accel.GC;


public class ReaderSM extends ManagerStateMachine {

  private final DFEsmPullInput iMemData;
  private final DFEsmPushOutput iData;
  private final DFEsmPushOutput iDataCtrl;

  private final DFEsmStateValue iMemDataVal;
  private final DFEsmStateValue dStallBuf;
  private final DFEsmStateValue cStallBuf;
  private final DFEsmStateValue dbgCnt;

  private final int id;
  public ReaderSM(DFEManager owner, int id) {
    super(owner);
    this.id = id;
    iMemData = io.pullInput("iMemData", dfeUInt(GC.PKTWIDTH));
    iData = io.pushOutput("iData", dfeUInt(GC.PKTWIDTH), 1);
    iDataCtrl = io.pushOutput("iDataCtrl", dfeBool(), 1);
    iMemDataVal  = state.value(dfeBool(), false);
    dStallBuf = state.value(dfeBool(), false);  // stall latency buffer
    cStallBuf = state.value(dfeBool(), false);  // stall latency buffer
    dbgCnt = state.value(dfeUInt(32), 0);
  }

  @Override
  protected void nextState() {
    dbgCnt.next <== dbgCnt+1;

    DFEsmValue sendD = ~dStallBuf | ~iData.stall;
    DFEsmValue sendC = ~cStallBuf | ~iDataCtrl.stall;
    DFEsmValue send = sendC & sendD;

    IF (iData.stall & iMemDataVal) {
      dStallBuf.next <== 1;
    } ELSE {
      IF (~iMemDataVal) dStallBuf.next <== iData.stall;
      ELSE dStallBuf.next <== 0;
    }

    IF (iDataCtrl.stall & send) {
      cStallBuf.next <== 1;
    } ELSE {
      IF (~send) cStallBuf.next <== iDataCtrl.stall;
      ELSE cStallBuf.next <== 0;
    }

    //only request data if !stall -- cannot request data if !buf because stall
    //may get asserted when data arrives
    iMemDataVal.next <== ~iMemData.empty & ~iData.stall & ~iDataCtrl.stall;
    //iMemDataVal.next <== ~iMemData.empty & ~dStallBuf;
  }

  @Override
  protected void outputFunction() {
    DFEsmValue sendD = ~dStallBuf | ~iData.stall;     //send data
    DFEsmValue sendC = ~cStallBuf | ~iDataCtrl.stall; //send control
    DFEsmValue send = sendC & sendD;

    // Push Outputs
    //iData.valid <== send;           // send data packets whenever you send ctrl
    iData.valid <== iMemDataVal;      // only send big packets data valid (controlled input)
    iData       <== iMemData;
    iDataCtrl.valid <== send;
    iDataCtrl       <== iMemDataVal;  //~iMemData.empty;  

    // Pull Inputs
    //only request data if !stall -- cannot request data if !buf because stall
    //may get asserted when data arrives
    iMemData.read   <== ~iMemData.empty & ~iData.stall & ~iDataCtrl.stall;

    debug.printf("rsm-%d: %d: empty=%d, d.stall=%d, dBuf=%d, ctrl.stall=%d, cBuf=%d\n",
        id, dbgCnt, iMemData.empty, iData.stall, dStallBuf, iDataCtrl.stall, cStallBuf);
    debug.printf("        d.rd=oDctrl.nxt=%d, oDctrl=%d, data[15]=%d\n",
      ~iMemData.empty&~iData.stall&~iDataCtrl.stall, iMemDataVal, iMemData[767:720]);
  }
}

