

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 11:27:37 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.348 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.99>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_V_read = call i256 @_ssdm_op_Read.ap_vld.i256P(i256* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 10 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 224, i32 239)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 64, i32 79)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 240, i32 255)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 32, i32 47)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %p_Val2_6 to i26" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i26 725, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 16 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i256 %x_V_read to i16" [firmware/myproject.cpp:51]   --->   Operation 17 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.99ns)   --->   "%p_Val2_s_20 = call fastcc i9 @"operator().1"(i16 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 18 'call' 'p_Val2_s_20' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 48, i32 63)" [firmware/myproject.cpp:51]   --->   Operation 19 'partselect' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.99ns)   --->   "%p_Val2_25 = call fastcc i11 @"operator()"(i16 %p_Val2_13)" [firmware/myproject.cpp:53]   --->   Operation 20 'call' 'p_Val2_25' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %p_Val2_s to i26" [firmware/myproject.cpp:50]   --->   Operation 21 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln703 = add i16 %p_Val2_1, %p_Val2_s" [firmware/myproject.cpp:50]   --->   Operation 22 'add' 'add_ln703' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [2/2] (3.99ns)   --->   "%p_s = call fastcc i11 @"operator()"(i16 %p_Val2_6)" [firmware/myproject.cpp:50]   --->   Operation 23 'call' 'p_s' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192_1 = mul i26 -725, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 24 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192 = add i26 %mul_ln1192, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 25 'add' 'add_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (0.84ns)   --->   "%ret_V_33 = add i26 819200, %add_ln1192" [firmware/myproject.cpp:50]   --->   Operation 26 'add' 'ret_V_33' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_33, i32 10, i32 25)" [firmware/myproject.cpp:50]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i16 %p_Val2_7, %p_Val2_6" [firmware/myproject.cpp:50]   --->   Operation 28 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i16 298, %sub_ln703" [firmware/myproject.cpp:50]   --->   Operation 29 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/2] (1.15ns)   --->   "%p_Val2_s_20 = call fastcc i9 @"operator().1"(i16 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 30 'call' 'p_Val2_s_20' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (0.78ns)   --->   "%sub_ln703_1 = sub i16 %p_Val2_7, %p_Val2_1" [firmware/myproject.cpp:51]   --->   Operation 31 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln703_2 = add i16 -396, %p_Val2_6" [firmware/myproject.cpp:51]   --->   Operation 32 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_31 = mul i26 395, %sext_ln1118_2" [firmware/myproject.cpp:51]   --->   Operation 33 'mul' 'r_V_31' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_31, i32 10, i32 25)" [firmware/myproject.cpp:51]   --->   Operation 34 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%r_V_11 = sext i16 %p_Val2_13 to i32" [firmware/myproject.cpp:52]   --->   Operation 35 'sext' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_12 = mul nsw i32 %r_V_11, %r_V_11" [firmware/myproject.cpp:52]   --->   Operation 36 'mul' 'r_V_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/2] (1.15ns)   --->   "%p_Val2_25 = call fastcc i11 @"operator()"(i16 %p_Val2_13)" [firmware/myproject.cpp:53]   --->   Operation 37 'call' 'p_Val2_25' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %p_Val2_7 to i28" [firmware/myproject.cpp:53]   --->   Operation 38 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %p_Val2_7 to i17" [firmware/myproject.cpp:50]   --->   Operation 39 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i16 %p_Val2_1 to i17" [firmware/myproject.cpp:50]   --->   Operation 40 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.78ns)   --->   "%ret_V_37 = sub i17 %lhs_V_2, %rhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 41 'sub' 'ret_V_37' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/2] (3.99ns)   --->   "%p_0 = call fastcc i9 @"operator().1"(i16 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 42 'call' 'p_0' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 43 [1/2] (1.15ns)   --->   "%p_s = call fastcc i11 @"operator()"(i16 %p_Val2_6)" [firmware/myproject.cpp:50]   --->   Operation 43 'call' 'p_s' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i11 %p_s to i19" [firmware/myproject.cpp:50]   --->   Operation 44 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_27 = mul i19 91, %sext_ln1118_5" [firmware/myproject.cpp:50]   --->   Operation 45 'mul' 'r_V_27' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [2/2] (3.99ns)   --->   "%p_1 = call fastcc i11 @"operator()"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 46 'call' 'p_1' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [2/2] (3.99ns)   --->   "%p_2 = call fastcc i11 @"operator()"(i16 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 47 'call' 'p_2' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [2/2] (3.99ns)   --->   "%p_4 = call fastcc i9 @"operator().1"(i16 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 48 'call' 'p_4' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 49 [2/2] (3.99ns)   --->   "%p_Val2_12 = call fastcc i11 @"operator()"(i16 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 49 'call' 'p_Val2_12' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [2/2] (3.99ns)   --->   "%p_Val2_14 = call fastcc i9 @"operator().1"(i16 %p_Val2_13)" [firmware/myproject.cpp:51]   --->   Operation 50 'call' 'p_Val2_14' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [2/2] (3.99ns)   --->   "%p_Val2_16 = call fastcc i11 @"operator()"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 51 'call' 'p_Val2_16' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i16 %p_Val2_13 to i26" [firmware/myproject.cpp:52]   --->   Operation 52 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i32 %r_V_12 to i39" [firmware/myproject.cpp:52]   --->   Operation 53 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (3.17ns)   --->   "%r_V_13 = mul i39 50, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 54 'mul' 'r_V_13' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i17 %ret_V_37 to i18" [firmware/myproject.cpp:52]   --->   Operation 55 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.79ns)   --->   "%ret_V_14 = add nsw i18 562, %lhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 56 'add' 'ret_V_14' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%r_V_14 = sext i18 %ret_V_14 to i36" [firmware/myproject.cpp:52]   --->   Operation 57 'sext' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_15 = mul nsw i36 %r_V_14, %r_V_14" [firmware/myproject.cpp:52]   --->   Operation 58 'mul' 'r_V_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i26 -699, %sext_ln1118_2" [firmware/myproject.cpp:53]   --->   Operation 59 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i11 %p_Val2_25 to i12" [firmware/myproject.cpp:53]   --->   Operation 60 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.73ns)   --->   "%ret_V_19 = add i12 438, %sext_ln703_4" [firmware/myproject.cpp:53]   --->   Operation 61 'add' 'ret_V_19' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i12 %ret_V_19 to i24" [firmware/myproject.cpp:53]   --->   Operation 62 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_18 = mul i24 %sext_ln1116_7, %sext_ln1116_7" [firmware/myproject.cpp:53]   --->   Operation 63 'mul' 'r_V_18' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.49ns) (grouped into DSP with root node ret_V_42)   --->   "%mul_ln1192_5 = mul i26 2419, %sext_ln1116_3" [firmware/myproject.cpp:53]   --->   Operation 64 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_42 = add i26 894976, %mul_ln1192_5" [firmware/myproject.cpp:53]   --->   Operation 65 'add' 'ret_V_42' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_42, i32 10, i32 25)" [firmware/myproject.cpp:53]   --->   Operation 66 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.49ns) (grouped into DSP with root node ret_V_23)   --->   "%mul_ln703 = mul i28 2419, %sext_ln703" [firmware/myproject.cpp:53]   --->   Operation 67 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_23 = add i28 4633600, %mul_ln703" [firmware/myproject.cpp:53]   --->   Operation 68 'add' 'ret_V_23' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%mul_ln1192_8 = mul i26 2935, %sext_ln1116_3" [firmware/myproject.cpp:54]   --->   Operation 69 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i26 182272, %mul_ln1192_8" [firmware/myproject.cpp:54]   --->   Operation 70 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_45, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 71 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i17 %ret_V_37 to i25" [firmware/myproject.cpp:50]   --->   Operation 72 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (2.53ns) (root node of the DSP)   --->   "%ret_V_31 = mul i25 187, %sext_ln1193_1" [firmware/myproject.cpp:50]   --->   Operation 73 'mul' 'ret_V_31' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%r_V_5 = sext i16 %p_Val2_s to i32" [firmware/myproject.cpp:50]   --->   Operation 74 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%r_V = sext i16 %p_Val2_s to i17" [firmware/myproject.cpp:50]   --->   Operation 75 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (1.15ns)   --->   "%p_0 = call fastcc i9 @"operator().1"(i16 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 76 'call' 'p_0' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i9 %p_0 to i17" [firmware/myproject.cpp:50]   --->   Operation 77 'sext' 'sext_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into DSP with root node ret_V_32)   --->   "%sub_ln1193_1 = sub i17 %r_V, %sext_ln1193_2" [firmware/myproject.cpp:50]   --->   Operation 78 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into DSP with root node ret_V_32)   --->   "%sext_ln700_1 = sext i17 %sub_ln1193_1 to i23" [firmware/myproject.cpp:50]   --->   Operation 79 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.49ns) (grouped into DSP with root node ret_V_32)   --->   "%mul_ln700_5 = mul i23 91, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 80 'mul' 'mul_ln700_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i11 %p_s to i22" [firmware/myproject.cpp:50]   --->   Operation 81 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i19 %r_V_27 to i23" [firmware/myproject.cpp:50]   --->   Operation 82 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_32 = add i23 %sext_ln1192_1, %mul_ln700_5" [firmware/myproject.cpp:50]   --->   Operation 83 'add' 'ret_V_32' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%r_V_7 = sext i16 %p_Val2_6 to i32" [firmware/myproject.cpp:50]   --->   Operation 84 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/2] (1.15ns)   --->   "%p_1 = call fastcc i11 @"operator()"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 85 'call' 'p_1' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 86 [1/2] (1.15ns)   --->   "%p_2 = call fastcc i11 @"operator()"(i16 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 86 'call' 'p_2' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 87 [1/1] (0.78ns)   --->   "%r_V_29 = sub i17 0, %r_V" [firmware/myproject.cpp:51]   --->   Operation 87 'sub' 'r_V_29' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i9 %p_Val2_s_20 to i17" [firmware/myproject.cpp:51]   --->   Operation 88 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_35 = sub i17 %r_V_29, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 89 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V = add i17 3323, %ret_V_35" [firmware/myproject.cpp:51]   --->   Operation 90 'add' 'ret_V' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/2] (1.15ns)   --->   "%p_4 = call fastcc i9 @"operator().1"(i16 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 91 'call' 'p_4' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i17 %ret_V to i25" [firmware/myproject.cpp:51]   --->   Operation 92 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i9 %p_4 to i25" [firmware/myproject.cpp:51]   --->   Operation 93 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.49ns) (grouped into DSP with root node ret_V_9)   --->   "%mul_ln728_2 = mul i25 %sext_ln728_3, %sext_ln728_2" [firmware/myproject.cpp:51]   --->   Operation 94 'mul' 'mul_ln728_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/2] (1.15ns)   --->   "%p_Val2_12 = call fastcc i11 @"operator()"(i16 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 95 'call' 'p_Val2_12' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_2 = call i21 @_ssdm_op_BitConcatenate.i21.i11.i10(i11 %p_Val2_12, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 96 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1193_3 = sext i21 %tmp_2 to i25" [firmware/myproject.cpp:51]   --->   Operation 97 'sext' 'sext_ln1193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_9 = sub i25 %mul_ln728_2, %sext_ln1193_3" [firmware/myproject.cpp:51]   --->   Operation 98 'sub' 'ret_V_9' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/2] (1.15ns)   --->   "%p_Val2_14 = call fastcc i9 @"operator().1"(i16 %p_Val2_13)" [firmware/myproject.cpp:51]   --->   Operation 99 'call' 'p_Val2_14' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i9 %p_Val2_14 to i18" [firmware/myproject.cpp:51]   --->   Operation 100 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.46ns)   --->   "%r_V_30 = mul i18 %sext_ln1116_1, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 101 'mul' 'r_V_30' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/2] (1.15ns)   --->   "%p_Val2_16 = call fastcc i11 @"operator()"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 102 'call' 'p_Val2_16' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 103 [2/2] (3.99ns)   --->   "%p_8 = call fastcc i9 @"operator().1"(i16 %p_Val2_6)" [firmware/myproject.cpp:51]   --->   Operation 103 'call' 'p_8' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 104 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_6 = mul nsw i32 %r_V_5, %r_V_5" [firmware/myproject.cpp:52]   --->   Operation 104 'mul' 'r_V_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_8 = mul nsw i32 %r_V_7, %r_V_7" [firmware/myproject.cpp:52]   --->   Operation 105 'mul' 'r_V_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %p_Val2_13 to i17" [firmware/myproject.cpp:52]   --->   Operation 106 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i39 %r_V_13 to i69" [firmware/myproject.cpp:52]   --->   Operation 107 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i36 %r_V_15 to i69" [firmware/myproject.cpp:52]   --->   Operation 108 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (3.31ns)   --->   "%r_V_16 = mul i69 %sext_ln1118_14, %sext_ln1116_6" [firmware/myproject.cpp:52]   --->   Operation 109 'mul' 'r_V_16' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_17 = mul i22 %sext_ln1118_4, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 110 'mul' 'r_V_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/1] (0.78ns)   --->   "%ret_V_38 = sub i17 %lhs_V_2, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 111 'sub' 'ret_V_38' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i17 %ret_V_38 to i18" [firmware/myproject.cpp:52]   --->   Operation 112 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.79ns)   --->   "%ret_V_16 = add nsw i18 713, %lhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 113 'add' 'ret_V_16' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i18 %ret_V_16 to i26" [firmware/myproject.cpp:52]   --->   Operation 114 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_6, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 115 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%mul_ln1193 = mul i26 %sext_ln1118_15, %sext_ln1118_15" [firmware/myproject.cpp:52]   --->   Operation 116 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = sub i26 %lhs_V_5, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 117 'sub' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_39, i32 10, i32 25)" [firmware/myproject.cpp:52]   --->   Operation 118 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i24 %r_V_18 to i35" [firmware/myproject.cpp:53]   --->   Operation 119 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i36 @_ssdm_op_BitConcatenate.i36.i26.i10(i26 %mul_ln728_1, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 120 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i36 %lhs_V_6 to i37" [firmware/myproject.cpp:53]   --->   Operation 121 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.49ns) (grouped into DSP with root node ret_V_41)   --->   "%mul_ln1193_1 = mul i35 -699, %sext_ln728_6" [firmware/myproject.cpp:53]   --->   Operation 122 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into DSP with root node ret_V_41)   --->   "%sext_ln1193 = sext i35 %mul_ln1193_1 to i37" [firmware/myproject.cpp:53]   --->   Operation 123 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_41 = add i37 %sext_ln1193, %sext_ln728_7" [firmware/myproject.cpp:53]   --->   Operation 124 'add' 'ret_V_41' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [2/2] (3.99ns)   --->   "%p_5 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 125 'call' 'p_5' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i16 %p_Val2_7 to i36" [firmware/myproject.cpp:53]   --->   Operation 126 'sext' 'sext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i28 %ret_V_23 to i36" [firmware/myproject.cpp:53]   --->   Operation 127 'sext' 'sext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_3 = mul i36 %sext_ln700_8, %sext_ln700_9" [firmware/myproject.cpp:53]   --->   Operation 128 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %p_Val2_13, i20 0)" [firmware/myproject.cpp:53]   --->   Operation 129 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.92ns)   --->   "%ret_V_43 = add i36 %mul_ln700_3, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 130 'add' 'ret_V_43' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_43, i32 20, i32 35)" [firmware/myproject.cpp:53]   --->   Operation 131 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [2/2] (3.99ns)   --->   "%p_7 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 132 'call' 'p_7' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into DSP with root node ret_V_46)   --->   "%add_ln1192_18 = add i17 %r_V, %rhs_V_3" [firmware/myproject.cpp:54]   --->   Operation 133 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into DSP with root node ret_V_46)   --->   "%sext_ln1192_15 = sext i17 %add_ln1192_18 to i26" [firmware/myproject.cpp:54]   --->   Operation 134 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.49ns) (grouped into DSP with root node ret_V_46)   --->   "%mul_ln1192_9 = mul i26 452, %sext_ln1192_15" [firmware/myproject.cpp:54]   --->   Operation 135 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 136 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_46 = add i26 402432, %mul_ln1192_9" [firmware/myproject.cpp:54]   --->   Operation 136 'add' 'ret_V_46' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_46, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 137 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.09>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i16 %p_Val2_7 to i26" [firmware/myproject.cpp:54]   --->   Operation 138 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %p_Val2_1 to i25" [firmware/myproject.cpp:50]   --->   Operation 139 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i16 %p_Val2_s to i22" [firmware/myproject.cpp:52]   --->   Operation 140 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i23 %ret_V_32 to i24" [firmware/myproject.cpp:50]   --->   Operation 141 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%ret_V_5 = add i24 -1274880, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 142 'add' 'ret_V_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700_2 = sext i24 %ret_V_5 to i35" [firmware/myproject.cpp:50]   --->   Operation 143 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln700_10 = sext i11 %p_1 to i35" [firmware/myproject.cpp:50]   --->   Operation 144 'sext' 'sext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700 = mul i35 %sext_ln700_10, %sext_ln700_2" [firmware/myproject.cpp:50]   --->   Operation 145 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700_11 = sext i35 %mul_ln700 to i36" [firmware/myproject.cpp:50]   --->   Operation 146 'sext' 'sext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%lhs_V = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %ret_V_31, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 147 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i35 %lhs_V to i36" [firmware/myproject.cpp:50]   --->   Operation 148 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i36 %sext_ln700_11, %sext_ln700_3" [firmware/myproject.cpp:50]   --->   Operation 149 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i11 %p_2 to i22" [firmware/myproject.cpp:50]   --->   Operation 150 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_28 = mul i22 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 151 'mul' 'r_V_28' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %r_V_28, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 152 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%rhs_V = sext i32 %tmp_1 to i36" [firmware/myproject.cpp:50]   --->   Operation 153 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.92ns)   --->   "%ret_V_34 = add i36 %add_ln700, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 154 'add' 'ret_V_34' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_34, i32 20, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 155 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i18 %r_V_30 to i22" [firmware/myproject.cpp:51]   --->   Operation 156 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_3 = call i21 @_ssdm_op_BitConcatenate.i21.i11.i10(i11 %p_Val2_16, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 157 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1193_4 = sext i21 %tmp_3 to i22" [firmware/myproject.cpp:51]   --->   Operation 158 'sext' 'sext_ln1193_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.81ns)   --->   "%ret_V_10 = sub i22 %sext_ln1118_7, %sext_ln1193_4" [firmware/myproject.cpp:51]   --->   Operation 159 'sub' 'ret_V_10' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i25 %ret_V_9 to i50" [firmware/myproject.cpp:51]   --->   Operation 160 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i22 %ret_V_10 to i50" [firmware/myproject.cpp:51]   --->   Operation 161 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (2.66ns)   --->   "%r_V_4 = mul i50 %sext_ln1118_9, %sext_ln1118_8" [firmware/myproject.cpp:51]   --->   Operation 162 'mul' 'r_V_4' <Predicate = true> <Delay = 2.66> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/2] (1.15ns)   --->   "%p_8 = call fastcc i9 @"operator().1"(i16 %p_Val2_6)" [firmware/myproject.cpp:51]   --->   Operation 163 'call' 'p_8' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 164 [2/2] (3.99ns)   --->   "%p_9 = call fastcc i11 @"operator()"(i16 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 164 'call' 'p_9' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 165 [1/1] (0.78ns)   --->   "%add_ln703_3 = add i16 -56, %p_Val2_13" [firmware/myproject.cpp:51]   --->   Operation 165 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln700_12 = sext i32 %r_V_6 to i36" [firmware/myproject.cpp:52]   --->   Operation 166 'sext' 'sext_ln700_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (3.17ns)   --->   "%mul_ln700_6 = mul i36 -50, %sext_ln700_12" [firmware/myproject.cpp:52]   --->   Operation 167 'mul' 'mul_ln700_6' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i22 50, %sext_ln728" [firmware/myproject.cpp:52]   --->   Operation 168 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %mul_ln728, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 169 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln700_13 = sext i32 %rhs_V_1 to i36" [firmware/myproject.cpp:52]   --->   Operation 170 'sext' 'sext_ln700_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.92ns)   --->   "%add_ln700_1 = add i36 %mul_ln700_6, %sext_ln700_13" [firmware/myproject.cpp:52]   --->   Operation 171 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i32 %r_V_8 to i39" [firmware/myproject.cpp:52]   --->   Operation 172 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (3.17ns)   --->   "%r_V_9 = mul i39 50, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 173 'mul' 'r_V_9' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i9 %p_8 to i25" [firmware/myproject.cpp:52]   --->   Operation 174 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.49ns) (grouped into DSP with root node ret_V_12)   --->   "%r_V_32 = mul i25 %sext_ln1118, %sext_ln1118_11" [firmware/myproject.cpp:52]   --->   Operation 175 'mul' 'r_V_32' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into DSP with root node ret_V_12)   --->   "%sext_ln1118_12 = sext i25 %r_V_32 to i27" [firmware/myproject.cpp:52]   --->   Operation 176 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_s, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 177 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i26 %lhs_V_1 to i27" [firmware/myproject.cpp:52]   --->   Operation 178 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_12 = add i27 %sext_ln1118_12, %sext_ln728_4" [firmware/myproject.cpp:52]   --->   Operation 179 'add' 'ret_V_12' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i69 %r_V_16 to i76" [firmware/myproject.cpp:52]   --->   Operation 180 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i22 %r_V_17 to i76" [firmware/myproject.cpp:52]   --->   Operation 181 'sext' 'sext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [2/2] (3.61ns)   --->   "%mul_ln700_2 = mul i76 %sext_ln700_7, %sext_ln700_6" [firmware/myproject.cpp:52]   --->   Operation 182 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [2/2] (3.99ns)   --->   "%p_Val2_23 = call fastcc i11 @"operator()"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 183 'call' 'p_Val2_23' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 184 [1/1] (0.93ns)   --->   "%ret_V_21 = add i37 1795162112, %ret_V_41" [firmware/myproject.cpp:53]   --->   Operation 184 'add' 'ret_V_21' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i37 %ret_V_21 to i53" [firmware/myproject.cpp:53]   --->   Operation 185 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i18 %r_V_30 to i53" [firmware/myproject.cpp:53]   --->   Operation 186 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (3.15ns)   --->   "%r_V_19 = mul i53 %sext_ln1118_17, %sext_ln1118_16" [firmware/myproject.cpp:53]   --->   Operation 187 'mul' 'r_V_19' <Predicate = true> <Delay = 3.15> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/2] (1.15ns)   --->   "%p_5 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 188 'call' 'p_5' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i9 %p_5 to i18" [firmware/myproject.cpp:53]   --->   Operation 189 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (1.46ns)   --->   "%r_V_20 = mul i18 %sext_ln1116_8, %sext_ln1116_8" [firmware/myproject.cpp:53]   --->   Operation 190 'mul' 'r_V_20' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [2/2] (3.99ns)   --->   "%p_6 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 191 'call' 'p_6' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i9 %p_Val2_14 to i10" [firmware/myproject.cpp:54]   --->   Operation 192 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.72ns)   --->   "%ret_V_26 = add i10 484, %sext_ln1192_14" [firmware/myproject.cpp:54]   --->   Operation 193 'add' 'ret_V_26' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i10 %ret_V_26 to i20" [firmware/myproject.cpp:54]   --->   Operation 194 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_22 = mul i20 %zext_ln1118, %zext_ln1118" [firmware/myproject.cpp:54]   --->   Operation 195 'mul' 'r_V_22' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/2] (1.15ns)   --->   "%p_7 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 196 'call' 'p_7' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 197 [2/2] (3.99ns)   --->   "%p_10 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 197 'call' 'p_10' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 198 [1/1] (0.49ns) (grouped into DSP with root node ret_V_47)   --->   "%mul_ln700_4 = mul i26 5004, %sext_ln700" [firmware/myproject.cpp:54]   --->   Operation 198 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_13, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 199 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_47 = add i26 %mul_ln700_4, %rhs_V_6" [firmware/myproject.cpp:54]   --->   Operation 200 'add' 'ret_V_47' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_47, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 201 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.34>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i50 %r_V_4 to i53" [firmware/myproject.cpp:51]   --->   Operation 202 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i9 %p_8 to i53" [firmware/myproject.cpp:51]   --->   Operation 203 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (3.74ns)   --->   "%mul_ln1192_2 = mul i53 %sext_ln1192_4, %sext_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 204 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/2] (1.15ns)   --->   "%p_9 = call fastcc i11 @"operator()"(i16 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 205 'call' 'p_9' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 206 [2/2] (3.99ns)   --->   "%p_3 = call fastcc i11 @"operator()"(i16 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 206 'call' 'p_3' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i39 %r_V_9 to i56" [firmware/myproject.cpp:52]   --->   Operation 207 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i27 %ret_V_12 to i56" [firmware/myproject.cpp:52]   --->   Operation 208 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (3.31ns)   --->   "%mul_ln700_1 = mul i56 %sext_ln700_5, %sext_ln700_4" [firmware/myproject.cpp:52]   --->   Operation 209 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%shl_ln = call i56 @_ssdm_op_BitConcatenate.i56.i36.i20(i36 %add_ln700_1, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 210 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (1.03ns)   --->   "%sub_ln700 = sub i56 %shl_ln, %mul_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 211 'sub' 'sub_ln700' <Predicate = true> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/2] (3.61ns)   --->   "%mul_ln700_2 = mul i76 %sext_ln700_7, %sext_ln700_6" [firmware/myproject.cpp:52]   --->   Operation 212 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/2] (1.15ns)   --->   "%p_Val2_23 = call fastcc i11 @"operator()"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 213 'call' 'p_Val2_23' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i53 %r_V_19 to i69" [firmware/myproject.cpp:53]   --->   Operation 214 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i18 %r_V_20 to i69" [firmware/myproject.cpp:53]   --->   Operation 215 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (3.76ns)   --->   "%mul_ln1192_6 = mul i69 %sext_ln1192_10, %sext_ln1192_9" [firmware/myproject.cpp:53]   --->   Operation 216 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 3.76> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/2] (1.15ns)   --->   "%p_6 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 217 'call' 'p_6' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i9 %p_6 to i18" [firmware/myproject.cpp:53]   --->   Operation 218 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (1.46ns)   --->   "%r_V_21 = mul i18 %sext_ln1116_9, %sext_ln1116_9" [firmware/myproject.cpp:53]   --->   Operation 219 'mul' 'r_V_21' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i9 %p_7 to i18" [firmware/myproject.cpp:54]   --->   Operation 220 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (1.46ns)   --->   "%r_V_23 = mul i18 %sext_ln1116_10, %sext_ln1116_10" [firmware/myproject.cpp:54]   --->   Operation 221 'mul' 'r_V_23' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i20 %r_V_22 to i40" [firmware/myproject.cpp:54]   --->   Operation 222 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i18 %r_V_23 to i40" [firmware/myproject.cpp:54]   --->   Operation 223 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_24 = mul i40 %sext_ln1118_18, %zext_ln1118_1" [firmware/myproject.cpp:54]   --->   Operation 224 'mul' 'r_V_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 225 [1/2] (1.15ns)   --->   "%p_10 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 225 'call' 'p_10' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i9 %p_10 to i18" [firmware/myproject.cpp:54]   --->   Operation 226 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (1.46ns)   --->   "%r_V_25 = mul i18 %sext_ln1116_11, %sext_ln1116_11" [firmware/myproject.cpp:54]   --->   Operation 227 'mul' 'r_V_25' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [2/2] (3.99ns)   --->   "%p_11 = call fastcc i11 @"operator()"(i16 %trunc_ln708_3)" [firmware/myproject.cpp:54]   --->   Operation 228 'call' 'p_11' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.76>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i53 %mul_ln1192_2 to i63" [firmware/myproject.cpp:51]   --->   Operation 229 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i11 %p_9 to i63" [firmware/myproject.cpp:51]   --->   Operation 230 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (3.76ns)   --->   "%mul_ln1192_3 = mul i63 %sext_ln1192_6, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 231 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 3.76> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/2] (1.15ns)   --->   "%p_3 = call fastcc i11 @"operator()"(i16 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 232 'call' 'p_3' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln700_1 = call i76 @_ssdm_op_BitConcatenate.i76.i56.i20(i56 %sub_ln700, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 233 'bitconcatenate' 'shl_ln700_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln700_1 = sub i76 %shl_ln700_1, %mul_ln700_2" [firmware/myproject.cpp:52]   --->   Operation 234 'sub' 'sub_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_7 = call i71 @_ssdm_op_BitConcatenate.i71.i11.i60(i11 %p_Val2_23, i60 0)" [firmware/myproject.cpp:52]   --->   Operation 235 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i71 %tmp_7 to i76" [firmware/myproject.cpp:52]   --->   Operation 236 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%ret_V_40 = add i76 %sub_ln700_1, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 237 'add' 'ret_V_40' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i76.i32.i32(i76 %ret_V_40, i32 60, i32 75)" [firmware/myproject.cpp:52]   --->   Operation 238 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i69 %mul_ln1192_6 to i85" [firmware/myproject.cpp:53]   --->   Operation 239 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i18 %r_V_21 to i85" [firmware/myproject.cpp:53]   --->   Operation 240 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [2/2] (3.61ns)   --->   "%mul_ln1192_7 = mul i85 %sext_ln1192_12, %sext_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 241 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i40 %r_V_24 to i53" [firmware/myproject.cpp:54]   --->   Operation 242 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i18 %r_V_25 to i53" [firmware/myproject.cpp:54]   --->   Operation 243 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (3.24ns)   --->   "%mul_ln1192_10 = mul i53 %sext_ln1192_17, %sext_ln1192_16" [firmware/myproject.cpp:54]   --->   Operation 244 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/2] (1.15ns)   --->   "%p_11 = call fastcc i11 @"operator()"(i16 %trunc_ln708_3)" [firmware/myproject.cpp:54]   --->   Operation 245 'call' 'p_11' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i11 %p_11 to i22" [firmware/myproject.cpp:54]   --->   Operation 246 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_26 = mul i22 %sext_ln1116_12, %sext_ln1116_12" [firmware/myproject.cpp:54]   --->   Operation 247 'mul' 'r_V_26' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.28>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i63 %mul_ln1192_3 to i73" [firmware/myproject.cpp:51]   --->   Operation 248 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i11 %p_3 to i73" [firmware/myproject.cpp:51]   --->   Operation 249 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (4.28ns)   --->   "%mul_ln1192_4 = mul i73 %sext_ln1192_8, %sext_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 250 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 4.28> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 251 [1/2] (3.61ns)   --->   "%mul_ln1192_7 = mul i85 %sext_ln1192_12, %sext_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 251 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i53 %mul_ln1192_10 to i73" [firmware/myproject.cpp:54]   --->   Operation 252 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i22 %r_V_26 to i73" [firmware/myproject.cpp:54]   --->   Operation 253 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (3.76ns)   --->   "%mul_ln1192_11 = mul i73 %sext_ln1192_19, %sext_ln1192_18" [firmware/myproject.cpp:54]   --->   Operation 254 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 3.76> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_4_V), !map !282"   --->   Operation 255 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_3_V), !map !288"   --->   Operation 256 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_2_V), !map !294"   --->   Operation 257 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_1_V), !map !300"   --->   Operation 258 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_0_V), !map !306"   --->   Operation 259 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i256* %x_V), !map !312"   --->   Operation 260 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 261 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %x_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 262 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %y_0_V, i16* %y_1_V, i16* %y_2_V, i16* %y_3_V, i16* %y_4_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:32]   --->   Operation 263 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:33]   --->   Operation 264 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_0_V, i16 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 265 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (1.19ns)   --->   "%ret_V_36 = add i73 -1030711825118521196544, %mul_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 266 'add' 'ret_V_36' <Predicate = true> <Delay = 1.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%tmp = call i13 @_ssdm_op_PartSelect.i13.i73.i32.i32(i73 %ret_V_36, i32 60, i32 72)" [firmware/myproject.cpp:51]   --->   Operation 267 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i13 %tmp to i16" [firmware/myproject.cpp:51]   --->   Operation 268 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_1_V, i16 %sext_ln708)" [firmware/myproject.cpp:51]   --->   Operation 269 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_2_V, i16 %trunc_ln708_5)" [firmware/myproject.cpp:52]   --->   Operation 270 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i85 %mul_ln1192_7 to i91" [firmware/myproject.cpp:53]   --->   Operation 271 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (1.29ns)   --->   "%ret_V_44 = add i91 -1181120525763492703687933952, %sext_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 272 'add' 'ret_V_44' <Predicate = true> <Delay = 1.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_8 = call i11 @_ssdm_op_PartSelect.i11.i91.i32.i32(i91 %ret_V_44, i32 80, i32 90)" [firmware/myproject.cpp:53]   --->   Operation 273 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i11 %tmp_8 to i16" [firmware/myproject.cpp:53]   --->   Operation 274 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_3_V, i16 %sext_ln708_1)" [firmware/myproject.cpp:53]   --->   Operation 275 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i73 %mul_ln1192_11 to i81" [firmware/myproject.cpp:54]   --->   Operation 276 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (1.23ns)   --->   "%ret_V_48 = add i81 -1180591620717411303424000, %sext_ln1192_20" [firmware/myproject.cpp:54]   --->   Operation 277 'add' 'ret_V_48' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_PartSelect.i11.i81.i32.i32(i81 %ret_V_48, i32 70, i32 80)" [firmware/myproject.cpp:54]   --->   Operation 278 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i11 %tmp_9 to i16" [firmware/myproject.cpp:54]   --->   Operation 279 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_4_V, i16 %sext_ln708_2)" [firmware/myproject.cpp:54]   --->   Operation 280 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 281 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [21]  (0 ns)
	'call' operation ('p_Val2_s_20', firmware/myproject.cpp:51) to 'operator().1' [79]  (4 ns)

 <State 2>: 4ns
The critical path consists of the following:
	'call' operation ('p_s', firmware/myproject.cpp:50) to 'operator()' [44]  (4 ns)

 <State 3>: 4.11ns
The critical path consists of the following:
	'sub' operation ('ret.V', firmware/myproject.cpp:50) [29]  (0.785 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:52) [152]  (0.791 ns)
	'mul' operation of DSP[154] ('r.V', firmware/myproject.cpp:52) [154]  (2.53 ns)

 <State 4>: 4.11ns
The critical path consists of the following:
	'sub' operation ('ret.V', firmware/myproject.cpp:52) [164]  (0.785 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:52) [166]  (0.791 ns)
	'mul' operation of DSP[170] ('mul_ln1193', firmware/myproject.cpp:52) [169]  (0.494 ns)
	'sub' operation of DSP[170] ('ret.V', firmware/myproject.cpp:52) [170]  (2.04 ns)

 <State 5>: 4.09ns
The critical path consists of the following:
	'mul' operation ('mul_ln700_6', firmware/myproject.cpp:52) [126]  (3.17 ns)
	'add' operation ('add_ln700_1', firmware/myproject.cpp:52) [130]  (0.922 ns)

 <State 6>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln700_1', firmware/myproject.cpp:52) [142]  (3.31 ns)
	'sub' operation ('sub_ln700', firmware/myproject.cpp:52) [144]  (1.04 ns)

 <State 7>: 3.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_3', firmware/myproject.cpp:51) [114]  (3.77 ns)

 <State 8>: 4.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_4', firmware/myproject.cpp:51) [119]  (4.29 ns)

 <State 9>: 1.29ns
The critical path consists of the following:
	'add' operation ('ret.V', firmware/myproject.cpp:53) [218]  (1.29 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
