// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

//
// This file contains Slow Corner delays for the design using part EP4CGX150DF31C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "nios_handler")
  (DATE "05/03/2019 11:39:32")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6698:6698:6698) (6294:6294:6294))
        (IOPATH i o (2664:2664:2664) (2630:2630:2630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3565:3565:3565) (3460:3460:3460))
        (IOPATH i o (2654:2654:2654) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3060:3060:3060) (3056:3056:3056))
        (IOPATH i o (2654:2654:2654) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4674:4674:4674) (4492:4492:4492))
        (IOPATH i o (2654:2654:2654) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3555:3555:3555) (3535:3535:3535))
        (IOPATH i o (2644:2644:2644) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2694:2694:2694) (2703:2703:2703))
        (IOPATH i o (2664:2664:2664) (2630:2630:2630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3121:3121:3121) (3141:3141:3141))
        (IOPATH i o (2548:2548:2548) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2451:2451:2451) (2486:2486:2486))
        (IOPATH i o (2654:2654:2654) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_clk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1807:1807:1807) (1812:1812:1812))
        (IOPATH i o (2549:2549:2549) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2070:2070:2070) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2080:2080:2080) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2050:2050:2050) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2050:2050:2050) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2010:2010:2010) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2010:2010:2010) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2030:2030:2030) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2010:2010:2010) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2020:2020:2020) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2020:2020:2020) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2050:2050:2050) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (3183:3183:3183) (3220:3220:3220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_ba\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2050:2050:2050) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_ba\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2020:2020:2020) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_cs_n\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2040:2040:2040) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_cas_n\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2070:2070:2070) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_ras_n\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2080:2080:2080) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_we_n\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2080:2080:2080) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dqm\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2000:2000:2000) (1979:1979:1979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dqm\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2030:2030:2030) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dqm\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2020:2020:2020) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dqm\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2030:2030:2030) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2020:2020:2020) (1999:1999:1999))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2020:2020:2020) (1999:1999:1999))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1990:1990:1990) (1969:1969:1969))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1990:1990:1990) (1969:1969:1969))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2000:2000:2000) (1979:1979:1979))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2010:2010:2010) (1989:1989:1989))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2020:2020:2020) (1999:1999:1999))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2000:2000:2000) (1979:1979:1979))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2020:2020:2020) (1999:1999:1999))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2020:2020:2020) (1999:1999:1999))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2010:2010:2010) (1989:1989:1989))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2030:2030:2030) (2009:2009:2009))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2010:2010:2010) (1989:1989:1989))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2030:2030:2030) (2009:2009:2009))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2010:2010:2010) (1989:1989:1989))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2020:2020:2020) (1999:1999:1999))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2030:2030:2030) (2009:2009:2009))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (3203:3203:3203) (3240:3240:3240))
        (IOPATH oe o (3161:3161:3161) (3145:3145:3145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2020:2020:2020) (1999:1999:1999))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2010:2010:2010) (1989:1989:1989))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2020:2020:2020) (1999:1999:1999))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2020:2020:2020) (1999:1999:1999))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1990:1990:1990) (1969:1969:1969))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2010:2010:2010) (1989:1989:1989))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2030:2030:2030) (2009:2009:2009))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2080:2080:2080) (2059:2059:2059))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2030:2030:2030) (2009:2009:2009))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2080:2080:2080) (2059:2059:2059))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2080:2080:2080) (2059:2059:2059))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2060:2060:2060) (2039:2039:2039))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2060:2060:2060) (2039:2039:2039))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2070:2070:2070) (2049:2049:2049))
        (IOPATH oe o (1970:1970:1970) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2832:2832:2832) (3395:3395:3395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (342:342:342) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5481:5481:5481) (5232:5232:5232))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (288:288:288))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5481:5481:5481) (5232:5232:5232))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (230:230:230) (289:289:289))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5481:5481:5481) (5232:5232:5232))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2021:2021:2021))
        (PORT asdata (603:603:603) (661:661:661))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2021:2021:2021))
        (PORT asdata (604:604:604) (662:662:662))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (248:248:248) (316:316:316))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (236:236:236) (298:298:298))
        (PORT datad (253:253:253) (322:322:322))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (337:337:337))
        (PORT datad (253:253:253) (321:321:321))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (252:252:252) (321:321:321))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (329:329:329))
        (PORT datad (230:230:230) (290:290:290))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE u0\|rst_controller\|r_sync_rst\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (4447:4447:4447) (4340:4340:4340))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2048:2048:2048) (1913:1913:1913))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (333:333:333))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (419:419:419) (401:401:401))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2048:2048:2048) (1913:1913:1913))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (340:340:340))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2048:2048:2048) (1913:1913:1913))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (447:447:447))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (378:378:378) (360:360:360))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2047:2047:2047) (1912:1912:1912))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (274:274:274) (335:335:335))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (189:189:189) (207:207:207))
        (PORT datad (419:419:419) (401:401:401))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2048:2048:2048) (1913:1913:1913))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (486:486:486) (497:497:497))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (329:329:329))
        (PORT datac (347:347:347) (320:320:320))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2049:2049:2049) (1914:1914:1914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (477:477:477))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (265:265:265) (299:299:299))
        (PORT datad (335:335:335) (313:313:313))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2049:2049:2049) (1914:1914:1914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (463:463:463))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (269:269:269) (303:303:303))
        (PORT datad (358:358:358) (333:333:333))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2049:2049:2049) (1914:1914:1914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (478:478:478))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[8\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (336:336:336) (313:313:313))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2049:2049:2049) (1914:1914:1914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (348:348:348))
        (PORT datab (286:286:286) (344:344:344))
        (PORT datac (403:403:403) (420:420:420))
        (PORT datad (247:247:247) (307:307:307))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (339:339:339))
        (PORT datab (272:272:272) (332:332:332))
        (PORT datac (401:401:401) (412:412:412))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (494:494:494))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (333:333:333))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2049:2049:2049) (1914:1914:1914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (483:483:483) (495:495:495))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (335:335:335))
        (PORT datac (364:364:364) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2049:2049:2049) (1914:1914:1914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (496:496:496))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (267:267:267) (300:300:300))
        (PORT datad (358:358:358) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2049:2049:2049) (1914:1914:1914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datad (438:438:438) (455:455:455))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (270:270:270) (304:304:304))
        (PORT datad (331:331:331) (307:307:307))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2049:2049:2049) (1914:1914:1914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (350:350:350))
        (PORT datab (286:286:286) (345:345:345))
        (PORT datac (252:252:252) (314:314:314))
        (PORT datad (248:248:248) (308:308:308))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (370:370:370) (343:343:343))
        (PORT datac (408:408:408) (418:418:418))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (435:435:435))
        (PORT datad (720:720:720) (727:727:727))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_refs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4126:4126:4126) (4222:4222:4222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (774:774:774))
        (PORT datab (358:358:358) (442:442:442))
        (PORT datad (418:418:418) (427:427:427))
        (IOPATH dataa combout (367:367:367) (344:344:344))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_refs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4126:4126:4126) (4222:4222:4222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (344:344:344))
        (PORT datab (276:276:276) (338:338:338))
        (PORT datac (261:261:261) (326:326:326))
        (PORT datad (718:718:718) (724:724:724))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (353:353:353) (437:437:437))
        (PORT datad (721:721:721) (727:727:727))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_refs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4126:4126:4126) (4222:4222:4222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (343:343:343))
        (PORT datab (276:276:276) (337:337:337))
        (PORT datac (261:261:261) (326:326:326))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (507:507:507))
        (PORT datab (351:351:351) (426:426:426))
        (PORT datac (462:462:462) (481:481:481))
        (PORT datad (238:238:238) (300:300:300))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector18\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (391:391:391))
        (PORT datac (415:415:415) (441:441:441))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_next\.111)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (505:505:505))
        (PORT datac (460:460:460) (479:479:479))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (357:357:357))
        (PORT datac (414:414:414) (440:440:440))
        (PORT datad (313:313:313) (388:388:388))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (380:380:380))
        (PORT datab (225:225:225) (240:240:240))
        (PORT datad (371:371:371) (348:348:348))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (386:386:386))
        (PORT datac (419:419:419) (433:433:433))
        (PORT datad (311:311:311) (387:387:387))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (253:253:253) (271:271:271))
        (PORT datad (278:278:278) (341:341:341))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (342:342:342))
        (PORT datab (310:310:310) (383:383:383))
        (PORT datac (425:425:425) (445:445:445))
        (PORT datad (313:313:313) (389:389:389))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.111)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1694:1694:1694) (1618:1618:1618))
        (PORT datad (306:306:306) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.001)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (477:477:477))
        (PORT datab (310:310:310) (384:384:384))
        (PORT datac (415:415:415) (433:433:433))
        (PORT datad (312:312:312) (388:388:388))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector10\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (378:378:378))
        (PORT datac (189:189:189) (207:207:207))
        (PORT datad (667:667:667) (667:667:667))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.011)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (509:509:509))
        (PORT datab (278:278:278) (339:339:339))
        (PORT datac (464:464:464) (484:484:484))
        (PORT datad (313:313:313) (388:388:388))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (391:391:391))
        (PORT datab (448:448:448) (462:462:462))
        (PORT datac (414:414:414) (441:441:441))
        (PORT datad (186:186:186) (203:203:203))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_next\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (494:494:494))
        (PORT datab (276:276:276) (338:338:338))
        (PORT datac (426:426:426) (447:447:447))
        (PORT datad (268:268:268) (342:342:342))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (713:713:713))
        (PORT datab (311:311:311) (384:384:384))
        (PORT datac (440:440:440) (457:457:457))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (246:246:246))
        (PORT datab (251:251:251) (269:269:269))
        (PORT datad (366:366:366) (342:342:342))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (375:375:375))
        (PORT datac (426:426:426) (446:446:446))
        (PORT datad (313:313:313) (389:389:389))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_next\.000\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (556:556:556))
        (PORT datab (359:359:359) (443:443:443))
        (PORT datad (478:478:478) (504:504:504))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_next\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (434:434:434))
        (PORT datab (1734:1734:1734) (1649:1649:1649))
        (PORT datad (232:232:232) (292:292:292))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (442:442:442))
        (PORT datad (477:477:477) (503:503:503))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (256:256:256))
        (PORT datab (473:473:473) (492:492:492))
        (PORT datad (283:283:283) (348:348:348))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_next\.101)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_state\.101\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (332:332:332))
        (PORT datad (405:405:405) (387:387:387))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.101)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|init_done\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (437:437:437) (456:456:456))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|init_done)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2000:2000:2000))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2116:2116:2116) (1984:1984:1984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1953:1953:1953))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2280:2280:2280) (2216:2216:2216))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rst1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (902:902:902))
        (PORT datab (304:304:304) (368:368:368))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|uav_read)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (395:395:395))
        (PORT datad (271:271:271) (339:339:339))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|uav_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1626:1626:1626) (1595:1595:1595))
        (PORT datad (1456:1456:1456) (1392:1392:1392))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1946:1946:1946))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2273:2273:2273) (2209:2209:2209))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1434:1434:1434) (1301:1301:1301))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (216:216:216) (237:237:237))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (920:920:920))
        (PORT datab (719:719:719) (701:701:701))
        (PORT datac (418:418:418) (446:446:446))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1090:1090:1090))
        (PORT datab (1252:1252:1252) (1219:1219:1219))
        (PORT datac (1038:1038:1038) (1055:1055:1055))
        (PORT datad (1481:1481:1481) (1468:1468:1468))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1313:1313:1313) (1270:1270:1270))
        (PORT datac (1219:1219:1219) (1198:1198:1198))
        (PORT datad (377:377:377) (356:356:356))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br_uncond)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2115:2115:2115) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (961:961:961))
        (PORT datab (1190:1190:1190) (1080:1080:1080))
        (PORT datac (2045:2045:2045) (1965:1965:1965))
        (PORT datad (778:778:778) (760:760:760))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent\|rf_source_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (253:253:253))
        (PORT datad (375:375:375) (354:354:354))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1849:1849:1849) (1778:1778:1778))
        (PORT datab (432:432:432) (404:404:404))
        (PORT datac (683:683:683) (690:690:690))
        (PORT datad (455:455:455) (480:480:480))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (407:407:407))
        (PORT datab (288:288:288) (353:353:353))
        (PORT datad (424:424:424) (450:450:450))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (406:406:406))
        (PORT datab (251:251:251) (269:269:269))
        (PORT datac (362:362:362) (337:337:337))
        (PORT datad (426:426:426) (456:456:456))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2105:2105:2105) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (406:406:406))
        (PORT datab (285:285:285) (350:350:350))
        (PORT datad (424:424:424) (450:450:450))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (353:353:353))
        (PORT datad (424:424:424) (450:450:450))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1268:1268:1268))
        (PORT datab (224:224:224) (239:239:239))
        (PORT datac (197:197:197) (219:219:219))
        (PORT datad (212:212:212) (232:232:232))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2105:2105:2105) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (527:527:527))
        (PORT datab (1907:1907:1907) (1822:1822:1822))
        (PORT datad (389:389:389) (367:367:367))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_jmp_direct\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1209:1209:1209))
        (PORT datac (1484:1484:1484) (1423:1423:1423))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1091:1091:1091))
        (PORT datab (1256:1256:1256) (1223:1223:1223))
        (PORT datac (1040:1040:1040) (1058:1058:1058))
        (PORT datad (1480:1480:1480) (1468:1468:1468))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1218:1218:1218) (1196:1196:1196))
        (PORT datad (1265:1265:1265) (1224:1224:1224))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1091:1091:1091))
        (PORT datab (1253:1253:1253) (1220:1220:1220))
        (PORT datac (1038:1038:1038) (1056:1056:1056))
        (PORT datad (1481:1481:1481) (1468:1468:1468))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_br_cmp\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (438:438:438))
        (PORT datab (625:625:625) (573:573:573))
        (PORT datac (219:219:219) (241:241:241))
        (PORT datad (351:351:351) (322:322:322))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (259:259:259))
        (PORT datac (906:906:906) (882:882:882))
        (PORT datad (258:258:258) (321:321:321))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (1930:1930:1930))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2257:2257:2257) (2194:2194:2194))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (767:767:767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (767:767:767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (829:829:829) (786:786:786))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (340:340:340))
        (PORT datad (238:238:238) (300:300:300))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (538:538:538) (584:584:584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (353:353:353))
        (PORT datad (239:239:239) (302:302:302))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (538:538:538) (584:584:584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT datad (230:230:230) (290:290:290))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (339:339:339))
        (PORT datad (235:235:235) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (264:264:264) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (349:349:349))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (538:538:538) (584:584:584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (828:828:828))
        (PORT datad (242:242:242) (306:306:306))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (538:538:538) (584:584:584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (831:831:831))
        (PORT datab (305:305:305) (370:370:370))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (247:247:247) (314:314:314))
        (PORT datad (239:239:239) (303:303:303))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (368:368:368))
        (PORT datab (290:290:290) (350:350:350))
        (PORT datad (966:966:966) (934:934:934))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (538:538:538) (584:584:584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (371:371:371))
        (PORT datac (420:420:420) (434:434:434))
        (PORT datad (964:964:964) (933:933:933))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (258:258:258) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (300:300:300))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (538:538:538) (584:584:584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (342:342:342))
        (PORT datad (231:231:231) (290:290:290))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (538:538:538) (584:584:584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (830:830:830))
        (PORT datab (952:952:952) (919:919:919))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1936:1936:1936))
        (PORT asdata (370:370:370) (367:367:367))
        (PORT clrn (1535:1535:1535) (1509:1509:1509))
        (PORT ena (1587:1587:1587) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1936:1936:1936))
        (PORT asdata (606:606:606) (665:665:665))
        (PORT clrn (1535:1535:1535) (1509:1509:1509))
        (PORT ena (1587:1587:1587) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (393:393:393) (409:409:409))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1535:1535:1535) (1509:1509:1509))
        (PORT ena (1587:1587:1587) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1535:1535:1535) (1509:1509:1509))
        (PORT ena (1587:1587:1587) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1936:1936:1936))
        (PORT asdata (614:614:614) (676:676:676))
        (PORT clrn (1535:1535:1535) (1509:1509:1509))
        (PORT ena (1587:1587:1587) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1535:1535:1535) (1509:1509:1509))
        (PORT ena (1587:1587:1587) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1936:1936:1936))
        (PORT asdata (612:612:612) (674:674:674))
        (PORT clrn (1535:1535:1535) (1509:1509:1509))
        (PORT ena (1587:1587:1587) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1535:1535:1535) (1509:1509:1509))
        (PORT ena (1587:1587:1587) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (352:352:352))
        (PORT datab (274:274:274) (335:335:335))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1129:1129:1129) (1066:1066:1066))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1432:1432:1432) (1447:1447:1447))
        (PORT ena (1304:1304:1304) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (244:244:244) (308:308:308))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1432:1432:1432) (1447:1447:1447))
        (PORT ena (1304:1304:1304) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (342:342:342))
        (PORT datab (275:275:275) (336:336:336))
        (PORT datad (396:396:396) (412:412:412))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (809:809:809))
        (PORT datab (278:278:278) (340:340:340))
        (PORT datac (1113:1113:1113) (1007:1007:1007))
        (PORT datad (243:243:243) (308:308:308))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1432:1432:1432) (1447:1447:1447))
        (PORT ena (1259:1259:1259) (1170:1170:1170))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (728:728:728) (736:736:736))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (741:741:741))
        (PORT datab (1250:1250:1250) (1181:1181:1181))
        (PORT datac (480:480:480) (512:512:512))
        (PORT datad (1204:1204:1204) (1141:1141:1141))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (735:735:735))
        (PORT datab (1308:1308:1308) (1269:1269:1269))
        (PORT datac (473:473:473) (504:504:504))
        (PORT datad (303:303:303) (375:375:375))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (740:740:740))
        (PORT datab (1303:1303:1303) (1264:1264:1264))
        (PORT datac (479:479:479) (511:511:511))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (242:242:242))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (346:346:346))
        (PORT datac (960:960:960) (944:944:944))
        (PORT datad (243:243:243) (307:307:307))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (250:250:250))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1891:1891:1891) (1833:1833:1833))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (738:738:738))
        (PORT datad (276:276:276) (338:338:338))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (364:364:364))
        (PORT datac (684:684:684) (682:682:682))
        (PORT datad (308:308:308) (380:380:380))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1210:1210:1210))
        (PORT datac (1601:1601:1601) (1569:1569:1569))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|debugaccess)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|take_action_ocireg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1329:1329:1329))
        (PORT datab (996:996:996) (975:975:975))
        (PORT datad (219:219:219) (246:246:246))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1948:1948:1948))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2276:2276:2276) (2211:2211:2211))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1479:1479:1479) (1411:1411:1411))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (288:288:288))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (338:338:338))
        (PORT datad (230:230:230) (289:289:289))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_early_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1093:1093:1093))
        (PORT datab (1261:1261:1261) (1229:1229:1229))
        (PORT datac (1043:1043:1043) (1062:1062:1062))
        (PORT datad (1479:1479:1479) (1467:1467:1467))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1221:1221:1221))
        (PORT datab (1355:1355:1355) (1328:1328:1328))
        (PORT datac (1056:1056:1056) (1064:1064:1064))
        (PORT datad (783:783:783) (818:818:818))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_force_xor\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1092:1092:1092))
        (PORT datab (1257:1257:1257) (1225:1225:1225))
        (PORT datac (1040:1040:1040) (1059:1059:1059))
        (PORT datad (1480:1480:1480) (1467:1467:1467))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (245:245:245))
        (PORT datab (447:447:447) (431:431:431))
        (PORT datac (210:210:210) (229:229:229))
        (PORT datad (919:919:919) (897:897:897))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1092:1092:1092))
        (PORT datab (1258:1258:1258) (1226:1226:1226))
        (PORT datac (1041:1041:1041) (1059:1059:1059))
        (PORT datad (1479:1479:1479) (1467:1467:1467))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1207:1207:1207))
        (PORT datab (772:772:772) (735:735:735))
        (PORT datac (1487:1487:1487) (1426:1426:1426))
        (PORT datad (611:611:611) (554:554:554))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1286:1286:1286))
        (PORT datab (1359:1359:1359) (1329:1329:1329))
        (PORT datac (1573:1573:1573) (1540:1540:1540))
        (PORT datad (1560:1560:1560) (1554:1554:1554))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1278:1278:1278))
        (PORT datab (1373:1373:1373) (1346:1346:1346))
        (PORT datac (1585:1585:1585) (1556:1556:1556))
        (PORT datad (1551:1551:1551) (1544:1544:1544))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1368:1368:1368))
        (PORT datab (401:401:401) (377:377:377))
        (PORT datac (344:344:344) (322:322:322))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1281:1281:1281))
        (PORT datab (1369:1369:1369) (1341:1341:1341))
        (PORT datac (1581:1581:1581) (1551:1551:1551))
        (PORT datad (1555:1555:1555) (1548:1548:1548))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (573:573:573))
        (PORT datab (465:465:465) (450:450:450))
        (PORT datad (1630:1630:1630) (1604:1604:1604))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (566:566:566))
        (PORT datab (472:472:472) (462:462:462))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (1591:1591:1591) (1545:1545:1545))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (533:533:533))
        (PORT datab (645:645:645) (585:585:585))
        (PORT datac (207:207:207) (226:226:226))
        (PORT datad (369:369:369) (345:345:345))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1280:1280:1280))
        (PORT datab (1370:1370:1370) (1342:1342:1342))
        (PORT datac (1582:1582:1582) (1552:1552:1552))
        (PORT datad (1554:1554:1554) (1547:1547:1547))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_cmpge\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1854:1854:1854) (1776:1776:1776))
        (PORT datab (1598:1598:1598) (1566:1566:1566))
        (PORT datac (720:720:720) (693:693:693))
        (PORT datad (675:675:675) (638:638:638))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_opx_rsv17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1853:1853:1853) (1775:1775:1775))
        (PORT datab (1596:1596:1596) (1564:1564:1564))
        (PORT datac (719:719:719) (692:692:692))
        (PORT datad (674:674:674) (637:637:637))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1277:1277:1277))
        (PORT datab (1375:1375:1375) (1348:1348:1348))
        (PORT datac (1586:1586:1586) (1557:1557:1557))
        (PORT datad (1550:1550:1550) (1543:1543:1543))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (379:379:379))
        (PORT datac (834:834:834) (767:767:767))
        (PORT datad (393:393:393) (371:371:371))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (262:262:262))
        (PORT datab (923:923:923) (853:853:853))
        (PORT datac (377:377:377) (359:359:359))
        (PORT datad (203:203:203) (220:220:220))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1280:1280:1280))
        (PORT datab (1371:1371:1371) (1343:1343:1343))
        (PORT datac (1583:1583:1583) (1553:1553:1553))
        (PORT datad (1553:1553:1553) (1546:1546:1546))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1504:1504:1504))
        (PORT datab (1322:1322:1322) (1258:1258:1258))
        (PORT datac (1344:1344:1344) (1335:1335:1335))
        (PORT datad (362:362:362) (337:337:337))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1489:1489:1489))
        (PORT datab (1233:1233:1233) (1177:1177:1177))
        (PORT datac (1230:1230:1230) (1166:1166:1166))
        (PORT datad (1558:1558:1558) (1537:1537:1537))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1279:1279:1279))
        (PORT datab (1373:1373:1373) (1345:1345:1345))
        (PORT datac (1585:1585:1585) (1555:1555:1555))
        (PORT datad (1552:1552:1552) (1544:1544:1544))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_opx_rsv63\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1501:1501:1501))
        (PORT datac (1340:1340:1340) (1331:1331:1331))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (691:691:691))
        (PORT datab (245:245:245) (261:261:261))
        (PORT datac (360:360:360) (339:339:339))
        (PORT datad (390:390:390) (366:366:366))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (427:427:427))
        (PORT datab (871:871:871) (800:800:800))
        (PORT datac (651:651:651) (619:619:619))
        (PORT datad (360:360:360) (337:337:337))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (886:886:886))
        (PORT datab (1322:1322:1322) (1258:1258:1258))
        (PORT datac (388:388:388) (375:375:375))
        (PORT datad (220:220:220) (242:242:242))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (352:352:352))
        (PORT datab (223:223:223) (238:238:238))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1209:1209:1209))
        (PORT datac (739:739:739) (706:706:706))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (352:352:352))
        (PORT datac (834:834:834) (767:767:767))
        (PORT datad (908:908:908) (847:847:847))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_opx_rsv00\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1851:1851:1851) (1773:1773:1773))
        (PORT datab (1593:1593:1593) (1560:1560:1560))
        (PORT datac (718:718:718) (691:691:691))
        (PORT datad (672:672:672) (635:635:635))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1284:1284:1284))
        (PORT datab (1364:1364:1364) (1335:1335:1335))
        (PORT datac (1578:1578:1578) (1546:1546:1546))
        (PORT datad (1557:1557:1557) (1551:1551:1551))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1162:1162:1162) (1066:1066:1066))
        (PORT datac (360:360:360) (338:338:338))
        (PORT datad (365:365:365) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1285:1285:1285))
        (PORT datab (1362:1362:1362) (1333:1333:1333))
        (PORT datac (1576:1576:1576) (1544:1544:1544))
        (PORT datad (1559:1559:1559) (1552:1552:1552))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1284:1284:1284))
        (PORT datab (1363:1363:1363) (1334:1334:1334))
        (PORT datac (1577:1577:1577) (1545:1545:1545))
        (PORT datad (1558:1558:1558) (1551:1551:1551))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (909:909:909) (834:834:834))
        (PORT datac (643:643:643) (594:594:594))
        (PORT datad (354:354:354) (330:330:330))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (426:426:426))
        (PORT datab (1160:1160:1160) (1065:1065:1065))
        (PORT datad (400:400:400) (380:380:380))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (358:358:358))
        (PORT datab (223:223:223) (238:238:238))
        (PORT datac (187:187:187) (206:206:206))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (359:359:359))
        (PORT datab (646:646:646) (593:593:593))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (575:575:575) (525:525:525))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_uncond_cti_non_br\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (290:290:290))
        (PORT datac (1552:1552:1552) (1518:1518:1518))
        (PORT datad (622:622:622) (592:592:592))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1092:1092:1092))
        (PORT datab (1260:1260:1260) (1228:1228:1228))
        (PORT datac (1042:1042:1042) (1061:1061:1061))
        (PORT datad (1479:1479:1479) (1467:1467:1467))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1592:1592:1592))
        (PORT datab (439:439:439) (421:421:421))
        (PORT datac (425:425:425) (417:417:417))
        (PORT datad (1633:1633:1633) (1607:1607:1607))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (427:427:427))
        (PORT datab (472:472:472) (463:463:463))
        (PORT datac (1820:1820:1820) (1773:1773:1773))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (252:252:252))
        (PORT datab (230:230:230) (248:248:248))
        (PORT datac (626:626:626) (568:568:568))
        (PORT datad (371:371:371) (348:348:348))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1462:1462:1462))
        (PORT datab (597:597:597) (531:531:531))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_force_src2_zero)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2115:2115:2115) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_src_imm5_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1378:1378:1378))
        (PORT datab (1784:1784:1784) (1701:1701:1701))
        (PORT datac (963:963:963) (933:933:933))
        (PORT datad (1741:1741:1741) (1662:1662:1662))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_src_imm5_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (947:947:947))
        (PORT datab (2034:2034:2034) (1975:1975:1975))
        (PORT datac (1752:1752:1752) (1653:1653:1653))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_src_imm5_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_hi_imm16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1228:1228:1228))
        (PORT datab (1342:1342:1342) (1326:1326:1326))
        (PORT datac (970:970:970) (941:941:941))
        (PORT datad (1004:1004:1004) (989:989:989))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_hi_imm16\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1508:1508:1508) (1448:1448:1448))
        (PORT datac (189:189:189) (207:207:207))
        (PORT datad (984:984:984) (965:965:965))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_hi_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (946:946:946))
        (PORT datab (981:981:981) (945:945:945))
        (PORT datac (261:261:261) (326:326:326))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (259:259:259) (324:324:324))
        (PORT datad (925:925:925) (905:905:905))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (982:982:982) (947:947:947))
        (PORT datac (1006:1006:1006) (980:980:980))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_mem16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1219:1219:1219))
        (PORT datab (1357:1357:1357) (1329:1329:1329))
        (PORT datac (1056:1056:1056) (1064:1064:1064))
        (PORT datad (782:782:782) (818:818:818))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_mem16\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1072:1072:1072) (1049:1049:1049))
        (PORT datad (363:363:363) (347:347:347))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1917w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (321:321:321))
        (PORT datab (278:278:278) (313:313:313))
        (PORT datac (2373:2373:2373) (2239:2239:2239))
        (PORT datad (693:693:693) (659:659:659))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_ld\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1103:1103:1103) (1098:1098:1098))
        (PORT datac (1030:1030:1030) (1007:1007:1007))
        (PORT datad (789:789:789) (825:825:825))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_ld_signed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1044:1044:1044))
        (PORT datab (1275:1275:1275) (1214:1214:1214))
        (PORT datac (1059:1059:1059) (1067:1067:1067))
        (PORT datad (1306:1306:1306) (1286:1286:1286))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_ld\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (867:867:867))
        (PORT datab (225:225:225) (241:241:241))
        (PORT datac (1208:1208:1208) (1183:1183:1183))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_ld)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (502:502:502))
        (PORT datab (221:221:221) (237:237:237))
        (PORT datad (284:284:284) (357:357:357))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (986:986:986))
        (PORT datab (240:240:240) (262:262:262))
        (PORT datad (1176:1176:1176) (1112:1112:1112))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (502:502:502))
        (PORT datab (276:276:276) (337:337:337))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (398:398:398))
        (PORT datad (201:201:201) (224:224:224))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (501:501:501))
        (PORT datac (242:242:242) (306:306:306))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT asdata (560:560:560) (575:575:575))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1076:1076:1076) (1075:1075:1075))
        (PORT datad (289:289:289) (362:362:362))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT asdata (562:562:562) (578:578:578))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (498:498:498))
        (PORT datab (266:266:266) (324:324:324))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (940:940:940) (924:924:924))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[0\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1094:1094:1094))
        (PORT datab (1070:1070:1070) (1028:1028:1028))
        (PORT datac (1559:1559:1559) (1459:1459:1459))
        (PORT datad (863:863:863) (798:798:798))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT ena (2437:2437:2437) (2341:2341:2341))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (887:887:887) (909:909:909))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1112:1112:1112) (1097:1097:1097))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1945:1945:1945))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2272:2272:2272) (2208:2208:2208))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1516:1516:1516) (1448:1448:1448))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (1969:1969:1969))
        (PORT asdata (606:606:606) (665:665:665))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|ir_out\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (241:241:241) (306:306:306))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|ir_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (362:362:362))
        (PORT datab (988:988:988) (956:956:956))
        (PORT datac (684:684:684) (683:683:683))
        (PORT datad (305:305:305) (377:377:377))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (623:623:623) (682:682:682))
        (PORT clrn (1891:1891:1891) (1833:1833:1833))
        (PORT sload (1309:1309:1309) (1342:1342:1342))
        (PORT ena (838:838:838) (824:824:824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (350:350:350))
        (PORT datac (448:448:448) (485:485:485))
        (PORT datad (452:452:452) (477:477:477))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (506:506:506))
        (PORT datac (877:877:877) (803:803:803))
        (PORT datad (443:443:443) (463:463:463))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (844:844:844))
        (PORT datab (704:704:704) (692:692:692))
        (PORT datac (452:452:452) (489:489:489))
        (PORT datad (185:185:185) (201:201:201))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1899:1899:1899) (1843:1843:1843))
        (PORT ena (1037:1037:1037) (993:993:993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (333:333:333))
        (PORT datac (782:782:782) (802:802:802))
        (PORT datad (450:450:450) (474:474:474))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (791:791:791))
        (PORT datab (1191:1191:1191) (1149:1149:1149))
        (PORT datac (758:758:758) (780:780:780))
        (PORT datad (430:430:430) (454:454:454))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (507:507:507))
        (PORT datab (903:903:903) (823:823:823))
        (PORT datac (779:779:779) (798:798:798))
        (PORT datad (443:443:443) (463:463:463))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (842:842:842))
        (PORT datab (702:702:702) (689:689:689))
        (PORT datac (449:449:449) (486:486:486))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1899:1899:1899) (1843:1843:1843))
        (PORT ena (842:842:842) (833:833:833))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[22\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1017:1017:1017))
        (PORT datac (1848:1848:1848) (1779:1779:1779))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|ir\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (952:952:952) (915:915:915))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (841:841:841))
        (PORT datac (430:430:430) (443:443:443))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (367:367:367))
        (PORT datac (357:357:357) (334:334:334))
        (PORT datad (306:306:306) (379:379:379))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (461:461:461))
        (PORT datab (606:606:606) (546:546:546))
        (PORT datac (667:667:667) (649:649:649))
        (PORT datad (700:700:700) (681:681:681))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (810:810:810))
        (PORT datab (278:278:278) (339:339:339))
        (PORT datac (1114:1114:1114) (1008:1008:1008))
        (PORT datad (243:243:243) (308:308:308))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1432:1432:1432) (1447:1447:1447))
        (PORT ena (1259:1259:1259) (1170:1170:1170))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (366:366:366))
        (PORT datab (721:721:721) (702:702:702))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (425:425:425) (417:417:417))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (371:371:371))
        (PORT datab (221:221:221) (237:237:237))
        (PORT datac (701:701:701) (690:690:690))
        (PORT datad (427:427:427) (419:419:419))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1296:1296:1296) (1264:1264:1264))
        (PORT ena (1039:1039:1039) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_phy\|virtual_state_uir\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (731:731:731))
        (PORT datab (912:912:912) (875:875:875))
        (PORT datac (697:697:697) (684:684:684))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (890:890:890) (829:829:829))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (1990:1990:1990))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (230:230:230) (290:290:290))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (1990:1990:1990))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|sync2_uir\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (699:699:699) (704:704:704))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|sync2_uir)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2007:2007:2007))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jxuir\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (332:332:332))
        (PORT datad (699:699:699) (704:704:704))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jxuir)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2007:2007:2007))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|ir\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2007:2007:2007))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (884:884:884) (912:912:912))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_phy\|virtual_state_udr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1154:1154:1154))
        (PORT datac (1123:1123:1123) (1063:1063:1063))
        (PORT datad (1118:1118:1118) (1065:1065:1065))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (1974:1974:1974))
        (PORT asdata (605:605:605) (664:664:664))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|sync2_udr)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (1974:1974:1974))
        (PORT asdata (610:610:610) (671:671:671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|update_jdo_strobe\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (244:244:244) (309:309:309))
        (PORT datad (233:233:233) (293:293:293))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|update_jdo_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|enable_action_strobe\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1834:1834:1834) (1757:1757:1757))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|enable_action_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[31\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (808:808:808))
        (PORT datab (721:721:721) (718:718:718))
        (PORT datad (249:249:249) (317:317:317))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (1286:1286:1286) (1235:1235:1235))
        (PORT datac (1279:1279:1279) (1222:1222:1222))
        (PORT datad (1014:1014:1014) (1011:1011:1011))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_phy\|virtual_state_sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (820:820:820))
        (PORT datab (1272:1272:1272) (1222:1222:1222))
        (PORT datad (1525:1525:1525) (1462:1462:1462))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_phy\|virtual_state_cdr)
    (DELAY
      (ABSOLUTE
        (PORT datab (1570:1570:1570) (1505:1505:1505))
        (PORT datac (966:966:966) (945:945:945))
        (PORT datad (761:761:761) (775:775:775))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[36\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1827:1827:1827) (1736:1736:1736))
        (PORT datab (243:243:243) (259:259:259))
        (PORT datac (988:988:988) (944:944:944))
        (PORT datad (226:226:226) (243:243:243))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1353:1353:1353) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1261:1261:1261))
        (PORT datab (1057:1057:1057) (1053:1053:1053))
        (PORT datac (245:245:245) (310:310:310))
        (PORT datad (1245:1245:1245) (1201:1201:1201))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1353:1353:1353) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (251:251:251) (311:311:311))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2000:2000:2000))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2148:2148:2148) (2057:2057:2057))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[33\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1826:1826:1826) (1735:1735:1735))
        (PORT datac (991:991:991) (948:948:948))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|DRsize\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1600:1600:1600) (1520:1520:1520))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[15\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (422:422:422) (437:437:437))
        (PORT datad (1067:1067:1067) (1051:1051:1051))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2146:2146:2146) (2075:2075:2075))
        (PORT datab (2081:2081:2081) (1970:1970:1970))
        (PORT datac (1336:1336:1336) (1299:1299:1299))
        (PORT datad (2123:2123:2123) (2043:2043:2043))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (251:251:251) (312:312:312))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2172:2172:2172) (2088:2088:2088))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|Mux37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1827:1827:1827) (1736:1736:1736))
        (PORT datac (987:987:987) (943:943:943))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|DRsize\.100)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1600:1600:1600) (1520:1520:1520))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[35\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (620:620:620))
        (PORT datad (617:617:617) (608:608:608))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1019:1019:1019))
        (PORT datab (672:672:672) (602:602:602))
        (PORT datac (1847:1847:1847) (1779:1779:1779))
        (PORT datad (249:249:249) (309:309:309))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (980:980:980))
        (PORT datab (773:773:773) (780:780:780))
        (PORT datac (240:240:240) (304:304:304))
        (PORT datad (1532:1532:1532) (1469:1469:1469))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1026:1026:1026))
        (PORT datab (1886:1886:1886) (1804:1804:1804))
        (PORT datac (189:189:189) (208:208:208))
        (PORT datad (354:354:354) (326:326:326))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (560:560:560) (575:575:575))
        (PORT sload (1037:1037:1037) (1090:1090:1090))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT asdata (1064:1064:1064) (1066:1066:1066))
        (PORT ena (2520:2520:2520) (2427:2427:2427))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (808:808:808))
        (PORT datab (721:721:721) (717:717:717))
        (PORT datad (248:248:248) (316:316:316))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (487:487:487))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (644:644:644))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (700:700:700))
        (PORT datab (960:960:960) (901:901:901))
        (PORT datac (987:987:987) (969:969:969))
        (PORT datad (352:352:352) (334:334:334))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_a\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (808:808:808))
        (PORT datac (686:686:686) (686:686:686))
        (PORT datad (250:250:250) (317:317:317))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1360:1360:1360) (1310:1310:1310))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1539:1539:1539))
        (PORT datab (1672:1672:1672) (1650:1650:1650))
        (PORT datac (1820:1820:1820) (1742:1742:1742))
        (PORT datad (1309:1309:1309) (1300:1300:1300))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2030:2030:2030))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1065:1065:1065) (1046:1046:1046))
        (PORT datac (293:293:293) (372:372:372))
        (PORT datad (1261:1261:1261) (1228:1228:1228))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (1930:1930:1930))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2257:2257:2257) (2194:2194:2194))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT asdata (776:776:776) (797:797:797))
        (PORT ena (2237:2237:2237) (2159:2159:2159))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (351:351:351))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1056:1056:1056))
        (PORT datab (291:291:291) (351:351:351))
        (PORT datac (189:189:189) (208:208:208))
        (PORT datad (1225:1225:1225) (1148:1148:1148))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (346:346:346))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2000:2000:2000))
        (PORT asdata (613:613:613) (675:675:675))
        (PORT ena (2148:2148:2148) (2057:2057:2057))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1003:1003:1003))
        (PORT datab (1019:1019:1019) (1001:1001:1001))
        (PORT datac (778:778:778) (792:792:792))
        (PORT datad (765:765:765) (756:756:756))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1412:1412:1412) (1377:1377:1377))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1141:1141:1141))
        (PORT datab (1672:1672:1672) (1651:1651:1651))
        (PORT datac (1164:1164:1164) (1122:1122:1122))
        (PORT datad (1549:1549:1549) (1499:1499:1499))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2030:2030:2030))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (417:417:417))
        (PORT datac (295:295:295) (374:374:374))
        (PORT datad (477:477:477) (514:514:514))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (351:351:351))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (346:346:346))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1087:1087:1087))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1877w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (327:327:327))
        (PORT datab (272:272:272) (307:307:307))
        (PORT datac (2371:2371:2371) (2237:2237:2237))
        (PORT datad (691:691:691) (657:657:657))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_rdctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1591:1591:1591))
        (PORT datab (473:473:473) (464:464:464))
        (PORT datac (1819:1819:1819) (1772:1772:1772))
        (PORT datad (362:362:362) (349:349:349))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_rd_ctl_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2115:2115:2115) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_alu_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (684:684:684) (674:674:674))
        (PORT datac (667:667:667) (672:672:672))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|fifo_rd\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (972:972:972))
        (PORT datab (933:933:933) (866:866:866))
        (PORT datad (389:389:389) (372:372:372))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|read_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1965:1965:1965))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (843:843:843))
        (PORT datab (697:697:697) (684:684:684))
        (PORT datac (445:445:445) (481:481:481))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (950:950:950))
        (PORT datac (704:704:704) (693:693:693))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (627:627:627))
        (PORT datab (1066:1066:1066) (1028:1028:1028))
        (PORT datac (271:271:271) (338:338:338))
        (PORT datad (346:346:346) (325:325:325))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (767:767:767))
        (PORT datab (307:307:307) (372:372:372))
        (PORT datad (1147:1147:1147) (1111:1111:1111))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (224:224:224) (240:240:240))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (787:787:787))
        (PORT datab (274:274:274) (335:335:335))
        (PORT datac (760:760:760) (782:782:782))
        (PORT datad (940:940:940) (918:918:918))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (496:496:496))
        (PORT datab (304:304:304) (369:369:369))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (1023:1023:1023) (991:991:991))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (413:413:413))
        (PORT datad (275:275:275) (337:337:337))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1125:1125:1125))
        (PORT datab (305:305:305) (370:370:370))
        (PORT datac (268:268:268) (335:335:335))
        (PORT datad (1145:1145:1145) (1109:1109:1109))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (678:678:678))
        (PORT datab (246:246:246) (262:262:262))
        (PORT datac (355:355:355) (330:330:330))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (628:628:628))
        (PORT datab (223:223:223) (238:238:238))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_stalled\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (767:767:767) (766:766:766))
        (PORT datac (997:997:997) (979:979:979))
        (PORT datad (739:739:739) (747:747:747))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (796:796:796) (817:817:817))
        (PORT datad (689:689:689) (695:695:695))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1012:1012:1012))
        (PORT datab (746:746:746) (758:758:758))
        (PORT datac (790:790:790) (811:811:811))
        (PORT datad (718:718:718) (722:722:722))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1851:1851:1851) (1790:1790:1790))
        (PORT ena (895:895:895) (896:896:896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (796:796:796) (818:818:818))
        (PORT datad (230:230:230) (289:289:289))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1851:1851:1851) (1790:1790:1790))
        (PORT ena (895:895:895) (896:896:896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (792:792:792) (813:813:813))
        (PORT datad (231:231:231) (290:290:290))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1851:1851:1851) (1790:1790:1790))
        (PORT ena (895:895:895) (896:896:896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (793:793:793) (814:814:814))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1851:1851:1851) (1790:1790:1790))
        (PORT ena (895:895:895) (896:896:896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (793:793:793) (814:814:814))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1851:1851:1851) (1790:1790:1790))
        (PORT ena (895:895:895) (896:896:896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (797:797:797) (818:818:818))
        (PORT datad (230:230:230) (290:290:290))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1851:1851:1851) (1790:1790:1790))
        (PORT ena (895:895:895) (896:896:896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (330:330:330))
        (PORT datac (790:790:790) (812:812:812))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1851:1851:1851) (1790:1790:1790))
        (PORT ena (895:895:895) (896:896:896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (743:743:743) (753:753:753))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (755:755:755))
        (PORT datab (812:812:812) (826:826:826))
        (PORT datac (373:373:373) (352:352:352))
        (PORT datad (924:924:924) (898:898:898))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1596:1596:1596) (1538:1538:1538))
        (PORT ena (1313:1313:1313) (1245:1245:1245))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (1000:1000:1000))
        (PORT datad (462:462:462) (481:481:481))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1565:1565:1565) (1527:1527:1527))
        (PORT ena (1340:1340:1340) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1003:1003:1003))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1565:1565:1565) (1527:1527:1527))
        (PORT ena (1340:1340:1340) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_stalled\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (255:255:255))
        (PORT datab (295:295:295) (356:356:356))
        (PORT datac (791:791:791) (812:812:812))
        (PORT datad (691:691:691) (696:696:696))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (1977:1977:1977))
        (PORT asdata (370:370:370) (367:367:367))
        (PORT clrn (1595:1595:1595) (1546:1546:1546))
        (PORT ena (1516:1516:1516) (1409:1409:1409))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (347:347:347))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1966:1966:1966))
        (PORT ena (1055:1055:1055) (1006:1006:1006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (351:351:351))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1966:1966:1966))
        (PORT ena (1055:1055:1055) (1006:1006:1006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (346:346:346))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1966:1966:1966))
        (PORT ena (1055:1055:1055) (1006:1006:1006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (350:350:350))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1966:1966:1966))
        (PORT ena (1055:1055:1055) (1006:1006:1006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (346:346:346))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1966:1966:1966))
        (PORT ena (1055:1055:1055) (1006:1006:1006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (351:351:351))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1966:1966:1966))
        (PORT ena (1055:1055:1055) (1006:1006:1006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (347:347:347))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (PORT ena (1691:1691:1691) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (351:351:351))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (PORT ena (1691:1691:1691) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (462:462:462))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (PORT ena (1691:1691:1691) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (350:350:350))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (PORT ena (1691:1691:1691) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (346:346:346))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (PORT ena (1691:1691:1691) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (351:351:351))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (PORT ena (1691:1691:1691) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (359:359:359))
        (PORT datab (763:763:763) (761:761:761))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (783:783:783))
        (PORT datab (295:295:295) (356:356:356))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (750:750:750) (708:708:708))
        (PORT datac (729:729:729) (746:746:746))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2089:2089:2089) (1964:1964:1964))
        (PORT ena (842:842:842) (833:833:833))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (783:783:783))
        (PORT datab (466:466:466) (480:480:480))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2089:2089:2089) (1964:1964:1964))
        (PORT ena (842:842:842) (833:833:833))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (783:783:783))
        (PORT datab (439:439:439) (462:462:462))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2089:2089:2089) (1964:1964:1964))
        (PORT ena (842:842:842) (833:833:833))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (783:783:783))
        (PORT datab (288:288:288) (347:347:347))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2089:2089:2089) (1964:1964:1964))
        (PORT ena (842:842:842) (833:833:833))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2089:2089:2089) (1964:1964:1964))
        (PORT ena (842:842:842) (833:833:833))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (803:803:803))
        (PORT datab (829:829:829) (833:833:833))
        (PORT datac (736:736:736) (742:742:742))
        (PORT datad (771:771:771) (784:784:784))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (755:755:755) (762:762:762))
        (PORT datac (1191:1191:1191) (1105:1105:1105))
        (PORT datad (923:923:923) (889:889:889))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (352:352:352))
        (PORT datab (440:440:440) (463:463:463))
        (PORT datac (262:262:262) (327:327:327))
        (PORT datad (259:259:259) (322:322:322))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (803:803:803))
        (PORT datab (276:276:276) (337:337:337))
        (PORT datac (714:714:714) (716:716:716))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (703:703:703))
        (PORT datab (253:253:253) (271:271:271))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (609:609:609))
        (PORT datab (297:297:297) (358:358:358))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (999:999:999) (981:981:981))
        (PORT datad (724:724:724) (730:730:730))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (668:668:668))
        (PORT datab (815:815:815) (829:829:829))
        (PORT datac (1001:1001:1001) (970:970:970))
        (PORT datad (924:924:924) (898:898:898))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (682:682:682))
        (PORT datab (491:491:491) (503:503:503))
        (PORT datad (370:370:370) (346:346:346))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1341:1341:1341) (1315:1315:1315))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (251:251:251) (311:311:311))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (202:202:202))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (1977:1977:1977))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1595:1595:1595) (1546:1546:1546))
        (PORT ena (1516:1516:1516) (1409:1409:1409))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2006:2006:2006))
        (PORT asdata (1056:1056:1056) (1055:1055:1055))
        (PORT clrn (2086:2086:2086) (1958:1958:1958))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (1997:1997:1997))
        (PORT asdata (1113:1113:1113) (1124:1124:1124))
        (PORT clrn (2076:2076:2076) (1946:1946:1946))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal20\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1848:1848:1848) (1779:1779:1779))
        (PORT datad (1303:1303:1303) (1293:1293:1293))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1522:1522:1522) (1422:1422:1422))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (745:745:745))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1039:1039:1039) (1039:1039:1039))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_jmp_direct\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1490:1490:1490))
        (PORT datab (1265:1265:1265) (1197:1197:1197))
        (PORT datac (1198:1198:1198) (1146:1146:1146))
        (PORT datad (638:638:638) (581:581:581))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_jmp_direct)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1986:1986:1986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (329:329:329) (417:417:417))
        (PORT datad (288:288:288) (369:369:369))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1867w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (325:325:325))
        (PORT datab (274:274:274) (309:309:309))
        (PORT datac (2371:2371:2371) (2238:2238:2238))
        (PORT datad (692:692:692) (658:658:658))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1945:1945:1945))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2272:2272:2272) (2208:2208:2208))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (554:554:554))
        (PORT datab (355:355:355) (439:439:439))
        (PORT datad (478:478:478) (504:504:504))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_cmd\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector25\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (819:819:819))
        (PORT datad (1009:1009:1009) (1001:1001:1001))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|f_select)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (419:419:419))
        (PORT datab (1090:1090:1090) (1059:1059:1059))
        (PORT datac (294:294:294) (364:364:364))
        (PORT datad (261:261:261) (330:330:330))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entries\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (966:966:966))
        (PORT datab (270:270:270) (289:289:289))
        (PORT datad (479:479:479) (498:498:498))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entries\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2124:2124:2124) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector25\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (540:540:540))
        (PORT datab (753:753:753) (713:713:713))
        (PORT datac (771:771:771) (790:790:790))
        (PORT datad (304:304:304) (382:382:382))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2124:2124:2124) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (478:478:478))
        (PORT datac (412:412:412) (442:442:442))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (542:542:542))
        (PORT datab (796:796:796) (799:799:799))
        (PORT datac (1232:1232:1232) (1168:1168:1168))
        (PORT datad (1065:1065:1065) (1030:1030:1030))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1469:1469:1469))
        (PORT datab (671:671:671) (624:624:624))
        (PORT datac (1136:1136:1136) (1139:1139:1139))
        (PORT datad (1925:1925:1925) (1809:1809:1809))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2047:2047:2047))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2113:2113:2113) (1983:1983:1983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (1937:1937:1937))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2264:2264:2264) (2200:2200:2200))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_mem8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1227:1227:1227))
        (PORT datab (1349:1349:1349) (1321:1321:1321))
        (PORT datac (1057:1057:1057) (1065:1065:1065))
        (PORT datad (786:786:786) (822:822:822))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_mem8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (677:677:677))
        (PORT datad (696:696:696) (689:689:689))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1953:1953:1953))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2280:2280:2280) (2216:2216:2216))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_mem_byte_en\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (980:980:980))
        (PORT datab (1250:1250:1250) (1176:1176:1176))
        (PORT datac (1431:1431:1431) (1320:1320:1320))
        (PORT datad (1380:1380:1380) (1257:1257:1257))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1591:1591:1591) (1541:1541:1541))
        (PORT datab (1670:1670:1670) (1649:1649:1649))
        (PORT datac (725:725:725) (725:725:725))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2030:2030:2030))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_byteenable\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1022:1022:1022) (1005:1005:1005))
        (PORT datad (1802:1802:1802) (1785:1785:1785))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (418:418:418))
        (PORT datac (292:292:292) (371:371:371))
        (PORT datad (475:475:475) (512:512:512))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (415:415:415))
        (PORT datac (301:301:301) (381:381:381))
        (PORT datad (481:481:481) (519:519:519))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|DRsize\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1600:1600:1600) (1520:1520:1520))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (441:441:441))
        (PORT datab (704:704:704) (708:708:708))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (446:446:446))
        (PORT datab (244:244:244) (260:260:260))
        (PORT datac (447:447:447) (466:466:466))
        (PORT datad (238:238:238) (300:300:300))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (713:713:713) (679:679:679))
        (PORT sload (1037:1037:1037) (1090:1090:1090))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (999:999:999) (975:975:975))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1828:1828:1828) (1750:1750:1750))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (456:456:456) (462:462:462))
        (PORT datac (996:996:996) (977:977:977))
        (PORT datad (1016:1016:1016) (1015:1015:1015))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1426:1426:1426) (1370:1370:1370))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (2171:2171:2171) (2058:2058:2058))
        (PORT datac (904:904:904) (886:886:886))
        (PORT datad (389:389:389) (407:407:407))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (772:772:772) (751:751:751))
        (PORT datac (1273:1273:1273) (1243:1243:1243))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[14\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (821:821:821))
        (PORT datab (1273:1273:1273) (1223:1223:1223))
        (PORT datac (963:963:963) (941:941:941))
        (PORT datad (1525:1525:1525) (1461:1461:1461))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (670:670:670) (678:678:678))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (1993:1993:1993))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2368:2368:2368) (2251:2251:2251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1019:1019:1019) (1002:1002:1002))
        (PORT datac (777:777:777) (791:791:791))
        (PORT datad (900:900:900) (875:875:875))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1412:1412:1412) (1377:1377:1377))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (976:976:976) (928:928:928))
        (PORT datac (1531:1531:1531) (1469:1469:1469))
        (PORT datad (230:230:230) (289:289:289))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1281:1281:1281))
        (PORT datab (773:773:773) (752:752:752))
        (PORT datac (676:676:676) (635:635:635))
        (PORT datad (251:251:251) (311:311:311))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2000:2000:2000))
        (PORT asdata (818:818:818) (834:834:834))
        (PORT ena (2148:2148:2148) (2057:2057:2057))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (704:704:704))
        (PORT datab (1062:1062:1062) (1055:1055:1055))
        (PORT datac (997:997:997) (978:978:978))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1426:1426:1426) (1370:1370:1370))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (2174:2174:2174) (2062:2062:2062))
        (PORT datac (708:708:708) (702:702:702))
        (PORT datad (677:677:677) (676:676:676))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1282:1282:1282))
        (PORT datab (777:777:777) (757:757:757))
        (PORT datac (189:189:189) (208:208:208))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (440:440:440) (459:459:459))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2000:2000:2000))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2148:2148:2148) (2057:2057:2057))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (789:789:789))
        (PORT datab (1059:1059:1059) (1051:1051:1051))
        (PORT datac (1002:1002:1002) (984:984:984))
        (PORT datad (692:692:692) (695:695:695))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1426:1426:1426) (1370:1370:1370))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (2174:2174:2174) (2061:2061:2061))
        (PORT datac (699:699:699) (693:693:693))
        (PORT datad (683:683:683) (682:682:682))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (353:353:353))
        (PORT datab (776:776:776) (755:755:755))
        (PORT datac (188:188:188) (207:207:207))
        (PORT datad (1290:1290:1290) (1242:1242:1242))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (439:439:439) (456:456:456))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2000:2000:2000))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2148:2148:2148) (2057:2057:2057))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (953:953:953))
        (PORT datab (740:740:740) (710:710:710))
        (PORT datac (679:679:679) (681:681:681))
        (PORT datad (710:710:710) (717:717:717))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1386:1386:1386) (1344:1344:1344))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (2172:2172:2172) (2059:2059:2059))
        (PORT datac (928:928:928) (892:892:892))
        (PORT datad (672:672:672) (670:670:670))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (353:353:353))
        (PORT datab (777:777:777) (756:756:756))
        (PORT datac (1274:1274:1274) (1244:1244:1244))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (441:441:441) (459:459:459))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2000:2000:2000))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2148:2148:2148) (2057:2057:2057))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (982:982:982))
        (PORT datab (707:707:707) (709:709:709))
        (PORT datac (683:683:683) (666:666:666))
        (PORT datad (767:767:767) (783:783:783))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1366:1366:1366) (1324:1324:1324))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1534:1534:1534))
        (PORT datab (288:288:288) (347:347:347))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (828:828:828))
        (PORT datab (292:292:292) (352:352:352))
        (PORT datac (739:739:739) (723:723:723))
        (PORT datad (1290:1290:1290) (1243:1243:1243))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2000:2000:2000))
        (PORT asdata (1036:1036:1036) (1020:1020:1020))
        (PORT ena (2148:2148:2148) (2057:2057:2057))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (768:768:768))
        (PORT datab (1060:1060:1060) (1052:1052:1052))
        (PORT datac (1000:1000:1000) (982:982:982))
        (PORT datad (770:770:770) (742:742:742))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1426:1426:1426) (1370:1370:1370))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|Mux30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1019:1019:1019))
        (PORT datab (1890:1890:1890) (1809:1809:1809))
        (PORT datac (707:707:707) (700:700:700))
        (PORT datad (1176:1176:1176) (1128:1128:1128))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (446:446:446))
        (PORT datab (727:727:727) (721:721:721))
        (PORT datad (374:374:374) (352:352:352))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (630:630:630) (588:588:588))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (625:625:625) (685:685:685))
        (PORT sload (1375:1375:1375) (1408:1408:1408))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (706:706:706) (708:708:708))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (1993:1993:1993))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2368:2368:2368) (2251:2251:2251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (795:795:795))
        (PORT datab (1051:1051:1051) (1032:1032:1032))
        (PORT datac (698:698:698) (696:696:696))
        (PORT datad (1004:1004:1004) (1001:1001:1001))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1426:1426:1426) (1370:1370:1370))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[7\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1342:1342:1342))
        (PORT datab (1002:1002:1002) (975:975:975))
        (PORT datac (1852:1852:1852) (1776:1776:1776))
        (PORT datad (686:686:686) (663:663:663))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (226:226:226))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (385:385:385))
        (PORT datad (250:250:250) (318:318:318))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (468:468:468) (507:507:507))
        (PORT datad (462:462:462) (492:492:492))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (330:330:330))
        (PORT datab (260:260:260) (281:281:281))
        (PORT datac (356:356:356) (333:333:333))
        (PORT datad (384:384:384) (371:371:371))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (692:692:692))
        (PORT datab (977:977:977) (903:903:903))
        (PORT datad (367:367:367) (346:346:346))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1969:1969:1969))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (343:343:343) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1969:1969:1969))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (695:695:695))
        (PORT datab (972:972:972) (898:898:898))
        (PORT datac (233:233:233) (294:294:294))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1969:1969:1969))
        (PORT ena (1022:1022:1022) (969:969:969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (508:508:508) (532:532:532))
        (PORT datad (284:284:284) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (721:721:721))
        (PORT datab (261:261:261) (282:282:282))
        (PORT datac (1754:1754:1754) (1668:1668:1668))
        (PORT datad (385:385:385) (372:372:372))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (392:392:392))
        (PORT datac (267:267:267) (335:335:335))
        (PORT datad (244:244:244) (308:308:308))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (726:726:726))
        (PORT datab (261:261:261) (282:282:282))
        (PORT datac (190:190:190) (209:209:209))
        (PORT datad (381:381:381) (368:368:368))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (271:271:271) (339:339:339))
        (PORT datad (242:242:242) (306:306:306))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2026:2026:2026))
        (PORT asdata (1283:1283:1283) (1219:1219:1219))
        (PORT clrn (2105:2105:2105) (1974:1974:1974))
        (PORT ena (1613:1613:1613) (1522:1522:1522))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (421:421:421))
        (PORT datab (340:340:340) (419:419:419))
        (PORT datad (1050:1050:1050) (1057:1057:1057))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|ien_AF\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1847:1847:1847) (1736:1736:1736))
        (PORT datab (934:934:934) (867:867:867))
        (PORT datac (952:952:952) (936:936:936))
        (PORT datad (391:391:391) (375:375:375))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|ien_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1972:1972:1972))
        (PORT ena (1663:1663:1663) (1571:1571:1571))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (903:903:903))
        (PORT datab (296:296:296) (358:358:358))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (904:904:904))
        (PORT datab (295:295:295) (357:357:357))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1964:1964:1964))
        (PORT ena (1033:1033:1033) (990:990:990))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (361:361:361))
        (PORT datab (900:900:900) (827:827:827))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1964:1964:1964))
        (PORT ena (1033:1033:1033) (990:990:990))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (339:339:339))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1964:1964:1964))
        (PORT ena (1033:1033:1033) (990:990:990))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (478:478:478))
        (PORT datab (302:302:302) (366:366:366))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (358:358:358))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (358:358:358))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (362:362:362))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (376:376:376))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (732:732:732) (716:716:716))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (399:399:399))
        (PORT datab (225:225:225) (241:241:241))
        (PORT datac (269:269:269) (337:337:337))
        (PORT datad (187:187:187) (204:204:204))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (190:190:190) (209:209:209))
        (PORT datad (186:186:186) (203:203:203))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (244:244:244))
        (PORT datab (221:221:221) (236:236:236))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|fifo_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1964:1964:1964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (251:251:251) (311:311:311))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (203:203:203))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (253:253:253))
        (PORT datab (288:288:288) (348:348:348))
        (PORT datac (794:794:794) (815:815:815))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (1977:1977:1977))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1595:1595:1595) (1546:1546:1546))
        (PORT ena (1543:1543:1543) (1458:1458:1458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (714:714:714) (713:713:713))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT asdata (788:788:788) (802:802:802))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT asdata (1093:1093:1093) (1097:1097:1097))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (776:776:776) (794:794:794))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1596:1596:1596) (1538:1538:1538))
        (PORT ena (1313:1313:1313) (1245:1245:1245))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (1977:1977:1977))
        (PORT asdata (1025:1025:1025) (1011:1011:1011))
        (PORT clrn (1595:1595:1595) (1546:1546:1546))
        (PORT ena (1516:1516:1516) (1409:1409:1409))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|tck_t_dav\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (924:924:924) (905:905:905))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|tck_t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (1976:1976:1976))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1603:1603:1603) (1545:1545:1545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_stalled\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (679:679:679))
        (PORT datad (418:418:418) (436:436:436))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_stalled)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (1977:1977:1977))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1595:1595:1595) (1546:1546:1546))
        (PORT ena (1516:1516:1516) (1409:1409:1409))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (459:459:459))
        (PORT datab (742:742:742) (741:741:741))
        (PORT datac (707:707:707) (718:718:718))
        (PORT datad (412:412:412) (433:433:433))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rst2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT asdata (2189:2189:2189) (2116:2116:2116))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (639:639:639))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (417:417:417) (434:434:434))
        (PORT datad (258:258:258) (322:322:322))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_ena\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (525:525:525))
        (PORT datac (281:281:281) (345:345:345))
        (PORT datad (943:943:943) (929:929:929))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (667:667:667))
        (PORT datab (690:690:690) (676:676:676))
        (PORT datac (676:676:676) (658:658:658))
        (PORT datad (679:679:679) (664:664:664))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (700:700:700))
        (PORT datab (446:446:446) (462:462:462))
        (PORT datac (882:882:882) (816:816:816))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (249:249:249) (267:267:267))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1965:1965:1965))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1005:1005:1005))
        (PORT datab (988:988:988) (946:946:946))
        (PORT datac (666:666:666) (628:628:628))
        (PORT datad (248:248:248) (308:308:308))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (204:204:204))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (2065:2065:2065))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1596:1596:1596) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (893:893:893) (866:866:866))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT asdata (612:612:612) (674:674:674))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (464:464:464))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_pause\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (756:756:756))
        (PORT datab (741:741:741) (740:740:740))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_pause\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (451:451:451))
        (PORT datab (277:277:277) (338:338:338))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (258:258:258) (321:321:321))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_pause\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|pause_irq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (736:736:736))
        (PORT datab (475:475:475) (493:493:493))
        (PORT datad (668:668:668) (675:675:675))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|pause_irq)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (934:934:934))
        (PORT datac (1194:1194:1194) (1138:1138:1138))
        (PORT datad (979:979:979) (967:967:967))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2105:2105:2105) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (252:252:252))
        (PORT datad (292:292:292) (366:366:366))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2038:2038:2038))
        (PORT asdata (558:558:558) (573:573:573))
        (PORT clrn (2105:2105:2105) (1978:1978:1978))
        (PORT ena (850:850:850) (844:844:844))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_002\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (324:324:324))
        (PORT datad (422:422:422) (448:448:448))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[8\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2389:2389:2389) (2218:2218:2218))
        (PORT datab (2262:2262:2262) (2237:2237:2237))
        (PORT datad (1031:1031:1031) (992:992:992))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[8\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (726:726:726) (686:686:686))
        (PORT datac (692:692:692) (699:699:699))
        (PORT datad (356:356:356) (329:329:329))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[9\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1572:1572:1572))
        (PORT datab (1891:1891:1891) (1808:1808:1808))
        (PORT datac (1186:1186:1186) (1127:1127:1127))
        (PORT datad (687:687:687) (664:664:664))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[10\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2434:2434:2434) (2328:2328:2328))
        (PORT datab (1173:1173:1173) (1085:1085:1085))
        (PORT datac (1290:1290:1290) (1249:1249:1249))
        (PORT datad (703:703:703) (677:677:677))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2466:2466:2466) (2477:2477:2477))
        (PORT datab (1834:1834:1834) (1708:1708:1708))
        (PORT datad (685:685:685) (656:656:656))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1897w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (327:327:327))
        (PORT datab (272:272:272) (307:307:307))
        (PORT datac (2371:2371:2371) (2238:2238:2238))
        (PORT datad (692:692:692) (658:658:658))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[11\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1162:1162:1162))
        (PORT datab (1549:1549:1549) (1474:1474:1474))
        (PORT datac (1526:1526:1526) (1441:1441:1441))
        (PORT datad (1450:1450:1450) (1348:1348:1348))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2133:2133:2133) (2001:2001:2001))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (1983:1983:1983) (1860:1860:1860))
        (PORT datad (1451:1451:1451) (1378:1378:1378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (796:796:796))
        (PORT datab (2334:2334:2334) (2222:2222:2222))
        (PORT datac (2398:2398:2398) (2299:2299:2299))
        (PORT datad (1260:1260:1260) (1218:1218:1218))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1162:1162:1162))
        (PORT datab (1075:1075:1075) (1073:1073:1073))
        (PORT datac (1832:1832:1832) (1769:1769:1769))
        (PORT datad (1322:1322:1322) (1318:1318:1318))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (631:631:631))
        (PORT datab (1517:1517:1517) (1467:1467:1467))
        (PORT datac (1276:1276:1276) (1255:1255:1255))
        (PORT datad (1352:1352:1352) (1322:1322:1322))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (636:636:636))
        (PORT datab (1302:1302:1302) (1258:1258:1258))
        (PORT datac (1273:1273:1273) (1251:1251:1251))
        (PORT datad (1447:1447:1447) (1389:1389:1389))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (967:967:967))
        (PORT datab (1516:1516:1516) (1492:1492:1492))
        (PORT datac (961:961:961) (939:939:939))
        (PORT datad (1471:1471:1471) (1403:1403:1403))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1264:1264:1264))
        (PORT datab (798:798:798) (817:817:817))
        (PORT datac (1797:1797:1797) (1736:1736:1736))
        (PORT datad (1782:1782:1782) (1734:1734:1734))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[12\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1235:1235:1235))
        (PORT datab (1077:1077:1077) (1039:1039:1039))
        (PORT datac (1891:1891:1891) (1858:1858:1858))
        (PORT datad (715:715:715) (727:727:727))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (1937:1937:1937))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2264:2264:2264) (2200:2200:2200))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1424:1424:1424))
        (PORT datab (1671:1671:1671) (1649:1649:1649))
        (PORT datac (1162:1162:1162) (1127:1127:1127))
        (PORT datad (1551:1551:1551) (1501:1501:1501))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2030:2030:2030))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (349:349:349))
        (PORT datab (287:287:287) (346:346:346))
        (PORT datac (254:254:254) (316:316:316))
        (PORT datad (248:248:248) (308:308:308))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (982:982:982) (925:925:925))
        (PORT datac (721:721:721) (727:727:727))
        (PORT datad (688:688:688) (652:652:652))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1170:1170:1170))
        (PORT datab (1377:1377:1377) (1350:1350:1350))
        (PORT datac (718:718:718) (693:693:693))
        (PORT datad (1675:1675:1675) (1636:1636:1636))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT asdata (1090:1090:1090) (1079:1079:1079))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2113:2113:2113) (2127:2127:2127))
        (PORT datab (1542:1542:1542) (1438:1438:1438))
        (PORT datad (938:938:938) (871:871:871))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|woverflow\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1353:1353:1353))
        (PORT datab (1529:1529:1529) (1466:1466:1466))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|woverflow)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT asdata (605:605:605) (664:664:664))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[14\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (849:849:849))
        (PORT datad (979:979:979) (934:934:934))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1523:1523:1523) (1412:1412:1412))
        (PORT datab (2108:2108:2108) (1981:1981:1981))
        (PORT datac (1877:1877:1877) (1790:1790:1790))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_align_cycle_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1398:1398:1398) (1280:1280:1280))
        (PORT datad (892:892:892) (844:844:844))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_align_cycle\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_align_cycle_nxt\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1488:1488:1488))
        (PORT datab (295:295:295) (357:357:357))
        (PORT datad (247:247:247) (313:313:313))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_align_cycle\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_aligning_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (487:487:487))
        (PORT datab (281:281:281) (345:345:345))
        (PORT datac (208:208:208) (226:226:226))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_mem32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1224:1224:1224))
        (PORT datab (1352:1352:1352) (1324:1324:1324))
        (PORT datac (1030:1030:1030) (1007:1007:1007))
        (PORT datad (784:784:784) (820:820:820))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_aligning_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (357:357:357))
        (PORT datad (1354:1354:1354) (1241:1241:1241))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_aligning_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (422:422:422) (397:397:397))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_aligning_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (832:832:832))
        (PORT datab (683:683:683) (631:631:631))
        (PORT datad (782:782:782) (796:796:796))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (928:928:928))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (829:829:829) (833:833:833))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (803:803:803))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (754:754:754) (760:760:760))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (807:807:807) (818:818:818))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (774:774:774) (776:776:776))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datad (684:684:684) (688:688:688))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (823:823:823) (849:849:849))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (PORT sload (1348:1348:1348) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2117:2117:2117) (2133:2133:2133))
        (PORT datab (1067:1067:1067) (1027:1027:1027))
        (PORT datad (2351:2351:2351) (2177:2177:2177))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[22\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1349:1349:1349))
        (PORT datac (986:986:986) (939:939:939))
        (PORT datad (664:664:664) (623:623:623))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[15\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (351:351:351))
        (PORT datab (1097:1097:1097) (1102:1102:1102))
        (PORT datac (1582:1582:1582) (1538:1538:1538))
        (PORT datad (1236:1236:1236) (1163:1163:1163))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (1932:1932:1932))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2259:2259:2259) (2195:2195:2195))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_byteenable\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1073:1073:1073) (1050:1050:1050))
        (PORT datac (356:356:356) (341:341:341))
        (PORT datad (362:362:362) (347:347:347))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1045:1045:1045) (1032:1032:1032))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (PORT sload (1348:1348:1348) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (1935:1935:1935))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2262:2262:2262) (2198:2198:2198))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (2030:2030:2030))
        (PORT datab (885:885:885) (928:928:928))
        (PORT datac (384:384:384) (371:371:371))
        (PORT datad (750:750:750) (749:749:749))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT asdata (1301:1301:1301) (1271:1271:1271))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[17\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2392:2392:2392) (2415:2415:2415))
        (PORT datab (1611:1611:1611) (1514:1514:1514))
        (PORT datad (2081:2081:2081) (1949:1949:1949))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[17\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (1380:1380:1380) (1349:1349:1349))
        (PORT datac (969:969:969) (917:917:917))
        (PORT datad (620:620:620) (586:586:586))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2181:2181:2181) (2054:2054:2054))
        (PORT datab (1766:1766:1766) (1647:1647:1647))
        (PORT datac (1325:1325:1325) (1266:1266:1266))
        (PORT datad (343:343:343) (325:325:325))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (659:659:659))
        (PORT datab (1194:1194:1194) (1196:1196:1196))
        (PORT datad (547:547:547) (487:487:487))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (712:712:712) (797:797:797))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1951:1951:1951))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2279:2279:2279) (2214:2214:2214))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[11\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (848:848:848))
        (PORT datab (739:739:739) (696:696:696))
        (PORT datad (1049:1049:1049) (1044:1044:1044))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (951:951:951))
        (PORT datab (291:291:291) (350:350:350))
        (PORT datac (701:701:701) (679:679:679))
        (PORT datad (711:711:711) (718:718:718))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1386:1386:1386) (1344:1344:1344))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1062:1062:1062))
        (PORT datab (651:651:651) (600:600:600))
        (PORT datac (758:758:758) (742:742:742))
        (PORT datad (298:298:298) (372:372:372))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (566:566:566))
        (PORT datab (261:261:261) (283:283:283))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT asdata (604:604:604) (662:662:662))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (283:283:283))
        (PORT datad (1171:1171:1171) (1081:1081:1081))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1609:1609:1609) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (1028:1028:1028) (995:995:995))
        (PORT datac (1550:1550:1550) (1496:1496:1496))
        (PORT datad (722:722:722) (725:725:725))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (772:772:772))
        (PORT datab (763:763:763) (738:738:738))
        (PORT datac (1271:1271:1271) (1227:1227:1227))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (1989:1989:1989))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1368:1368:1368) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (755:755:755) (756:756:756))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (1993:1993:1993))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2368:2368:2368) (2251:2251:2251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1082:1082:1082) (1086:1086:1086))
        (PORT sload (1062:1062:1062) (1105:1105:1105))
        (PORT ena (1264:1264:1264) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (984:984:984))
        (PORT datab (755:755:755) (759:759:759))
        (PORT datac (679:679:679) (662:662:662))
        (PORT datad (762:762:762) (776:776:776))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1366:1366:1366) (1324:1324:1324))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1588:1588:1588) (1533:1533:1533))
        (PORT datab (266:266:266) (324:324:324))
        (PORT datad (250:250:250) (311:311:311))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (920:920:920))
        (PORT datab (775:775:775) (754:754:754))
        (PORT datac (1274:1274:1274) (1244:1244:1244))
        (PORT datad (659:659:659) (614:614:614))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (414:414:414) (434:434:434))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2000:2000:2000))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2148:2148:2148) (2057:2057:2057))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (981:981:981))
        (PORT datab (721:721:721) (719:719:719))
        (PORT datac (684:684:684) (667:667:667))
        (PORT datad (769:769:769) (784:784:784))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1366:1366:1366) (1324:1324:1324))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (727:727:727) (734:734:734))
        (PORT datac (426:426:426) (450:450:450))
        (PORT datad (1255:1255:1255) (1201:1201:1201))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (765:765:765) (740:740:740))
        (PORT datac (1268:1268:1268) (1224:1224:1224))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (1989:1989:1989))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1368:1368:1368) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1166:1166:1166) (1121:1121:1121))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1828:1828:1828) (1750:1750:1750))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (951:951:951))
        (PORT datab (741:741:741) (711:711:711))
        (PORT datac (256:256:256) (319:319:319))
        (PORT datad (711:711:711) (718:718:718))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1386:1386:1386) (1344:1344:1344))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (351:351:351))
        (PORT datac (713:713:713) (707:707:707))
        (PORT datad (1257:1257:1257) (1203:1203:1203))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (767:767:767) (742:742:742))
        (PORT datac (1265:1265:1265) (1220:1220:1220))
        (PORT datad (253:253:253) (313:313:313))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (1989:1989:1989))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1368:1368:1368) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (728:728:728) (733:733:733))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2000:2000:2000))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2148:2148:2148) (2057:2057:2057))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (984:984:984))
        (PORT datab (717:717:717) (694:694:694))
        (PORT datac (741:741:741) (748:748:748))
        (PORT datad (762:762:762) (777:777:777))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1366:1366:1366) (1324:1324:1324))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (353:353:353))
        (PORT datac (2449:2449:2449) (2366:2366:2366))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1647:1647:1647))
        (PORT datab (1282:1282:1282) (1223:1223:1223))
        (PORT datad (699:699:699) (704:704:704))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (745:745:745) (748:748:748))
        (PORT datad (1873:1873:1873) (1816:1816:1816))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1263:1263:1263))
        (PORT datab (798:798:798) (817:817:817))
        (PORT datac (1592:1592:1592) (1562:1562:1562))
        (PORT datad (1248:1248:1248) (1202:1202:1202))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (964:964:964))
        (PORT datab (1049:1049:1049) (1042:1042:1042))
        (PORT datac (1332:1332:1332) (1320:1320:1320))
        (PORT datad (985:985:985) (975:975:975))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[47\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1281:1281:1281))
        (PORT datab (1214:1214:1214) (1164:1164:1164))
        (PORT datac (1272:1272:1272) (1248:1248:1248))
        (PORT datad (1306:1306:1306) (1284:1284:1284))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[48\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1282:1282:1282))
        (PORT datab (1212:1212:1212) (1163:1163:1163))
        (PORT datac (1518:1518:1518) (1457:1457:1457))
        (PORT datad (1227:1227:1227) (1195:1195:1195))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (1233:1233:1233) (1178:1178:1178))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1063:1063:1063))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[11\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (789:789:789))
        (PORT datab (1072:1072:1072) (1030:1030:1030))
        (PORT datac (1558:1558:1558) (1458:1458:1458))
        (PORT datad (824:824:824) (757:757:757))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT ena (2437:2437:2437) (2341:2341:2341))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[49\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1446:1446:1446))
        (PORT datab (944:944:944) (980:980:980))
        (PORT datac (1237:1237:1237) (1187:1187:1187))
        (PORT datad (1078:1078:1078) (1082:1082:1082))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1850w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (320:320:320))
        (PORT datab (278:278:278) (313:313:313))
        (PORT datac (2373:2373:2373) (2239:2239:2239))
        (PORT datad (693:693:693) (659:659:659))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (943:943:943))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_mem_byte_en\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (983:983:983))
        (PORT datab (1248:1248:1248) (1174:1174:1174))
        (PORT datac (1430:1430:1430) (1319:1319:1319))
        (PORT datad (1377:1377:1377) (1254:1254:1254))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1583:1583:1583))
        (PORT datac (260:260:260) (325:325:325))
        (PORT datad (751:751:751) (771:771:771))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4119:4119:4119) (3724:3724:3724))
        (PORT clk (2416:2416:2416) (2354:2354:2354))
        (PORT ena (4990:4990:4990) (5194:5194:5194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4854:4854:4854) (4677:4677:4677))
        (PORT d[1] (5053:5053:5053) (4975:4975:4975))
        (PORT d[2] (4884:4884:4884) (4831:4831:4831))
        (PORT d[3] (5207:5207:5207) (5022:5022:5022))
        (PORT d[4] (4686:4686:4686) (4628:4628:4628))
        (PORT d[5] (6968:6968:6968) (6471:6471:6471))
        (PORT d[6] (3949:3949:3949) (3894:3894:3894))
        (PORT d[7] (5760:5760:5760) (5607:5607:5607))
        (PORT d[8] (2322:2322:2322) (2205:2205:2205))
        (PORT d[9] (5804:5804:5804) (5641:5641:5641))
        (PORT d[10] (4971:4971:4971) (4728:4728:4728))
        (PORT d[11] (2503:2503:2503) (2496:2496:2496))
        (PORT d[12] (2486:2486:2486) (2494:2494:2494))
        (PORT clk (2413:2413:2413) (2350:2350:2350))
        (PORT ena (4986:4986:4986) (5191:5191:5191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (2868:2868:2868))
        (PORT clk (2413:2413:2413) (2350:2350:2350))
        (PORT ena (4986:4986:4986) (5191:5191:5191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5847:5847:5847) (5577:5577:5577))
        (PORT clk (2413:2413:2413) (2350:2350:2350))
        (PORT ena (4986:4986:4986) (5191:5191:5191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3559:3559:3559))
        (PORT clk (2416:2416:2416) (2354:2354:2354))
        (PORT ena (4990:4990:4990) (5194:5194:5194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2354:2354:2354))
        (PORT d[0] (4990:4990:4990) (5194:5194:5194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3810:3810:3810) (3433:3433:3433))
        (PORT clk (2416:2416:2416) (2354:2354:2354))
        (PORT ena (4464:4464:4464) (4652:4652:4652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4912:4912:4912) (4749:4749:4749))
        (PORT d[1] (4782:4782:4782) (4735:4735:4735))
        (PORT d[2] (5218:5218:5218) (5143:5143:5143))
        (PORT d[3] (5192:5192:5192) (5006:5006:5006))
        (PORT d[4] (4672:4672:4672) (4613:4613:4613))
        (PORT d[5] (6691:6691:6691) (6201:6201:6201))
        (PORT d[6] (3982:3982:3982) (3924:3924:3924))
        (PORT d[7] (5423:5423:5423) (5278:5278:5278))
        (PORT d[8] (4605:4605:4605) (4435:4435:4435))
        (PORT d[9] (5770:5770:5770) (5611:5611:5611))
        (PORT d[10] (4957:4957:4957) (4713:4713:4713))
        (PORT d[11] (2468:2468:2468) (2468:2468:2468))
        (PORT d[12] (2756:2756:2756) (2751:2751:2751))
        (PORT clk (2413:2413:2413) (2350:2350:2350))
        (PORT ena (4460:4460:4460) (4649:4649:4649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4728:4728:4728) (4456:4456:4456))
        (PORT clk (2413:2413:2413) (2350:2350:2350))
        (PORT ena (4460:4460:4460) (4649:4649:4649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3843:3843:3843) (3606:3606:3606))
        (PORT clk (2413:2413:2413) (2350:2350:2350))
        (PORT ena (4460:4460:4460) (4649:4649:4649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4047:4047:4047) (3912:3912:3912))
        (PORT clk (2416:2416:2416) (2354:2354:2354))
        (PORT ena (4464:4464:4464) (4652:4652:4652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2354:2354:2354))
        (PORT d[0] (4464:4464:4464) (4652:4652:4652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1497:1497:1497))
        (PORT datab (1929:1929:1929) (1770:1770:1770))
        (PORT datac (1679:1679:1679) (1675:1675:1675))
        (PORT datad (1481:1481:1481) (1420:1420:1420))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (2976:2976:2976))
        (PORT clk (2411:2411:2411) (2351:2351:2351))
        (PORT ena (4392:4392:4392) (4607:4607:4607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4834:4834:4834) (4668:4668:4668))
        (PORT d[1] (4462:4462:4462) (4424:4424:4424))
        (PORT d[2] (4885:4885:4885) (4820:4820:4820))
        (PORT d[3] (4584:4584:4584) (4423:4423:4423))
        (PORT d[4] (4095:4095:4095) (4059:4059:4059))
        (PORT d[5] (6300:6300:6300) (5830:5830:5830))
        (PORT d[6] (3642:3642:3642) (3598:3598:3598))
        (PORT d[7] (5144:5144:5144) (5010:5010:5010))
        (PORT d[8] (4306:4306:4306) (4152:4152:4152))
        (PORT d[9] (5460:5460:5460) (5311:5311:5311))
        (PORT d[10] (4364:4364:4364) (4140:4140:4140))
        (PORT d[11] (2162:2162:2162) (2172:2172:2172))
        (PORT d[12] (3379:3379:3379) (3346:3346:3346))
        (PORT clk (2408:2408:2408) (2347:2347:2347))
        (PORT ena (4388:4388:4388) (4604:4604:4604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6351:6351:6351) (6032:6032:6032))
        (PORT clk (2408:2408:2408) (2347:2347:2347))
        (PORT ena (4388:4388:4388) (4604:4604:4604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5524:5524:5524) (5276:5276:5276))
        (PORT clk (2408:2408:2408) (2347:2347:2347))
        (PORT ena (4388:4388:4388) (4604:4604:4604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3704:3704:3704) (3583:3583:3583))
        (PORT clk (2411:2411:2411) (2351:2351:2351))
        (PORT ena (4392:4392:4392) (4607:4607:4607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2351:2351:2351))
        (PORT d[0] (4392:4392:4392) (4607:4607:4607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1887w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (316:316:316))
        (PORT datab (281:281:281) (317:317:317))
        (PORT datac (2375:2375:2375) (2241:2241:2241))
        (PORT datad (693:693:693) (660:660:660))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2419:2419:2419))
        (PORT clk (2420:2420:2420) (2357:2357:2357))
        (PORT ena (4386:4386:4386) (4578:4578:4578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4891:4891:4891) (4715:4715:4715))
        (PORT d[1] (5702:5702:5702) (5631:5631:5631))
        (PORT d[2] (5804:5804:5804) (5690:5690:5690))
        (PORT d[3] (4014:4014:4014) (3861:3861:3861))
        (PORT d[4] (2740:2740:2740) (2710:2710:2710))
        (PORT d[5] (5401:5401:5401) (5043:5043:5043))
        (PORT d[6] (5675:5675:5675) (5622:5622:5622))
        (PORT d[7] (4692:4692:4692) (4546:4546:4546))
        (PORT d[8] (3647:3647:3647) (3492:3492:3492))
        (PORT d[9] (3833:3833:3833) (3706:3706:3706))
        (PORT d[10] (4405:4405:4405) (4192:4192:4192))
        (PORT d[11] (2415:2415:2415) (2406:2406:2406))
        (PORT d[12] (1640:1640:1640) (1605:1605:1605))
        (PORT clk (2417:2417:2417) (2353:2353:2353))
        (PORT ena (4382:4382:4382) (4575:4575:4575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3438:3438:3438) (3302:3302:3302))
        (PORT clk (2417:2417:2417) (2353:2353:2353))
        (PORT ena (4382:4382:4382) (4575:4575:4575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3295:3295:3295))
        (PORT clk (2417:2417:2417) (2353:2353:2353))
        (PORT ena (4382:4382:4382) (4575:4575:4575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3221:3221:3221))
        (PORT clk (2420:2420:2420) (2357:2357:2357))
        (PORT ena (4386:4386:4386) (4578:4578:4578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2357:2357:2357))
        (PORT d[0] (4386:4386:4386) (4578:4578:4578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1719:1719:1719))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (1524:1524:1524) (1464:1464:1464))
        (PORT datad (1161:1161:1161) (1065:1065:1065))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (1937:1937:1937))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2264:2264:2264) (2200:2200:2200))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[20\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1314:1314:1314))
        (PORT datab (2364:2364:2364) (2375:2375:2375))
        (PORT datad (1002:1002:1002) (950:950:950))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1093:1093:1093) (1075:1075:1075))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (PORT sload (1348:1348:1348) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[20\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (527:527:527))
        (PORT datab (1569:1569:1569) (1502:1502:1502))
        (PORT datad (1003:1003:1003) (965:965:965))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1928:1928:1928))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2255:2255:2255) (2191:2191:2191))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (712:712:712) (797:797:797))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1948:1948:1948))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2276:2276:2276) (2211:2211:2211))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (2030:2030:2030))
        (PORT datab (886:886:886) (929:929:929))
        (PORT datac (711:711:711) (681:681:681))
        (PORT datad (749:749:749) (748:748:748))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2022:2022:2022))
        (PORT asdata (1380:1380:1380) (1375:1375:1375))
        (PORT clrn (2101:2101:2101) (1971:1971:1971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[27\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2000:2000:2000))
        (PORT datab (251:251:251) (269:269:269))
        (PORT datad (704:704:704) (681:681:681))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1825:1825:1825) (1690:1690:1690))
        (PORT datab (1859:1859:1859) (1735:1735:1735))
        (PORT datac (1470:1470:1470) (1350:1350:1350))
        (PORT datad (1853:1853:1853) (1748:1748:1748))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1212:1212:1212))
        (PORT datac (682:682:682) (645:645:645))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT ena (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (712:712:712) (797:797:797))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1947:1947:1947))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2274:2274:2274) (2210:2210:2210))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2033:2033:2033))
        (PORT datab (879:879:879) (921:921:921))
        (PORT datac (670:670:670) (645:645:645))
        (PORT datad (753:753:753) (753:753:753))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2032:2032:2032))
        (PORT asdata (1374:1374:1374) (1361:1361:1361))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[28\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1315:1315:1315))
        (PORT datab (2364:2364:2364) (2365:2365:2365))
        (PORT datad (1002:1002:1002) (950:950:950))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1902:1902:1902) (1792:1792:1792))
        (PORT datab (1861:1861:1861) (1737:1737:1737))
        (PORT datac (846:846:846) (767:767:767))
        (PORT datad (2822:2822:2822) (2759:2759:2759))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1213:1213:1213))
        (PORT datac (684:684:684) (648:648:648))
        (PORT datad (185:185:185) (201:201:201))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT ena (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (692:692:692) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (1933:1933:1933))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2261:2261:2261) (2196:2196:2196))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2091:2091:2091) (2036:2036:2036))
        (PORT datab (874:874:874) (913:913:913))
        (PORT datac (687:687:687) (656:656:656))
        (PORT datad (757:757:757) (757:757:757))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2032:2032:2032))
        (PORT asdata (1293:1293:1293) (1263:1263:1263))
        (PORT clrn (2110:2110:2110) (1982:1982:1982))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[29\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1134:1134:1134))
        (PORT datab (2447:2447:2447) (2482:2482:2482))
        (PORT datad (1571:1571:1571) (1475:1475:1475))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[29\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (966:966:966))
        (PORT datab (1609:1609:1609) (1531:1531:1531))
        (PORT datac (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (554:554:554))
        (PORT datab (478:478:478) (460:460:460))
        (PORT datac (1152:1152:1152) (1157:1157:1157))
        (PORT datad (1782:1782:1782) (1671:1671:1671))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT ena (1872:1872:1872) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (692:692:692) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (1933:1933:1933))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2261:2261:2261) (2196:2196:2196))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1175:1175:1175))
        (PORT datab (741:741:741) (695:695:695))
        (PORT datac (724:724:724) (700:700:700))
        (PORT datad (1678:1678:1678) (1640:1640:1640))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2030:2030:2030))
        (PORT asdata (1125:1125:1125) (1131:1131:1131))
        (PORT clrn (2108:2108:2108) (1979:1979:1979))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[30\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2390:2390:2390) (2219:2219:2219))
        (PORT datab (2395:2395:2395) (2401:2401:2401))
        (PORT datad (1020:1020:1020) (980:980:980))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[30\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (778:778:778))
        (PORT datab (1204:1204:1204) (1120:1120:1120))
        (PORT datac (2648:2648:2648) (2547:2547:2547))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1210:1210:1210))
        (PORT datab (809:809:809) (796:796:796))
        (PORT datac (675:675:675) (638:638:638))
        (PORT datad (1852:1852:1852) (1747:1747:1747))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT ena (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1585:1585:1585))
        (PORT datab (618:618:618) (545:545:545))
        (PORT datac (421:421:421) (413:413:413))
        (PORT datad (1639:1639:1639) (1613:1613:1613))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_subtract\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1677:1677:1677) (1651:1651:1651))
        (PORT datad (1585:1585:1585) (1538:1538:1538))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (439:439:439) (421:421:421))
        (PORT datac (627:627:627) (571:571:571))
        (PORT datad (402:402:402) (383:383:383))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (252:252:252))
        (PORT datab (272:272:272) (291:291:291))
        (PORT datad (371:371:371) (351:351:351))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1228:1228:1228))
        (PORT datab (1347:1347:1347) (1318:1318:1318))
        (PORT datac (1057:1057:1057) (1064:1064:1064))
        (PORT datad (786:786:786) (822:822:822))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (447:447:447))
        (PORT datab (454:454:454) (441:441:441))
        (PORT datac (1274:1274:1274) (1232:1232:1232))
        (PORT datad (212:212:212) (232:232:232))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1211:1211:1211))
        (PORT datab (885:885:885) (828:828:828))
        (PORT datac (1485:1485:1485) (1424:1424:1424))
        (PORT datad (608:608:608) (550:550:550))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (772:772:772) (735:735:735))
        (PORT datac (1488:1488:1488) (1427:1427:1427))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_retaddr)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2115:2115:2115) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2037:2037:2037))
        (PORT asdata (1481:1481:1481) (1392:1392:1392))
        (PORT clrn (2117:2117:2117) (1986:1986:1986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (458:458:458))
        (PORT datab (1046:1046:1046) (1012:1012:1012))
        (PORT datad (1669:1669:1669) (1562:1562:1562))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (362:362:362))
        (PORT datab (1262:1262:1262) (1229:1229:1229))
        (PORT datac (591:591:591) (544:544:544))
        (PORT datad (1267:1267:1267) (1226:1226:1226))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (614:614:614))
        (PORT datab (257:257:257) (278:278:278))
        (PORT datac (641:641:641) (592:592:592))
        (PORT datad (400:400:400) (380:380:380))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1209:1209:1209))
        (PORT datab (774:774:774) (738:738:738))
        (PORT datac (1485:1485:1485) (1424:1424:1424))
        (PORT datad (579:579:579) (524:524:524))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1092:1092:1092))
        (PORT datab (1256:1256:1256) (1223:1223:1223))
        (PORT datac (1040:1040:1040) (1058:1058:1058))
        (PORT datad (1481:1481:1481) (1468:1468:1468))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_logic\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (440:440:440))
        (PORT datac (1273:1273:1273) (1231:1231:1231))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (634:634:634))
        (PORT datab (1092:1092:1092) (1054:1054:1054))
        (PORT datac (903:903:903) (848:848:848))
        (PORT datad (881:881:881) (879:879:879))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_unsigned_lo_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_hi\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (909:909:909))
        (PORT datab (1638:1638:1638) (1600:1600:1600))
        (PORT datac (980:980:980) (954:954:954))
        (PORT datad (920:920:920) (867:867:867))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_hi\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (728:728:728))
        (PORT datac (190:190:190) (209:209:209))
        (PORT datad (711:711:711) (720:720:720))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1368:1368:1368))
        (PORT d[1] (1200:1200:1200) (1127:1127:1127))
        (PORT d[2] (1226:1226:1226) (1144:1144:1144))
        (PORT d[3] (1282:1282:1282) (1215:1215:1215))
        (PORT d[4] (2118:2118:2118) (1963:1963:1963))
        (PORT d[5] (1527:1527:1527) (1436:1436:1436))
        (PORT d[6] (966:966:966) (913:913:913))
        (PORT d[7] (677:677:677) (627:627:627))
        (PORT d[8] (965:965:965) (908:908:908))
        (PORT d[9] (1435:1435:1435) (1316:1316:1316))
        (PORT d[10] (2117:2117:2117) (1981:1981:1981))
        (PORT d[11] (1336:1336:1336) (1251:1251:1251))
        (PORT d[12] (2112:2112:2112) (1970:1970:1970))
        (PORT d[13] (1240:1240:1240) (1168:1168:1168))
        (PORT d[14] (1784:1784:1784) (1646:1646:1646))
        (PORT d[15] (1786:1786:1786) (1663:1663:1663))
        (PORT d[16] (1756:1756:1756) (1634:1634:1634))
        (PORT d[17] (1237:1237:1237) (1120:1120:1120))
        (PORT d[18] (996:996:996) (944:944:944))
        (PORT d[19] (730:730:730) (691:691:691))
        (PORT d[20] (1556:1556:1556) (1436:1436:1436))
        (PORT d[21] (1014:1014:1014) (962:962:962))
        (PORT d[22] (988:988:988) (934:934:934))
        (PORT d[23] (1262:1262:1262) (1179:1179:1179))
        (PORT d[24] (672:672:672) (627:627:627))
        (PORT d[25] (1018:1018:1018) (971:971:971))
        (PORT d[26] (719:719:719) (682:682:682))
        (PORT d[27] (1003:1003:1003) (957:957:957))
        (PORT d[28] (1744:1744:1744) (1663:1663:1663))
        (PORT d[29] (967:967:967) (911:911:911))
        (PORT d[30] (1508:1508:1508) (1406:1406:1406))
        (PORT d[31] (880:880:880) (815:815:815))
        (PORT clk (2449:2449:2449) (2389:2389:2389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1497:1497:1497))
        (PORT d[1] (1270:1270:1270) (1241:1241:1241))
        (PORT d[2] (1520:1520:1520) (1460:1460:1460))
        (PORT d[3] (1831:1831:1831) (1757:1757:1757))
        (PORT d[4] (1519:1519:1519) (1458:1458:1458))
        (PORT clk (2446:2446:2446) (2385:2385:2385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1708:1708:1708))
        (PORT clk (2446:2446:2446) (2385:2385:2385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2389:2389:2389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1496:1496:1496))
        (PORT d[1] (1210:1210:1210) (1167:1167:1167))
        (PORT d[2] (1200:1200:1200) (1158:1158:1158))
        (PORT d[3] (1564:1564:1564) (1517:1517:1517))
        (PORT d[4] (1238:1238:1238) (1184:1184:1184))
        (PORT clk (2448:2448:2448) (2387:2387:2387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2387:2387:2387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[31\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (438:438:438))
        (PORT datab (331:331:331) (412:412:412))
        (PORT datac (334:334:334) (422:422:422))
        (PORT datad (966:966:966) (924:924:924))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1986:1986:1986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1041:1041:1041))
        (PORT datab (1059:1059:1059) (1033:1033:1033))
        (PORT datac (396:396:396) (418:418:418))
        (PORT datad (920:920:920) (898:898:898))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_subtract\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (403:403:403))
        (PORT datab (402:402:402) (377:377:377))
        (PORT datac (591:591:591) (544:544:544))
        (PORT datad (1268:1268:1268) (1227:1227:1227))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_invert_arith_src_msb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (618:618:618))
        (PORT datab (1616:1616:1616) (1583:1583:1583))
        (PORT datac (1551:1551:1551) (1487:1487:1487))
        (PORT datad (431:431:431) (418:418:418))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_invert_arith_src_msb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1933:1933:1933) (1794:1794:1794))
        (PORT datab (231:231:231) (249:249:249))
        (PORT datac (1219:1219:1219) (1198:1198:1198))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_invert_arith_src_msb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2115:2115:2115) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (431:431:431) (450:450:450))
        (PORT datac (1005:1005:1005) (995:995:995))
        (PORT datad (675:675:675) (680:680:680))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_arith_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (718:718:718))
        (PORT datad (920:920:920) (898:898:898))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[30\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1438:1438:1438))
        (PORT datab (475:475:475) (492:492:492))
        (PORT datad (1143:1143:1143) (1064:1064:1064))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_hi\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (735:735:735) (722:722:722))
        (PORT datad (709:709:709) (717:717:717))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (635:635:635) (697:697:697))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT sclr (1158:1158:1158) (1152:1152:1152))
        (PORT sload (1639:1639:1639) (1666:1666:1666))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~81)
    (DELAY
      (ABSOLUTE
        (PORT datac (632:632:632) (630:630:630))
        (PORT datad (1009:1009:1009) (993:993:993))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1032:1032:1032))
        (PORT datad (645:645:645) (629:629:629))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[29\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (438:438:438))
        (PORT datab (331:331:331) (413:413:413))
        (PORT datac (335:335:335) (423:423:423))
        (PORT datad (963:963:963) (921:921:921))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1986:1986:1986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (1621:1621:1621))
        (PORT d[1] (1267:1267:1267) (1189:1189:1189))
        (PORT d[2] (1248:1248:1248) (1176:1176:1176))
        (PORT d[3] (1282:1282:1282) (1214:1214:1214))
        (PORT d[4] (1550:1550:1550) (1426:1426:1426))
        (PORT d[5] (1280:1280:1280) (1204:1204:1204))
        (PORT d[6] (928:928:928) (851:851:851))
        (PORT d[7] (1013:1013:1013) (952:952:952))
        (PORT d[8] (1368:1368:1368) (1249:1249:1249))
        (PORT d[9] (1181:1181:1181) (1068:1068:1068))
        (PORT d[10] (1497:1497:1497) (1392:1392:1392))
        (PORT d[11] (1337:1337:1337) (1251:1251:1251))
        (PORT d[12] (1511:1511:1511) (1397:1397:1397))
        (PORT d[13] (1274:1274:1274) (1199:1199:1199))
        (PORT d[14] (1494:1494:1494) (1379:1379:1379))
        (PORT d[15] (1247:1247:1247) (1173:1173:1173))
        (PORT d[16] (1189:1189:1189) (1097:1097:1097))
        (PORT d[17] (1444:1444:1444) (1325:1325:1325))
        (PORT d[18] (1465:1465:1465) (1417:1417:1417))
        (PORT d[19] (1276:1276:1276) (1196:1196:1196))
        (PORT d[20] (1234:1234:1234) (1127:1127:1127))
        (PORT d[21] (1455:1455:1455) (1413:1413:1413))
        (PORT d[22] (1020:1020:1020) (957:957:957))
        (PORT d[23] (1268:1268:1268) (1186:1186:1186))
        (PORT d[24] (911:911:911) (856:856:856))
        (PORT d[25] (1457:1457:1457) (1399:1399:1399))
        (PORT d[26] (1005:1005:1005) (948:948:948))
        (PORT d[27] (1788:1788:1788) (1668:1668:1668))
        (PORT d[28] (1473:1473:1473) (1401:1401:1401))
        (PORT d[29] (1222:1222:1222) (1147:1147:1147))
        (PORT d[30] (1211:1211:1211) (1130:1130:1130))
        (PORT d[31] (1195:1195:1195) (1097:1097:1097))
        (PORT clk (2448:2448:2448) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1521:1521:1521))
        (PORT d[1] (1269:1269:1269) (1241:1241:1241))
        (PORT d[2] (1816:1816:1816) (1734:1734:1734))
        (PORT d[3] (1248:1248:1248) (1196:1196:1196))
        (PORT d[4] (983:983:983) (971:971:971))
        (PORT clk (2445:2445:2445) (2384:2384:2384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (1644:1644:1644))
        (PORT clk (2445:2445:2445) (2384:2384:2384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2388:2388:2388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2389:2389:2389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1331:1331:1331))
        (PORT d[1] (1583:1583:1583) (1507:1507:1507))
        (PORT d[2] (1517:1517:1517) (1514:1514:1514))
        (PORT d[3] (1664:1664:1664) (1649:1649:1649))
        (PORT d[4] (1005:1005:1005) (992:992:992))
        (PORT clk (2447:2447:2447) (2386:2386:2386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[28\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (899:899:899))
        (PORT datab (966:966:966) (902:902:902))
        (PORT datad (1595:1595:1595) (1563:1563:1563))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (1935:1935:1935))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2262:2262:2262) (2198:2198:2198))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (798:798:798))
        (PORT datab (1024:1024:1024) (1006:1006:1006))
        (PORT datac (771:771:771) (785:785:785))
        (PORT datad (402:402:402) (426:426:426))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1412:1412:1412) (1377:1377:1377))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1042:1042:1042))
        (PORT datab (525:525:525) (556:556:556))
        (PORT datac (300:300:300) (379:379:379))
        (PORT datad (298:298:298) (374:374:374))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[14\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1196:1196:1196))
        (PORT datab (1825:1825:1825) (1763:1763:1763))
        (PORT datac (974:974:974) (920:920:920))
        (PORT datad (1840:1840:1840) (1725:1725:1725))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2044:2044:2044))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (1939:1939:1939) (1910:1910:1910))
        (PORT datad (976:976:976) (955:955:955))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[14\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1826:1826:1826))
        (PORT datab (1080:1080:1080) (1066:1066:1066))
        (PORT datad (668:668:668) (678:678:678))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (668:668:668) (661:661:661))
        (PORT datad (249:249:249) (315:315:315))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2043:2043:2043))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[24\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1060:1060:1060))
        (PORT datab (942:942:942) (914:914:914))
        (PORT datac (744:744:744) (747:747:747))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (706:706:706))
        (PORT datab (798:798:798) (778:778:778))
        (PORT datac (1515:1515:1515) (1440:1440:1440))
        (PORT datad (301:301:301) (377:377:377))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1609:1609:1609) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (317:317:317))
        (PORT datad (632:632:632) (627:627:627))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2043:2043:2043))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[25\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1831:1831:1831) (1821:1821:1821))
        (PORT datab (781:781:781) (770:770:770))
        (PORT datad (1272:1272:1272) (1251:1251:1251))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (673:673:673) (665:665:665))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2043:2043:2043))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (700:700:700))
        (PORT datab (334:334:334) (410:410:410))
        (PORT datac (758:758:758) (742:742:742))
        (PORT datad (707:707:707) (718:718:718))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1609:1609:1609) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[26\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (834:834:834))
        (PORT datac (1297:1297:1297) (1268:1268:1268))
        (PORT datad (679:679:679) (685:685:685))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (2451:2451:2451) (2368:2368:2368))
        (PORT datad (244:244:244) (309:309:309))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[27\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1832:1832:1832) (1822:1822:1822))
        (PORT datab (1053:1053:1053) (1033:1033:1033))
        (PORT datad (1337:1337:1337) (1319:1319:1319))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (1019:1019:1019) (1016:1016:1016))
        (PORT datad (252:252:252) (312:312:312))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[28\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (830:830:830))
        (PORT datac (1092:1092:1092) (1047:1047:1047))
        (PORT datad (1309:1309:1309) (1286:1286:1286))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (1019:1019:1019) (1016:1016:1016))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[29\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1012:1012:1012))
        (PORT datab (632:632:632) (610:610:610))
        (PORT datad (942:942:942) (919:919:919))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1984:1984:1984) (1949:1949:1949))
        (PORT datac (257:257:257) (319:319:319))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (748:748:748) (742:742:742))
        (PORT datac (1012:1012:1012) (1005:1005:1005))
        (PORT datad (1785:1785:1785) (1768:1768:1768))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (2261:2261:2261) (2218:2218:2218))
        (PORT datad (243:243:243) (308:308:308))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1009:1009:1009))
        (PORT datac (1254:1254:1254) (1221:1221:1221))
        (PORT datad (1787:1787:1787) (1769:1769:1769))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_mem_byte_en\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (985:985:985))
        (PORT datab (1246:1246:1246) (1171:1171:1171))
        (PORT datac (1429:1429:1429) (1318:1318:1318))
        (PORT datad (1373:1373:1373) (1251:1251:1251))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1337:1337:1337))
        (PORT datac (1944:1944:1944) (1917:1917:1917))
        (PORT datad (251:251:251) (312:312:312))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_byteenable\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1632:1632:1632))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (954:954:954))
        (PORT d[1] (1319:1319:1319) (1263:1263:1263))
        (PORT d[2] (438:438:438) (423:423:423))
        (PORT d[3] (716:716:716) (681:681:681))
        (PORT d[4] (1055:1055:1055) (1006:1006:1006))
        (PORT d[5] (700:700:700) (655:655:655))
        (PORT d[6] (414:414:414) (398:398:398))
        (PORT d[7] (730:730:730) (697:697:697))
        (PORT d[9] (1018:1018:1018) (962:962:962))
        (PORT d[10] (412:412:412) (394:394:394))
        (PORT d[11] (974:974:974) (930:930:930))
        (PORT d[12] (415:415:415) (399:399:399))
        (PORT d[13] (992:992:992) (948:948:948))
        (PORT d[14] (731:731:731) (699:699:699))
        (PORT d[15] (412:412:412) (394:394:394))
        (PORT d[16] (423:423:423) (397:397:397))
        (PORT clk (2432:2432:2432) (2375:2375:2375))
        (PORT ena (2019:2019:2019) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1001:1001:1001) (959:959:959))
        (PORT d[1] (786:786:786) (766:766:766))
        (PORT d[2] (756:756:756) (736:736:736))
        (PORT d[3] (704:704:704) (682:682:682))
        (PORT d[4] (1011:1011:1011) (960:960:960))
        (PORT d[5] (738:738:738) (710:710:710))
        (PORT d[6] (704:704:704) (682:682:682))
        (PORT d[7] (719:719:719) (694:694:694))
        (PORT clk (2429:2429:2429) (2371:2371:2371))
        (PORT ena (2015:2015:2015) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1072:1072:1072))
        (PORT clk (2429:2429:2429) (2371:2371:2371))
        (PORT ena (2015:2015:2015) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1184:1184:1184))
        (PORT clk (2429:2429:2429) (2371:2371:2371))
        (PORT ena (2015:2015:2015) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (891:891:891))
        (PORT d[1] (713:713:713) (678:678:678))
        (PORT clk (2432:2432:2432) (2375:2375:2375))
        (PORT ena (2019:2019:2019) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2375:2375:2375))
        (PORT d[0] (2019:2019:2019) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (781:781:781))
        (PORT datab (1020:1020:1020) (1003:1003:1003))
        (PORT datac (776:776:776) (790:790:790))
        (PORT datad (764:764:764) (755:755:755))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1412:1412:1412) (1377:1377:1377))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (1616:1616:1616) (1558:1558:1558))
        (PORT datac (684:684:684) (684:684:684))
        (PORT datad (691:691:691) (695:695:695))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (279:279:279) (340:340:340))
        (PORT datac (1038:1038:1038) (996:996:996))
        (PORT datad (1211:1211:1211) (1137:1137:1137))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[33\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1023:1023:1023))
        (PORT datab (1886:1886:1886) (1805:1805:1805))
        (PORT datac (631:631:631) (565:565:565))
        (PORT datad (402:402:402) (386:386:386))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (1995:1995:1995))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1634:1634:1634) (1562:1562:1562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2507:2507:2507) (2408:2408:2408))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (710:710:710))
        (PORT datab (448:448:448) (472:472:472))
        (PORT datac (1022:1022:1022) (1009:1009:1009))
        (PORT datad (772:772:772) (765:765:765))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1651:1651:1651) (1567:1567:1567))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[15\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (988:988:988))
        (PORT datab (1245:1245:1245) (1166:1166:1166))
        (PORT datac (1469:1469:1469) (1379:1379:1379))
        (PORT datad (1408:1408:1408) (1293:1293:1293))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2133:2133:2133) (2001:2001:2001))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (2261:2261:2261) (2219:2219:2219))
        (PORT datad (244:244:244) (309:309:309))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[15\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1647:1647:1647))
        (PORT datab (752:752:752) (752:752:752))
        (PORT datad (1020:1020:1020) (1013:1013:1013))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1043:1043:1043))
        (PORT datab (221:221:221) (237:237:237))
        (PORT datad (1239:1239:1239) (1148:1148:1148))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[24\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (244:244:244))
        (PORT datab (771:771:771) (769:769:769))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1048:1048:1048) (1034:1034:1034))
        (PORT sload (1566:1566:1566) (1573:1573:1573))
        (PORT ena (1567:1567:1567) (1488:1488:1488))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (988:988:988))
        (PORT datab (1022:1022:1022) (1005:1005:1005))
        (PORT datac (773:773:773) (787:787:787))
        (PORT datad (762:762:762) (754:754:754))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1412:1412:1412) (1377:1377:1377))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (924:924:924))
        (PORT datac (1537:1537:1537) (1476:1476:1476))
        (PORT datad (230:230:230) (290:290:290))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (539:539:539))
        (PORT datab (733:733:733) (705:705:705))
        (PORT datac (919:919:919) (848:848:848))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (1989:1989:1989))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1319:1319:1319) (1251:1251:1251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT asdata (819:819:819) (835:835:835))
        (PORT ena (2520:2520:2520) (2427:2427:2427))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (766:766:766))
        (PORT datab (332:332:332) (408:408:408))
        (PORT datac (757:757:757) (741:741:741))
        (PORT datad (605:605:605) (560:560:560))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1609:1609:1609) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (732:732:732))
        (PORT datab (991:991:991) (957:957:957))
        (PORT datac (1799:1799:1799) (1727:1727:1727))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (737:737:737) (709:709:709))
        (PORT datac (240:240:240) (304:304:304))
        (PORT datad (1231:1231:1231) (1171:1171:1171))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (1989:1989:1989))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1319:1319:1319) (1251:1251:1251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT asdata (824:824:824) (842:842:842))
        (PORT ena (2520:2520:2520) (2427:2427:2427))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (878:878:878))
        (PORT datab (818:818:818) (806:806:806))
        (PORT datac (1018:1018:1018) (1004:1004:1004))
        (PORT datad (984:984:984) (967:967:967))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1651:1651:1651) (1567:1567:1567))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2056:2056:2056) (1947:1947:1947))
        (PORT datad (1924:1924:1924) (1889:1889:1889))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[20\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1278:1278:1278) (1230:1230:1230))
        (PORT datac (698:698:698) (708:708:708))
        (PORT datad (1256:1256:1256) (1223:1223:1223))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[21\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (691:691:691))
        (PORT datab (1495:1495:1495) (1371:1371:1371))
        (PORT datad (1228:1228:1228) (1166:1166:1166))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1975:1975:1975))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (1079:1079:1079) (1083:1083:1083))
        (PORT datad (252:252:252) (313:313:313))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[21\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (949:949:949) (915:915:915))
        (PORT datac (975:975:975) (947:947:947))
        (PORT datad (394:394:394) (414:414:414))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (2083:2083:2083) (2000:2000:2000))
        (PORT datac (1283:1283:1283) (1238:1238:1238))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (770:770:770))
        (PORT datac (970:970:970) (956:956:956))
        (PORT datad (1800:1800:1800) (1783:1783:1783))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[23\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1125:1125:1125))
        (PORT datac (701:701:701) (662:662:662))
        (PORT datad (892:892:892) (816:816:816))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (2261:2261:2261) (2218:2218:2218))
        (PORT datad (914:914:914) (891:891:891))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (721:721:721))
        (PORT datab (1068:1068:1068) (1050:1050:1050))
        (PORT datad (1331:1331:1331) (1313:1313:1313))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1337:1337:1337))
        (PORT datab (297:297:297) (359:359:359))
        (PORT datac (1943:1943:1943) (1916:1916:1916))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_byteenable\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1676:1676:1676) (1629:1629:1629))
        (PORT datad (229:229:229) (288:288:288))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (977:977:977))
        (PORT d[1] (983:983:983) (923:923:923))
        (PORT d[2] (707:707:707) (661:661:661))
        (PORT d[3] (1053:1053:1053) (1002:1002:1002))
        (PORT d[4] (1017:1017:1017) (967:967:967))
        (PORT d[5] (410:410:410) (391:391:391))
        (PORT d[6] (1227:1227:1227) (1158:1158:1158))
        (PORT d[7] (1049:1049:1049) (989:989:989))
        (PORT d[9] (413:413:413) (398:398:398))
        (PORT d[10] (414:414:414) (397:397:397))
        (PORT d[11] (439:439:439) (422:422:422))
        (PORT d[12] (1001:1001:1001) (956:956:956))
        (PORT d[13] (980:980:980) (933:933:933))
        (PORT d[14] (915:915:915) (859:859:859))
        (PORT d[15] (414:414:414) (399:399:399))
        (PORT d[16] (1220:1220:1220) (1125:1125:1125))
        (PORT clk (2432:2432:2432) (2375:2375:2375))
        (PORT ena (2019:2019:2019) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (939:939:939))
        (PORT d[1] (786:786:786) (766:766:766))
        (PORT d[2] (756:756:756) (736:736:736))
        (PORT d[3] (704:704:704) (682:682:682))
        (PORT d[4] (1011:1011:1011) (960:960:960))
        (PORT d[5] (738:738:738) (710:710:710))
        (PORT d[6] (704:704:704) (682:682:682))
        (PORT d[7] (719:719:719) (694:694:694))
        (PORT clk (2429:2429:2429) (2371:2371:2371))
        (PORT ena (2015:2015:2015) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1072:1072:1072))
        (PORT clk (2429:2429:2429) (2371:2371:2371))
        (PORT ena (2015:2015:2015) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1184:1184:1184))
        (PORT clk (2429:2429:2429) (2371:2371:2371))
        (PORT ena (2015:2015:2015) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (703:703:703) (665:665:665))
        (PORT d[1] (705:705:705) (677:677:677))
        (PORT clk (2432:2432:2432) (2375:2375:2375))
        (PORT ena (2019:2019:2019) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2375:2375:2375))
        (PORT d[0] (2019:2019:2019) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (841:841:841))
        (PORT datab (974:974:974) (913:913:913))
        (PORT datac (681:681:681) (652:652:652))
        (PORT datad (1919:1919:1919) (1861:1861:1861))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT asdata (604:604:604) (663:663:663))
        (PORT clrn (2105:2105:2105) (1976:1976:1976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[18\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1046:1046:1046))
        (PORT datab (1251:1251:1251) (1167:1167:1167))
        (PORT datac (2279:2279:2279) (2279:2279:2279))
        (PORT datad (1753:1753:1753) (1689:1689:1689))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1069:1069:1069) (1052:1052:1052))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (PORT sload (1348:1348:1348) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[18\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (933:933:933))
        (PORT datab (220:220:220) (236:236:236))
        (PORT datad (981:981:981) (951:951:951))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (2086:2086:2086) (1961:1961:1961))
        (PORT datac (1357:1357:1357) (1247:1247:1247))
        (PORT datad (1918:1918:1918) (1755:1755:1755))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[18\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1026:1026:1026))
        (PORT datab (1006:1006:1006) (978:978:978))
        (PORT datac (897:897:897) (832:832:832))
        (PORT datad (898:898:898) (831:831:831))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1980:1980:1980))
        (PORT ena (2136:2136:2136) (2019:2019:2019))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1290:1290:1290) (1265:1265:1265))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sclr (749:749:749) (813:813:813))
        (PORT sload (1618:1618:1618) (1645:1645:1645))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~83)
    (DELAY
      (ABSOLUTE
        (PORT datac (1017:1017:1017) (1005:1005:1005))
        (PORT datad (627:627:627) (616:616:616))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~84)
    (DELAY
      (ABSOLUTE
        (PORT datac (1003:1003:1003) (993:993:993))
        (PORT datad (413:413:413) (430:430:430))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[27\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (467:467:467))
        (PORT datab (260:260:260) (281:281:281))
        (PORT datac (957:957:957) (915:915:915))
        (PORT datad (291:291:291) (373:373:373))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1986:1986:1986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[26\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (438:438:438))
        (PORT datab (331:331:331) (412:412:412))
        (PORT datac (335:335:335) (423:423:423))
        (PORT datad (981:981:981) (941:941:941))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1986:1986:1986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[26\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (892:892:892))
        (PORT datab (1645:1645:1645) (1609:1609:1609))
        (PORT datad (923:923:923) (868:868:868))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2751:2751:2751) (2649:2649:2649))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sclr (749:749:749) (813:813:813))
        (PORT sload (1618:1618:1618) (1645:1645:1645))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~85)
    (DELAY
      (ABSOLUTE
        (PORT datac (1007:1007:1007) (997:997:997))
        (PORT datad (411:411:411) (428:428:428))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[25\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (891:891:891))
        (PORT datab (1645:1645:1645) (1609:1609:1609))
        (PORT datad (887:887:887) (813:813:813))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1920:1920:1920) (1874:1874:1874))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sclr (749:749:749) (813:813:813))
        (PORT sload (1618:1618:1618) (1645:1645:1645))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (638:638:638) (618:618:618))
        (PORT datad (1006:1006:1006) (990:990:990))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[24\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (806:806:806))
        (PORT datab (1641:1641:1641) (1604:1604:1604))
        (PORT datad (850:850:850) (856:856:856))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2194:2194:2194) (2108:2108:2108))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sclr (749:749:749) (813:813:813))
        (PORT sload (1618:1618:1618) (1645:1645:1645))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (1014:1014:1014) (1003:1003:1003))
        (PORT datad (646:646:646) (626:626:626))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1416:1416:1416))
        (PORT datab (759:759:759) (726:726:726))
        (PORT datad (400:400:400) (385:385:385))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (1015:1015:1015) (1003:1003:1003))
        (PORT datad (895:895:895) (856:856:856))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (904:904:904))
        (PORT datab (1641:1641:1641) (1604:1604:1604))
        (PORT datad (656:656:656) (607:607:607))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2980:2980:2980) (2884:2884:2884))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sclr (749:749:749) (813:813:813))
        (PORT sload (1618:1618:1618) (1645:1645:1645))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (614:614:614))
        (PORT datac (1018:1018:1018) (1006:1006:1006))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[21\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (894:894:894))
        (PORT datab (1644:1644:1644) (1608:1608:1608))
        (PORT datad (849:849:849) (775:775:775))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2317:2317:2317) (2189:2189:2189))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sclr (749:749:749) (813:813:813))
        (PORT sload (1618:1618:1618) (1645:1645:1645))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (665:665:665) (636:636:636))
        (PORT datac (1014:1014:1014) (1002:1002:1002))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[20\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1399:1399:1399))
        (PORT datab (921:921:921) (865:865:865))
        (PORT datad (886:886:886) (827:827:827))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[20\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (907:907:907))
        (PORT datab (876:876:876) (808:808:808))
        (PORT datad (1593:1593:1593) (1560:1560:1560))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1491:1491:1491) (1496:1496:1496))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sclr (749:749:749) (813:813:813))
        (PORT sload (1618:1618:1618) (1645:1645:1645))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (1012:1012:1012) (1000:1000:1000))
        (PORT datad (603:603:603) (596:596:596))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (897:897:897))
        (PORT datab (1334:1334:1334) (1257:1257:1257))
        (PORT datad (1596:1596:1596) (1564:1564:1564))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (950:950:950) (934:934:934))
        (PORT datad (1411:1411:1411) (1412:1412:1412))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|ien_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1965:1965:1965))
        (PORT ena (894:894:894) (895:895:895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (929:929:929))
        (PORT datab (831:831:831) (835:835:835))
        (PORT datac (762:762:762) (770:770:770))
        (PORT datad (712:712:712) (724:724:724))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (355:355:355))
        (PORT datab (727:727:727) (729:729:729))
        (PORT datac (737:737:737) (742:742:742))
        (PORT datad (774:774:774) (787:787:787))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|fifo_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1038:1038:1038) (1027:1027:1027))
        (PORT datac (1205:1205:1205) (1159:1159:1159))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1195:1195:1195))
        (PORT datab (926:926:926) (890:890:890))
        (PORT datac (717:717:717) (722:722:722))
        (PORT datad (721:721:721) (723:723:723))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1470:1470:1470))
        (PORT datab (1644:1644:1644) (1606:1606:1606))
        (PORT datac (1591:1591:1591) (1505:1505:1505))
        (PORT datad (983:983:983) (957:957:957))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2043:2043:2043))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1982:1982:1982))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (492:492:492))
        (PORT datad (1330:1330:1330) (1322:1322:1322))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1583:1583:1583))
        (PORT datab (795:795:795) (814:814:814))
        (PORT datad (249:249:249) (309:309:309))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (2553:2553:2553))
        (PORT clk (2423:2423:2423) (2359:2359:2359))
        (PORT ena (5468:5468:5468) (5658:5658:5658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5868:5868:5868) (5684:5684:5684))
        (PORT d[1] (4518:4518:4518) (4511:4511:4511))
        (PORT d[2] (4320:4320:4320) (4174:4174:4174))
        (PORT d[3] (4812:4812:4812) (4699:4699:4699))
        (PORT d[4] (2806:2806:2806) (2796:2796:2796))
        (PORT d[5] (10426:10426:10426) (9950:9950:9950))
        (PORT d[6] (3973:3973:3973) (3905:3905:3905))
        (PORT d[7] (4397:4397:4397) (4257:4257:4257))
        (PORT d[8] (4114:4114:4114) (4051:4051:4051))
        (PORT d[9] (4226:4226:4226) (4115:4115:4115))
        (PORT d[10] (6084:6084:6084) (5872:5872:5872))
        (PORT d[11] (2607:2607:2607) (2653:2653:2653))
        (PORT d[12] (4337:4337:4337) (4019:4019:4019))
        (PORT clk (2420:2420:2420) (2355:2355:2355))
        (PORT ena (5464:5464:5464) (5655:5655:5655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4447:4447:4447) (4131:4131:4131))
        (PORT clk (2420:2420:2420) (2355:2355:2355))
        (PORT ena (5464:5464:5464) (5655:5655:5655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4371:4371:4371) (4048:4048:4048))
        (PORT clk (2420:2420:2420) (2355:2355:2355))
        (PORT ena (5464:5464:5464) (5655:5655:5655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3401:3401:3401))
        (PORT clk (2423:2423:2423) (2359:2359:2359))
        (PORT ena (5468:5468:5468) (5658:5658:5658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2359:2359:2359))
        (PORT d[0] (5468:5468:5468) (5658:5658:5658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (2795:2795:2795))
        (PORT clk (2426:2426:2426) (2363:2363:2363))
        (PORT ena (5836:5836:5836) (6029:6029:6029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5306:5306:5306) (5171:5171:5171))
        (PORT d[1] (4774:4774:4774) (4760:4760:4760))
        (PORT d[2] (4366:4366:4366) (4223:4223:4223))
        (PORT d[3] (5127:5127:5127) (5001:5001:5001))
        (PORT d[4] (3152:3152:3152) (3131:3131:3131))
        (PORT d[5] (10449:10449:10449) (9975:9975:9975))
        (PORT d[6] (3989:3989:3989) (3925:3925:3925))
        (PORT d[7] (4992:4992:4992) (4823:4823:4823))
        (PORT d[8] (4451:4451:4451) (4379:4379:4379))
        (PORT d[9] (4542:4542:4542) (4421:4421:4421))
        (PORT d[10] (6269:6269:6269) (6096:6096:6096))
        (PORT d[11] (3258:3258:3258) (3278:3278:3278))
        (PORT d[12] (4652:4652:4652) (4323:4323:4323))
        (PORT clk (2423:2423:2423) (2359:2359:2359))
        (PORT ena (5832:5832:5832) (6026:6026:6026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3287:3287:3287) (3208:3208:3208))
        (PORT clk (2423:2423:2423) (2359:2359:2359))
        (PORT ena (5832:5832:5832) (6026:6026:6026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4660:4660:4660) (4318:4318:4318))
        (PORT clk (2423:2423:2423) (2359:2359:2359))
        (PORT ena (5832:5832:5832) (6026:6026:6026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3387:3387:3387))
        (PORT clk (2426:2426:2426) (2363:2363:2363))
        (PORT ena (5836:5836:5836) (6029:6029:6029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2363:2363:2363))
        (PORT d[0] (5836:5836:5836) (6029:6029:6029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (979:979:979))
        (PORT clk (2449:2449:2449) (2391:2391:2391))
        (PORT ena (4857:4857:4857) (5031:5031:5031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1347:1347:1347))
        (PORT d[1] (1282:1282:1282) (1220:1220:1220))
        (PORT d[2] (1989:1989:1989) (1909:1909:1909))
        (PORT d[3] (2220:2220:2220) (2146:2146:2146))
        (PORT d[4] (4364:4364:4364) (4308:4308:4308))
        (PORT d[5] (1030:1030:1030) (995:995:995))
        (PORT d[6] (975:975:975) (943:943:943))
        (PORT d[7] (744:744:744) (734:734:734))
        (PORT d[8] (4210:4210:4210) (4047:4047:4047))
        (PORT d[9] (5742:5742:5742) (5580:5580:5580))
        (PORT d[10] (3139:3139:3139) (2979:2979:2979))
        (PORT d[11] (3087:3087:3087) (3070:3070:3070))
        (PORT d[12] (1247:1247:1247) (1181:1181:1181))
        (PORT clk (2446:2446:2446) (2387:2387:2387))
        (PORT ena (4853:4853:4853) (5028:5028:5028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4471:4471:4471) (4219:4219:4219))
        (PORT clk (2446:2446:2446) (2387:2387:2387))
        (PORT ena (4853:4853:4853) (5028:5028:5028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2391:2391:2391))
        (PORT clk (2446:2446:2446) (2387:2387:2387))
        (PORT ena (4853:4853:4853) (5028:5028:5028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (742:742:742) (718:718:718))
        (PORT clk (2449:2449:2449) (2391:2391:2391))
        (PORT ena (4857:4857:4857) (5031:5031:5031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2391:2391:2391))
        (PORT d[0] (4857:4857:4857) (5031:5031:5031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (3447:3447:3447))
        (PORT clk (2368:2368:2368) (2307:2307:2307))
        (PORT ena (4863:4863:4863) (5030:5030:5030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5941:5941:5941) (5781:5781:5781))
        (PORT d[1] (4833:4833:4833) (4815:4815:4815))
        (PORT d[2] (3663:3663:3663) (3512:3512:3512))
        (PORT d[3] (5174:5174:5174) (5079:5079:5079))
        (PORT d[4] (3054:3054:3054) (3024:3024:3024))
        (PORT d[5] (11127:11127:11127) (10666:10666:10666))
        (PORT d[6] (3313:3313:3313) (3261:3261:3261))
        (PORT d[7] (4956:4956:4956) (4746:4746:4746))
        (PORT d[8] (4738:4738:4738) (4643:4643:4643))
        (PORT d[9] (4472:4472:4472) (4348:4348:4348))
        (PORT d[10] (6074:6074:6074) (5869:5869:5869))
        (PORT d[11] (3795:3795:3795) (3801:3801:3801))
        (PORT d[12] (2901:2901:2901) (2931:2931:2931))
        (PORT clk (2365:2365:2365) (2303:2303:2303))
        (PORT ena (4859:4859:4859) (5027:5027:5027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3864:3864:3864) (3554:3554:3554))
        (PORT clk (2365:2365:2365) (2303:2303:2303))
        (PORT ena (4859:4859:4859) (5027:5027:5027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3096:3096:3096))
        (PORT clk (2365:2365:2365) (2303:2303:2303))
        (PORT ena (4859:4859:4859) (5027:5027:5027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (2837:2837:2837))
        (PORT clk (2368:2368:2368) (2307:2307:2307))
        (PORT ena (4863:4863:4863) (5030:5030:5030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2307:2307:2307))
        (PORT d[0] (4863:4863:4863) (5030:5030:5030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1509:1509:1509))
        (PORT datab (1199:1199:1199) (1113:1113:1113))
        (PORT datac (1501:1501:1501) (1417:1417:1417))
        (PORT datad (2248:2248:2248) (2093:2093:2093))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1510:1510:1510))
        (PORT datab (1356:1356:1356) (1318:1318:1318))
        (PORT datac (2176:2176:2176) (1968:1968:1968))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (988:988:988))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (994:994:994))
        (PORT d[1] (1379:1379:1379) (1266:1266:1266))
        (PORT d[2] (1523:1523:1523) (1402:1402:1402))
        (PORT d[3] (1454:1454:1454) (1359:1359:1359))
        (PORT clk (2459:2459:2459) (2400:2400:2400))
        (PORT ena (7135:7135:7135) (7348:7348:7348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5216:5216:5216) (4979:4979:4979))
        (PORT d[1] (3057:3057:3057) (3002:3002:3002))
        (PORT d[2] (1540:1540:1540) (1442:1442:1442))
        (PORT d[3] (3961:3961:3961) (3829:3829:3829))
        (PORT d[4] (3063:3063:3063) (3051:3051:3051))
        (PORT d[5] (5165:5165:5165) (4910:4910:4910))
        (PORT d[6] (4186:4186:4186) (4089:4089:4089))
        (PORT d[7] (7201:7201:7201) (7106:7106:7106))
        (PORT d[8] (3730:3730:3730) (3615:3615:3615))
        (PORT d[9] (3808:3808:3808) (3679:3679:3679))
        (PORT d[10] (2185:2185:2185) (2058:2058:2058))
        (PORT clk (2456:2456:2456) (2396:2396:2396))
        (PORT ena (7131:7131:7131) (7345:7345:7345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1615:1615:1615))
        (PORT clk (2456:2456:2456) (2396:2396:2396))
        (PORT ena (7131:7131:7131) (7345:7345:7345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3721:3721:3721) (3457:3457:3457))
        (PORT clk (2456:2456:2456) (2396:2396:2396))
        (PORT ena (7131:7131:7131) (7345:7345:7345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3180:3180:3180))
        (PORT clk (2459:2459:2459) (2400:2400:2400))
        (PORT ena (7135:7135:7135) (7348:7348:7348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2400:2400:2400))
        (PORT d[0] (7135:7135:7135) (7348:7348:7348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (2797:2797:2797))
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (PORT ena (5566:5566:5566) (5732:5732:5732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5945:5945:5945) (5794:5794:5794))
        (PORT d[1] (4518:4518:4518) (4517:4517:4517))
        (PORT d[2] (4043:4043:4043) (3925:3925:3925))
        (PORT d[3] (4830:4830:4830) (4733:4733:4733))
        (PORT d[4] (3440:3440:3440) (3402:3402:3402))
        (PORT d[5] (9728:9728:9728) (9250:9250:9250))
        (PORT d[6] (3358:3358:3358) (3334:3334:3334))
        (PORT d[7] (5004:5004:5004) (4840:4840:4840))
        (PORT d[8] (4118:4118:4118) (4041:4041:4041))
        (PORT d[9] (4889:4889:4889) (4738:4738:4738))
        (PORT d[10] (5829:5829:5829) (5617:5617:5617))
        (PORT d[11] (3451:3451:3451) (3449:3449:3449))
        (PORT d[12] (4168:4168:4168) (4145:4145:4145))
        (PORT clk (2410:2410:2410) (2347:2347:2347))
        (PORT ena (5562:5562:5562) (5729:5729:5729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (2928:2928:2928))
        (PORT clk (2410:2410:2410) (2347:2347:2347))
        (PORT ena (5562:5562:5562) (5729:5729:5729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3991:3991:3991) (3710:3710:3710))
        (PORT clk (2410:2410:2410) (2347:2347:2347))
        (PORT ena (5562:5562:5562) (5729:5729:5729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (2823:2823:2823))
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (PORT ena (5566:5566:5566) (5732:5732:5732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (PORT d[0] (5566:5566:5566) (5732:5732:5732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1509:1509:1509))
        (PORT datab (1541:1541:1541) (1453:1453:1453))
        (PORT datac (1301:1301:1301) (1265:1265:1265))
        (PORT datad (913:913:913) (848:848:848))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3092:3092:3092) (2893:2893:2893))
        (PORT clk (2345:2345:2345) (2285:2285:2285))
        (PORT ena (5155:5155:5155) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5550:5550:5550) (5401:5401:5401))
        (PORT d[1] (4495:4495:4495) (4491:4491:4491))
        (PORT d[2] (3348:3348:3348) (3214:3214:3214))
        (PORT d[3] (4865:4865:4865) (4784:4784:4784))
        (PORT d[4] (2802:2802:2802) (2793:2793:2793))
        (PORT d[5] (10823:10823:10823) (10371:10371:10371))
        (PORT d[6] (3626:3626:3626) (3559:3559:3559))
        (PORT d[7] (4595:4595:4595) (4406:4406:4406))
        (PORT d[8] (3833:3833:3833) (3785:3785:3785))
        (PORT d[9] (4220:4220:4220) (4109:4109:4109))
        (PORT d[10] (5767:5767:5767) (5578:5578:5578))
        (PORT d[11] (3483:3483:3483) (3498:3498:3498))
        (PORT d[12] (2820:2820:2820) (2830:2830:2830))
        (PORT clk (2342:2342:2342) (2281:2281:2281))
        (PORT ena (5151:5151:5151) (5335:5335:5335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5296:5296:5296) (5060:5060:5060))
        (PORT clk (2342:2342:2342) (2281:2281:2281))
        (PORT ena (5151:5151:5151) (5335:5335:5335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4925:4925:4925) (4737:4737:4737))
        (PORT clk (2342:2342:2342) (2281:2281:2281))
        (PORT ena (5151:5151:5151) (5335:5335:5335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3535:3535:3535) (3339:3339:3339))
        (PORT clk (2345:2345:2345) (2285:2285:2285))
        (PORT ena (5155:5155:5155) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2285:2285:2285))
        (PORT d[0] (5155:5155:5155) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1508:1508:1508))
        (PORT datab (2558:2558:2558) (2393:2393:2393))
        (PORT datac (1500:1500:1500) (1416:1416:1416))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (221:221:221) (237:237:237))
        (PORT datac (2839:2839:2839) (2812:2812:2812))
        (PORT datad (343:343:343) (324:324:324))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1928:1928:1928))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2255:2255:2255) (2191:2191:2191))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2045:2045:2045) (1981:1981:1981))
        (PORT datab (721:721:721) (684:684:684))
        (PORT datac (490:490:490) (530:530:530))
        (PORT datad (435:435:435) (426:426:426))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2030:2030:2030))
        (PORT asdata (1108:1108:1108) (1111:1111:1111))
        (PORT clrn (2108:2108:2108) (1979:1979:1979))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2155:2155:2155) (2184:2184:2184))
        (PORT datab (1996:1996:1996) (1913:1913:1913))
        (PORT datac (233:233:233) (295:295:295))
        (PORT datad (1016:1016:1016) (979:979:979))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (557:557:557))
        (PORT datab (1050:1050:1050) (1007:1007:1007))
        (PORT datac (2138:2138:2138) (1941:1941:1941))
        (PORT datad (537:537:537) (488:488:488))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[9\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1299:1299:1299))
        (PORT datac (959:959:959) (939:939:939))
        (PORT datad (575:575:575) (526:526:526))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1980:1980:1980))
        (PORT ena (2136:2136:2136) (2019:2019:2019))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1373:1373:1373) (1357:1357:1357))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sclr (749:749:749) (813:813:813))
        (PORT sload (1618:1618:1618) (1645:1645:1645))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (999:999:999) (989:989:989))
        (PORT datad (426:426:426) (441:441:441))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (909:909:909))
        (PORT datab (850:850:850) (784:784:784))
        (PORT datad (1592:1592:1592) (1559:1559:1559))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1040:1040:1040) (1037:1037:1037))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sclr (749:749:749) (813:813:813))
        (PORT sload (1618:1618:1618) (1645:1645:1645))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (752:752:752) (746:746:746))
        (PORT datac (934:934:934) (907:907:907))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (1071:1071:1071) (1073:1073:1073))
        (PORT datad (693:693:693) (702:702:702))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[17\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1244:1244:1244))
        (PORT datab (1230:1230:1230) (1154:1154:1154))
        (PORT datad (874:874:874) (795:795:795))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[16\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1916:1916:1916) (1877:1877:1877))
        (PORT datab (1236:1236:1236) (1160:1160:1160))
        (PORT datad (891:891:891) (825:825:825))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[14\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (831:831:831))
        (PORT datab (697:697:697) (647:647:647))
        (PORT datac (1557:1557:1557) (1457:1457:1457))
        (PORT datad (1034:1034:1034) (993:993:993))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT ena (2437:2437:2437) (2341:2341:2341))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1210:1210:1210))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (1347:1347:1347) (1320:1320:1320))
        (PORT datad (249:249:249) (309:309:309))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[14\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (975:975:975))
        (PORT datab (1230:1230:1230) (1155:1155:1155))
        (PORT datad (1472:1472:1472) (1346:1346:1346))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1493:1493:1493) (1457:1457:1457))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT sload (1608:1608:1608) (1594:1594:1594))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[13\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1172:1172:1172))
        (PORT datab (298:298:298) (360:360:360))
        (PORT datac (855:855:855) (790:790:790))
        (PORT datad (914:914:914) (864:864:864))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (877:877:877) (903:903:903))
        (PORT datad (724:724:724) (741:741:741))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[12\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1437:1437:1437))
        (PORT datab (952:952:952) (901:901:901))
        (PORT datac (1181:1181:1181) (1125:1125:1125))
        (PORT datad (894:894:894) (831:831:831))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (763:763:763) (778:778:778))
        (PORT datad (868:868:868) (895:895:895))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[12\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2008:2008:2008) (1886:1886:1886))
        (PORT datab (738:738:738) (704:704:704))
        (PORT datad (720:720:720) (696:696:696))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1551:1551:1551) (1467:1467:1467))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1304:1304:1304) (1314:1314:1314))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (790:790:790) (799:799:799))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (792:792:792) (802:802:802))
        (PORT datad (408:408:408) (424:424:424))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[8\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1775:1775:1775))
        (PORT datab (1300:1300:1300) (1269:1269:1269))
        (PORT datac (940:940:940) (877:877:877))
        (PORT datad (703:703:703) (677:677:677))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (717:717:717))
        (PORT datac (1000:1000:1000) (990:990:990))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (1018:1018:1018) (1005:1005:1005))
        (PORT datac (894:894:894) (874:874:874))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[6\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1254:1254:1254))
        (PORT datab (759:759:759) (725:725:725))
        (PORT datad (668:668:668) (639:639:639))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1164:1164:1164))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1254:1254:1254) (1181:1181:1181))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sload (1352:1352:1352) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (668:668:668))
        (PORT datab (1756:1756:1756) (1687:1687:1687))
        (PORT datac (262:262:262) (327:327:327))
        (PORT datad (914:914:914) (865:865:865))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1155:1155:1155))
        (PORT datad (975:975:975) (968:968:968))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1821:1821:1821) (1786:1786:1786))
        (PORT datac (460:460:460) (495:495:495))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1145:1145:1145))
        (PORT datab (865:865:865) (899:899:899))
        (PORT datad (1189:1189:1189) (1119:1119:1119))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1006:1006:1006) (972:972:972))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sload (1550:1550:1550) (1545:1545:1545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (607:607:607))
        (PORT datab (678:678:678) (632:632:632))
        (PORT datac (991:991:991) (964:964:964))
        (PORT datad (2144:2144:2144) (2026:2026:2026))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2108:2108:2108) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1046:1046:1046) (1033:1033:1033))
        (PORT datac (990:990:990) (957:957:957))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (468:468:468))
        (PORT datab (261:261:261) (282:282:282))
        (PORT datac (945:945:945) (898:898:898))
        (PORT datad (292:292:292) (373:373:373))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1986:1986:1986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (439:439:439))
        (PORT datab (332:332:332) (413:413:413))
        (PORT datac (337:337:337) (425:425:425))
        (PORT datad (957:957:957) (915:915:915))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1986:1986:1986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1018:1018:1018) (1004:1004:1004))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (645:645:645))
        (PORT datab (659:659:659) (642:642:642))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (555:555:555))
        (PORT datab (681:681:681) (653:653:653))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1251:1251:1251))
        (PORT datab (1132:1132:1132) (1021:1021:1021))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (671:671:671))
        (PORT datab (953:953:953) (932:932:932))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (920:920:920))
        (PORT datab (612:612:612) (555:555:555))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (756:756:756))
        (PORT datab (222:222:222) (238:238:238))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (991:991:991) (958:958:958))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (969:969:969) (928:928:928))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (632:632:632))
        (PORT datab (715:715:715) (688:688:688))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (573:573:573))
        (PORT datab (671:671:671) (653:653:653))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (548:548:548))
        (PORT datab (650:650:650) (631:631:631))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (657:657:657))
        (PORT datab (644:644:644) (579:579:579))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (623:623:623))
        (PORT datab (683:683:683) (656:656:656))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1152:1152:1152))
        (PORT datab (846:846:846) (781:781:781))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (905:905:905))
        (PORT datab (1695:1695:1695) (1657:1657:1657))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[12\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1128:1128:1128))
        (PORT datab (1064:1064:1064) (1022:1022:1022))
        (PORT datac (1562:1562:1562) (1462:1462:1462))
        (PORT datad (864:864:864) (797:797:797))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT ena (2437:2437:2437) (2341:2341:2341))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (779:779:779))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[15\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1188:1188:1188))
        (PORT datab (1169:1169:1169) (1073:1073:1073))
        (PORT datad (1185:1185:1185) (1106:1106:1106))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1223:1223:1223) (1205:1205:1205))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sload (1550:1550:1550) (1545:1545:1545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (764:764:764) (779:779:779))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (963:963:963))
        (PORT datab (697:697:697) (661:661:661))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[13\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (689:689:689))
        (PORT datab (886:886:886) (866:866:866))
        (PORT datac (891:891:891) (816:816:816))
        (PORT datad (707:707:707) (679:679:679))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT ena (2163:2163:2163) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (1014:1014:1014) (986:986:986))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1034:1034:1034) (985:985:985))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT sload (1608:1608:1608) (1594:1594:1594))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (630:630:630))
        (PORT datab (928:928:928) (893:893:893))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (813:813:813))
        (PORT datab (1013:1013:1013) (973:973:973))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[15\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1383:1383:1383))
        (PORT datab (1459:1459:1459) (1360:1360:1360))
        (PORT datac (1561:1561:1561) (1461:1461:1461))
        (PORT datad (1027:1027:1027) (985:985:985))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT ena (2437:2437:2437) (2341:2341:2341))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1381:1381:1381))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1798:1798:1798) (1700:1700:1700))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT sload (1608:1608:1608) (1594:1594:1594))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (956:956:956))
        (PORT datab (666:666:666) (620:620:620))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (533:533:533))
        (PORT datab (966:966:966) (942:942:942))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1357:1357:1357))
        (PORT datab (690:690:690) (650:650:650))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[18\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (667:667:667))
        (PORT datab (2249:2249:2249) (2161:2161:2161))
        (PORT datac (1220:1220:1220) (1146:1146:1146))
        (PORT datad (853:853:853) (782:782:782))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2120:2120:2120) (1992:1992:1992))
        (PORT ena (2142:2142:2142) (2048:2048:2048))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[17\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1431:1431:1431))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[18\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (961:961:961) (938:938:938))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1240:1240:1240) (1155:1155:1155))
        (PORT clrn (2119:2119:2119) (1991:1991:1991))
        (PORT sload (1859:1859:1859) (1830:1830:1830))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1129:1129:1129))
        (PORT datab (655:655:655) (621:621:621))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (786:786:786))
        (PORT datab (690:690:690) (648:648:648))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (935:935:935))
        (PORT datab (692:692:692) (651:651:651))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[21\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1180:1180:1180))
        (PORT datab (946:946:946) (878:878:878))
        (PORT datac (2206:2206:2206) (2129:2129:2129))
        (PORT datad (662:662:662) (630:630:630))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2120:2120:2120) (1992:1992:1992))
        (PORT ena (2142:2142:2142) (2048:2048:2048))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[19\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (937:937:937) (904:904:904))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[19\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (673:673:673))
        (PORT datab (2249:2249:2249) (2160:2160:2160))
        (PORT datac (1221:1221:1221) (1146:1146:1146))
        (PORT datad (870:870:870) (797:797:797))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2120:2120:2120) (1992:1992:1992))
        (PORT ena (2142:2142:2142) (2048:2048:2048))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[20\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (957:957:957) (931:931:931))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[20\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1189:1189:1189))
        (PORT datab (2246:2246:2246) (2157:2157:2157))
        (PORT datac (1377:1377:1377) (1266:1266:1266))
        (PORT datad (1483:1483:1483) (1382:1382:1382))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2120:2120:2120) (1992:1992:1992))
        (PORT ena (2142:2142:2142) (2048:2048:2048))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[21\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (1153:1153:1153) (1143:1143:1143))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1280:1280:1280) (1213:1213:1213))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sload (1352:1352:1352) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (568:568:568))
        (PORT datab (1311:1311:1311) (1259:1259:1259))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1099:1099:1099))
        (PORT datab (223:223:223) (238:238:238))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (906:906:906))
        (PORT datab (373:373:373) (349:349:349))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (377:377:377))
        (PORT datab (958:958:958) (929:929:929))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (905:905:905))
        (PORT datab (417:417:417) (388:388:388))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (1024:1024:1024) (988:988:988))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1096:1096:1096))
        (PORT datab (222:222:222) (238:238:238))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (358:358:358))
        (PORT datab (618:618:618) (567:567:567))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (672:672:672))
        (PORT datab (1014:1014:1014) (1003:1003:1003))
        (PORT datad (625:625:625) (593:593:593))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1560:1560:1560) (1486:1486:1486))
        (PORT datab (1241:1241:1241) (1183:1183:1183))
        (PORT datac (1984:1984:1984) (1870:1870:1870))
        (PORT datad (1707:1707:1707) (1667:1667:1667))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_logical\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (749:749:749))
        (PORT datab (1148:1148:1148) (1148:1148:1148))
        (PORT datad (733:733:733) (735:735:735))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_logical\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1832:1832:1832) (1762:1762:1762))
        (PORT datab (239:239:239) (259:259:259))
        (PORT datac (842:842:842) (759:759:759))
        (PORT datad (890:890:890) (820:820:820))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_logical\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1953:1953:1953) (1909:1909:1909))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (702:702:702) (681:681:681))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_shift_logical)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot_right\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1377:1377:1377))
        (PORT datab (1786:1786:1786) (1704:1704:1704))
        (PORT datac (1964:1964:1964) (1849:1849:1849))
        (PORT datad (1992:1992:1992) (1939:1939:1939))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot_right\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1789:1789:1789) (1687:1687:1687))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (965:965:965) (935:935:935))
        (PORT datad (954:954:954) (909:909:909))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_shift_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (367:367:367))
        (PORT datab (681:681:681) (665:665:665))
        (PORT datad (771:771:771) (755:755:755))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1307:1307:1307) (1268:1268:1268))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[29\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (509:509:509))
        (PORT datab (292:292:292) (351:351:351))
        (PORT datad (762:762:762) (746:746:746))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1334:1334:1334) (1297:1297:1297))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[28\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (363:363:363))
        (PORT datab (299:299:299) (361:361:361))
        (PORT datad (761:761:761) (745:745:745))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1008:1008:1008) (971:971:971))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[27\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (365:365:365))
        (PORT datab (290:290:290) (350:350:350))
        (PORT datad (766:766:766) (750:750:750))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1285:1285:1285) (1257:1257:1257))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[26\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (804:804:804))
        (PORT datab (298:298:298) (360:360:360))
        (PORT datad (260:260:260) (324:324:324))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1277:1277:1277) (1229:1229:1229))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[25\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (370:370:370))
        (PORT datab (749:749:749) (735:735:735))
        (PORT datad (760:760:760) (744:744:744))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1351:1351:1351) (1315:1315:1315))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[24\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (795:795:795))
        (PORT datab (297:297:297) (359:359:359))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1609:1609:1609) (1549:1549:1549))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (374:374:374))
        (PORT datab (685:685:685) (664:664:664))
        (PORT datad (768:768:768) (752:752:752))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1261:1261:1261) (1234:1234:1234))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[22\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (801:801:801))
        (PORT datab (291:291:291) (350:350:350))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1332:1332:1332) (1296:1296:1296))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[21\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (355:355:355))
        (PORT datab (298:298:298) (360:360:360))
        (PORT datad (763:763:763) (747:747:747))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1337:1337:1337) (1311:1311:1311))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[20\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (799:799:799))
        (PORT datab (290:290:290) (350:350:350))
        (PORT datad (416:416:416) (440:440:440))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1349:1349:1349) (1318:1318:1318))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[19\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (793:793:793))
        (PORT datab (298:298:298) (359:359:359))
        (PORT datad (259:259:259) (323:323:323))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1279:1279:1279) (1248:1248:1248))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[18\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (482:482:482))
        (PORT datab (299:299:299) (360:360:360))
        (PORT datad (765:765:765) (749:749:749))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1613:1613:1613) (1566:1566:1566))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[17\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (363:363:363))
        (PORT datab (298:298:298) (360:360:360))
        (PORT datad (769:769:769) (753:753:753))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1294:1294:1294) (1258:1258:1258))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[16\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (355:355:355))
        (PORT datab (297:297:297) (359:359:359))
        (PORT datad (770:770:770) (754:754:754))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2671:2671:2671) (2534:2534:2534))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[15\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (366:366:366))
        (PORT datab (666:666:666) (660:660:660))
        (PORT datad (764:764:764) (748:748:748))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1319:1319:1319) (1284:1284:1284))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1338:1338:1338) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[14\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (364:364:364))
        (PORT datab (671:671:671) (661:661:661))
        (PORT datad (771:771:771) (755:755:755))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2739:2739:2739) (2644:2644:2644))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[13\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (353:353:353))
        (PORT datab (298:298:298) (360:360:360))
        (PORT datad (769:769:769) (753:753:753))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1530:1530:1530) (1461:1461:1461))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[12\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (365:365:365))
        (PORT datab (459:459:459) (475:475:475))
        (PORT datad (774:774:774) (757:757:757))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (998:998:998) (979:979:979))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[11\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (810:810:810))
        (PORT datab (298:298:298) (359:359:359))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1004:1004:1004) (986:986:986))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[10\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (363:363:363))
        (PORT datab (459:459:459) (475:475:475))
        (PORT datad (775:775:775) (759:759:759))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (987:987:987) (977:977:977))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (811:811:811))
        (PORT datab (301:301:301) (363:363:363))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (991:991:991) (970:970:970))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (369:369:369))
        (PORT datab (296:296:296) (357:357:357))
        (PORT datad (767:767:767) (751:751:751))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1006:1006:1006) (982:982:982))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (800:800:800))
        (PORT datab (296:296:296) (358:358:358))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (978:978:978) (955:955:955))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (800:800:800))
        (PORT datab (299:299:299) (361:361:361))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1326:1326:1326) (1299:1299:1299))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (366:366:366))
        (PORT datab (299:299:299) (361:361:361))
        (PORT datad (777:777:777) (760:760:760))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1050:1050:1050) (1054:1054:1054))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (802:802:802))
        (PORT datab (298:298:298) (360:360:360))
        (PORT datad (259:259:259) (323:323:323))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1302:1302:1302) (1281:1281:1281))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (365:365:365))
        (PORT datab (298:298:298) (360:360:360))
        (PORT datad (772:772:772) (756:756:756))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1276:1276:1276) (1254:1254:1254))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (479:479:479))
        (PORT datab (298:298:298) (360:360:360))
        (PORT datad (770:770:770) (754:754:754))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1388:1388:1388) (1368:1368:1368))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (807:807:807))
        (PORT datab (299:299:299) (361:361:361))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1305:1305:1305) (1269:1269:1269))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[0\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (661:661:661))
        (PORT datab (290:290:290) (349:349:349))
        (PORT datad (778:778:778) (762:762:762))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1839:1839:1839) (1765:1765:1765))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_rot_right_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1834:1834:1834) (1763:1763:1763))
        (PORT datab (1953:1953:1953) (1909:1909:1909))
        (PORT datac (203:203:203) (228:228:228))
        (PORT datad (702:702:702) (681:681:681))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (332:332:332))
        (PORT datab (1004:1004:1004) (965:965:965))
        (PORT datac (1004:1004:1004) (971:971:971))
        (PORT datad (230:230:230) (290:290:290))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[31\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (662:662:662))
        (PORT datab (688:688:688) (667:667:667))
        (PORT datad (776:776:776) (760:760:760))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1293:1293:1293) (1250:1250:1250))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sload (2415:2415:2415) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1835:1835:1835) (1765:1765:1765))
        (PORT datab (1954:1954:1954) (1910:1910:1910))
        (PORT datac (845:845:845) (763:763:763))
        (PORT datad (888:888:888) (818:818:818))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1837:1837:1837) (1766:1766:1766))
        (PORT datab (1954:1954:1954) (1911:1911:1911))
        (PORT datac (202:202:202) (226:226:226))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (426:426:426))
        (PORT datab (258:258:258) (278:278:278))
        (PORT datac (642:642:642) (593:593:593))
        (PORT datad (398:398:398) (378:378:378))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (223:223:223) (239:239:239))
        (PORT datac (840:840:840) (768:768:768))
        (PORT datad (701:701:701) (680:680:680))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1377:1377:1377) (1340:1340:1340))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (PORT sclr (1423:1423:1423) (1408:1408:1408))
        (PORT sload (890:890:890) (1000:1000:1000))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (702:702:702) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (1933:1933:1933))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2261:2261:2261) (2196:2196:2196))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2038:2038:2038) (1969:1969:1969))
        (PORT datab (789:789:789) (810:810:810))
        (PORT datac (1162:1162:1162) (1072:1072:1072))
        (PORT datad (735:735:735) (709:709:709))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2032:2032:2032))
        (PORT asdata (1397:1397:1397) (1380:1380:1380))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[31\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1315:1315:1315))
        (PORT datab (2083:2083:2083) (2111:2111:2111))
        (PORT datad (1002:1002:1002) (950:950:950))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[31\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (989:989:989) (927:927:927))
        (PORT datac (1965:1965:1965) (1940:1940:1940))
        (PORT datad (339:339:339) (315:315:315))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (567:567:567))
        (PORT datab (480:480:480) (462:462:462))
        (PORT datac (1153:1153:1153) (1159:1159:1159))
        (PORT datad (1781:1781:1781) (1670:1670:1670))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT ena (1872:1872:1872) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[31\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (967:967:967))
        (PORT datab (743:743:743) (713:713:713))
        (PORT datac (240:240:240) (305:305:305))
        (PORT datad (1290:1290:1290) (1279:1279:1279))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[30\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (434:434:434))
        (PORT datab (328:328:328) (410:410:410))
        (PORT datac (329:329:329) (417:417:417))
        (PORT datad (985:985:985) (939:939:939))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1986:1986:1986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1096:1096:1096))
        (PORT datab (1041:1041:1041) (1007:1007:1007))
        (PORT datac (632:632:632) (630:630:630))
        (PORT datad (966:966:966) (950:950:950))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (531:531:531))
        (PORT datab (744:744:744) (759:759:759))
        (PORT datad (1176:1176:1176) (1085:1085:1085))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1569:1569:1569) (1524:1524:1524))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sclr (1462:1462:1462) (1457:1457:1457))
        (PORT sload (1381:1381:1381) (1428:1428:1428))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[30\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1099:1099:1099))
        (PORT datab (277:277:277) (338:338:338))
        (PORT datac (983:983:983) (953:953:953))
        (PORT datad (906:906:906) (876:876:876))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[29\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (907:907:907))
        (PORT datab (1187:1187:1187) (1120:1120:1120))
        (PORT datad (1597:1597:1597) (1565:1565:1565))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1562:1562:1562) (1507:1507:1507))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sclr (749:749:749) (813:813:813))
        (PORT sload (1618:1618:1618) (1645:1645:1645))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[29\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (667:667:667))
        (PORT datab (1003:1003:1003) (986:986:986))
        (PORT datac (984:984:984) (957:957:957))
        (PORT datad (997:997:997) (970:970:970))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[29\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1124:1124:1124))
        (PORT datab (1545:1545:1545) (1433:1433:1433))
        (PORT datad (1080:1080:1080) (979:979:979))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1926:1926:1926) (1841:1841:1841))
        (PORT clrn (2120:2120:2120) (1992:1992:1992))
        (PORT sclr (1494:1494:1494) (1495:1495:1495))
        (PORT sload (1603:1603:1603) (1627:1627:1627))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[29\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1097:1097:1097))
        (PORT datab (995:995:995) (1035:1035:1035))
        (PORT datac (240:240:240) (304:304:304))
        (PORT datad (655:655:655) (649:649:649))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[28\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (458:458:458))
        (PORT datab (328:328:328) (409:409:409))
        (PORT datac (1010:1010:1010) (973:973:973))
        (PORT datad (219:219:219) (242:242:242))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1986:1986:1986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (683:683:683))
        (PORT datab (1003:1003:1003) (986:986:986))
        (PORT datac (907:907:907) (870:870:870))
        (PORT datad (997:997:997) (970:970:970))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (804:804:804))
        (PORT datab (1015:1015:1015) (1004:1004:1004))
        (PORT datad (1311:1311:1311) (1228:1228:1228))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1326:1326:1326) (1289:1289:1289))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (PORT sclr (1423:1423:1423) (1408:1408:1408))
        (PORT sload (890:890:890) (1000:1000:1000))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[28\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1093:1093:1093))
        (PORT datab (1021:1021:1021) (981:981:981))
        (PORT datac (241:241:241) (305:305:305))
        (PORT datad (899:899:899) (875:875:875))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[27\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1515:1515:1515))
        (PORT datab (1643:1643:1643) (1606:1606:1606))
        (PORT datad (845:845:845) (851:851:851))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1545:1545:1545) (1485:1485:1485))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sclr (749:749:749) (813:813:813))
        (PORT sload (1618:1618:1618) (1645:1645:1645))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[27\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (478:478:478))
        (PORT datab (1055:1055:1055) (1029:1029:1029))
        (PORT datac (997:997:997) (996:996:996))
        (PORT datad (920:920:920) (895:895:895))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[27\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1017:1017:1017))
        (PORT datab (1012:1012:1012) (959:959:959))
        (PORT datad (666:666:666) (635:635:635))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2047:2047:2047))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1311:1311:1311) (1264:1264:1264))
        (PORT clrn (2113:2113:2113) (1983:1983:1983))
        (PORT sclr (2045:2045:2045) (2013:2013:2013))
        (PORT sload (2557:2557:2557) (2545:2545:2545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[27\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1099:1099:1099))
        (PORT datab (1024:1024:1024) (985:985:985))
        (PORT datac (239:239:239) (303:303:303))
        (PORT datad (1226:1226:1226) (1184:1184:1184))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[13\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (826:826:826))
        (PORT datab (1755:1755:1755) (1685:1685:1685))
        (PORT datac (677:677:677) (644:644:644))
        (PORT datad (698:698:698) (692:692:692))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (471:471:471))
        (PORT datac (1017:1017:1017) (1014:1014:1014))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[13\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (971:971:971))
        (PORT datab (769:769:769) (769:769:769))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2034:2034:2034))
        (PORT datab (877:877:877) (919:919:919))
        (PORT datac (671:671:671) (632:632:632))
        (PORT datad (754:754:754) (754:754:754))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2030:2030:2030))
        (PORT asdata (1322:1322:1322) (1302:1302:1302))
        (PORT clrn (2108:2108:2108) (1979:1979:1979))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[26\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2421:2421:2421) (2423:2423:2423))
        (PORT datab (1062:1062:1062) (1022:1022:1022))
        (PORT datad (2351:2351:2351) (2178:2178:2178))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2182:2182:2182) (2055:2055:2055))
        (PORT datab (888:888:888) (815:815:815))
        (PORT datac (1334:1334:1334) (1276:1276:1276))
        (PORT datad (1843:1843:1843) (1762:1762:1762))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (795:795:795))
        (PORT datab (484:484:484) (466:466:466))
        (PORT datac (1156:1156:1156) (1162:1162:1162))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT ena (1872:1872:1872) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[26\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (472:472:472))
        (PORT datab (1057:1057:1057) (1031:1031:1031))
        (PORT datac (999:999:999) (999:999:999))
        (PORT datad (958:958:958) (920:920:920))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[26\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (373:373:373))
        (PORT datab (742:742:742) (757:757:757))
        (PORT datad (376:376:376) (358:358:358))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1515:1515:1515) (1425:1425:1425))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sclr (1462:1462:1462) (1457:1457:1457))
        (PORT sload (1381:1381:1381) (1428:1428:1428))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[26\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (959:959:959))
        (PORT datab (937:937:937) (894:894:894))
        (PORT datac (1659:1659:1659) (1608:1608:1608))
        (PORT datad (1227:1227:1227) (1183:1183:1183))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[25\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (436:436:436))
        (PORT datab (761:761:761) (728:728:728))
        (PORT datad (1127:1127:1127) (1070:1070:1070))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (394:394:394))
        (PORT datab (1019:1019:1019) (958:958:958))
        (PORT datad (470:470:470) (515:515:515))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[23\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (396:396:396))
        (PORT datab (790:790:790) (809:809:809))
        (PORT datac (925:925:925) (847:847:847))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2047:2047:2047))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2113:2113:2113) (1983:1983:1983))
        (PORT ena (1589:1589:1589) (1543:1543:1543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (1079:1079:1079) (1062:1062:1062))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[22\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (393:393:393))
        (PORT datab (1234:1234:1234) (1139:1139:1139))
        (PORT datac (741:741:741) (772:772:772))
        (PORT datad (468:468:468) (512:512:512))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[22\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (261:261:261) (282:282:282))
        (PORT datac (743:743:743) (774:774:774))
        (PORT datad (908:908:908) (824:824:824))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2047:2047:2047))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2113:2113:2113) (1983:1983:1983))
        (PORT ena (1589:1589:1589) (1543:1543:1543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[23\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datad (1015:1015:1015) (1007:1007:1007))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1820:1820:1820) (1691:1691:1691))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sload (1352:1352:1352) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[25\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1095:1095:1095))
        (PORT datab (1041:1041:1041) (1008:1008:1008))
        (PORT datac (604:604:604) (587:587:587))
        (PORT datad (967:967:967) (951:951:951))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[25\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (875:875:875))
        (PORT datab (905:905:905) (839:839:839))
        (PORT datad (989:989:989) (979:979:979))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2047:2047:2047))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1277:1277:1277) (1238:1238:1238))
        (PORT clrn (2113:2113:2113) (1983:1983:1983))
        (PORT sclr (2045:2045:2045) (2013:2013:2013))
        (PORT sload (2557:2557:2557) (2545:2545:2545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[25\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (341:341:341))
        (PORT datab (742:742:742) (712:712:712))
        (PORT datac (1191:1191:1191) (1146:1146:1146))
        (PORT datad (1289:1289:1289) (1278:1278:1278))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[24\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2004:2004:2004) (1887:1887:1887))
        (PORT datab (446:446:446) (424:424:424))
        (PORT datad (714:714:714) (689:689:689))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1842:1842:1842) (1743:1743:1743))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sload (1352:1352:1352) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[24\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1015:1015:1015))
        (PORT datab (994:994:994) (962:962:962))
        (PORT datac (1001:1001:1001) (1002:1002:1002))
        (PORT datad (646:646:646) (627:627:627))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[24\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (874:874:874))
        (PORT datab (930:930:930) (842:842:842))
        (PORT datad (989:989:989) (980:980:980))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2047:2047:2047))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1292:1292:1292) (1252:1252:1252))
        (PORT clrn (2113:2113:2113) (1983:1983:1983))
        (PORT sclr (2045:2045:2045) (2013:2013:2013))
        (PORT sload (2557:2557:2557) (2545:2545:2545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (1930:1930:1930))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2257:2257:2257) (2194:2194:2194))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (685:685:685))
        (PORT datab (991:991:991) (970:970:970))
        (PORT datac (722:722:722) (697:697:697))
        (PORT datad (1677:1677:1677) (1639:1639:1639))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT asdata (1354:1354:1354) (1338:1338:1338))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[24\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2276:2276:2276) (2258:2258:2258))
        (PORT datab (1835:1835:1835) (1709:1709:1709))
        (PORT datad (685:685:685) (656:656:656))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[24\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1094:1094:1094))
        (PORT datab (1619:1619:1619) (1536:1536:1536))
        (PORT datac (890:890:890) (805:805:805))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (547:547:547))
        (PORT datab (477:477:477) (459:459:459))
        (PORT datac (1151:1151:1151) (1157:1157:1157))
        (PORT datad (1782:1782:1782) (1672:1672:1672))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT ena (1872:1872:1872) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[24\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (940:940:940))
        (PORT datab (1577:1577:1577) (1526:1526:1526))
        (PORT datac (979:979:979) (967:967:967))
        (PORT datad (669:669:669) (669:669:669))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1435:1435:1435))
        (PORT datab (929:929:929) (852:852:852))
        (PORT datad (271:271:271) (331:331:331))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1627:1627:1627) (1588:1588:1588))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT sclr (1158:1158:1158) (1152:1152:1152))
        (PORT sload (1639:1639:1639) (1666:1666:1666))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1020:1020:1020))
        (PORT datab (940:940:940) (896:896:896))
        (PORT datac (1007:1007:1007) (1009:1009:1009))
        (PORT datad (903:903:903) (876:876:876))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1127:1127:1127))
        (PORT datab (1043:1043:1043) (993:993:993))
        (PORT datad (661:661:661) (629:629:629))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1063:1063:1063) (1068:1068:1068))
        (PORT clrn (2120:2120:2120) (1992:1992:1992))
        (PORT sclr (1494:1494:1494) (1495:1495:1495))
        (PORT sload (1603:1603:1603) (1627:1627:1627))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[16\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1817:1817:1817) (1710:1710:1710))
        (PORT datac (1531:1531:1531) (1444:1444:1444))
        (PORT datad (1001:1001:1001) (961:961:961))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2133:2133:2133) (2001:2001:2001))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (911:911:911) (875:875:875))
        (PORT datad (727:727:727) (741:741:741))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (2154:2154:2154) (2066:2066:2066))
        (PORT datad (1330:1330:1330) (1321:1321:1321))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1502:1502:1502))
        (PORT datad (1018:1018:1018) (1014:1014:1014))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (959:959:959))
        (PORT d[1] (1539:1539:1539) (1461:1461:1461))
        (PORT d[2] (1324:1324:1324) (1269:1269:1269))
        (PORT d[3] (716:716:716) (688:688:688))
        (PORT clk (2431:2431:2431) (2368:2368:2368))
        (PORT ena (5002:5002:5002) (5233:5233:5233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1540:1540:1540))
        (PORT d[1] (2527:2527:2527) (2404:2404:2404))
        (PORT d[2] (3931:3931:3931) (3760:3760:3760))
        (PORT d[3] (1845:1845:1845) (1760:1760:1760))
        (PORT d[4] (2680:2680:2680) (2643:2643:2643))
        (PORT d[5] (1874:1874:1874) (1791:1791:1791))
        (PORT d[6] (1314:1314:1314) (1272:1272:1272))
        (PORT d[7] (1896:1896:1896) (1821:1821:1821))
        (PORT d[8] (5551:5551:5551) (5448:5448:5448))
        (PORT d[9] (3048:3048:3048) (2867:2867:2867))
        (PORT d[10] (2149:2149:2149) (2025:2025:2025))
        (PORT clk (2428:2428:2428) (2364:2364:2364))
        (PORT ena (4998:4998:4998) (5230:5230:5230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (1811:1811:1811))
        (PORT clk (2428:2428:2428) (2364:2364:2364))
        (PORT ena (4998:4998:4998) (5230:5230:5230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (1891:1891:1891))
        (PORT clk (2428:2428:2428) (2364:2364:2364))
        (PORT ena (4998:4998:4998) (5230:5230:5230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1664:1664:1664))
        (PORT clk (2431:2431:2431) (2368:2368:2368))
        (PORT ena (5002:5002:5002) (5233:5233:5233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2368:2368:2368))
        (PORT d[0] (5002:5002:5002) (5233:5233:5233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (2698:2698:2698))
        (PORT clk (2408:2408:2408) (2349:2349:2349))
        (PORT ena (5197:5197:5197) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5598:5598:5598) (5450:5450:5450))
        (PORT d[1] (4189:4189:4189) (4200:4200:4200))
        (PORT d[2] (4613:4613:4613) (4410:4410:4410))
        (PORT d[3] (4524:4524:4524) (4437:4437:4437))
        (PORT d[4] (2454:2454:2454) (2433:2433:2433))
        (PORT d[5] (11701:11701:11701) (11219:11219:11219))
        (PORT d[6] (3036:3036:3036) (2991:2991:2991))
        (PORT d[7] (4699:4699:4699) (4546:4546:4546))
        (PORT d[8] (3806:3806:3806) (3741:3741:3741))
        (PORT d[9] (5061:5061:5061) (4911:4911:4911))
        (PORT d[10] (5522:5522:5522) (5329:5329:5329))
        (PORT d[11] (4668:4668:4668) (4629:4629:4629))
        (PORT d[12] (3849:3849:3849) (3841:3841:3841))
        (PORT clk (2405:2405:2405) (2345:2345:2345))
        (PORT ena (5193:5193:5193) (5386:5386:5386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3678:3678:3678) (3431:3431:3431))
        (PORT clk (2405:2405:2405) (2345:2345:2345))
        (PORT ena (5193:5193:5193) (5386:5386:5386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3650:3650:3650) (3380:3380:3380))
        (PORT clk (2405:2405:2405) (2345:2345:2345))
        (PORT ena (5193:5193:5193) (5386:5386:5386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4142:4142:4142) (3952:3952:3952))
        (PORT clk (2408:2408:2408) (2349:2349:2349))
        (PORT ena (5197:5197:5197) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2349:2349:2349))
        (PORT d[0] (5197:5197:5197) (5389:5389:5389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1369:1369:1369))
        (PORT datab (1402:1402:1402) (1374:1374:1374))
        (PORT datac (680:680:680) (652:652:652))
        (PORT datad (1330:1330:1330) (1201:1201:1201))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2421:2421:2421))
        (PORT clk (2391:2391:2391) (2330:2330:2330))
        (PORT ena (4853:4853:4853) (5022:5022:5022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5607:5607:5607) (5469:5469:5469))
        (PORT d[1] (3882:3882:3882) (3890:3890:3890))
        (PORT d[2] (3722:3722:3722) (3603:3603:3603))
        (PORT d[3] (4163:4163:4163) (4093:4093:4093))
        (PORT d[4] (2757:2757:2757) (2749:2749:2749))
        (PORT d[5] (11398:11398:11398) (10927:10927:10927))
        (PORT d[6] (2914:2914:2914) (2863:2863:2863))
        (PORT d[7] (4386:4386:4386) (4245:4245:4245))
        (PORT d[8] (3488:3488:3488) (3427:3427:3427))
        (PORT d[9] (4757:4757:4757) (4622:4622:4622))
        (PORT d[10] (5213:5213:5213) (5030:5030:5030))
        (PORT d[11] (4377:4377:4377) (4356:4356:4356))
        (PORT d[12] (3528:3528:3528) (3531:3531:3531))
        (PORT clk (2388:2388:2388) (2326:2326:2326))
        (PORT ena (4849:4849:4849) (5019:5019:5019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (4673:4673:4673))
        (PORT clk (2388:2388:2388) (2326:2326:2326))
        (PORT ena (4849:4849:4849) (5019:5019:5019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3100:3100:3100))
        (PORT clk (2388:2388:2388) (2326:2326:2326))
        (PORT ena (4849:4849:4849) (5019:5019:5019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3851:3851:3851) (3680:3680:3680))
        (PORT clk (2391:2391:2391) (2330:2330:2330))
        (PORT ena (4853:4853:4853) (5022:5022:5022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2330:2330:2330))
        (PORT d[0] (4853:4853:4853) (5022:5022:5022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1372:1372:1372))
        (PORT datab (1398:1398:1398) (1370:1370:1370))
        (PORT datac (1615:1615:1615) (1487:1487:1487))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (2721:2721:2721))
        (PORT clk (2406:2406:2406) (2347:2347:2347))
        (PORT ena (5140:5140:5140) (5324:5324:5324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5870:5870:5870) (5712:5712:5712))
        (PORT d[1] (4205:4205:4205) (4216:4216:4216))
        (PORT d[2] (3746:3746:3746) (3640:3640:3640))
        (PORT d[3] (4468:4468:4468) (4383:4383:4383))
        (PORT d[4] (2432:2432:2432) (2409:2409:2409))
        (PORT d[5] (11719:11719:11719) (11230:11230:11230))
        (PORT d[6] (3027:3027:3027) (2986:2986:2986))
        (PORT d[7] (4685:4685:4685) (4527:4527:4527))
        (PORT d[8] (5394:5394:5394) (5266:5266:5266))
        (PORT d[9] (5099:5099:5099) (4950:4950:4950))
        (PORT d[10] (5487:5487:5487) (5297:5297:5297))
        (PORT d[11] (3158:3158:3158) (3160:3160:3160))
        (PORT d[12] (3812:3812:3812) (3803:3803:3803))
        (PORT clk (2403:2403:2403) (2343:2343:2343))
        (PORT ena (5136:5136:5136) (5321:5321:5321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3775:3775:3775) (3710:3710:3710))
        (PORT clk (2403:2403:2403) (2343:2343:2343))
        (PORT ena (5136:5136:5136) (5321:5321:5321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3366:3366:3366))
        (PORT clk (2403:2403:2403) (2343:2343:2343))
        (PORT ena (5136:5136:5136) (5321:5321:5321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4147:4147:4147) (3959:3959:3959))
        (PORT clk (2406:2406:2406) (2347:2347:2347))
        (PORT ena (5140:5140:5140) (5324:5324:5324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2347:2347:2347))
        (PORT d[0] (5140:5140:5140) (5324:5324:5324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1435:1435:1435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1436:1436:1436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2105:2105:2105))
        (PORT clk (2378:2378:2378) (2318:2318:2318))
        (PORT ena (4883:4883:4883) (5064:5064:5064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5927:5927:5927) (5764:5764:5764))
        (PORT d[1] (4865:4865:4865) (4846:4846:4846))
        (PORT d[2] (3917:3917:3917) (3761:3761:3761))
        (PORT d[3] (4161:4161:4161) (4084:4084:4084))
        (PORT d[4] (3044:3044:3044) (3008:3008:3008))
        (PORT d[5] (11480:11480:11480) (10997:10997:10997))
        (PORT d[6] (3046:3046:3046) (3004:3004:3004))
        (PORT d[7] (4365:4365:4365) (4222:4222:4222))
        (PORT d[8] (4747:4747:4747) (4652:4652:4652))
        (PORT d[9] (4746:4746:4746) (4615:4615:4615))
        (PORT d[10] (6405:6405:6405) (6181:6181:6181))
        (PORT d[11] (4095:4095:4095) (4087:4087:4087))
        (PORT d[12] (3072:3072:3072) (2862:2862:2862))
        (PORT clk (2375:2375:2375) (2314:2314:2314))
        (PORT ena (4879:4879:4879) (5061:5061:5061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3253:3253:3253))
        (PORT clk (2375:2375:2375) (2314:2314:2314))
        (PORT ena (4879:4879:4879) (5061:5061:5061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3033:3033:3033))
        (PORT clk (2375:2375:2375) (2314:2314:2314))
        (PORT ena (4879:4879:4879) (5061:5061:5061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (3376:3376:3376))
        (PORT clk (2378:2378:2378) (2318:2318:2318))
        (PORT ena (4883:4883:4883) (5064:5064:5064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2318:2318:2318))
        (PORT d[0] (4883:4883:4883) (5064:5064:5064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1374:1374:1374))
        (PORT datab (1394:1394:1394) (1366:1366:1366))
        (PORT datac (1834:1834:1834) (1757:1757:1757))
        (PORT datad (1941:1941:1941) (1875:1875:1875))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2403:2403:2403))
        (PORT clk (2391:2391:2391) (2334:2334:2334))
        (PORT ena (4796:4796:4796) (4993:4993:4993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5589:5589:5589) (5452:5452:5452))
        (PORT d[1] (3873:3873:3873) (3883:3883:3883))
        (PORT d[2] (3943:3943:3943) (3786:3786:3786))
        (PORT d[3] (4109:4109:4109) (4016:4016:4016))
        (PORT d[4] (2725:2725:2725) (2717:2717:2717))
        (PORT d[5] (11447:11447:11447) (10968:10968:10968))
        (PORT d[6] (3038:3038:3038) (2995:2995:2995))
        (PORT d[7] (4345:4345:4345) (4207:4207:4207))
        (PORT d[8] (3528:3528:3528) (3465:3465:3465))
        (PORT d[9] (4814:4814:4814) (4675:4675:4675))
        (PORT d[10] (5097:5097:5097) (4909:4909:4909))
        (PORT d[11] (4096:4096:4096) (4088:4088:4088))
        (PORT d[12] (3200:3200:3200) (3214:3214:3214))
        (PORT clk (2388:2388:2388) (2330:2330:2330))
        (PORT ena (4792:4792:4792) (4990:4990:4990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2811:2811:2811))
        (PORT clk (2388:2388:2388) (2330:2330:2330))
        (PORT ena (4792:4792:4792) (4990:4990:4990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3002:3002:3002) (2753:2753:2753))
        (PORT clk (2388:2388:2388) (2330:2330:2330))
        (PORT ena (4792:4792:4792) (4990:4990:4990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (3359:3359:3359))
        (PORT clk (2391:2391:2391) (2334:2334:2334))
        (PORT ena (4796:4796:4796) (4993:4993:4993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2334:2334:2334))
        (PORT d[0] (4796:4796:4796) (4993:4993:4993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (751:751:751) (720:720:720))
        (PORT clk (2434:2434:2434) (2373:2373:2373))
        (PORT ena (1909:1909:1909) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1274:1274:1274))
        (PORT d[1] (2543:2543:2543) (2425:2425:2425))
        (PORT d[2] (4178:4178:4178) (3988:3988:3988))
        (PORT d[3] (2448:2448:2448) (2330:2330:2330))
        (PORT d[4] (3273:3273:3273) (3211:3211:3211))
        (PORT d[5] (1851:1851:1851) (1771:1771:1771))
        (PORT d[6] (1641:1641:1641) (1583:1583:1583))
        (PORT d[7] (1936:1936:1936) (1856:1856:1856))
        (PORT d[8] (5884:5884:5884) (5765:5765:5765))
        (PORT d[9] (3318:3318:3318) (3131:3131:3131))
        (PORT d[10] (2776:2776:2776) (2628:2628:2628))
        (PORT d[11] (2428:2428:2428) (2443:2443:2443))
        (PORT d[12] (2469:2469:2469) (2347:2347:2347))
        (PORT clk (2431:2431:2431) (2369:2369:2369))
        (PORT ena (1905:1905:1905) (1992:1992:1992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (2620:2620:2620))
        (PORT clk (2431:2431:2431) (2369:2369:2369))
        (PORT ena (1905:1905:1905) (1992:1992:1992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2098:2098:2098))
        (PORT clk (2431:2431:2431) (2369:2369:2369))
        (PORT ena (1905:1905:1905) (1992:1992:1992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (1684:1684:1684))
        (PORT clk (2434:2434:2434) (2373:2373:2373))
        (PORT ena (1909:1909:1909) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2373:2373:2373))
        (PORT d[0] (1909:1909:1909) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (1399:1399:1399) (1371:1371:1371))
        (PORT datac (1865:1865:1865) (1784:1784:1784))
        (PORT datad (672:672:672) (639:639:639))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2961:2961:2961) (2928:2928:2928))
        (PORT datab (220:220:220) (235:235:235))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1948:1948:1948))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2276:2276:2276) (2211:2211:2211))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[23\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2390:2390:2390) (2218:2218:2218))
        (PORT datab (2422:2422:2422) (2409:2409:2409))
        (PORT datad (1029:1029:1029) (990:990:990))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1235:1235:1235))
        (PORT datab (1368:1368:1368) (1306:1306:1306))
        (PORT datac (2142:2142:2142) (2017:2017:2017))
        (PORT datad (1138:1138:1138) (1064:1064:1064))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (660:660:660))
        (PORT datab (1195:1195:1195) (1197:1197:1197))
        (PORT datad (566:566:566) (513:513:513))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (613:613:613) (675:675:675))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT sload (1890:1890:1890) (1871:1871:1871))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[23\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1596:1596:1596))
        (PORT datab (1086:1086:1086) (1046:1046:1046))
        (PORT datac (1449:1449:1449) (1377:1377:1377))
        (PORT datad (683:683:683) (695:695:695))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (850:850:850))
        (PORT datab (981:981:981) (926:926:926))
        (PORT datad (882:882:882) (828:828:828))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1265:1265:1265) (1199:1199:1199))
        (PORT clrn (2119:2119:2119) (1991:1991:1991))
        (PORT sload (1859:1859:1859) (1830:1830:1830))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[22\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1014:1014:1014))
        (PORT datab (659:659:659) (642:642:642))
        (PORT datac (1001:1001:1001) (1001:1001:1001))
        (PORT datad (248:248:248) (308:308:308))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1126:1126:1126))
        (PORT datab (1413:1413:1413) (1299:1299:1299))
        (PORT datad (669:669:669) (632:632:632))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1608:1608:1608) (1555:1555:1555))
        (PORT clrn (2120:2120:2120) (1992:1992:1992))
        (PORT sclr (1494:1494:1494) (1495:1495:1495))
        (PORT sload (1603:1603:1603) (1627:1627:1627))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[22\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1089:1089:1089))
        (PORT datab (1019:1019:1019) (979:979:979))
        (PORT datac (654:654:654) (649:649:649))
        (PORT datad (251:251:251) (311:311:311))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[21\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1459:1459:1459))
        (PORT datab (762:762:762) (729:729:729))
        (PORT datad (404:404:404) (391:391:391))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1488:1488:1488) (1379:1379:1379))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sload (1352:1352:1352) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[21\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1015:1015:1015))
        (PORT datab (1032:1032:1032) (1000:1000:1000))
        (PORT datac (1002:1002:1002) (1003:1003:1003))
        (PORT datad (654:654:654) (635:635:635))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[21\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1126:1126:1126))
        (PORT datab (1159:1159:1159) (1060:1060:1060))
        (PORT datad (848:848:848) (782:782:782))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1316:1316:1316) (1274:1274:1274))
        (PORT clrn (2120:2120:2120) (1992:1992:1992))
        (PORT sclr (1494:1494:1494) (1495:1495:1495))
        (PORT sload (1603:1603:1603) (1627:1627:1627))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2048:2048:2048) (1985:1985:1985))
        (PORT datab (529:529:529) (560:560:560))
        (PORT datac (682:682:682) (654:654:654))
        (PORT datad (437:437:437) (428:428:428))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2030:2030:2030))
        (PORT asdata (1073:1073:1073) (1082:1082:1082))
        (PORT clrn (2108:2108:2108) (1979:1979:1979))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (1937:1937:1937))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2264:2264:2264) (2200:2200:2200))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[21\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2391:2391:2391) (2219:2219:2219))
        (PORT datab (1061:1061:1061) (1020:1020:1020))
        (PORT datad (2135:2135:2135) (2170:2170:2170))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1058:1058:1058) (1042:1042:1042))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (PORT sload (1348:1348:1348) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[21\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (354:354:354))
        (PORT datac (663:663:663) (623:623:623))
        (PORT datad (1010:1010:1010) (1001:1001:1001))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (839:839:839))
        (PORT datab (2094:2094:2094) (1957:1957:1957))
        (PORT datac (2329:2329:2329) (2187:2187:2187))
        (PORT datad (1575:1575:1575) (1498:1498:1498))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1636:1636:1636) (1636:1636:1636))
        (PORT datab (483:483:483) (466:466:466))
        (PORT datad (627:627:627) (573:573:573))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (612:612:612) (674:674:674))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT sload (1890:1890:1890) (1871:1871:1871))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[21\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1324:1324:1324))
        (PORT datab (674:674:674) (660:660:660))
        (PORT datac (707:707:707) (680:680:680))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[20\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1199:1199:1199))
        (PORT datac (389:389:389) (383:383:383))
        (PORT datad (683:683:683) (659:659:659))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2119:2119:2119) (1990:1990:1990))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1019:1019:1019))
        (PORT datad (1475:1475:1475) (1416:1416:1416))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (3365:3365:3365))
        (PORT clk (2393:2393:2393) (2331:2331:2331))
        (PORT ena (6181:6181:6181) (6377:6377:6377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5120:5120:5120) (4939:4939:4939))
        (PORT d[1] (5106:5106:5106) (5061:5061:5061))
        (PORT d[2] (5271:5271:5271) (5087:5087:5087))
        (PORT d[3] (3650:3650:3650) (3494:3494:3494))
        (PORT d[4] (4305:4305:4305) (4225:4225:4225))
        (PORT d[5] (4740:4740:4740) (4400:4400:4400))
        (PORT d[6] (5097:5097:5097) (5067:5067:5067))
        (PORT d[7] (4395:4395:4395) (4252:4252:4252))
        (PORT d[8] (4350:4350:4350) (4203:4203:4203))
        (PORT d[9] (3463:3463:3463) (3338:3338:3338))
        (PORT d[10] (5270:5270:5270) (4979:4979:4979))
        (PORT d[11] (1837:1837:1837) (1845:1845:1845))
        (PORT d[12] (2007:2007:2007) (1989:1989:1989))
        (PORT clk (2390:2390:2390) (2327:2327:2327))
        (PORT ena (6177:6177:6177) (6374:6374:6374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3818:3818:3818) (3510:3510:3510))
        (PORT clk (2390:2390:2390) (2327:2327:2327))
        (PORT ena (6177:6177:6177) (6374:6374:6374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4921:4921:4921) (4704:4704:4704))
        (PORT clk (2390:2390:2390) (2327:2327:2327))
        (PORT ena (6177:6177:6177) (6374:6374:6374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2832:2832:2832))
        (PORT clk (2393:2393:2393) (2331:2331:2331))
        (PORT ena (6181:6181:6181) (6377:6377:6377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2331:2331:2331))
        (PORT d[0] (6181:6181:6181) (6377:6377:6377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2332:2332:2332))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2332:2332:2332))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2332:2332:2332))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2332:2332:2332))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (712:712:712) (676:676:676))
        (PORT d[1] (1659:1659:1659) (1598:1598:1598))
        (PORT d[2] (2326:2326:2326) (2164:2164:2164))
        (PORT d[3] (1259:1259:1259) (1191:1191:1191))
        (PORT clk (2459:2459:2459) (2400:2400:2400))
        (PORT ena (7090:7090:7090) (7294:7294:7294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5232:5232:5232) (4997:4997:4997))
        (PORT d[1] (3056:3056:3056) (3001:3001:3001))
        (PORT d[2] (3022:3022:3022) (2843:2843:2843))
        (PORT d[3] (3992:3992:3992) (3869:3869:3869))
        (PORT d[4] (3098:3098:3098) (3083:3083:3083))
        (PORT d[5] (5100:5100:5100) (4847:4847:4847))
        (PORT d[6] (4185:4185:4185) (4088:4088:4088))
        (PORT d[7] (4811:4811:4811) (4553:4553:4553))
        (PORT d[8] (1159:1159:1159) (1085:1085:1085))
        (PORT d[9] (3496:3496:3496) (3375:3375:3375))
        (PORT d[10] (2096:2096:2096) (1974:1974:1974))
        (PORT clk (2456:2456:2456) (2396:2396:2396))
        (PORT ena (7086:7086:7086) (7291:7291:7291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (1846:1846:1846))
        (PORT clk (2456:2456:2456) (2396:2396:2396))
        (PORT ena (7086:7086:7086) (7291:7291:7291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3464:3464:3464) (3202:3202:3202))
        (PORT clk (2456:2456:2456) (2396:2396:2396))
        (PORT ena (7086:7086:7086) (7291:7291:7291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (2643:2643:2643))
        (PORT clk (2459:2459:2459) (2400:2400:2400))
        (PORT ena (7090:7090:7090) (7294:7294:7294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2400:2400:2400))
        (PORT d[0] (7090:7090:7090) (7294:7294:7294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2128:2128:2128) (2037:2037:2037))
        (PORT datab (1519:1519:1519) (1558:1558:1558))
        (PORT datac (1119:1119:1119) (1022:1022:1022))
        (PORT datad (1766:1766:1766) (1667:1667:1667))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3399:3399:3399))
        (PORT clk (2393:2393:2393) (2331:2331:2331))
        (PORT ena (6493:6493:6493) (6706:6706:6706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5423:5423:5423) (5226:5226:5226))
        (PORT d[1] (5060:5060:5060) (5013:5013:5013))
        (PORT d[2] (4879:4879:4879) (4816:4816:4816))
        (PORT d[3] (3407:3407:3407) (3279:3279:3279))
        (PORT d[4] (4672:4672:4672) (4579:4579:4579))
        (PORT d[5] (4740:4740:4740) (4404:4404:4404))
        (PORT d[6] (5070:5070:5070) (5043:5043:5043))
        (PORT d[7] (4338:4338:4338) (4202:4202:4202))
        (PORT d[8] (4700:4700:4700) (4536:4536:4536))
        (PORT d[9] (3552:3552:3552) (3436:3436:3436))
        (PORT d[10] (5252:5252:5252) (4962:4962:4962))
        (PORT d[11] (2087:2087:2087) (2088:2088:2088))
        (PORT d[12] (2311:2311:2311) (2283:2283:2283))
        (PORT clk (2390:2390:2390) (2327:2327:2327))
        (PORT ena (6489:6489:6489) (6703:6703:6703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4440:4440:4440) (4200:4200:4200))
        (PORT clk (2390:2390:2390) (2327:2327:2327))
        (PORT ena (6489:6489:6489) (6703:6703:6703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5225:5225:5225) (4996:4996:4996))
        (PORT clk (2390:2390:2390) (2327:2327:2327))
        (PORT ena (6489:6489:6489) (6703:6703:6703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3350:3350:3350))
        (PORT clk (2393:2393:2393) (2331:2331:2331))
        (PORT ena (6493:6493:6493) (6706:6706:6706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2331:2331:2331))
        (PORT d[0] (6493:6493:6493) (6706:6706:6706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2332:2332:2332))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2332:2332:2332))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2332:2332:2332))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2332:2332:2332))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2121:2121:2121) (2029:2029:2029))
        (PORT datab (1523:1523:1523) (1562:1562:1562))
        (PORT datad (1080:1080:1080) (989:989:989))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3093:3093:3093))
        (PORT clk (2379:2379:2379) (2314:2314:2314))
        (PORT ena (6197:6197:6197) (6393:6393:6393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5119:5119:5119) (4938:4938:4938))
        (PORT d[1] (5102:5102:5102) (5057:5057:5057))
        (PORT d[2] (5240:5240:5240) (5056:5056:5056))
        (PORT d[3] (3643:3643:3643) (3486:3486:3486))
        (PORT d[4] (4351:4351:4351) (4271:4271:4271))
        (PORT d[5] (4694:4694:4694) (4357:4357:4357))
        (PORT d[6] (5107:5107:5107) (5078:5078:5078))
        (PORT d[7] (5372:5372:5372) (5212:5212:5212))
        (PORT d[8] (4374:4374:4374) (4226:4226:4226))
        (PORT d[9] (3517:3517:3517) (3390:3390:3390))
        (PORT d[10] (4946:4946:4946) (4668:4668:4668))
        (PORT d[11] (3339:3339:3339) (3288:3288:3288))
        (PORT d[12] (2050:2050:2050) (2030:2030:2030))
        (PORT clk (2376:2376:2376) (2310:2310:2310))
        (PORT ena (6193:6193:6193) (6390:6390:6390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5077:5077:5077) (4636:4636:4636))
        (PORT clk (2376:2376:2376) (2310:2310:2310))
        (PORT ena (6193:6193:6193) (6390:6390:6390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4925:4925:4925) (4708:4708:4708))
        (PORT clk (2376:2376:2376) (2310:2310:2310))
        (PORT ena (6193:6193:6193) (6390:6390:6390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3116:3116:3116))
        (PORT clk (2379:2379:2379) (2314:2314:2314))
        (PORT ena (6197:6197:6197) (6393:6393:6393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2314:2314:2314))
        (PORT d[0] (6197:6197:6197) (6393:6393:6393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1096:1096:1096))
        (PORT clk (2431:2431:2431) (2366:2366:2366))
        (PORT ena (2753:2753:2753) (2929:2929:2929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4514:4514:4514) (4307:4307:4307))
        (PORT d[1] (5813:5813:5813) (5788:5788:5788))
        (PORT d[2] (2386:2386:2386) (2243:2243:2243))
        (PORT d[3] (4011:4011:4011) (3874:3874:3874))
        (PORT d[4] (2404:2404:2404) (2387:2387:2387))
        (PORT d[5] (4443:4443:4443) (4211:4211:4211))
        (PORT d[6] (3585:3585:3585) (3501:3501:3501))
        (PORT d[7] (4188:4188:4188) (3950:3950:3950))
        (PORT d[8] (3111:3111:3111) (3028:3028:3028))
        (PORT d[9] (1810:1810:1810) (1697:1697:1697))
        (PORT d[10] (4095:4095:4095) (3862:3862:3862))
        (PORT d[11] (2035:2035:2035) (2015:2015:2015))
        (PORT d[12] (4362:4362:4362) (4318:4318:4318))
        (PORT clk (2428:2428:2428) (2362:2362:2362))
        (PORT ena (2749:2749:2749) (2926:2926:2926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2087:2087:2087))
        (PORT clk (2428:2428:2428) (2362:2362:2362))
        (PORT ena (2749:2749:2749) (2926:2926:2926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (2848:2848:2848))
        (PORT clk (2428:2428:2428) (2362:2362:2362))
        (PORT ena (2749:2749:2749) (2926:2926:2926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2280:2280:2280))
        (PORT clk (2431:2431:2431) (2366:2366:2366))
        (PORT ena (2753:2753:2753) (2929:2929:2929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2366:2366:2366))
        (PORT d[0] (2753:2753:2753) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2129:2129:2129) (2038:2038:2038))
        (PORT datab (1519:1519:1519) (1557:1557:1557))
        (PORT datac (1406:1406:1406) (1306:1306:1306))
        (PORT datad (1359:1359:1359) (1251:1251:1251))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (2792:2792:2792))
        (PORT clk (2366:2366:2366) (2301:2301:2301))
        (PORT ena (5881:5881:5881) (6064:6064:6064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5787:5787:5787) (5561:5561:5561))
        (PORT d[1] (3442:3442:3442) (3433:3433:3433))
        (PORT d[2] (4648:4648:4648) (4486:4486:4486))
        (PORT d[3] (3027:3027:3027) (2908:2908:2908))
        (PORT d[4] (4020:4020:4020) (3954:3954:3954))
        (PORT d[5] (4674:4674:4674) (4333:4333:4333))
        (PORT d[6] (4776:4776:4776) (4751:4751:4751))
        (PORT d[7] (5072:5072:5072) (4930:4930:4930))
        (PORT d[8] (4004:4004:4004) (3871:3871:3871))
        (PORT d[9] (5451:5451:5451) (5298:5298:5298))
        (PORT d[10] (4825:4825:4825) (4535:4535:4535))
        (PORT d[11] (3024:3024:3024) (2988:2988:2988))
        (PORT d[12] (2027:2027:2027) (2010:2010:2010))
        (PORT clk (2363:2363:2363) (2297:2297:2297))
        (PORT ena (5877:5877:5877) (6061:6061:6061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (2918:2918:2918))
        (PORT clk (2363:2363:2363) (2297:2297:2297))
        (PORT ena (5877:5877:5877) (6061:6061:6061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4616:4616:4616) (4413:4413:4413))
        (PORT clk (2363:2363:2363) (2297:2297:2297))
        (PORT ena (5877:5877:5877) (6061:6061:6061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3132:3132:3132))
        (PORT clk (2366:2366:2366) (2301:2301:2301))
        (PORT ena (5881:5881:5881) (6064:6064:6064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2301:2301:2301))
        (PORT d[0] (5881:5881:5881) (6064:6064:6064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3085:3085:3085))
        (PORT clk (2378:2378:2378) (2319:2319:2319))
        (PORT ena (6191:6191:6191) (6385:6385:6385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5100:5100:5100) (4913:4913:4913))
        (PORT d[1] (4784:4784:4784) (4744:4744:4744))
        (PORT d[2] (4970:4970:4970) (4800:4800:4800))
        (PORT d[3] (3369:3369:3369) (3230:3230:3230))
        (PORT d[4] (2775:2775:2775) (2756:2756:2756))
        (PORT d[5] (4417:4417:4417) (4093:4093:4093))
        (PORT d[6] (4748:4748:4748) (4727:4727:4727))
        (PORT d[7] (5439:5439:5439) (5278:5278:5278))
        (PORT d[8] (4016:4016:4016) (3880:3880:3880))
        (PORT d[9] (5428:5428:5428) (5276:5276:5276))
        (PORT d[10] (4904:4904:4904) (4631:4631:4631))
        (PORT d[11] (3069:3069:3069) (3031:3031:3031))
        (PORT d[12] (2013:2013:2013) (1995:1995:1995))
        (PORT clk (2375:2375:2375) (2315:2315:2315))
        (PORT ena (6187:6187:6187) (6382:6382:6382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4910:4910:4910) (4515:4515:4515))
        (PORT clk (2375:2375:2375) (2315:2315:2315))
        (PORT ena (6187:6187:6187) (6382:6382:6382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4863:4863:4863) (4655:4655:4655))
        (PORT clk (2375:2375:2375) (2315:2315:2315))
        (PORT ena (6187:6187:6187) (6382:6382:6382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (2900:2900:2900))
        (PORT clk (2378:2378:2378) (2319:2319:2319))
        (PORT ena (6191:6191:6191) (6385:6385:6385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2319:2319:2319))
        (PORT d[0] (6191:6191:6191) (6385:6385:6385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (2027:2027:2027))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (1719:1719:1719) (1605:1605:1605))
        (PORT datad (1458:1458:1458) (1351:1351:1351))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2056:2056:2056))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (1622:1622:1622) (1539:1539:1539))
        (PORT datac (2442:2442:2442) (2253:2253:2253))
        (PORT datad (1410:1410:1410) (1296:1296:1296))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (563:563:563))
        (PORT datab (714:714:714) (672:672:672))
        (PORT datad (1161:1161:1161) (1165:1165:1165))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (613:613:613) (675:675:675))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT sload (2272:2272:2272) (2257:2257:2257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[20\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1014:1014:1014))
        (PORT datab (638:638:638) (629:629:629))
        (PORT datac (1000:1000:1000) (1000:1000:1000))
        (PORT datad (251:251:251) (311:311:311))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[20\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1124:1124:1124))
        (PORT datab (606:606:606) (541:541:541))
        (PORT datad (1129:1129:1129) (1044:1044:1044))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1568:1568:1568) (1480:1480:1480))
        (PORT clrn (2120:2120:2120) (1992:1992:1992))
        (PORT sclr (1494:1494:1494) (1495:1495:1495))
        (PORT sload (1603:1603:1603) (1627:1627:1627))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1098:1098:1098))
        (PORT datab (288:288:288) (348:348:348))
        (PORT datac (983:983:983) (952:952:952))
        (PORT datad (608:608:608) (595:595:595))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[17\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1226:1226:1226) (1139:1139:1139))
        (PORT datac (675:675:675) (649:649:649))
        (PORT datad (608:608:608) (559:559:559))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2119:2119:2119) (1991:1991:1991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2065:2065:2065) (1950:1950:1950))
        (PORT datad (965:965:965) (959:959:959))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (1881:1881:1881))
        (PORT clk (2447:2447:2447) (2384:2384:2384))
        (PORT ena (2089:2089:2089) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4805:4805:4805) (4578:4578:4578))
        (PORT d[1] (3028:3028:3028) (2970:2970:2970))
        (PORT d[2] (1667:1667:1667) (1523:1523:1523))
        (PORT d[3] (3946:3946:3946) (3813:3813:3813))
        (PORT d[4] (2419:2419:2419) (2392:2392:2392))
        (PORT d[5] (4798:4798:4798) (4554:4554:4554))
        (PORT d[6] (3870:3870:3870) (3784:3784:3784))
        (PORT d[7] (4502:4502:4502) (4255:4255:4255))
        (PORT d[8] (3469:3469:3469) (3373:3373:3373))
        (PORT d[9] (3797:3797:3797) (3667:3667:3667))
        (PORT d[10] (1847:1847:1847) (1733:1733:1733))
        (PORT d[11] (2723:2723:2723) (2671:2671:2671))
        (PORT d[12] (2184:2184:2184) (2120:2120:2120))
        (PORT clk (2444:2444:2444) (2380:2380:2380))
        (PORT ena (2085:2085:2085) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1221:1221:1221))
        (PORT clk (2444:2444:2444) (2380:2380:2380))
        (PORT ena (2085:2085:2085) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3418:3418:3418) (3168:3168:3168))
        (PORT clk (2444:2444:2444) (2380:2380:2380))
        (PORT ena (2085:2085:2085) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2324:2324:2324))
        (PORT clk (2447:2447:2447) (2384:2384:2384))
        (PORT ena (2089:2089:2089) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2384:2384:2384))
        (PORT d[0] (2089:2089:2089) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1497:1497:1497))
        (PORT datab (1486:1486:1486) (1372:1372:1372))
        (PORT datac (1680:1680:1680) (1676:1676:1676))
        (PORT datad (857:857:857) (797:797:797))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3112:3112:3112))
        (PORT clk (2411:2411:2411) (2345:2345:2345))
        (PORT ena (5484:5484:5484) (5689:5689:5689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4892:4892:4892) (4715:4715:4715))
        (PORT d[1] (5669:5669:5669) (5588:5588:5588))
        (PORT d[2] (5789:5789:5789) (5673:5673:5673))
        (PORT d[3] (4015:4015:4015) (3862:3862:3862))
        (PORT d[4] (2734:2734:2734) (2703:2703:2703))
        (PORT d[5] (5402:5402:5402) (5044:5044:5044))
        (PORT d[6] (5663:5663:5663) (5610:5610:5610))
        (PORT d[7] (5032:5032:5032) (4869:4869:4869))
        (PORT d[8] (3656:3656:3656) (3504:3504:3504))
        (PORT d[9] (4178:4178:4178) (4033:4033:4033))
        (PORT d[10] (4700:4700:4700) (4477:4477:4477))
        (PORT d[11] (2743:2743:2743) (2712:2712:2712))
        (PORT d[12] (1632:1632:1632) (1600:1600:1600))
        (PORT clk (2408:2408:2408) (2341:2341:2341))
        (PORT ena (5480:5480:5480) (5686:5686:5686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3800:3800:3800) (3565:3565:3565))
        (PORT clk (2408:2408:2408) (2341:2341:2341))
        (PORT ena (5480:5480:5480) (5686:5686:5686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3304:3304:3304))
        (PORT clk (2408:2408:2408) (2341:2341:2341))
        (PORT ena (5480:5480:5480) (5686:5686:5686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (3697:3697:3697))
        (PORT clk (2411:2411:2411) (2345:2345:2345))
        (PORT ena (5484:5484:5484) (5689:5689:5689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2345:2345:2345))
        (PORT d[0] (5484:5484:5484) (5689:5689:5689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1494:1494:1494))
        (PORT datac (1683:1683:1683) (1680:1680:1680))
        (PORT datad (1104:1104:1104) (1023:1023:1023))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (189:189:189) (208:208:208))
        (PORT datad (2371:2371:2371) (2316:2316:2316))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (1935:1935:1935))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2262:2262:2262) (2198:2198:2198))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (840:840:840))
        (PORT datab (894:894:894) (833:833:833))
        (PORT datac (680:680:680) (651:651:651))
        (PORT datad (1920:1920:1920) (1862:1862:1862))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT asdata (605:605:605) (663:663:663))
        (PORT clrn (2105:2105:2105) (1976:1976:1976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[19\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2370:2370:2370) (2382:2382:2382))
        (PORT datab (2155:2155:2155) (2010:2010:2010))
        (PORT datad (1043:1043:1043) (998:998:998))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1032:1032:1032) (1021:1021:1021))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (PORT sload (1348:1348:1348) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[19\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (1597:1597:1597) (1514:1514:1514))
        (PORT datac (349:349:349) (322:322:322))
        (PORT datad (979:979:979) (965:965:965))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2180:2180:2180) (2054:2054:2054))
        (PORT datab (1623:1623:1623) (1551:1551:1551))
        (PORT datac (1324:1324:1324) (1265:1265:1265))
        (PORT datad (687:687:687) (651:651:651))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (526:526:526))
        (PORT datab (715:715:715) (674:674:674))
        (PORT datad (1161:1161:1161) (1166:1166:1166))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (612:612:612) (673:673:673))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT sload (2272:2272:2272) (2257:2257:2257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[19\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (942:942:942))
        (PORT datab (663:663:663) (648:648:648))
        (PORT datac (1544:1544:1544) (1498:1498:1498))
        (PORT datad (706:706:706) (707:707:707))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[19\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1451:1451:1451) (1334:1334:1334))
        (PORT datac (1521:1521:1521) (1435:1435:1435))
        (PORT datad (1002:1002:1002) (961:961:961))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2133:2133:2133) (2001:2001:2001))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (2451:2451:2451) (2368:2368:2368))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[19\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1250:1250:1250))
        (PORT datac (1286:1286:1286) (1257:1257:1257))
        (PORT datad (674:674:674) (682:682:682))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (838:838:838))
        (PORT datab (933:933:933) (877:877:877))
        (PORT datac (679:679:679) (649:649:649))
        (PORT datad (1921:1921:1921) (1864:1864:1864))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2032:2032:2032))
        (PORT asdata (1343:1343:1343) (1335:1335:1335))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[20\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1993:1993:1993) (1907:1907:1907))
        (PORT datab (1039:1039:1039) (991:991:991))
        (PORT datac (235:235:235) (297:297:297))
        (PORT datad (2316:2316:2316) (2333:2333:2333))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[20\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (1261:1261:1261) (1171:1171:1171))
        (PORT datac (879:879:879) (815:815:815))
        (PORT datad (1537:1537:1537) (1471:1471:1471))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[20\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (660:660:660))
        (PORT datac (1884:1884:1884) (1732:1732:1732))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[20\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1799:1799:1799) (1681:1681:1681))
        (PORT datab (224:224:224) (239:239:239))
        (PORT datac (616:616:616) (566:566:566))
        (PORT datad (2981:2981:2981) (2735:2735:2735))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT ena (2345:2345:2345) (2195:2195:2195))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[14\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1288:1288:1288))
        (PORT datab (1020:1020:1020) (993:993:993))
        (PORT datac (969:969:969) (909:909:909))
        (PORT datad (1839:1839:1839) (1724:1724:1724))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2044:2044:2044))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[14\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (781:781:781))
        (PORT datab (956:956:956) (989:989:989))
        (PORT datac (746:746:746) (757:757:757))
        (PORT datad (1237:1237:1237) (1176:1176:1176))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[14\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1047:1047:1047))
        (PORT datab (228:228:228) (246:246:246))
        (PORT datad (577:577:577) (523:523:523))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1569:1569:1569) (1481:1481:1481))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sclr (2310:2310:2310) (2238:2238:2238))
        (PORT sload (1581:1581:1581) (1609:1609:1609))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[50\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (632:632:632))
        (PORT datab (1519:1519:1519) (1512:1512:1512))
        (PORT datac (1276:1276:1276) (1255:1255:1255))
        (PORT datad (981:981:981) (972:972:972))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (1919:1919:1919))
        (PORT clk (2378:2378:2378) (2318:2318:2318))
        (PORT ena (5668:5668:5668) (5822:5822:5822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5790:5790:5790) (5541:5541:5541))
        (PORT d[1] (4550:4550:4550) (4556:4556:4556))
        (PORT d[2] (6005:6005:6005) (5987:5987:5987))
        (PORT d[3] (5118:5118:5118) (5020:5020:5020))
        (PORT d[4] (3187:3187:3187) (3192:3192:3192))
        (PORT d[5] (9715:9715:9715) (9235:9235:9235))
        (PORT d[6] (4478:4478:4478) (4493:4493:4493))
        (PORT d[7] (6583:6583:6583) (6507:6507:6507))
        (PORT d[8] (3363:3363:3363) (3278:3278:3278))
        (PORT d[9] (4162:4162:4162) (4032:4032:4032))
        (PORT d[10] (5533:5533:5533) (5348:5348:5348))
        (PORT d[11] (2790:2790:2790) (2791:2791:2791))
        (PORT d[12] (3414:3414:3414) (3397:3397:3397))
        (PORT clk (2375:2375:2375) (2314:2314:2314))
        (PORT ena (5664:5664:5664) (5819:5819:5819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (2769:2769:2769))
        (PORT clk (2375:2375:2375) (2314:2314:2314))
        (PORT ena (5664:5664:5664) (5819:5819:5819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5250:5250:5250) (5027:5027:5027))
        (PORT clk (2375:2375:2375) (2314:2314:2314))
        (PORT ena (5664:5664:5664) (5819:5819:5819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4392:4392:4392) (4271:4271:4271))
        (PORT clk (2378:2378:2378) (2318:2318:2318))
        (PORT ena (5668:5668:5668) (5822:5822:5822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2318:2318:2318))
        (PORT d[0] (5668:5668:5668) (5822:5822:5822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2163:2163:2163) (2177:2177:2177))
        (PORT datab (2275:2275:2275) (2228:2228:2228))
        (PORT datac (1501:1501:1501) (1419:1419:1419))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (1990:1990:1990))
        (PORT clk (2393:2393:2393) (2335:2335:2335))
        (PORT ena (5788:5788:5788) (5968:5968:5968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5141:5141:5141) (4976:4976:4976))
        (PORT d[1] (4455:4455:4455) (4443:4443:4443))
        (PORT d[2] (5611:5611:5611) (5575:5575:5575))
        (PORT d[3] (4976:4976:4976) (4841:4841:4841))
        (PORT d[4] (4079:4079:4079) (4034:4034:4034))
        (PORT d[5] (8956:8956:8956) (8448:8448:8448))
        (PORT d[6] (4762:4762:4762) (4757:4757:4757))
        (PORT d[7] (5903:5903:5903) (5831:5831:5831))
        (PORT d[8] (2685:2685:2685) (2574:2574:2574))
        (PORT d[9] (4265:4265:4265) (4177:4177:4177))
        (PORT d[10] (5182:5182:5182) (4985:4985:4985))
        (PORT d[11] (1786:1786:1786) (1789:1789:1789))
        (PORT d[12] (3419:3419:3419) (3369:3369:3369))
        (PORT clk (2390:2390:2390) (2331:2331:2331))
        (PORT ena (5784:5784:5784) (5965:5965:5965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5153:5153:5153) (4880:4880:4880))
        (PORT clk (2390:2390:2390) (2331:2331:2331))
        (PORT ena (5784:5784:5784) (5965:5965:5965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4183:4183:4183) (3982:3982:3982))
        (PORT clk (2390:2390:2390) (2331:2331:2331))
        (PORT ena (5784:5784:5784) (5965:5965:5965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4253:4253:4253) (4081:4081:4081))
        (PORT clk (2393:2393:2393) (2335:2335:2335))
        (PORT ena (5788:5788:5788) (5968:5968:5968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2335:2335:2335))
        (PORT d[0] (5788:5788:5788) (5968:5968:5968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2321:2321:2321))
        (PORT clk (2355:2355:2355) (2296:2296:2296))
        (PORT ena (5475:5475:5475) (5643:5643:5643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5431:5431:5431) (5238:5238:5238))
        (PORT d[1] (4156:4156:4156) (4145:4145:4145))
        (PORT d[2] (5903:5903:5903) (5843:5843:5843))
        (PORT d[3] (4711:4711:4711) (4607:4607:4607))
        (PORT d[4] (3459:3459:3459) (3450:3450:3450))
        (PORT d[5] (9540:9540:9540) (8998:8998:8998))
        (PORT d[6] (4357:4357:4357) (4349:4349:4349))
        (PORT d[7] (5905:5905:5905) (5834:5834:5834))
        (PORT d[8] (2981:2981:2981) (2853:2853:2853))
        (PORT d[9] (4269:4269:4269) (4180:4180:4180))
        (PORT d[10] (5400:5400:5400) (5190:5190:5190))
        (PORT d[11] (2106:2106:2106) (2097:2097:2097))
        (PORT d[12] (2750:2750:2750) (2724:2724:2724))
        (PORT clk (2352:2352:2352) (2292:2292:2292))
        (PORT ena (5471:5471:5471) (5640:5640:5640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3518:3518:3518))
        (PORT clk (2352:2352:2352) (2292:2292:2292))
        (PORT ena (5471:5471:5471) (5640:5640:5640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4233:4233:4233) (4037:4037:4037))
        (PORT clk (2352:2352:2352) (2292:2292:2292))
        (PORT ena (5471:5471:5471) (5640:5640:5640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4043:4043:4043) (3904:3904:3904))
        (PORT clk (2355:2355:2355) (2296:2296:2296))
        (PORT ena (5475:5475:5475) (5643:5643:5643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2296:2296:2296))
        (PORT d[0] (5475:5475:5475) (5643:5643:5643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2224:2224:2224))
        (PORT clk (2422:2422:2422) (2362:2362:2362))
        (PORT ena (5126:5126:5126) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4914:4914:4914) (4756:4756:4756))
        (PORT d[1] (5083:5083:5083) (5049:5049:5049))
        (PORT d[2] (6633:6633:6633) (6561:6561:6561))
        (PORT d[3] (5043:5043:5043) (4907:4907:4907))
        (PORT d[4] (3123:3123:3123) (3121:3121:3121))
        (PORT d[5] (10189:10189:10189) (9634:9634:9634))
        (PORT d[6] (5392:5392:5392) (5365:5365:5365))
        (PORT d[7] (6544:6544:6544) (6449:6449:6449))
        (PORT d[8] (2941:2941:2941) (2816:2816:2816))
        (PORT d[9] (4242:4242:4242) (4133:4133:4133))
        (PORT d[10] (5448:5448:5448) (5227:5227:5227))
        (PORT d[11] (2045:2045:2045) (2032:2032:2032))
        (PORT d[12] (2387:2387:2387) (2354:2354:2354))
        (PORT clk (2419:2419:2419) (2358:2358:2358))
        (PORT ena (5122:5122:5122) (5306:5306:5306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5956:5956:5956) (5659:5659:5659))
        (PORT clk (2419:2419:2419) (2358:2358:2358))
        (PORT ena (5122:5122:5122) (5306:5306:5306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3938:3938:3938) (3728:3728:3728))
        (PORT clk (2419:2419:2419) (2358:2358:2358))
        (PORT ena (5122:5122:5122) (5306:5306:5306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4586:4586:4586) (4415:4415:4415))
        (PORT clk (2422:2422:2422) (2362:2362:2362))
        (PORT ena (5126:5126:5126) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2362:2362:2362))
        (PORT d[0] (5126:5126:5126) (5309:5309:5309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2211:2211:2211) (2037:2037:2037))
        (PORT datab (2274:2274:2274) (2226:2226:2226))
        (PORT datac (2113:2113:2113) (2133:2133:2133))
        (PORT datad (1329:1329:1329) (1209:1209:1209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (1942:1942:1942))
        (PORT clk (2452:2452:2452) (2395:2395:2395))
        (PORT ena (6519:6519:6519) (6696:6696:6696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6990:6990:6990) (6696:6696:6696))
        (PORT d[1] (3458:3458:3458) (3431:3431:3431))
        (PORT d[2] (7534:7534:7534) (7425:7425:7425))
        (PORT d[3] (4509:4509:4509) (4395:4395:4395))
        (PORT d[4] (2781:2781:2781) (2776:2776:2776))
        (PORT d[5] (9357:9357:9357) (8884:8884:8884))
        (PORT d[6] (5768:5768:5768) (5727:5727:5727))
        (PORT d[7] (6898:6898:6898) (6817:6817:6817))
        (PORT d[8] (3044:3044:3044) (2953:2953:2953))
        (PORT d[9] (3820:3820:3820) (3691:3691:3691))
        (PORT d[10] (6864:6864:6864) (6628:6628:6628))
        (PORT d[11] (3157:3157:3157) (3146:3146:3146))
        (PORT d[12] (3487:3487:3487) (3495:3495:3495))
        (PORT clk (2449:2449:2449) (2391:2391:2391))
        (PORT ena (6515:6515:6515) (6693:6693:6693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2341:2341:2341))
        (PORT clk (2449:2449:2449) (2391:2391:2391))
        (PORT ena (6515:6515:6515) (6693:6693:6693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6129:6129:6129) (5864:5864:5864))
        (PORT clk (2449:2449:2449) (2391:2391:2391))
        (PORT ena (6515:6515:6515) (6693:6693:6693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5629:5629:5629) (5452:5452:5452))
        (PORT clk (2452:2452:2452) (2395:2395:2395))
        (PORT ena (6519:6519:6519) (6696:6696:6696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2395:2395:2395))
        (PORT d[0] (6519:6519:6519) (6696:6696:6696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1551:1551:1551))
        (PORT datab (2281:2281:2281) (2234:2234:2234))
        (PORT datac (189:189:189) (207:207:207))
        (PORT datad (1211:1211:1211) (1119:1119:1119))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2500:2500:2500))
        (PORT clk (2403:2403:2403) (2341:2341:2341))
        (PORT ena (6075:6075:6075) (6266:6266:6266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4916:4916:4916) (4755:4755:4755))
        (PORT d[1] (4448:4448:4448) (4438:4438:4438))
        (PORT d[2] (5983:5983:5983) (5937:5937:5937))
        (PORT d[3] (4431:4431:4431) (4324:4324:4324))
        (PORT d[4] (4281:4281:4281) (4215:4215:4215))
        (PORT d[5] (9543:9543:9543) (9013:9013:9013))
        (PORT d[6] (4752:4752:4752) (4745:4745:4745))
        (PORT d[7] (5943:5943:5943) (5867:5867:5867))
        (PORT d[8] (2966:2966:2966) (2848:2848:2848))
        (PORT d[9] (4321:4321:4321) (4229:4229:4229))
        (PORT d[10] (5463:5463:5463) (5255:5255:5255))
        (PORT d[11] (1771:1771:1771) (1772:1772:1772))
        (PORT d[12] (3360:3360:3360) (3314:3314:3314))
        (PORT clk (2400:2400:2400) (2337:2337:2337))
        (PORT ena (6071:6071:6071) (6263:6263:6263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3635:3635:3635) (3351:3351:3351))
        (PORT clk (2400:2400:2400) (2337:2337:2337))
        (PORT ena (6071:6071:6071) (6263:6263:6263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4222:4222:4222) (4026:4026:4026))
        (PORT clk (2400:2400:2400) (2337:2337:2337))
        (PORT ena (6071:6071:6071) (6263:6263:6263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3972:3972:3972) (3836:3836:3836))
        (PORT clk (2403:2403:2403) (2341:2341:2341))
        (PORT ena (6075:6075:6075) (6266:6266:6266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2341:2341:2341))
        (PORT d[0] (6075:6075:6075) (6266:6266:6266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1429:1429:1429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1631:1631:1631) (1501:1501:1501))
        (PORT datab (2277:2277:2277) (2230:2230:2230))
        (PORT datac (2116:2116:2116) (2138:2138:2138))
        (PORT datad (1477:1477:1477) (1378:1378:1378))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (2498:2498:2498) (2457:2457:2457))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[18\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2328:2328:2328) (2320:2320:2320))
        (PORT datab (2156:2156:2156) (2012:2012:2012))
        (PORT datad (1044:1044:1044) (999:999:999))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[18\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (990:990:990))
        (PORT datac (1561:1561:1561) (1481:1481:1481))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1220:1220:1220))
        (PORT datab (1397:1397:1397) (1279:1279:1279))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (2859:2859:2859) (2671:2671:2671))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1636:1636:1636) (1636:1636:1636))
        (PORT datab (482:482:482) (465:465:465))
        (PORT datad (880:880:880) (801:801:801))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (999:999:999) (983:983:983))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT sload (1890:1890:1890) (1871:1871:1871))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[18\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1505:1505:1505))
        (PORT datab (1314:1314:1314) (1249:1249:1249))
        (PORT datac (743:743:743) (754:754:754))
        (PORT datad (768:768:768) (789:789:789))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (254:254:254))
        (PORT datab (1347:1347:1347) (1323:1323:1323))
        (PORT datad (904:904:904) (843:843:843))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2053:2053:2053))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1284:1284:1284) (1249:1249:1249))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT sclr (1813:1813:1813) (1783:1783:1783))
        (PORT sload (1389:1389:1389) (1457:1457:1457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[18\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (456:456:456))
        (PORT datab (743:743:743) (713:713:713))
        (PORT datac (957:957:957) (1005:1005:1005))
        (PORT datad (1391:1391:1391) (1383:1383:1383))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[12\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (676:676:676))
        (PORT datab (935:935:935) (866:866:866))
        (PORT datac (1753:1753:1753) (1683:1683:1683))
        (PORT datad (696:696:696) (689:689:689))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (1019:1019:1019) (1016:1016:1016))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[12\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (943:943:943))
        (PORT datac (1537:1537:1537) (1487:1487:1487))
        (PORT datad (238:238:238) (300:300:300))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[12\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (847:847:847))
        (PORT datab (713:713:713) (685:685:685))
        (PORT datad (1050:1050:1050) (1045:1045:1045))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1127:1127:1127) (1132:1132:1132))
        (PORT sload (1062:1062:1062) (1105:1105:1105))
        (PORT ena (1264:1264:1264) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (721:721:721))
        (PORT datab (274:274:274) (335:335:335))
        (PORT datac (1551:1551:1551) (1497:1497:1497))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (244:244:244))
        (PORT datab (762:762:762) (736:736:736))
        (PORT datac (1272:1272:1272) (1228:1228:1228))
        (PORT datad (249:249:249) (309:309:309))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (1989:1989:1989))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1368:1368:1368) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (694:694:694) (697:697:697))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1828:1828:1828) (1750:1750:1750))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (791:791:791))
        (PORT datab (820:820:820) (801:801:801))
        (PORT datac (611:611:611) (571:571:571))
        (PORT datad (1238:1238:1238) (1200:1200:1200))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1590:1590:1590) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1003:1003:1003) (991:991:991))
        (PORT datad (265:265:265) (331:331:331))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (708:708:708) (713:713:713))
        (PORT datac (987:987:987) (979:979:979))
        (PORT datad (1796:1796:1796) (1779:1779:1779))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[9\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (645:645:645))
        (PORT datab (1065:1065:1065) (1009:1009:1009))
        (PORT datad (1061:1061:1061) (1062:1062:1062))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1108:1108:1108) (1112:1112:1112))
        (PORT sload (1827:1827:1827) (1798:1798:1798))
        (PORT ena (1559:1559:1559) (1468:1468:1468))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1960:1960:1960) (1923:1923:1923))
        (PORT datad (431:431:431) (455:455:455))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (1414:1414:1414) (1390:1390:1390))
        (PORT datac (1515:1515:1515) (1451:1451:1451))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1173:1173:1173))
        (PORT datab (759:759:759) (730:730:730))
        (PORT datac (711:711:711) (672:672:672))
        (PORT datad (1677:1677:1677) (1639:1639:1639))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2032:2032:2032))
        (PORT asdata (1348:1348:1348) (1326:1326:1326))
        (PORT clrn (2110:2110:2110) (1982:1982:1982))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[25\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1135:1135:1135))
        (PORT datab (2106:2106:2106) (2128:2128:2128))
        (PORT datad (1570:1570:1570) (1473:1473:1473))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[25\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (966:966:966))
        (PORT datab (1339:1339:1339) (1271:1271:1271))
        (PORT datac (375:375:375) (356:356:356))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (567:567:567))
        (PORT datab (483:483:483) (465:465:465))
        (PORT datac (1155:1155:1155) (1161:1161:1161))
        (PORT datad (1779:1779:1779) (1668:1668:1668))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT ena (1872:1872:1872) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (611:611:611) (672:672:672))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT sload (1890:1890:1890) (1871:1871:1871))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[17\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (634:634:634))
        (PORT datab (1098:1098:1098) (1103:1103:1103))
        (PORT datac (1819:1819:1819) (1750:1750:1750))
        (PORT datad (1237:1237:1237) (1164:1164:1164))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[18\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1908:1908:1908) (1803:1803:1803))
        (PORT datac (702:702:702) (663:663:663))
        (PORT datad (896:896:896) (829:829:829))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1002:1002:1002) (989:989:989))
        (PORT datad (1503:1503:1503) (1417:1417:1417))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (417:417:417))
        (PORT datac (294:294:294) (373:373:373))
        (PORT datad (476:476:476) (513:513:513))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[18\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1060:1060:1060))
        (PORT datab (992:992:992) (943:943:943))
        (PORT datad (1063:1063:1063) (1064:1064:1064))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT asdata (615:615:615) (677:677:677))
        (PORT ena (2507:2507:2507) (2408:2408:2408))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (797:797:797))
        (PORT datab (809:809:809) (818:818:818))
        (PORT datac (731:731:731) (738:738:738))
        (PORT datad (984:984:984) (966:966:966))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1412:1412:1412) (1377:1377:1377))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (928:928:928))
        (PORT datac (1534:1534:1534) (1472:1472:1472))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (820:820:820))
        (PORT datab (1263:1263:1263) (1200:1200:1200))
        (PORT datac (410:410:410) (429:429:429))
        (PORT datad (690:690:690) (662:662:662))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (1989:1989:1989))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1319:1319:1319) (1251:1251:1251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (968:968:968) (946:946:946))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2507:2507:2507) (2408:2408:2408))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1110:1110:1110) (1115:1115:1115))
        (PORT sload (1827:1827:1827) (1798:1798:1798))
        (PORT ena (1559:1559:1559) (1468:1468:1468))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[18\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (1025:1025:1025) (1006:1006:1006))
        (PORT datac (1283:1283:1283) (1262:1262:1262))
        (PORT datad (1788:1788:1788) (1770:1770:1770))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (786:786:786))
        (PORT datab (817:817:817) (798:798:798))
        (PORT datac (386:386:386) (372:372:372))
        (PORT datad (1021:1021:1021) (1004:1004:1004))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1590:1590:1590) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1520:1520:1520))
        (PORT datac (2261:2261:2261) (2219:2219:2219))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[17\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (738:738:738))
        (PORT datab (1363:1363:1363) (1339:1339:1339))
        (PORT datad (1784:1784:1784) (1766:1766:1766))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1509:1509:1509))
        (PORT datab (330:330:330) (406:406:406))
        (PORT datac (756:756:756) (740:740:740))
        (PORT datad (753:753:753) (764:764:764))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1609:1609:1609) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (787:787:787))
        (PORT datab (1039:1039:1039) (1019:1019:1019))
        (PORT datac (900:900:900) (876:876:876))
        (PORT datad (671:671:671) (677:677:677))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1426:1426:1426) (1370:1370:1370))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (772:772:772))
        (PORT datac (1800:1800:1800) (1728:1728:1728))
        (PORT datad (909:909:909) (877:877:877))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (735:735:735) (707:707:707))
        (PORT datac (254:254:254) (316:316:316))
        (PORT datad (1229:1229:1229) (1169:1169:1169))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (1989:1989:1989))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1319:1319:1319) (1251:1251:1251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT asdata (611:611:611) (673:673:673))
        (PORT ena (2181:2181:2181) (2094:2094:2094))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (971:971:971))
        (PORT datab (755:755:755) (716:716:716))
        (PORT datac (1022:1022:1022) (1009:1009:1009))
        (PORT datad (771:771:771) (765:765:765))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1651:1651:1651) (1567:1567:1567))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (796:796:796))
        (PORT datab (1052:1052:1052) (1033:1033:1033))
        (PORT datac (748:748:748) (744:744:744))
        (PORT datad (1003:1003:1003) (1000:1000:1000))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1426:1426:1426) (1370:1370:1370))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (1764:1764:1764))
        (PORT datab (1598:1598:1598) (1516:1516:1516))
        (PORT datac (704:704:704) (692:692:692))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (879:879:879))
        (PORT datab (724:724:724) (695:695:695))
        (PORT datac (189:189:189) (207:207:207))
        (PORT datad (253:253:253) (314:314:314))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (1989:1989:1989))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1319:1319:1319) (1251:1251:1251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (406:406:406) (433:433:433))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2520:2520:2520) (2427:2427:2427))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (769:769:769))
        (PORT datab (1057:1057:1057) (1038:1038:1038))
        (PORT datac (892:892:892) (834:834:834))
        (PORT datad (773:773:773) (767:767:767))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1651:1651:1651) (1567:1567:1567))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (800:800:800))
        (PORT datab (1056:1056:1056) (1047:1047:1047))
        (PORT datac (1005:1005:1005) (988:988:988))
        (PORT datad (774:774:774) (746:746:746))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1426:1426:1426) (1370:1370:1370))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (451:451:451))
        (PORT datab (1617:1617:1617) (1559:1559:1559))
        (PORT datad (691:691:691) (694:694:694))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (359:359:359))
        (PORT datab (1249:1249:1249) (1174:1174:1174))
        (PORT datac (1040:1040:1040) (998:998:998))
        (PORT datad (967:967:967) (946:946:946))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (1995:1995:1995))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1634:1634:1634) (1562:1562:1562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (746:746:746))
        (PORT datab (1024:1024:1024) (1007:1007:1007))
        (PORT datac (770:770:770) (784:784:784))
        (PORT datad (761:761:761) (753:753:753))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1412:1412:1412) (1377:1377:1377))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (723:723:723) (729:729:729))
        (PORT datac (700:700:700) (705:705:705))
        (PORT datad (1574:1574:1574) (1522:1522:1522))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (346:346:346))
        (PORT datab (224:224:224) (239:239:239))
        (PORT datac (1045:1045:1045) (1003:1003:1003))
        (PORT datad (1217:1217:1217) (1143:1143:1143))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (1995:1995:1995))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1634:1634:1634) (1562:1562:1562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2507:2507:2507) (2408:2408:2408))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (499:499:499))
        (PORT datab (1058:1058:1058) (1040:1040:1040))
        (PORT datac (688:688:688) (665:665:665))
        (PORT datad (772:772:772) (766:766:766))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1651:1651:1651) (1567:1567:1567))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (2449:2449:2449) (2366:2366:2366))
        (PORT datad (260:260:260) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[16\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1838:1838:1838) (1829:1829:1829))
        (PORT datab (1256:1256:1256) (1213:1213:1213))
        (PORT datad (1340:1340:1340) (1336:1336:1336))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2036:2036:2036) (1967:1967:1967))
        (PORT datab (789:789:789) (810:810:810))
        (PORT datac (686:686:686) (662:662:662))
        (PORT datad (732:732:732) (706:706:706))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT asdata (1104:1104:1104) (1104:1104:1104))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[16\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2142:2142:2142) (2162:2162:2162))
        (PORT datab (1611:1611:1611) (1513:1513:1513))
        (PORT datad (2080:2080:2080) (1948:1948:1948))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[16\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1013:1013:1013))
        (PORT datac (1500:1500:1500) (1402:1402:1402))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1775:1775:1775))
        (PORT clk (2362:2362:2362) (2298:2298:2298))
        (PORT ena (5797:5797:5797) (5975:5975:5975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2370:2370:2370))
        (PORT d[1] (5251:5251:5251) (5254:5254:5254))
        (PORT d[2] (3339:3339:3339) (3187:3187:3187))
        (PORT d[3] (2586:2586:2586) (2438:2438:2438))
        (PORT d[4] (3542:3542:3542) (3567:3567:3567))
        (PORT d[5] (3009:3009:3009) (2864:2864:2864))
        (PORT d[6] (5397:5397:5397) (5366:5366:5366))
        (PORT d[7] (3630:3630:3630) (3460:3460:3460))
        (PORT d[8] (4248:4248:4248) (4199:4199:4199))
        (PORT d[9] (4560:4560:4560) (4461:4461:4461))
        (PORT d[10] (6792:6792:6792) (6563:6563:6563))
        (PORT d[11] (3469:3469:3469) (3452:3452:3452))
        (PORT d[12] (3812:3812:3812) (3824:3824:3824))
        (PORT clk (2359:2359:2359) (2294:2294:2294))
        (PORT ena (5793:5793:5793) (5972:5972:5972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4851:4851:4851) (4632:4632:4632))
        (PORT clk (2359:2359:2359) (2294:2294:2294))
        (PORT ena (5793:5793:5793) (5972:5972:5972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5157:5157:5157) (4924:4924:4924))
        (PORT clk (2359:2359:2359) (2294:2294:2294))
        (PORT ena (5793:5793:5793) (5972:5972:5972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (2851:2851:2851))
        (PORT clk (2362:2362:2362) (2298:2298:2298))
        (PORT ena (5797:5797:5797) (5975:5975:5975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2298:2298:2298))
        (PORT d[0] (5797:5797:5797) (5975:5975:5975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1664:1664:1664))
        (PORT datab (1947:1947:1947) (1903:1903:1903))
        (PORT datac (1167:1167:1167) (1092:1092:1092))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (2906:2906:2906))
        (PORT clk (2323:2323:2323) (2264:2264:2264))
        (PORT ena (5448:5448:5448) (5632:5632:5632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5274:5274:5274) (5134:5134:5134))
        (PORT d[1] (4231:4231:4231) (4238:4238:4238))
        (PORT d[2] (3368:3368:3368) (3234:3234:3234))
        (PORT d[3] (4527:4527:4527) (4460:4460:4460))
        (PORT d[4] (2788:2788:2788) (2778:2778:2778))
        (PORT d[5] (10478:10478:10478) (10041:10041:10041))
        (PORT d[6] (3644:3644:3644) (3578:3578:3578))
        (PORT d[7] (4292:4292:4292) (4115:4115:4115))
        (PORT d[8] (4131:4131:4131) (4061:4061:4061))
        (PORT d[9] (4214:4214:4214) (4103:4103:4103))
        (PORT d[10] (5803:5803:5803) (5616:5616:5616))
        (PORT d[11] (3147:3147:3147) (3178:3178:3178))
        (PORT d[12] (2879:2879:2879) (2900:2900:2900))
        (PORT clk (2320:2320:2320) (2260:2260:2260))
        (PORT ena (5444:5444:5444) (5629:5629:5629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2420:2420:2420))
        (PORT clk (2320:2320:2320) (2260:2260:2260))
        (PORT ena (5444:5444:5444) (5629:5629:5629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4632:4632:4632) (4459:4459:4459))
        (PORT clk (2320:2320:2320) (2260:2260:2260))
        (PORT ena (5444:5444:5444) (5629:5629:5629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3124:3124:3124))
        (PORT clk (2323:2323:2323) (2264:2264:2264))
        (PORT ena (5448:5448:5448) (5632:5632:5632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2264:2264:2264))
        (PORT d[0] (5448:5448:5448) (5632:5632:5632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2046:2046:2046))
        (PORT clk (2382:2382:2382) (2319:2319:2319))
        (PORT ena (6078:6078:6078) (6272:6272:6272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2667:2667:2667))
        (PORT d[1] (5272:5272:5272) (5276:5276:5276))
        (PORT d[2] (3279:3279:3279) (3131:3131:3131))
        (PORT d[3] (2115:2115:2115) (2007:2007:2007))
        (PORT d[4] (3539:3539:3539) (3566:3566:3566))
        (PORT d[5] (2708:2708:2708) (2584:2584:2584))
        (PORT d[6] (2533:2533:2533) (2442:2442:2442))
        (PORT d[7] (3906:3906:3906) (3735:3735:3735))
        (PORT d[8] (4574:4574:4574) (4513:4513:4513))
        (PORT d[9] (4888:4888:4888) (4774:4774:4774))
        (PORT d[10] (7053:7053:7053) (6818:6818:6818))
        (PORT d[11] (3745:3745:3745) (3717:3717:3717))
        (PORT d[12] (3815:3815:3815) (3820:3820:3820))
        (PORT clk (2379:2379:2379) (2315:2315:2315))
        (PORT ena (6074:6074:6074) (6269:6269:6269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (2676:2676:2676))
        (PORT clk (2379:2379:2379) (2315:2315:2315))
        (PORT ena (6074:6074:6074) (6269:6269:6269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5163:5163:5163) (4932:4932:4932))
        (PORT clk (2379:2379:2379) (2315:2315:2315))
        (PORT ena (6074:6074:6074) (6269:6269:6269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3236:3236:3236) (3087:3087:3087))
        (PORT clk (2382:2382:2382) (2319:2319:2319))
        (PORT ena (6078:6078:6078) (6272:6272:6272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2319:2319:2319))
        (PORT d[0] (6078:6078:6078) (6272:6272:6272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3154:3154:3154))
        (PORT clk (2340:2340:2340) (2275:2275:2275))
        (PORT ena (5157:5157:5157) (5340:5340:5340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5262:5262:5262) (5114:5114:5114))
        (PORT d[1] (4257:4257:4257) (4270:4270:4270))
        (PORT d[2] (3407:3407:3407) (3276:3276:3276))
        (PORT d[3] (4863:4863:4863) (4783:4783:4783))
        (PORT d[4] (2796:2796:2796) (2787:2787:2787))
        (PORT d[5] (10782:10782:10782) (10335:10335:10335))
        (PORT d[6] (3671:3671:3671) (3602:3602:3602))
        (PORT d[7] (3981:3981:3981) (3828:3828:3828))
        (PORT d[8] (4148:4148:4148) (4080:4080:4080))
        (PORT d[9] (4232:4232:4232) (4121:4121:4121))
        (PORT d[10] (5508:5508:5508) (5343:5343:5343))
        (PORT d[11] (3443:3443:3443) (3461:3461:3461))
        (PORT d[12] (2829:2829:2829) (2853:2853:2853))
        (PORT clk (2337:2337:2337) (2271:2271:2271))
        (PORT ena (5153:5153:5153) (5337:5337:5337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (3754:3754:3754))
        (PORT clk (2337:2337:2337) (2271:2271:2271))
        (PORT ena (5153:5153:5153) (5337:5337:5337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4639:4639:4639) (4466:4466:4466))
        (PORT clk (2337:2337:2337) (2271:2271:2271))
        (PORT ena (5153:5153:5153) (5337:5337:5337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2781:2781:2781))
        (PORT clk (2340:2340:2340) (2275:2275:2275))
        (PORT ena (5157:5157:5157) (5340:5340:5340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2275:2275:2275))
        (PORT d[0] (5157:5157:5157) (5340:5340:5340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3964:3964:3964) (3697:3697:3697))
        (PORT clk (2365:2365:2365) (2303:2303:2303))
        (PORT ena (4865:4865:4865) (5032:5032:5032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5595:5595:5595) (5449:5449:5449))
        (PORT d[1] (4565:4565:4565) (4562:4562:4562))
        (PORT d[2] (3611:3611:3611) (3450:3450:3450))
        (PORT d[3] (5173:5173:5173) (5078:5078:5078))
        (PORT d[4] (2750:2750:2750) (2739:2739:2739))
        (PORT d[5] (11159:11159:11159) (10693:10693:10693))
        (PORT d[6] (3359:3359:3359) (3303:3303:3303))
        (PORT d[7] (4323:4323:4323) (4178:4178:4178))
        (PORT d[8] (4439:4439:4439) (4353:4353:4353))
        (PORT d[9] (4431:4431:4431) (4308:4308:4308))
        (PORT d[10] (6073:6073:6073) (5868:5868:5868))
        (PORT d[11] (3794:3794:3794) (3800:3800:3800))
        (PORT d[12] (2867:2867:2867) (2900:2900:2900))
        (PORT clk (2362:2362:2362) (2299:2299:2299))
        (PORT ena (4861:4861:4861) (5029:5029:5029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3633:3633:3633) (3329:3329:3329))
        (PORT clk (2362:2362:2362) (2299:2299:2299))
        (PORT ena (4861:4861:4861) (5029:5029:5029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4996:4996:4996) (4800:4800:4800))
        (PORT clk (2362:2362:2362) (2299:2299:2299))
        (PORT ena (4861:4861:4861) (5029:5029:5029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3084:3084:3084))
        (PORT clk (2365:2365:2365) (2303:2303:2303))
        (PORT ena (4865:4865:4865) (5032:5032:5032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2303:2303:2303))
        (PORT d[0] (4865:4865:4865) (5032:5032:5032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1676:1676:1676) (1660:1660:1660))
        (PORT datab (1953:1953:1953) (1911:1911:1911))
        (PORT datac (1776:1776:1776) (1696:1696:1696))
        (PORT datad (1906:1906:1906) (1751:1751:1751))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2214:2214:2214) (2048:2048:2048))
        (PORT datab (1951:1951:1951) (1909:1909:1909))
        (PORT datac (682:682:682) (652:652:652))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3938:3938:3938) (3672:3672:3672))
        (PORT clk (2357:2357:2357) (2298:2298:2298))
        (PORT ena (5138:5138:5138) (5321:5321:5321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5594:5594:5594) (5447:5447:5447))
        (PORT d[1] (4564:4564:4564) (4561:4561:4561))
        (PORT d[2] (3613:3613:3613) (3458:3458:3458))
        (PORT d[3] (5142:5142:5142) (5047:5047:5047))
        (PORT d[4] (2762:2762:2762) (2748:2748:2748))
        (PORT d[5] (11116:11116:11116) (10658:10658:10658))
        (PORT d[6] (3366:3366:3366) (3310:3310:3310))
        (PORT d[7] (4362:4362:4362) (4214:4214:4214))
        (PORT d[8] (4427:4427:4427) (4343:4343:4343))
        (PORT d[9] (4391:4391:4391) (4267:4267:4267))
        (PORT d[10] (6097:6097:6097) (5888:5888:5888))
        (PORT d[11] (3753:3753:3753) (3763:3763:3763))
        (PORT d[12] (2917:2917:2917) (2945:2945:2945))
        (PORT clk (2354:2354:2354) (2294:2294:2294))
        (PORT ena (5134:5134:5134) (5318:5318:5318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3696:3696:3696) (3427:3427:3427))
        (PORT clk (2354:2354:2354) (2294:2294:2294))
        (PORT ena (5134:5134:5134) (5318:5318:5318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4941:4941:4941) (4754:4754:4754))
        (PORT clk (2354:2354:2354) (2294:2294:2294))
        (PORT ena (5134:5134:5134) (5318:5318:5318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3083:3083:3083))
        (PORT clk (2357:2357:2357) (2298:2298:2298))
        (PORT ena (5138:5138:5138) (5321:5321:5321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2298:2298:2298))
        (PORT d[0] (5138:5138:5138) (5321:5321:5321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1662:1662:1662))
        (PORT datab (1346:1346:1346) (1289:1289:1289))
        (PORT datac (1907:1907:1907) (1872:1872:1872))
        (PORT datad (1495:1495:1495) (1424:1424:1424))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1772:1772:1772))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2181:2181:2181) (2055:2055:2055))
        (PORT datab (931:931:931) (854:854:854))
        (PORT datac (1328:1328:1328) (1269:1269:1269))
        (PORT datad (2057:2057:2057) (1927:1927:1927))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1637:1637:1637) (1637:1637:1637))
        (PORT datab (479:479:479) (461:461:461))
        (PORT datad (573:573:573) (525:525:525))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (624:624:624) (683:683:683))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT sload (1890:1890:1890) (1871:1871:1871))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[16\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1201:1201:1201))
        (PORT datab (443:443:443) (463:463:463))
        (PORT datac (1054:1054:1054) (1062:1062:1062))
        (PORT datad (955:955:955) (937:937:937))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[22\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1469:1469:1469))
        (PORT datac (1201:1201:1201) (1123:1123:1123))
        (PORT datad (1002:1002:1002) (962:962:962))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2133:2133:2133) (2001:2001:2001))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (753:753:753) (771:771:771))
        (PORT datad (874:874:874) (848:848:848))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (1798:1798:1798))
        (PORT clk (2392:2392:2392) (2329:2329:2329))
        (PORT ena (6084:6084:6084) (6281:6281:6281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2093:2093:2093))
        (PORT d[1] (2284:2284:2284) (2189:2189:2189))
        (PORT d[2] (3310:3310:3310) (3161:3161:3161))
        (PORT d[3] (1863:1863:1863) (1765:1765:1765))
        (PORT d[4] (3557:3557:3557) (3586:3586:3586))
        (PORT d[5] (3068:3068:3068) (2925:2925:2925))
        (PORT d[6] (2554:2554:2554) (2458:2458:2458))
        (PORT d[7] (4257:4257:4257) (4072:4072:4072))
        (PORT d[8] (4845:4845:4845) (4775:4775:4775))
        (PORT d[9] (4882:4882:4882) (4769:4769:4769))
        (PORT d[10] (7094:7094:7094) (6855:6855:6855))
        (PORT d[11] (3788:3788:3788) (3760:3760:3760))
        (PORT d[12] (2126:2126:2126) (2016:2016:2016))
        (PORT clk (2389:2389:2389) (2325:2325:2325))
        (PORT ena (6080:6080:6080) (6278:6278:6278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (4354:4354:4354))
        (PORT clk (2389:2389:2389) (2325:2325:2325))
        (PORT ena (6080:6080:6080) (6278:6278:6278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5516:5516:5516) (5262:5262:5262))
        (PORT clk (2389:2389:2389) (2325:2325:2325))
        (PORT ena (6080:6080:6080) (6278:6278:6278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (3384:3384:3384))
        (PORT clk (2392:2392:2392) (2329:2329:2329))
        (PORT ena (6084:6084:6084) (6281:6281:6281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2329:2329:2329))
        (PORT d[0] (6084:6084:6084) (6281:6281:6281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1373:1373:1373))
        (PORT datab (1396:1396:1396) (1368:1368:1368))
        (PORT datad (1305:1305:1305) (1237:1237:1237))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (983:983:983))
        (PORT clk (2436:2436:2436) (2375:2375:2375))
        (PORT ena (4881:4881:4881) (5065:5065:5065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (1839:1839:1839))
        (PORT d[1] (2858:2858:2858) (2726:2726:2726))
        (PORT d[2] (4255:4255:4255) (4066:4066:4066))
        (PORT d[3] (2474:2474:2474) (2355:2355:2355))
        (PORT d[4] (3299:3299:3299) (3237:3237:3237))
        (PORT d[5] (1023:1023:1023) (986:986:986))
        (PORT d[6] (1652:1652:1652) (1592:1592:1592))
        (PORT d[7] (1096:1096:1096) (1070:1070:1070))
        (PORT d[8] (5885:5885:5885) (5766:5766:5766))
        (PORT d[9] (3386:3386:3386) (3191:3191:3191))
        (PORT d[10] (2475:2475:2475) (2343:2343:2343))
        (PORT d[11] (2429:2429:2429) (2444:2444:2444))
        (PORT d[12] (2478:2478:2478) (2351:2351:2351))
        (PORT clk (2433:2433:2433) (2371:2371:2371))
        (PORT ena (4877:4877:4877) (5062:5062:5062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2157:2157:2157))
        (PORT clk (2433:2433:2433) (2371:2371:2371))
        (PORT ena (4877:4877:4877) (5062:5062:5062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2104:2104:2104))
        (PORT clk (2433:2433:2433) (2371:2371:2371))
        (PORT ena (4877:4877:4877) (5062:5062:5062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (1644:1644:1644))
        (PORT clk (2436:2436:2436) (2375:2375:2375))
        (PORT ena (4881:4881:4881) (5065:5065:5065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2375:2375:2375))
        (PORT d[0] (4881:4881:4881) (5065:5065:5065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1374:1374:1374))
        (PORT datab (1395:1395:1395) (1367:1367:1367))
        (PORT datac (1162:1162:1162) (1076:1076:1076))
        (PORT datad (653:653:653) (627:627:627))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (2741:2741:2741))
        (PORT clk (2385:2385:2385) (2326:2326:2326))
        (PORT ena (4839:4839:4839) (5009:5009:5009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5881:5881:5881) (5712:5712:5712))
        (PORT d[1] (3917:3917:3917) (3926:3926:3926))
        (PORT d[2] (3929:3929:3929) (3764:3764:3764))
        (PORT d[3] (4149:4149:4149) (4082:4082:4082))
        (PORT d[4] (2745:2745:2745) (2737:2737:2737))
        (PORT d[5] (11415:11415:11415) (10938:10938:10938))
        (PORT d[6] (3267:3267:3267) (3211:3211:3211))
        (PORT d[7] (4621:4621:4621) (4452:4452:4452))
        (PORT d[8] (5072:5072:5072) (4964:4964:4964))
        (PORT d[9] (4782:4782:4782) (4648:4648:4648))
        (PORT d[10] (6378:6378:6378) (6157:6157:6157))
        (PORT d[11] (4087:4087:4087) (4077:4077:4077))
        (PORT d[12] (3193:3193:3193) (3203:3203:3203))
        (PORT clk (2382:2382:2382) (2322:2322:2322))
        (PORT ena (4835:4835:4835) (5006:5006:5006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4118:4118:4118) (3791:3791:3791))
        (PORT clk (2382:2382:2382) (2322:2322:2322))
        (PORT ena (4835:4835:4835) (5006:5006:5006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3045:3045:3045))
        (PORT clk (2382:2382:2382) (2322:2322:2322))
        (PORT ena (4835:4835:4835) (5006:5006:5006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3850:3850:3850) (3679:3679:3679))
        (PORT clk (2385:2385:2385) (2326:2326:2326))
        (PORT ena (4839:4839:4839) (5009:5009:5009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2326:2326:2326))
        (PORT d[0] (4839:4839:4839) (5009:5009:5009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3237:3237:3237) (3033:3033:3033))
        (PORT clk (2405:2405:2405) (2345:2345:2345))
        (PORT ena (4862:4862:4862) (5030:5030:5030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5298:5298:5298) (5171:5171:5171))
        (PORT d[1] (4167:4167:4167) (4177:4177:4177))
        (PORT d[2] (4240:4240:4240) (4065:4065:4065))
        (PORT d[3] (4197:4197:4197) (4127:4127:4127))
        (PORT d[4] (2813:2813:2813) (2806:2806:2806))
        (PORT d[5] (11752:11752:11752) (11260:11260:11260))
        (PORT d[6] (3052:3052:3052) (3006:3006:3006))
        (PORT d[7] (4657:4657:4657) (4509:4509:4509))
        (PORT d[8] (3492:3492:3492) (3438:3438:3438))
        (PORT d[9] (5131:5131:5131) (4977:4977:4977))
        (PORT d[10] (5165:5165:5165) (4986:4986:4986))
        (PORT d[11] (4384:4384:4384) (4364:4364:4364))
        (PORT d[12] (3511:3511:3511) (3515:3515:3515))
        (PORT clk (2402:2402:2402) (2341:2341:2341))
        (PORT ena (4858:4858:4858) (5027:5027:5027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (2814:2814:2814))
        (PORT clk (2402:2402:2402) (2341:2341:2341))
        (PORT ena (4858:4858:4858) (5027:5027:5027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3068:3068:3068))
        (PORT clk (2402:2402:2402) (2341:2341:2341))
        (PORT ena (4858:4858:4858) (5027:5027:5027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4146:4146:4146) (3957:3957:3957))
        (PORT clk (2405:2405:2405) (2345:2345:2345))
        (PORT ena (4862:4862:4862) (5030:5030:5030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2345:2345:2345))
        (PORT d[0] (4862:4862:4862) (5030:5030:5030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1299:1299:1299))
        (PORT clk (2437:2437:2437) (2376:2376:2376))
        (PORT ena (5223:5223:5223) (5416:5416:5416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1275:1275:1275))
        (PORT d[1] (1032:1032:1032) (986:986:986))
        (PORT d[2] (1977:1977:1977) (1900:1900:1900))
        (PORT d[3] (2246:2246:2246) (2175:2175:2175))
        (PORT d[4] (4413:4413:4413) (4355:4355:4355))
        (PORT d[5] (1003:1003:1003) (967:967:967))
        (PORT d[6] (1990:1990:1990) (1920:1920:1920))
        (PORT d[7] (792:792:792) (783:783:783))
        (PORT d[8] (1503:1503:1503) (1412:1412:1412))
        (PORT d[9] (5751:5751:5751) (5590:5590:5590))
        (PORT d[10] (2776:2776:2776) (2628:2628:2628))
        (PORT d[11] (3065:3065:3065) (3046:3046:3046))
        (PORT d[12] (1514:1514:1514) (1424:1424:1424))
        (PORT clk (2434:2434:2434) (2372:2372:2372))
        (PORT ena (5219:5219:5219) (5413:5413:5413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (1866:1866:1866))
        (PORT clk (2434:2434:2434) (2372:2372:2372))
        (PORT ena (5219:5219:5219) (5413:5413:5413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2421:2421:2421))
        (PORT clk (2434:2434:2434) (2372:2372:2372))
        (PORT ena (5219:5219:5219) (5413:5413:5413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (735:735:735) (709:709:709))
        (PORT clk (2437:2437:2437) (2376:2376:2376))
        (PORT ena (5223:5223:5223) (5416:5416:5416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2376:2376:2376))
        (PORT d[0] (5223:5223:5223) (5416:5416:5416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2437:2437:2437))
        (PORT clk (2373:2373:2373) (2311:2311:2311))
        (PORT ena (4899:4899:4899) (5079:5079:5079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5926:5926:5926) (5763:5763:5763))
        (PORT d[1] (4864:4864:4864) (4845:4845:4845))
        (PORT d[2] (3625:3625:3625) (3471:3471:3471))
        (PORT d[3] (4172:4172:4172) (4095:4095:4095))
        (PORT d[4] (2764:2764:2764) (2751:2751:2751))
        (PORT d[5] (11094:11094:11094) (10636:10636:10636))
        (PORT d[6] (3013:3013:3013) (2975:2975:2975))
        (PORT d[7] (4280:4280:4280) (4131:4131:4131))
        (PORT d[8] (4746:4746:4746) (4651:4651:4651))
        (PORT d[9] (4441:4441:4441) (4319:4319:4319))
        (PORT d[10] (6361:6361:6361) (6139:6139:6139))
        (PORT d[11] (4089:4089:4089) (4080:4080:4080))
        (PORT d[12] (3088:3088:3088) (2878:2878:2878))
        (PORT clk (2370:2370:2370) (2307:2307:2307))
        (PORT ena (4895:4895:4895) (5076:5076:5076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3873:3873:3873) (3563:3563:3563))
        (PORT clk (2370:2370:2370) (2307:2307:2307))
        (PORT ena (4895:4895:4895) (5076:5076:5076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3091:3091:3091))
        (PORT clk (2370:2370:2370) (2307:2307:2307))
        (PORT ena (4895:4895:4895) (5076:5076:5076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3376:3376:3376))
        (PORT clk (2373:2373:2373) (2311:2311:2311))
        (PORT ena (4899:4899:4899) (5079:5079:5079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2311:2311:2311))
        (PORT d[0] (4899:4899:4899) (5079:5079:5079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1374:1374:1374))
        (PORT datab (1395:1395:1395) (1366:1366:1366))
        (PORT datac (1006:1006:1006) (965:965:965))
        (PORT datad (1919:1919:1919) (1874:1874:1874))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1371:1371:1371))
        (PORT datab (1973:1973:1973) (1815:1815:1815))
        (PORT datac (1324:1324:1324) (1283:1283:1283))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2962:2962:2962) (2929:2929:2929))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (188:188:188) (207:207:207))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2181:2181:2181) (2055:2055:2055))
        (PORT datab (1366:1366:1366) (1304:1304:1304))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (1559:1559:1559) (1476:1476:1476))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (777:777:777))
        (PORT datab (718:718:718) (677:677:677))
        (PORT datad (1162:1162:1162) (1167:1167:1167))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (613:613:613) (675:675:675))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT sload (2272:2272:2272) (2257:2257:2257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (490:490:490))
        (PORT datab (1072:1072:1072) (1048:1048:1048))
        (PORT datac (208:208:208) (227:227:227))
        (PORT datad (366:366:366) (351:351:351))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1030:1030:1030) (1011:1011:1011))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT sload (1335:1335:1335) (1364:1364:1364))
        (PORT ena (1305:1305:1305) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[14\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (958:958:958))
        (PORT datab (1519:1519:1519) (1512:1512:1512))
        (PORT datac (1257:1257:1257) (1187:1187:1187))
        (PORT datad (1342:1342:1342) (1346:1346:1346))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[13\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2409:2409:2409) (2291:2291:2291))
        (PORT datab (662:662:662) (610:610:610))
        (PORT datad (1184:1184:1184) (1116:1116:1116))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1188:1188:1188) (1122:1122:1122))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT sload (1608:1608:1608) (1594:1594:1594))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[13\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (775:775:775))
        (PORT datab (1282:1282:1282) (1216:1216:1216))
        (PORT datac (1277:1277:1277) (1235:1235:1235))
        (PORT datad (843:843:843) (871:871:871))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[13\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1046:1046:1046))
        (PORT datab (621:621:621) (559:559:559))
        (PORT datad (193:193:193) (213:213:213))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1028:1028:1028) (1010:1010:1010))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sclr (2310:2310:2310) (2238:2238:2238))
        (PORT sload (1581:1581:1581) (1609:1609:1609))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[13\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1311:1311:1311))
        (PORT datab (781:781:781) (779:779:779))
        (PORT datac (1593:1593:1593) (1567:1567:1567))
        (PORT datad (901:901:901) (943:943:943))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (667:667:667))
        (PORT datab (2032:2032:2032) (1973:1973:1973))
        (PORT datad (721:721:721) (691:691:691))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1506:1506:1506) (1421:1421:1421))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1304:1304:1304) (1314:1314:1314))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (670:670:670))
        (PORT datab (287:287:287) (346:346:346))
        (PORT datac (1493:1493:1493) (1410:1410:1410))
        (PORT datad (1189:1189:1189) (1126:1126:1126))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (253:253:253))
        (PORT datab (598:598:598) (539:539:539))
        (PORT datad (2082:2082:2082) (1979:1979:1979))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (824:824:824) (842:842:842))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sclr (1751:1751:1751) (1736:1736:1736))
        (PORT sload (1340:1340:1340) (1400:1400:1400))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1266:1266:1266))
        (PORT datab (800:800:800) (819:819:819))
        (PORT datac (1223:1223:1223) (1185:1185:1185))
        (PORT datad (1949:1949:1949) (1913:1913:1913))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2506:2506:2506))
        (PORT clk (2366:2366:2366) (2302:2302:2302))
        (PORT ena (5471:5471:5471) (5637:5637:5637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (2982:2982:2982))
        (PORT d[1] (4925:4925:4925) (4942:4942:4942))
        (PORT d[2] (3344:3344:3344) (3215:3215:3215))
        (PORT d[3] (4717:4717:4717) (4621:4621:4621))
        (PORT d[4] (3526:3526:3526) (3548:3548:3548))
        (PORT d[5] (2953:2953:2953) (2809:2809:2809))
        (PORT d[6] (5097:5097:5097) (5077:5077:5077))
        (PORT d[7] (3933:3933:3933) (3745:3745:3745))
        (PORT d[8] (3880:3880:3880) (3839:3839:3839))
        (PORT d[9] (4244:4244:4244) (4151:4151:4151))
        (PORT d[10] (6448:6448:6448) (6242:6242:6242))
        (PORT d[11] (3140:3140:3140) (3138:3138:3138))
        (PORT d[12] (3463:3463:3463) (3484:3484:3484))
        (PORT clk (2363:2363:2363) (2298:2298:2298))
        (PORT ena (5467:5467:5467) (5634:5634:5634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4516:4516:4516) (4292:4292:4292))
        (PORT clk (2363:2363:2363) (2298:2298:2298))
        (PORT ena (5467:5467:5467) (5634:5634:5634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4276:4276:4276) (4075:4075:4075))
        (PORT clk (2363:2363:2363) (2298:2298:2298))
        (PORT ena (5467:5467:5467) (5634:5634:5634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (2779:2779:2779))
        (PORT clk (2366:2366:2366) (2302:2302:2302))
        (PORT ena (5471:5471:5471) (5637:5637:5637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2302:2302:2302))
        (PORT d[0] (5471:5471:5471) (5637:5637:5637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (779:779:779) (786:786:786))
        (PORT datad (1258:1258:1258) (1218:1218:1218))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1180:1180:1180) (1135:1135:1135))
        (PORT datad (699:699:699) (715:715:715))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (1723:1723:1723) (1688:1688:1688))
        (PORT datad (247:247:247) (307:307:307))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (2791:2791:2791))
        (PORT d[1] (2186:2186:2186) (2084:2084:2084))
        (PORT d[2] (2158:2158:2158) (2040:2040:2040))
        (PORT d[3] (2186:2186:2186) (2087:2087:2087))
        (PORT clk (2398:2398:2398) (2334:2334:2334))
        (PORT ena (4486:4486:4486) (4685:4685:4685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (2709:2709:2709))
        (PORT d[1] (2284:2284:2284) (2191:2191:2191))
        (PORT d[2] (3286:3286:3286) (3140:3140:3140))
        (PORT d[3] (2429:2429:2429) (2309:2309:2309))
        (PORT d[4] (3433:3433:3433) (3439:3439:3439))
        (PORT d[5] (3385:3385:3385) (3227:3227:3227))
        (PORT d[6] (2823:2823:2823) (2715:2715:2715))
        (PORT d[7] (4232:4232:4232) (4048:4048:4048))
        (PORT d[8] (4884:4884:4884) (4810:4810:4810))
        (PORT d[9] (4916:4916:4916) (4798:4798:4798))
        (PORT d[10] (7091:7091:7091) (6852:6852:6852))
        (PORT clk (2395:2395:2395) (2330:2330:2330))
        (PORT ena (4482:4482:4482) (4682:4682:4682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2118:2118:2118))
        (PORT clk (2395:2395:2395) (2330:2330:2330))
        (PORT ena (4482:4482:4482) (4682:4682:4682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5462:5462:5462) (5216:5216:5216))
        (PORT clk (2395:2395:2395) (2330:2330:2330))
        (PORT ena (4482:4482:4482) (4682:4682:4682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (1896:1896:1896))
        (PORT clk (2398:2398:2398) (2334:2334:2334))
        (PORT ena (4486:4486:4486) (4685:4685:4685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2334:2334:2334))
        (PORT d[0] (4486:4486:4486) (4685:4685:4685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1662:1662:1662))
        (PORT datab (1551:1551:1551) (1436:1436:1436))
        (PORT datac (1906:1906:1906) (1872:1872:1872))
        (PORT datad (1275:1275:1275) (1235:1235:1235))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (2932:2932:2932))
        (PORT clk (2361:2361:2361) (2298:2298:2298))
        (PORT ena (5221:5221:5221) (5380:5380:5380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4867:4867:4867) (4699:4699:4699))
        (PORT d[1] (4154:4154:4154) (4136:4136:4136))
        (PORT d[2] (4574:4574:4574) (4412:4412:4412))
        (PORT d[3] (3617:3617:3617) (3462:3462:3462))
        (PORT d[4] (3356:3356:3356) (3311:3311:3311))
        (PORT d[5] (4738:4738:4738) (4409:4409:4409))
        (PORT d[6] (4141:4141:4141) (4149:4149:4149))
        (PORT d[7] (5286:5286:5286) (5122:5122:5122))
        (PORT d[8] (3342:3342:3342) (3230:3230:3230))
        (PORT d[9] (4789:4789:4789) (4660:4660:4660))
        (PORT d[10] (4614:4614:4614) (4349:4349:4349))
        (PORT d[11] (2479:2479:2479) (2475:2475:2475))
        (PORT d[12] (2439:2439:2439) (2412:2412:2412))
        (PORT clk (2358:2358:2358) (2294:2294:2294))
        (PORT ena (5217:5217:5217) (5377:5377:5377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4503:4503:4503) (4254:4254:4254))
        (PORT clk (2358:2358:2358) (2294:2294:2294))
        (PORT ena (5217:5217:5217) (5377:5377:5377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4517:4517:4517) (4311:4311:4311))
        (PORT clk (2358:2358:2358) (2294:2294:2294))
        (PORT ena (5217:5217:5217) (5377:5377:5377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5376:5376:5376) (5041:5041:5041))
        (PORT clk (2361:2361:2361) (2298:2298:2298))
        (PORT ena (5221:5221:5221) (5380:5380:5380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2298:2298:2298))
        (PORT d[0] (5221:5221:5221) (5380:5380:5380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1663:1663:1663))
        (PORT datac (1905:1905:1905) (1870:1870:1870))
        (PORT datad (2417:2417:2417) (2252:2252:2252))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2654:2654:2654))
        (PORT clk (2341:2341:2341) (2278:2278:2278))
        (PORT ena (5546:5546:5546) (5718:5718:5718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5441:5441:5441) (5229:5229:5229))
        (PORT d[1] (4504:4504:4504) (4483:4483:4483))
        (PORT d[2] (4666:4666:4666) (4510:4510:4510))
        (PORT d[3] (3349:3349:3349) (3210:3210:3210))
        (PORT d[4] (3681:3681:3681) (3624:3624:3624))
        (PORT d[5] (4379:4379:4379) (4055:4055:4055))
        (PORT d[6] (4448:4448:4448) (4439:4439:4439))
        (PORT d[7] (5083:5083:5083) (4943:4943:4943))
        (PORT d[8] (3707:3707:3707) (3578:3578:3578))
        (PORT d[9] (5132:5132:5132) (4991:4991:4991))
        (PORT d[10] (5103:5103:5103) (4793:4793:4793))
        (PORT d[11] (2778:2778:2778) (2757:2757:2757))
        (PORT d[12] (2116:2116:2116) (2103:2103:2103))
        (PORT clk (2338:2338:2338) (2274:2274:2274))
        (PORT ena (5542:5542:5542) (5715:5715:5715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4589:4589:4589) (4212:4212:4212))
        (PORT clk (2338:2338:2338) (2274:2274:2274))
        (PORT ena (5542:5542:5542) (5715:5715:5715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4539:4539:4539) (4345:4345:4345))
        (PORT clk (2338:2338:2338) (2274:2274:2274))
        (PORT ena (5542:5542:5542) (5715:5715:5715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5672:5672:5672) (5318:5318:5318))
        (PORT clk (2341:2341:2341) (2278:2278:2278))
        (PORT ena (5546:5546:5546) (5718:5718:5718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2278:2278:2278))
        (PORT d[0] (5546:5546:5546) (5718:5718:5718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3153:3153:3153) (2921:2921:2921))
        (PORT clk (2369:2369:2369) (2307:2307:2307))
        (PORT ena (5215:5215:5215) (5374:5374:5374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4818:4818:4818) (4648:4648:4648))
        (PORT d[1] (4126:4126:4126) (4116:4116:4116))
        (PORT d[2] (3633:3633:3633) (3511:3511:3511))
        (PORT d[3] (3393:3393:3393) (3261:3261:3261))
        (PORT d[4] (3407:3407:3407) (3362:3362:3362))
        (PORT d[5] (4741:4741:4741) (4412:4412:4412))
        (PORT d[6] (4166:4166:4166) (4170:4170:4170))
        (PORT d[7] (5305:5305:5305) (5120:5120:5120))
        (PORT d[8] (3576:3576:3576) (3449:3449:3449))
        (PORT d[9] (4743:4743:4743) (4618:4618:4618))
        (PORT d[10] (4593:4593:4593) (4333:4333:4333))
        (PORT d[11] (2401:2401:2401) (2394:2394:2394))
        (PORT d[12] (2388:2388:2388) (2365:2365:2365))
        (PORT clk (2366:2366:2366) (2303:2303:2303))
        (PORT ena (5211:5211:5211) (5371:5371:5371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3234:3234:3234))
        (PORT clk (2366:2366:2366) (2303:2303:2303))
        (PORT ena (5211:5211:5211) (5371:5371:5371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4596:4596:4596) (4384:4384:4384))
        (PORT clk (2366:2366:2366) (2303:2303:2303))
        (PORT ena (5211:5211:5211) (5371:5371:5371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (4754:4754:4754))
        (PORT clk (2369:2369:2369) (2307:2307:2307))
        (PORT ena (5215:5215:5215) (5374:5374:5374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2307:2307:2307))
        (PORT d[0] (5215:5215:5215) (5374:5374:5374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (2799:2799:2799))
        (PORT clk (2388:2388:2388) (2326:2326:2326))
        (PORT ena (6129:6129:6129) (6335:6335:6335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2089:2089:2089))
        (PORT d[1] (2289:2289:2289) (2194:2194:2194))
        (PORT d[2] (3301:3301:3301) (3152:3152:3152))
        (PORT d[3] (2902:2902:2902) (2737:2737:2737))
        (PORT d[4] (3527:3527:3527) (3554:3554:3554))
        (PORT d[5] (3025:3025:3025) (2888:2888:2888))
        (PORT d[6] (2545:2545:2545) (2452:2452:2452))
        (PORT d[7] (3907:3907:3907) (3736:3736:3736))
        (PORT d[8] (4553:4553:4553) (4488:4488:4488))
        (PORT d[9] (4875:4875:4875) (4762:4762:4762))
        (PORT d[10] (7093:7093:7093) (6854:6854:6854))
        (PORT d[11] (3791:3791:3791) (3758:3758:3758))
        (PORT d[12] (2127:2127:2127) (2017:2017:2017))
        (PORT clk (2385:2385:2385) (2322:2322:2322))
        (PORT ena (6125:6125:6125) (6332:6332:6332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2370:2370:2370))
        (PORT clk (2385:2385:2385) (2322:2322:2322))
        (PORT ena (6125:6125:6125) (6332:6332:6332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5455:5455:5455) (5209:5209:5209))
        (PORT clk (2385:2385:2385) (2322:2322:2322))
        (PORT ena (6125:6125:6125) (6332:6332:6332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2180:2180:2180))
        (PORT clk (2388:2388:2388) (2326:2326:2326))
        (PORT ena (6129:6129:6129) (6335:6335:6335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2326:2326:2326))
        (PORT d[0] (6129:6129:6129) (6335:6335:6335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3407:3407:3407) (3161:3161:3161))
        (PORT clk (2352:2352:2352) (2286:2286:2286))
        (PORT ena (5269:5269:5269) (5435:5435:5435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5120:5120:5120) (4925:4925:4925))
        (PORT d[1] (4182:4182:4182) (4173:4173:4173))
        (PORT d[2] (4353:4353:4353) (4209:4209:4209))
        (PORT d[3] (3057:3057:3057) (2946:2946:2946))
        (PORT d[4] (3634:3634:3634) (3575:3575:3575))
        (PORT d[5] (4719:4719:4719) (4390:4390:4390))
        (PORT d[6] (4142:4142:4142) (4150:4150:4150))
        (PORT d[7] (5294:5294:5294) (5127:5127:5127))
        (PORT d[8] (3362:3362:3362) (3243:3243:3243))
        (PORT d[9] (4796:4796:4796) (4668:4668:4668))
        (PORT d[10] (4340:4340:4340) (4095:4095:4095))
        (PORT d[11] (2670:2670:2670) (2649:2649:2649))
        (PORT d[12] (2427:2427:2427) (2399:2399:2399))
        (PORT clk (2349:2349:2349) (2282:2282:2282))
        (PORT ena (5265:5265:5265) (5432:5432:5432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3913:3913:3913) (3570:3570:3570))
        (PORT clk (2349:2349:2349) (2282:2282:2282))
        (PORT ena (5265:5265:5265) (5432:5432:5432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4524:4524:4524) (4298:4298:4298))
        (PORT clk (2349:2349:2349) (2282:2282:2282))
        (PORT ena (5265:5265:5265) (5432:5432:5432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5598:5598:5598) (5229:5229:5229))
        (PORT clk (2352:2352:2352) (2286:2286:2286))
        (PORT ena (5269:5269:5269) (5435:5435:5435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2286:2286:2286))
        (PORT d[0] (5269:5269:5269) (5435:5435:5435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1681:1681:1681) (1665:1665:1665))
        (PORT datab (1016:1016:1016) (956:956:956))
        (PORT datac (1901:1901:1901) (1866:1866:1866))
        (PORT datad (2261:2261:2261) (2132:2132:2132))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2307:2307:2307) (2106:2106:2106))
        (PORT datab (1948:1948:1948) (1905:1905:1905))
        (PORT datac (1839:1839:1839) (1760:1760:1760))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1837:1837:1837) (1773:1773:1773))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (1767:1767:1767) (1639:1639:1639))
        (PORT datac (1261:1261:1261) (1192:1192:1192))
        (PORT datad (1284:1284:1284) (1230:1230:1230))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (355:355:355))
        (PORT datab (588:588:588) (530:530:530))
        (PORT datad (782:782:782) (796:796:796))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1021:1021:1021) (1011:1011:1011))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT sload (1335:1335:1335) (1364:1364:1364))
        (PORT ena (1305:1305:1305) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[11\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1941:1941:1941) (1902:1902:1902))
        (PORT datab (1312:1312:1312) (1280:1280:1280))
        (PORT datac (1036:1036:1036) (1006:1006:1006))
        (PORT datad (716:716:716) (724:724:724))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[10\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (882:882:882))
        (PORT datab (944:944:944) (878:878:878))
        (PORT datad (721:721:721) (697:697:697))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1447:1447:1447) (1348:1348:1348))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1304:1304:1304) (1314:1314:1314))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[10\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (337:337:337))
        (PORT datab (1225:1225:1225) (1160:1160:1160))
        (PORT datac (1491:1491:1491) (1408:1408:1408))
        (PORT datad (673:673:673) (657:657:657))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[10\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (620:620:620))
        (PORT datab (233:233:233) (252:252:252))
        (PORT datad (2091:2091:2091) (1990:1990:1990))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (794:794:794) (815:815:815))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sclr (1751:1751:1751) (1736:1736:1736))
        (PORT sload (1340:1340:1340) (1400:1400:1400))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[10\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (1902:1902:1902))
        (PORT datab (1076:1076:1076) (1038:1038:1038))
        (PORT datac (723:723:723) (734:734:734))
        (PORT datad (1324:1324:1324) (1293:1293:1293))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1150:1150:1150))
        (PORT datab (1614:1614:1614) (1518:1518:1518))
        (PORT datad (1407:1407:1407) (1292:1292:1292))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1839:1839:1839) (1746:1746:1746))
        (PORT clrn (2133:2133:2133) (2001:2001:2001))
        (PORT sload (1823:1823:1823) (1867:1867:1867))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (988:988:988))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (793:793:793))
        (PORT datab (950:950:950) (918:918:918))
        (PORT datad (1257:1257:1257) (1215:1215:1215))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4270:4270:4270) (4088:4088:4088))
        (PORT clk (2358:2358:2358) (2296:2296:2296))
        (PORT ena (5917:5917:5917) (6109:6109:6109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4825:4825:4825) (4657:4657:4657))
        (PORT d[1] (4462:4462:4462) (4440:4440:4440))
        (PORT d[2] (4667:4667:4667) (4511:4511:4511))
        (PORT d[3] (2962:2962:2962) (2819:2819:2819))
        (PORT d[4] (2794:2794:2794) (2785:2785:2785))
        (PORT d[5] (4360:4360:4360) (4035:4035:4035))
        (PORT d[6] (4453:4453:4453) (4448:4448:4448))
        (PORT d[7] (5096:5096:5096) (4953:4953:4953))
        (PORT d[8] (3675:3675:3675) (3550:3550:3550))
        (PORT d[9] (5099:5099:5099) (4963:4963:4963))
        (PORT d[10] (4833:4833:4833) (4538:4538:4538))
        (PORT d[11] (3042:3042:3042) (3004:3004:3004))
        (PORT d[12] (2103:2103:2103) (2089:2089:2089))
        (PORT clk (2355:2355:2355) (2292:2292:2292))
        (PORT ena (5913:5913:5913) (6106:6106:6106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (4174:4174:4174))
        (PORT clk (2355:2355:2355) (2292:2292:2292))
        (PORT ena (5913:5913:5913) (6106:6106:6106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4550:4550:4550) (4360:4360:4360))
        (PORT clk (2355:2355:2355) (2292:2292:2292))
        (PORT ena (5913:5913:5913) (6106:6106:6106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4981:4981:4981) (4630:4630:4630))
        (PORT clk (2358:2358:2358) (2296:2296:2296))
        (PORT ena (5917:5917:5917) (6109:6109:6109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2296:2296:2296))
        (PORT d[0] (5917:5917:5917) (6109:6109:6109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3224:3224:3224))
        (PORT clk (2399:2399:2399) (2335:2335:2335))
        (PORT ena (3518:3518:3518) (3694:3694:3694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (3685:3685:3685))
        (PORT d[1] (4232:4232:4232) (4254:4254:4254))
        (PORT d[2] (4019:4019:4019) (3877:3877:3877))
        (PORT d[3] (3200:3200:3200) (3020:3020:3020))
        (PORT d[4] (3358:3358:3358) (3323:3323:3323))
        (PORT d[5] (4000:4000:4000) (3750:3750:3750))
        (PORT d[6] (4516:4516:4516) (4533:4533:4533))
        (PORT d[7] (3583:3583:3583) (3366:3366:3366))
        (PORT d[8] (3740:3740:3740) (3649:3649:3649))
        (PORT d[9] (3354:3354:3354) (3167:3167:3167))
        (PORT d[10] (3541:3541:3541) (3324:3324:3324))
        (PORT d[11] (2074:2074:2074) (2076:2076:2076))
        (PORT d[12] (2806:2806:2806) (2821:2821:2821))
        (PORT clk (2396:2396:2396) (2331:2331:2331))
        (PORT ena (3514:3514:3514) (3691:3691:3691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2651:2651:2651))
        (PORT clk (2396:2396:2396) (2331:2331:2331))
        (PORT ena (3514:3514:3514) (3691:3691:3691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4589:4589:4589) (4347:4347:4347))
        (PORT clk (2396:2396:2396) (2331:2331:2331))
        (PORT ena (3514:3514:3514) (3691:3691:3691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (3608:3608:3608))
        (PORT clk (2399:2399:2399) (2335:2335:2335))
        (PORT ena (3518:3518:3518) (3694:3694:3694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2335:2335:2335))
        (PORT d[0] (3518:3518:3518) (3694:3694:3694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2091:2091:2091))
        (PORT clk (2420:2420:2420) (2357:2357:2357))
        (PORT ena (3632:3632:3632) (3847:3847:3847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4214:4214:4214) (4019:4019:4019))
        (PORT d[1] (5501:5501:5501) (5491:5491:5491))
        (PORT d[2] (2057:2057:2057) (1929:1929:1929))
        (PORT d[3] (4881:4881:4881) (4616:4616:4616))
        (PORT d[4] (3093:3093:3093) (3079:3079:3079))
        (PORT d[5] (4130:4130:4130) (3914:3914:3914))
        (PORT d[6] (5698:5698:5698) (5665:5665:5665))
        (PORT d[7] (3868:3868:3868) (3644:3644:3644))
        (PORT d[8] (3068:3068:3068) (2981:2981:2981))
        (PORT d[9] (3971:3971:3971) (3755:3755:3755))
        (PORT d[10] (3786:3786:3786) (3566:3566:3566))
        (PORT d[11] (1719:1719:1719) (1715:1715:1715))
        (PORT d[12] (4038:4038:4038) (4008:4008:4008))
        (PORT clk (2417:2417:2417) (2353:2353:2353))
        (PORT ena (3628:3628:3628) (3844:3844:3844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (1999:1999:1999))
        (PORT clk (2417:2417:2417) (2353:2353:2353))
        (PORT ena (3628:3628:3628) (3844:3844:3844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (2919:2919:2919))
        (PORT clk (2417:2417:2417) (2353:2353:2353))
        (PORT ena (3628:3628:3628) (3844:3844:3844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4185:4185:4185) (3940:3940:3940))
        (PORT clk (2420:2420:2420) (2357:2357:2357))
        (PORT ena (3632:3632:3632) (3847:3847:3847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2357:2357:2357))
        (PORT d[0] (3632:3632:3632) (3847:3847:3847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2386:2386:2386))
        (PORT clk (2402:2402:2402) (2338:2338:2338))
        (PORT ena (3305:3305:3305) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3910:3910:3910) (3727:3727:3727))
        (PORT d[1] (5182:5182:5182) (5183:5183:5183))
        (PORT d[2] (2332:2332:2332) (2189:2189:2189))
        (PORT d[3] (4235:4235:4235) (4009:4009:4009))
        (PORT d[4] (2752:2752:2752) (2752:2752:2752))
        (PORT d[5] (3816:3816:3816) (3611:3611:3611))
        (PORT d[6] (5410:5410:5410) (5394:5394:5394))
        (PORT d[7] (3571:3571:3571) (3355:3355:3355))
        (PORT d[8] (4075:4075:4075) (3973:3973:3973))
        (PORT d[9] (3675:3675:3675) (3475:3475:3475))
        (PORT d[10] (2418:2418:2418) (2274:2274:2274))
        (PORT d[11] (3019:3019:3019) (2981:2981:2981))
        (PORT d[12] (3733:3733:3733) (3715:3715:3715))
        (PORT clk (2399:2399:2399) (2334:2334:2334))
        (PORT ena (3301:3301:3301) (3504:3504:3504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2306:2306:2306))
        (PORT clk (2399:2399:2399) (2334:2334:2334))
        (PORT ena (3301:3301:3301) (3504:3504:3504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3199:3199:3199))
        (PORT clk (2399:2399:2399) (2334:2334:2334))
        (PORT ena (3301:3301:3301) (3504:3504:3504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3878:3878:3878) (3650:3650:3650))
        (PORT clk (2402:2402:2402) (2338:2338:2338))
        (PORT ena (3305:3305:3305) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2338:2338:2338))
        (PORT d[0] (3305:3305:3305) (3507:3507:3507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2339:2339:2339))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2339:2339:2339))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2339:2339:2339))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2339:2339:2339))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2237:2237:2237) (2161:2161:2161))
        (PORT datab (1840:1840:1840) (1847:1847:1847))
        (PORT datac (948:948:948) (899:899:899))
        (PORT datad (962:962:962) (904:904:904))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2224:2224:2224) (2145:2145:2145))
        (PORT datab (1922:1922:1922) (1748:1748:1748))
        (PORT datac (1857:1857:1857) (1767:1767:1767))
        (PORT datad (185:185:185) (201:201:201))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4391:4391:4391) (4049:4049:4049))
        (PORT clk (2376:2376:2376) (2312:2312:2312))
        (PORT ena (5249:5249:5249) (5416:5416:5416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5111:5111:5111) (4921:4921:4921))
        (PORT d[1] (3835:3835:3835) (3845:3845:3845))
        (PORT d[2] (3996:3996:3996) (3865:3865:3865))
        (PORT d[3] (3369:3369:3369) (3241:3241:3241))
        (PORT d[4] (3359:3359:3359) (3320:3320:3320))
        (PORT d[5] (4774:4774:4774) (4442:4442:4442))
        (PORT d[6] (4151:4151:4151) (4154:4154:4154))
        (PORT d[7] (5007:5007:5007) (4855:4855:4855))
        (PORT d[8] (3020:3020:3020) (2925:2925:2925))
        (PORT d[9] (4478:4478:4478) (4360:4360:4360))
        (PORT d[10] (4624:4624:4624) (4365:4365:4365))
        (PORT d[11] (2179:2179:2179) (2193:2193:2193))
        (PORT d[12] (2422:2422:2422) (2395:2395:2395))
        (PORT clk (2373:2373:2373) (2308:2308:2308))
        (PORT ena (5245:5245:5245) (5413:5413:5413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4783:4783:4783) (4419:4419:4419))
        (PORT clk (2373:2373:2373) (2308:2308:2308))
        (PORT ena (5245:5245:5245) (5413:5413:5413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4848:4848:4848) (4605:4605:4605))
        (PORT clk (2373:2373:2373) (2308:2308:2308))
        (PORT ena (5245:5245:5245) (5413:5413:5413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4960:4960:4960) (4603:4603:4603))
        (PORT clk (2376:2376:2376) (2312:2312:2312))
        (PORT ena (5249:5249:5249) (5416:5416:5416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2312:2312:2312))
        (PORT d[0] (5249:5249:5249) (5416:5416:5416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (1643:1643:1643))
        (PORT d[1] (2214:2214:2214) (2061:2061:2061))
        (PORT d[2] (4299:4299:4299) (3985:3985:3985))
        (PORT d[3] (2322:2322:2322) (2146:2146:2146))
        (PORT clk (2437:2437:2437) (2373:2373:2373))
        (PORT ena (2687:2687:2687) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4258:4258:4258) (4060:4060:4060))
        (PORT d[1] (5831:5831:5831) (5806:5806:5806))
        (PORT d[2] (2349:2349:2349) (2211:2211:2211))
        (PORT d[3] (3400:3400:3400) (3299:3299:3299))
        (PORT d[4] (3064:3064:3064) (3038:3038:3038))
        (PORT d[5] (4142:4142:4142) (3922:3922:3922))
        (PORT d[6] (3277:3277:3277) (3215:3215:3215))
        (PORT d[7] (3854:3854:3854) (3637:3637:3637))
        (PORT d[8] (4447:4447:4447) (4337:4337:4337))
        (PORT d[9] (3140:3140:3140) (2999:2999:2999))
        (PORT d[10] (4121:4121:4121) (3882:3882:3882))
        (PORT clk (2434:2434:2434) (2369:2369:2369))
        (PORT ena (2683:2683:2683) (2850:2850:2850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1733:1733:1733))
        (PORT clk (2434:2434:2434) (2369:2369:2369))
        (PORT ena (2683:2683:2683) (2850:2850:2850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (2899:2899:2899))
        (PORT clk (2434:2434:2434) (2369:2369:2369))
        (PORT ena (2683:2683:2683) (2850:2850:2850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4170:4170:4170) (3922:3922:3922))
        (PORT clk (2437:2437:2437) (2373:2373:2373))
        (PORT ena (2687:2687:2687) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2373:2373:2373))
        (PORT d[0] (2687:2687:2687) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2236:2236:2236) (2160:2160:2160))
        (PORT datab (2485:2485:2485) (2286:2286:2286))
        (PORT datac (994:994:994) (929:929:929))
        (PORT datad (1794:1794:1794) (1809:1809:1809))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3692:3692:3692) (3442:3442:3442))
        (PORT clk (2384:2384:2384) (2320:2320:2320))
        (PORT ena (3556:3556:3556) (3743:3743:3743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4134:4134:4134) (3913:3913:3913))
        (PORT d[1] (4559:4559:4559) (4583:4583:4583))
        (PORT d[2] (4015:4015:4015) (3879:3879:3879))
        (PORT d[3] (3186:3186:3186) (3000:3000:3000))
        (PORT d[4] (3341:3341:3341) (3310:3310:3310))
        (PORT d[5] (3744:3744:3744) (3507:3507:3507))
        (PORT d[6] (4504:4504:4504) (4527:4527:4527))
        (PORT d[7] (3531:3531:3531) (3319:3319:3319))
        (PORT d[8] (3460:3460:3460) (3379:3379:3379))
        (PORT d[9] (3379:3379:3379) (3191:3191:3191))
        (PORT d[10] (3524:3524:3524) (3307:3307:3307))
        (PORT d[11] (2408:2408:2408) (2399:2399:2399))
        (PORT d[12] (3090:3090:3090) (3093:3093:3093))
        (PORT clk (2381:2381:2381) (2316:2316:2316))
        (PORT ena (3552:3552:3552) (3740:3740:3740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4573:4573:4573) (4369:4369:4369))
        (PORT clk (2381:2381:2381) (2316:2316:2316))
        (PORT ena (3552:3552:3552) (3740:3740:3740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4531:4531:4531) (4316:4316:4316))
        (PORT clk (2381:2381:2381) (2316:2316:2316))
        (PORT ena (3552:3552:3552) (3740:3740:3740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3826:3826:3826) (3597:3597:3597))
        (PORT clk (2384:2384:2384) (2320:2320:2320))
        (PORT ena (3556:3556:3556) (3743:3743:3743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2320:2320:2320))
        (PORT d[0] (3556:3556:3556) (3743:3743:3743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2235:2235:2235) (2158:2158:2158))
        (PORT datab (1841:1841:1841) (1848:1848:1848))
        (PORT datac (1599:1599:1599) (1520:1520:1520))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (2088:2088:2088) (1995:1995:1995))
        (PORT datac (189:189:189) (208:208:208))
        (PORT datad (185:185:185) (201:201:201))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[31\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2000:2000:2000) (1915:1915:1915))
        (PORT datab (1031:1031:1031) (982:982:982))
        (PORT datac (232:232:232) (293:293:293))
        (PORT datad (2047:2047:2047) (2076:2076:2076))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[31\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2001:2001:2001) (1974:1974:1974))
        (PORT datac (2025:2025:2025) (1895:1895:1895))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[31\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (1426:1426:1426) (1318:1318:1318))
        (PORT datac (551:551:551) (493:493:493))
        (PORT datad (711:711:711) (681:681:681))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2032:2032:2032))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1982:1982:1982))
        (PORT ena (2027:2027:2027) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1786:1786:1786) (1684:1684:1684))
        (PORT datab (729:729:729) (694:694:694))
        (PORT datad (715:715:715) (691:691:691))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1550:1550:1550) (1445:1445:1445))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1304:1304:1304) (1314:1314:1314))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (474:474:474))
        (PORT datab (1225:1225:1225) (1160:1160:1160))
        (PORT datac (1490:1490:1490) (1408:1408:1408))
        (PORT datad (633:633:633) (624:624:624))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (257:257:257))
        (PORT datab (642:642:642) (588:588:588))
        (PORT datad (2091:2091:2091) (1989:1989:1989))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (820:820:820) (839:839:839))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sclr (1751:1751:1751) (1736:1736:1736))
        (PORT sload (1340:1340:1340) (1400:1400:1400))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[9\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (751:751:751))
        (PORT datab (1049:1049:1049) (1059:1059:1059))
        (PORT datac (1003:1003:1003) (982:982:982))
        (PORT datad (1186:1186:1186) (1117:1117:1117))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1471:1471:1471))
        (PORT datab (1030:1030:1030) (998:998:998))
        (PORT datac (1520:1520:1520) (1434:1434:1434))
        (PORT datad (1906:1906:1906) (1754:1754:1754))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2043:2043:2043))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1982:1982:1982))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1752:1752:1752) (1652:1652:1652))
        (PORT datad (1502:1502:1502) (1433:1433:1433))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (2727:2727:2727))
        (PORT clk (2428:2428:2428) (2372:2372:2372))
        (PORT ena (4710:4710:4710) (4900:4900:4900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4894:4894:4894) (4736:4736:4736))
        (PORT d[1] (4781:4781:4781) (4736:4736:4736))
        (PORT d[2] (5198:5198:5198) (5120:5120:5120))
        (PORT d[3] (5203:5203:5203) (5009:5009:5009))
        (PORT d[4] (4696:4696:4696) (4641:4641:4641))
        (PORT d[5] (6954:6954:6954) (6462:6462:6462))
        (PORT d[6] (4026:4026:4026) (3985:3985:3985))
        (PORT d[7] (5833:5833:5833) (5674:5674:5674))
        (PORT d[8] (2318:2318:2318) (2201:2201:2201))
        (PORT d[9] (6100:6100:6100) (5920:5920:5920))
        (PORT d[10] (4981:4981:4981) (4738:4738:4738))
        (PORT d[11] (2829:2829:2829) (2811:2811:2811))
        (PORT d[12] (2482:2482:2482) (2489:2489:2489))
        (PORT clk (2425:2425:2425) (2368:2368:2368))
        (PORT ena (4706:4706:4706) (4897:4897:4897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3013:3013:3013))
        (PORT clk (2425:2425:2425) (2368:2368:2368))
        (PORT ena (4706:4706:4706) (4897:4897:4897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3821:3821:3821) (3582:3582:3582))
        (PORT clk (2425:2425:2425) (2368:2368:2368))
        (PORT ena (4706:4706:4706) (4897:4897:4897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3458:3458:3458) (3276:3276:3276))
        (PORT clk (2428:2428:2428) (2372:2372:2372))
        (PORT ena (4710:4710:4710) (4900:4900:4900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2372:2372:2372))
        (PORT d[0] (4710:4710:4710) (4900:4900:4900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (1713:1713:1713))
        (PORT datab (1450:1450:1450) (1337:1337:1337))
        (PORT datac (1808:1808:1808) (1673:1673:1673))
        (PORT datad (1508:1508:1508) (1450:1450:1450))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2317:2317:2317))
        (PORT clk (2382:2382:2382) (2320:2320:2320))
        (PORT ena (5780:5780:5780) (5961:5961:5961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5420:5420:5420) (5224:5224:5224))
        (PORT d[1] (4135:4135:4135) (4135:4135:4135))
        (PORT d[2] (5602:5602:5602) (5566:5566:5566))
        (PORT d[3] (4734:4734:4734) (4617:4617:4617))
        (PORT d[4] (3465:3465:3465) (3462:3462:3462))
        (PORT d[5] (8965:8965:8965) (8457:8457:8457))
        (PORT d[6] (4449:4449:4449) (4457:4457:4457))
        (PORT d[7] (6237:6237:6237) (6144:6144:6144))
        (PORT d[8] (3271:3271:3271) (3135:3135:3135))
        (PORT d[9] (4316:4316:4316) (4222:4222:4222))
        (PORT d[10] (5282:5282:5282) (5024:5024:5024))
        (PORT d[11] (1830:1830:1830) (1830:1830:1830))
        (PORT d[12] (3058:3058:3058) (3027:3027:3027))
        (PORT clk (2379:2379:2379) (2316:2316:2316))
        (PORT ena (5776:5776:5776) (5958:5958:5958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (3796:3796:3796))
        (PORT clk (2379:2379:2379) (2316:2316:2316))
        (PORT ena (5776:5776:5776) (5958:5958:5958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (4015:4015:4015))
        (PORT clk (2379:2379:2379) (2316:2316:2316))
        (PORT ena (5776:5776:5776) (5958:5958:5958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3198:3198:3198))
        (PORT clk (2382:2382:2382) (2320:2320:2320))
        (PORT ena (5780:5780:5780) (5961:5961:5961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2320:2320:2320))
        (PORT d[0] (5780:5780:5780) (5961:5961:5961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1493:1493:1493))
        (PORT datab (2176:2176:2176) (2062:2062:2062))
        (PORT datac (1684:1684:1684) (1681:1681:1681))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (1882:1882:1882))
        (PORT clk (2423:2423:2423) (2360:2360:2360))
        (PORT ena (5204:5204:5204) (5393:5393:5393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5147:5147:5147) (4949:4949:4949))
        (PORT d[1] (5983:5983:5983) (5890:5890:5890))
        (PORT d[2] (6112:6112:6112) (5982:5982:5982))
        (PORT d[3] (4320:4320:4320) (4159:4159:4159))
        (PORT d[4] (3049:3049:3049) (3008:3008:3008))
        (PORT d[5] (5731:5731:5731) (5360:5360:5360))
        (PORT d[6] (5959:5959:5959) (5891:5891:5891))
        (PORT d[7] (5289:5289:5289) (5116:5116:5116))
        (PORT d[8] (3306:3306:3306) (3174:3174:3174))
        (PORT d[9] (4139:4139:4139) (3999:3999:3999))
        (PORT d[10] (5025:5025:5025) (4789:4789:4789))
        (PORT d[11] (3053:3053:3053) (3014:3014:3014))
        (PORT d[12] (1747:1747:1747) (1718:1718:1718))
        (PORT clk (2420:2420:2420) (2356:2356:2356))
        (PORT ena (5200:5200:5200) (5390:5390:5390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6276:6276:6276) (6021:6021:6021))
        (PORT clk (2420:2420:2420) (2356:2356:2356))
        (PORT ena (5200:5200:5200) (5390:5390:5390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3845:3845:3845) (3616:3616:3616))
        (PORT clk (2420:2420:2420) (2356:2356:2356))
        (PORT ena (5200:5200:5200) (5390:5390:5390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4196:4196:4196) (4005:4005:4005))
        (PORT clk (2423:2423:2423) (2360:2360:2360))
        (PORT ena (5204:5204:5204) (5393:5393:5393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2360:2360:2360))
        (PORT d[0] (5204:5204:5204) (5393:5393:5393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (1808:1808:1808))
        (PORT clk (2424:2424:2424) (2364:2364:2364))
        (PORT ena (5132:5132:5132) (5319:5319:5319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5489:5489:5489) (5293:5293:5293))
        (PORT d[1] (5091:5091:5091) (5058:5058:5058))
        (PORT d[2] (6580:6580:6580) (6510:6510:6510))
        (PORT d[3] (5330:5330:5330) (5181:5181:5181))
        (PORT d[4] (3134:3134:3134) (3120:3120:3120))
        (PORT d[5] (8623:8623:8623) (8120:8120:8120))
        (PORT d[6] (5684:5684:5684) (5638:5638:5638))
        (PORT d[7] (6852:6852:6852) (6736:6736:6736))
        (PORT d[8] (2996:2996:2996) (2868:2868:2868))
        (PORT d[9] (4251:4251:4251) (4139:4139:4139))
        (PORT d[10] (5434:5434:5434) (5210:5210:5210))
        (PORT d[11] (1430:1430:1430) (1418:1418:1418))
        (PORT d[12] (2371:2371:2371) (2342:2342:2342))
        (PORT clk (2421:2421:2421) (2360:2360:2360))
        (PORT ena (5128:5128:5128) (5316:5316:5316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2734:2734:2734))
        (PORT clk (2421:2421:2421) (2360:2360:2360))
        (PORT ena (5128:5128:5128) (5316:5316:5316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (3680:3680:3680))
        (PORT clk (2421:2421:2421) (2360:2360:2360))
        (PORT ena (5128:5128:5128) (5316:5316:5316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4773:4773:4773) (4552:4552:4552))
        (PORT clk (2424:2424:2424) (2364:2364:2364))
        (PORT ena (5132:5132:5132) (5319:5319:5319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2364:2364:2364))
        (PORT d[0] (5132:5132:5132) (5319:5319:5319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1498:1498:1498))
        (PORT datab (890:890:890) (808:808:808))
        (PORT datac (1678:1678:1678) (1674:1674:1674))
        (PORT datad (1398:1398:1398) (1302:1302:1302))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (2979:2979:2979))
        (PORT clk (2416:2416:2416) (2355:2355:2355))
        (PORT ena (4462:4462:4462) (4649:4649:4649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4886:4886:4886) (4724:4724:4724))
        (PORT d[1] (4783:4783:4783) (4728:4728:4728))
        (PORT d[2] (5188:5188:5188) (5111:5111:5111))
        (PORT d[3] (4886:4886:4886) (4712:4712:4712))
        (PORT d[4] (4372:4372:4372) (4326:4326:4326))
        (PORT d[5] (6632:6632:6632) (6148:6148:6148))
        (PORT d[6] (3976:3976:3976) (3917:3917:3917))
        (PORT d[7] (5480:5480:5480) (5330:5330:5330))
        (PORT d[8] (4626:4626:4626) (4453:4453:4453))
        (PORT d[9] (5763:5763:5763) (5604:5604:5604))
        (PORT d[10] (4659:4659:4659) (4426:4426:4426))
        (PORT d[11] (2492:2492:2492) (2488:2488:2488))
        (PORT d[12] (2796:2796:2796) (2786:2786:2786))
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (PORT ena (4458:4458:4458) (4646:4646:4646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3470:3470:3470))
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (PORT ena (4458:4458:4458) (4646:4646:4646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5510:5510:5510) (5264:5264:5264))
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (PORT ena (4458:4458:4458) (4646:4646:4646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3440:3440:3440) (3251:3251:3251))
        (PORT clk (2416:2416:2416) (2355:2355:2355))
        (PORT ena (4462:4462:4462) (4649:4649:4649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2355:2355:2355))
        (PORT d[0] (4462:4462:4462) (4649:4649:4649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2165:2165:2165))
        (PORT clk (2428:2428:2428) (2372:2372:2372))
        (PORT ena (5037:5037:5037) (5258:5258:5258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4912:4912:4912) (4749:4749:4749))
        (PORT d[1] (5105:5105:5105) (5040:5040:5040))
        (PORT d[2] (4871:4871:4871) (4807:4807:4807))
        (PORT d[3] (5219:5219:5219) (5034:5034:5034))
        (PORT d[4] (4697:4697:4697) (4639:4639:4639))
        (PORT d[5] (6961:6961:6961) (6470:6470:6470))
        (PORT d[6] (4059:4059:4059) (4014:4014:4014))
        (PORT d[7] (5802:5802:5802) (5645:5645:5645))
        (PORT d[8] (2343:2343:2343) (2224:2224:2224))
        (PORT d[9] (6075:6075:6075) (5902:5902:5902))
        (PORT d[10] (4982:4982:4982) (4739:4739:4739))
        (PORT d[11] (2805:2805:2805) (2790:2790:2790))
        (PORT d[12] (2475:2475:2475) (2481:2481:2481))
        (PORT clk (2425:2425:2425) (2368:2368:2368))
        (PORT ena (5033:5033:5033) (5255:5255:5255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4465:4465:4465) (4201:4201:4201))
        (PORT clk (2425:2425:2425) (2368:2368:2368))
        (PORT ena (5033:5033:5033) (5255:5255:5255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5814:5814:5814) (5557:5557:5557))
        (PORT clk (2425:2425:2425) (2368:2368:2368))
        (PORT ena (5033:5033:5033) (5255:5255:5255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3275:3275:3275))
        (PORT clk (2428:2428:2428) (2372:2372:2372))
        (PORT ena (5037:5037:5037) (5258:5258:5258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2372:2372:2372))
        (PORT d[0] (5037:5037:5037) (5258:5258:5258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1494:1494:1494))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (1859:1859:1859) (1720:1720:1720))
        (PORT datad (1818:1818:1818) (1685:1685:1685))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (2413:2413:2413) (2358:2358:2358))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2181:2181:2181) (2055:2055:2055))
        (PORT datab (716:716:716) (666:666:666))
        (PORT datac (1330:1330:1330) (1271:1271:1271))
        (PORT datad (2284:2284:2284) (2133:2133:2133))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (352:352:352))
        (PORT datab (614:614:614) (559:559:559))
        (PORT datad (781:781:781) (795:795:795))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (781:781:781) (802:802:802))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT sload (1335:1335:1335) (1364:1364:1364))
        (PORT ena (1305:1305:1305) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1207:1207:1207))
        (PORT datab (1096:1096:1096) (1100:1100:1100))
        (PORT datac (241:241:241) (305:305:305))
        (PORT datad (940:940:940) (916:916:916))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[30\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1100:1100:1100))
        (PORT datab (1249:1249:1249) (1175:1175:1175))
        (PORT datad (1760:1760:1760) (1645:1645:1645))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2666:2666:2666) (2510:2510:2510))
        (PORT clrn (2109:2109:2109) (1981:1981:1981))
        (PORT sload (1637:1637:1637) (1642:1642:1642))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (1029:1029:1029) (1025:1025:1025))
        (PORT datad (1338:1338:1338) (1311:1311:1311))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3098:3098:3098))
        (PORT clk (2345:2345:2345) (2279:2279:2279))
        (PORT ena (5539:5539:5539) (5708:5708:5708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4867:4867:4867) (4696:4696:4696))
        (PORT d[1] (4151:4151:4151) (4144:4144:4144))
        (PORT d[2] (4354:4354:4354) (4210:4210:4210))
        (PORT d[3] (3373:3373:3373) (3236:3236:3236))
        (PORT d[4] (3673:3673:3673) (3615:3615:3615))
        (PORT d[5] (4390:4390:4390) (4072:4072:4072))
        (PORT d[6] (4474:4474:4474) (4463:4463:4463))
        (PORT d[7] (4740:4740:4740) (4606:4606:4606))
        (PORT d[8] (3330:3330:3330) (3215:3215:3215))
        (PORT d[9] (4764:4764:4764) (4640:4640:4640))
        (PORT d[10] (4517:4517:4517) (4241:4241:4241))
        (PORT d[11] (2455:2455:2455) (2452:2452:2452))
        (PORT d[12] (2100:2100:2100) (2088:2088:2088))
        (PORT clk (2342:2342:2342) (2275:2275:2275))
        (PORT ena (5535:5535:5535) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4443:4443:4443) (4204:4204:4204))
        (PORT clk (2342:2342:2342) (2275:2275:2275))
        (PORT ena (5535:5535:5535) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4501:4501:4501) (4300:4300:4300))
        (PORT clk (2342:2342:2342) (2275:2275:2275))
        (PORT ena (5535:5535:5535) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4455:4455:4455) (4120:4120:4120))
        (PORT clk (2345:2345:2345) (2279:2279:2279))
        (PORT ena (5539:5539:5539) (5708:5708:5708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2279:2279:2279))
        (PORT d[0] (5539:5539:5539) (5708:5708:5708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2234:2234:2234) (2157:2157:2157))
        (PORT datab (1841:1841:1841) (1849:1849:1849))
        (PORT datad (2154:2154:2154) (1974:1974:1974))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3097:3097:3097))
        (PORT clk (2392:2392:2392) (2329:2329:2329))
        (PORT ena (3562:3562:3562) (3748:3748:3748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3904:3904:3904) (3705:3705:3705))
        (PORT d[1] (4546:4546:4546) (4570:4570:4570))
        (PORT d[2] (3701:3701:3701) (3590:3590:3590))
        (PORT d[3] (3261:3261:3261) (3070:3070:3070))
        (PORT d[4] (3401:3401:3401) (3359:3359:3359))
        (PORT d[5] (3737:3737:3737) (3503:3503:3503))
        (PORT d[6] (4496:4496:4496) (4518:4518:4518))
        (PORT d[7] (3576:3576:3576) (3360:3360:3360))
        (PORT d[8] (3470:3470:3470) (3390:3390:3390))
        (PORT d[9] (3353:3353:3353) (3166:3166:3166))
        (PORT d[10] (3535:3535:3535) (3318:3318:3318))
        (PORT d[11] (2735:2735:2735) (2710:2710:2710))
        (PORT d[12] (3401:3401:3401) (3360:3360:3360))
        (PORT clk (2389:2389:2389) (2325:2325:2325))
        (PORT ena (3558:3558:3558) (3745:3745:3745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4054:4054:4054) (3834:3834:3834))
        (PORT clk (2389:2389:2389) (2325:2325:2325))
        (PORT ena (3558:3558:3558) (3745:3745:3745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4593:4593:4593) (4371:4371:4371))
        (PORT clk (2389:2389:2389) (2325:2325:2325))
        (PORT ena (3558:3558:3558) (3745:3745:3745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3841:3841:3841) (3607:3607:3607))
        (PORT clk (2392:2392:2392) (2329:2329:2329))
        (PORT ena (3562:3562:3562) (3748:3748:3748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2329:2329:2329))
        (PORT d[0] (3562:3562:3562) (3748:3748:3748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2225:2225:2225) (2146:2146:2146))
        (PORT datab (1844:1844:1844) (1852:1852:1852))
        (PORT datac (1833:1833:1833) (1740:1740:1740))
        (PORT datad (980:980:980) (937:937:937))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2572:2572:2572))
        (PORT clk (2368:2368:2368) (2302:2302:2302))
        (PORT ena (3272:3272:3272) (3444:3444:3444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (3403:3403:3403))
        (PORT d[1] (4542:4542:4542) (4567:4567:4567))
        (PORT d[2] (4028:4028:4028) (3902:3902:3902))
        (PORT d[3] (3603:3603:3603) (3388:3388:3388))
        (PORT d[4] (3730:3730:3730) (3684:3684:3684))
        (PORT d[5] (3680:3680:3680) (3450:3450:3450))
        (PORT d[6] (4802:4802:4802) (4810:4810:4810))
        (PORT d[7] (3267:3267:3267) (3068:3068:3068))
        (PORT d[8] (3472:3472:3472) (3394:3394:3394))
        (PORT d[9] (3027:3027:3027) (2857:2857:2857))
        (PORT d[10] (3228:3228:3228) (3028:3028:3028))
        (PORT d[11] (2397:2397:2397) (2386:2386:2386))
        (PORT d[12] (3123:3123:3123) (3127:3127:3127))
        (PORT clk (2365:2365:2365) (2298:2298:2298))
        (PORT ena (3268:3268:3268) (3441:3441:3441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2458:2458:2458))
        (PORT clk (2365:2365:2365) (2298:2298:2298))
        (PORT ena (3268:3268:3268) (3441:3441:3441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4507:4507:4507) (4314:4314:4314))
        (PORT clk (2365:2365:2365) (2298:2298:2298))
        (PORT ena (3268:3268:3268) (3441:3441:3441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (3312:3312:3312))
        (PORT clk (2368:2368:2368) (2302:2302:2302))
        (PORT ena (3272:3272:3272) (3444:3444:3444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2302:2302:2302))
        (PORT d[0] (3272:3272:3272) (3444:3444:3444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (2848:2848:2848))
        (PORT clk (2389:2389:2389) (2326:2326:2326))
        (PORT ena (2933:2933:2933) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (3407:3407:3407))
        (PORT d[1] (4862:4862:4862) (4875:4875:4875))
        (PORT d[2] (4334:4334:4334) (4197:4197:4197))
        (PORT d[3] (3941:3941:3941) (3717:3717:3717))
        (PORT d[4] (3099:3099:3099) (3091:3091:3091))
        (PORT d[5] (3409:3409:3409) (3193:3193:3193))
        (PORT d[6] (5105:5105:5105) (5098:5098:5098))
        (PORT d[7] (3243:3243:3243) (3043:3043:3043))
        (PORT d[8] (3793:3793:3793) (3711:3711:3711))
        (PORT d[9] (3444:3444:3444) (3253:3253:3253))
        (PORT d[10] (2709:2709:2709) (2550:2550:2550))
        (PORT d[11] (2713:2713:2713) (2689:2689:2689))
        (PORT d[12] (3427:3427:3427) (3422:3422:3422))
        (PORT clk (2386:2386:2386) (2322:2322:2322))
        (PORT ena (2929:2929:2929) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3694:3694:3694) (3423:3423:3423))
        (PORT clk (2386:2386:2386) (2322:2322:2322))
        (PORT ena (2929:2929:2929) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4815:4815:4815) (4609:4609:4609))
        (PORT clk (2386:2386:2386) (2322:2322:2322))
        (PORT ena (2929:2929:2929) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3486:3486:3486) (3273:3273:3273))
        (PORT clk (2389:2389:2389) (2326:2326:2326))
        (PORT ena (2933:2933:2933) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2326:2326:2326))
        (PORT d[0] (2933:2933:2933) (3104:3104:3104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3626:3626:3626) (3348:3348:3348))
        (PORT clk (2408:2408:2408) (2343:2343:2343))
        (PORT ena (3254:3254:3254) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3610:3610:3610) (3435:3435:3435))
        (PORT d[1] (5181:5181:5181) (5182:5182:5182))
        (PORT d[2] (4636:4636:4636) (4486:4486:4486))
        (PORT d[3] (4273:4273:4273) (4033:4033:4033))
        (PORT d[4] (3144:3144:3144) (3130:3130:3130))
        (PORT d[5] (3486:3486:3486) (3291:3291:3291))
        (PORT d[6] (3521:3521:3521) (3431:3431:3431))
        (PORT d[7] (3559:3559:3559) (3343:3343:3343))
        (PORT d[8] (3824:3824:3824) (3742:3742:3742))
        (PORT d[9] (3666:3666:3666) (3468:3468:3468))
        (PORT d[10] (3184:3184:3184) (2990:2990:2990))
        (PORT d[11] (3049:3049:3049) (3010:3010:3010))
        (PORT d[12] (3781:3781:3781) (3762:3762:3762))
        (PORT clk (2405:2405:2405) (2339:2339:2339))
        (PORT ena (3250:3250:3250) (3420:3420:3420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2376:2376:2376))
        (PORT clk (2405:2405:2405) (2339:2339:2339))
        (PORT ena (3250:3250:3250) (3420:3420:3420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4888:4888:4888) (4673:4673:4673))
        (PORT clk (2405:2405:2405) (2339:2339:2339))
        (PORT ena (3250:3250:3250) (3420:3420:3420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3327:3327:3327))
        (PORT clk (2408:2408:2408) (2343:2343:2343))
        (PORT ena (3254:3254:3254) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2343:2343:2343))
        (PORT d[0] (3254:3254:3254) (3423:3423:3423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3953:3953:3953) (3657:3657:3657))
        (PORT clk (2422:2422:2422) (2360:2360:2360))
        (PORT ena (3582:3582:3582) (3763:3763:3763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3944:3944:3944) (3758:3758:3758))
        (PORT d[1] (5518:5518:5518) (5507:5507:5507))
        (PORT d[2] (2948:2948:2948) (2780:2780:2780))
        (PORT d[3] (4583:4583:4583) (4328:4328:4328))
        (PORT d[4] (3086:3086:3086) (3072:3072:3072))
        (PORT d[5] (3827:3827:3827) (3620:3620:3620))
        (PORT d[6] (3259:3259:3259) (3188:3188:3188))
        (PORT d[7] (3544:3544:3544) (3334:3334:3334))
        (PORT d[8] (4142:4142:4142) (4045:4045:4045))
        (PORT d[9] (3648:3648:3648) (3450:3450:3450))
        (PORT d[10] (2343:2343:2343) (2199:2199:2199))
        (PORT d[11] (3380:3380:3380) (3326:3326:3326))
        (PORT d[12] (4089:4089:4089) (4055:4055:4055))
        (PORT clk (2419:2419:2419) (2356:2356:2356))
        (PORT ena (3578:3578:3578) (3760:3760:3760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2086:2086:2086))
        (PORT clk (2419:2419:2419) (2356:2356:2356))
        (PORT ena (3578:3578:3578) (3760:3760:3760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3440:3440:3440) (3191:3191:3191))
        (PORT clk (2419:2419:2419) (2356:2356:2356))
        (PORT ena (3578:3578:3578) (3760:3760:3760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3862:3862:3862) (3631:3631:3631))
        (PORT clk (2422:2422:2422) (2360:2360:2360))
        (PORT ena (3582:3582:3582) (3763:3763:3763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2360:2360:2360))
        (PORT d[0] (3582:3582:3582) (3763:3763:3763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2231:2231:2231) (2155:2155:2155))
        (PORT datab (1842:1842:1842) (1849:1849:1849))
        (PORT datac (996:996:996) (949:949:949))
        (PORT datad (645:645:645) (613:613:613))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1509:1509:1509))
        (PORT datab (1844:1844:1844) (1851:1851:1851))
        (PORT datac (1275:1275:1275) (1199:1199:1199))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (243:243:243))
        (PORT datab (2088:2088:2088) (1996:1996:1996))
        (PORT datac (186:186:186) (205:205:205))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[30\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (329:329:329))
        (PORT datab (2395:2395:2395) (2401:2401:2401))
        (PORT datac (1958:1958:1958) (1878:1878:1878))
        (PORT datad (1017:1017:1017) (980:980:980))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[30\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (1217:1217:1217) (1148:1148:1148))
        (PORT datac (2646:2646:2646) (2544:2544:2544))
        (PORT datad (540:540:540) (490:490:490))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[30\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (917:917:917))
        (PORT datac (958:958:958) (937:937:937))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1980:1980:1980))
        (PORT ena (2136:2136:2136) (2019:2019:2019))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[7\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (982:982:982))
        (PORT datab (759:759:759) (734:734:734))
        (PORT datad (1748:1748:1748) (1667:1667:1667))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (919:919:919))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1255:1255:1255) (1193:1193:1193))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1304:1304:1304) (1314:1314:1314))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (702:702:702))
        (PORT datab (724:724:724) (713:713:713))
        (PORT datac (894:894:894) (874:874:874))
        (PORT datad (927:927:927) (892:892:892))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[7\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1007:1007:1007))
        (PORT datab (424:424:424) (400:400:400))
        (PORT datad (617:617:617) (565:565:565))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1073:1073:1073) (1067:1067:1067))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (PORT sclr (1423:1423:1423) (1408:1408:1408))
        (PORT sload (890:890:890) (1000:1000:1000))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2155:2155:2155) (2070:2070:2070))
        (PORT datab (1663:1663:1663) (1645:1645:1645))
        (PORT datac (1836:1836:1836) (1772:1772:1772))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1299:1299:1299) (1254:1254:1254))
        (PORT datad (1474:1474:1474) (1430:1430:1430))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1241:1241:1241))
        (PORT datab (1789:1789:1789) (1717:1717:1717))
        (PORT datac (1224:1224:1224) (1186:1186:1186))
        (PORT datad (1782:1782:1782) (1734:1734:1734))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (342:342:342))
        (PORT datac (254:254:254) (316:316:316))
        (PORT datad (249:249:249) (309:309:309))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (487:487:487))
        (PORT datab (286:286:286) (345:345:345))
        (PORT datac (254:254:254) (316:316:316))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1321:1321:1321) (1269:1269:1269))
        (PORT datac (931:931:931) (891:891:891))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (349:349:349))
        (PORT datab (975:975:975) (959:959:959))
        (PORT datac (994:994:994) (979:979:979))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (682:682:682))
        (PORT datab (223:223:223) (239:239:239))
        (PORT datac (196:196:196) (218:218:218))
        (PORT datad (894:894:894) (818:818:818))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1602:1602:1602))
        (PORT datab (1008:1008:1008) (967:967:967))
        (PORT datac (1836:1836:1836) (1728:1728:1728))
        (PORT datad (1503:1503:1503) (1429:1429:1429))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|read_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1226:1226:1226))
        (PORT datab (966:966:966) (895:895:895))
        (PORT datad (1389:1389:1389) (1288:1288:1288))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1972:1972:1972))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_translator\|read_latency_shift_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1448:1448:1448))
        (PORT datac (1216:1216:1216) (1190:1190:1190))
        (PORT datad (263:263:263) (328:328:328))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (264:264:264))
        (PORT datab (2130:2130:2130) (1984:1984:1984))
        (PORT datad (244:244:244) (310:310:310))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1973:1973:1973))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (262:262:262))
        (PORT datab (281:281:281) (343:343:343))
        (PORT datac (2093:2093:2093) (1951:1951:1951))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (395:395:395))
        (PORT datab (991:991:991) (924:924:924))
        (PORT datac (262:262:262) (334:334:334))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1973:1973:1973))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (667:667:667))
        (PORT datab (416:416:416) (393:393:393))
        (PORT datac (1860:1860:1860) (1788:1788:1788))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (369:369:369))
        (PORT datab (465:465:465) (491:491:491))
        (PORT datad (192:192:192) (212:212:212))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1973:1973:1973))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (352:352:352))
        (PORT datab (268:268:268) (326:326:326))
        (PORT datad (192:192:192) (212:212:212))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1973:1973:1973))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (666:666:666))
        (PORT datab (1431:1431:1431) (1318:1318:1318))
        (PORT datac (264:264:264) (335:335:335))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|wait_latency_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (264:264:264))
        (PORT datab (2130:2130:2130) (1985:1985:1985))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1973:1973:1973))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1716:1716:1716) (1600:1600:1600))
        (PORT datab (281:281:281) (344:344:344))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (376:376:376))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (263:263:263) (335:335:335))
        (PORT datad (662:662:662) (628:628:628))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2028:2028:2028))
        (PORT asdata (1353:1353:1353) (1324:1324:1324))
        (PORT clrn (2105:2105:2105) (1976:1976:1976))
        (PORT ena (1621:1621:1621) (1540:1540:1540))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2409:2409:2409) (2307:2307:2307))
        (PORT datab (2156:2156:2156) (2074:2074:2074))
        (PORT datac (257:257:257) (319:319:319))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2105:2105:2105) (1976:1976:1976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1953:1953:1953))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2282:2282:2282) (2219:2219:2219))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (1978:1978:1978))
        (PORT datab (266:266:266) (324:324:324))
        (PORT datac (2800:2800:2800) (2862:2862:2862))
        (PORT datad (1030:1030:1030) (1022:1022:1022))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1163:1163:1163))
        (PORT datad (1384:1384:1384) (1372:1372:1372))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1583:1583:1583))
        (PORT datab (792:792:792) (811:811:811))
        (PORT datad (267:267:267) (326:326:326))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2154:2154:2154))
        (PORT clk (2406:2406:2406) (2349:2349:2349))
        (PORT ena (5518:5518:5518) (5699:5699:5699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5884:5884:5884) (5717:5717:5717))
        (PORT d[1] (2996:2996:2996) (2924:2924:2924))
        (PORT d[2] (4448:4448:4448) (4356:4356:4356))
        (PORT d[3] (5217:5217:5217) (5155:5155:5155))
        (PORT d[4] (2891:2891:2891) (2825:2825:2825))
        (PORT d[5] (2010:2010:2010) (1937:1937:1937))
        (PORT d[6] (4390:4390:4390) (4364:4364:4364))
        (PORT d[7] (6637:6637:6637) (6570:6570:6570))
        (PORT d[8] (3630:3630:3630) (3530:3530:3530))
        (PORT d[9] (4528:4528:4528) (4415:4415:4415))
        (PORT d[10] (5826:5826:5826) (5634:5634:5634))
        (PORT d[11] (2556:2556:2556) (2597:2597:2597))
        (PORT d[12] (4041:4041:4041) (4044:4044:4044))
        (PORT clk (2403:2403:2403) (2345:2345:2345))
        (PORT ena (5514:5514:5514) (5696:5696:5696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3132:3132:3132))
        (PORT clk (2403:2403:2403) (2345:2345:2345))
        (PORT ena (5514:5514:5514) (5696:5696:5696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2449:2449:2449))
        (PORT clk (2403:2403:2403) (2345:2345:2345))
        (PORT ena (5514:5514:5514) (5696:5696:5696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2516:2516:2516))
        (PORT clk (2406:2406:2406) (2349:2349:2349))
        (PORT ena (5518:5518:5518) (5699:5699:5699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2349:2349:2349))
        (PORT d[0] (5518:5518:5518) (5699:5699:5699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3111:3111:3111))
        (PORT clk (2443:2443:2443) (2385:2385:2385))
        (PORT ena (6519:6519:6519) (6694:6694:6694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6690:6690:6690) (6405:6405:6405))
        (PORT d[1] (3765:3765:3765) (3717:3717:3717))
        (PORT d[2] (7448:7448:7448) (7344:7344:7344))
        (PORT d[3] (4510:4510:4510) (4396:4396:4396))
        (PORT d[4] (2787:2787:2787) (2783:2783:2783))
        (PORT d[5] (5448:5448:5448) (5181:5181:5181))
        (PORT d[6] (5722:5722:5722) (5687:5687:5687))
        (PORT d[7] (6904:6904:6904) (6827:6827:6827))
        (PORT d[8] (3032:3032:3032) (2942:2942:2942))
        (PORT d[9] (3854:3854:3854) (3719:3719:3719))
        (PORT d[10] (7197:7197:7197) (6945:6945:6945))
        (PORT d[11] (3459:3459:3459) (3436:3436:3436))
        (PORT d[12] (3495:3495:3495) (3503:3503:3503))
        (PORT clk (2440:2440:2440) (2381:2381:2381))
        (PORT ena (6515:6515:6515) (6691:6691:6691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2678:2678:2678))
        (PORT clk (2440:2440:2440) (2381:2381:2381))
        (PORT ena (6515:6515:6515) (6691:6691:6691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6119:6119:6119) (5874:5874:5874))
        (PORT clk (2440:2440:2440) (2381:2381:2381))
        (PORT ena (6515:6515:6515) (6691:6691:6691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4900:4900:4900) (4654:4654:4654))
        (PORT clk (2443:2443:2443) (2385:2385:2385))
        (PORT ena (6519:6519:6519) (6694:6694:6694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2385:2385:2385))
        (PORT d[0] (6519:6519:6519) (6694:6694:6694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (2812:2812:2812))
        (PORT clk (2371:2371:2371) (2309:2309:2309))
        (PORT ena (5609:5609:5609) (5753:5753:5753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5447:5447:5447) (5237:5237:5237))
        (PORT d[1] (4872:4872:4872) (4860:4860:4860))
        (PORT d[2] (6565:6565:6565) (6512:6512:6512))
        (PORT d[3] (4559:4559:4559) (4492:4492:4492))
        (PORT d[4] (3129:3129:3129) (3131:3131:3131))
        (PORT d[5] (9685:9685:9685) (9198:9198:9198))
        (PORT d[6] (4785:4785:4785) (4778:4778:4778))
        (PORT d[7] (6561:6561:6561) (6491:6491:6491))
        (PORT d[8] (3428:3428:3428) (3345:3345:3345))
        (PORT d[9] (3902:3902:3902) (3789:3789:3789))
        (PORT d[10] (5556:5556:5556) (5372:5372:5372))
        (PORT d[11] (2829:2829:2829) (2825:2825:2825))
        (PORT d[12] (3382:3382:3382) (3365:3365:3365))
        (PORT clk (2368:2368:2368) (2305:2305:2305))
        (PORT ena (5605:5605:5605) (5750:5750:5750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (3515:3515:3515))
        (PORT clk (2368:2368:2368) (2305:2305:2305))
        (PORT ena (5605:5605:5605) (5750:5750:5750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4955:4955:4955) (4725:4725:4725))
        (PORT clk (2368:2368:2368) (2305:2305:2305))
        (PORT ena (5605:5605:5605) (5750:5750:5750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5531:5531:5531) (5292:5292:5292))
        (PORT clk (2371:2371:2371) (2309:2309:2309))
        (PORT ena (5609:5609:5609) (5753:5753:5753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2309:2309:2309))
        (PORT d[0] (5609:5609:5609) (5753:5753:5753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1573:1573:1573))
        (PORT datab (1213:1213:1213) (1160:1160:1160))
        (PORT datac (1844:1844:1844) (1790:1790:1790))
        (PORT datad (1739:1739:1739) (1653:1653:1653))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (2759:2759:2759))
        (PORT clk (2405:2405:2405) (2345:2345:2345))
        (PORT ena (6080:6080:6080) (6271:6271:6271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4891:4891:4891) (4730:4730:4730))
        (PORT d[1] (3498:3498:3498) (3486:3486:3486))
        (PORT d[2] (5960:5960:5960) (5916:5916:5916))
        (PORT d[3] (5289:5289:5289) (5135:5135:5135))
        (PORT d[4] (4335:4335:4335) (4269:4269:4269))
        (PORT d[5] (9510:9510:9510) (8985:8985:8985))
        (PORT d[6] (5117:5117:5117) (5099:5099:5099))
        (PORT d[7] (6208:6208:6208) (6123:6123:6123))
        (PORT d[8] (2974:2974:2974) (2856:2856:2856))
        (PORT d[9] (3890:3890:3890) (3786:3786:3786))
        (PORT d[10] (5497:5497:5497) (5287:5287:5287))
        (PORT d[11] (1784:1784:1784) (1787:1787:1787))
        (PORT d[12] (2083:2083:2083) (2067:2067:2067))
        (PORT clk (2402:2402:2402) (2341:2341:2341))
        (PORT ena (6076:6076:6076) (6268:6268:6268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6059:6059:6059) (5752:5752:5752))
        (PORT clk (2402:2402:2402) (2341:2341:2341))
        (PORT ena (6076:6076:6076) (6268:6268:6268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3877:3877:3877) (3670:3670:3670))
        (PORT clk (2402:2402:2402) (2341:2341:2341))
        (PORT ena (6076:6076:6076) (6268:6268:6268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5083:5083:5083) (4790:4790:4790))
        (PORT clk (2405:2405:2405) (2345:2345:2345))
        (PORT ena (6080:6080:6080) (6271:6271:6271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2345:2345:2345))
        (PORT d[0] (6080:6080:6080) (6271:6271:6271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1226:1226:1226))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (1587:1587:1587) (1540:1540:1540))
        (PORT datad (2060:2060:2060) (1978:1978:1978))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1567:1567:1567))
        (PORT clk (2430:2430:2430) (2371:2371:2371))
        (PORT ena (5578:5578:5578) (5767:5767:5767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6483:6483:6483) (6302:6302:6302))
        (PORT d[1] (2966:2966:2966) (2892:2892:2892))
        (PORT d[2] (4833:4833:4833) (4744:4744:4744))
        (PORT d[3] (5509:5509:5509) (5434:5434:5434))
        (PORT d[4] (3282:3282:3282) (3201:3201:3201))
        (PORT d[5] (1361:1361:1361) (1315:1315:1315))
        (PORT d[6] (1332:1332:1332) (1281:1281:1281))
        (PORT d[7] (1105:1105:1105) (1078:1078:1078))
        (PORT d[8] (3034:3034:3034) (2933:2933:2933))
        (PORT d[9] (5355:5355:5355) (5207:5207:5207))
        (PORT d[10] (6142:6142:6142) (5933:5933:5933))
        (PORT d[11] (3131:3131:3131) (3117:3117:3117))
        (PORT d[12] (4354:4354:4354) (4341:4341:4341))
        (PORT clk (2427:2427:2427) (2367:2367:2367))
        (PORT ena (5574:5574:5574) (5764:5764:5764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4810:4810:4810) (4504:4504:4504))
        (PORT clk (2427:2427:2427) (2367:2367:2367))
        (PORT ena (5574:5574:5574) (5764:5764:5764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (1881:1881:1881))
        (PORT clk (2427:2427:2427) (2367:2367:2367))
        (PORT ena (5574:5574:5574) (5764:5764:5764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2871:2871:2871))
        (PORT clk (2430:2430:2430) (2371:2371:2371))
        (PORT ena (5578:5578:5578) (5767:5767:5767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2371:2371:2371))
        (PORT d[0] (5578:5578:5578) (5767:5767:5767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT asdata (1593:1593:1593) (1529:1529:1529))
        (PORT clrn (2103:2103:2103) (1975:1975:1975))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (2625:2625:2625) (2561:2561:2561))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1225:1225:1225) (1162:1162:1162))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1975:1975:1975))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (2626:2626:2626) (2562:2562:2562))
        (PORT datad (260:260:260) (326:326:326))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (1763:1763:1763) (1721:1721:1721))
        (PORT datac (254:254:254) (316:316:316))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1156:1156:1156))
        (PORT d[1] (1222:1222:1222) (1141:1141:1141))
        (PORT d[2] (2614:2614:2614) (2550:2550:2550))
        (PORT d[3] (1345:1345:1345) (1285:1285:1285))
        (PORT clk (2434:2434:2434) (2377:2377:2377))
        (PORT ena (5809:5809:5809) (6007:6007:6007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1276:1276:1276))
        (PORT d[1] (3218:3218:3218) (3129:3129:3129))
        (PORT d[2] (4818:4818:4818) (4734:4734:4734))
        (PORT d[3] (4726:4726:4726) (4636:4636:4636))
        (PORT d[4] (3195:3195:3195) (3203:3203:3203))
        (PORT d[5] (1377:1377:1377) (1331:1331:1331))
        (PORT d[6] (3707:3707:3707) (3689:3689:3689))
        (PORT d[7] (1065:1065:1065) (1040:1040:1040))
        (PORT d[8] (3606:3606:3606) (3481:3481:3481))
        (PORT d[9] (5098:5098:5098) (4966:4966:4966))
        (PORT d[10] (6189:6189:6189) (5976:5976:5976))
        (PORT clk (2431:2431:2431) (2373:2373:2373))
        (PORT ena (5805:5805:5805) (6004:6004:6004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (1856:1856:1856))
        (PORT clk (2431:2431:2431) (2373:2373:2373))
        (PORT ena (5805:5805:5805) (6004:6004:6004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2094:2094:2094))
        (PORT clk (2431:2431:2431) (2373:2373:2373))
        (PORT ena (5805:5805:5805) (6004:6004:6004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (725:725:725) (704:704:704))
        (PORT clk (2434:2434:2434) (2377:2377:2377))
        (PORT ena (5809:5809:5809) (6007:6007:6007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2377:2377:2377))
        (PORT d[0] (5809:5809:5809) (6007:6007:6007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1573:1573:1573))
        (PORT datab (1880:1880:1880) (1822:1822:1822))
        (PORT datac (958:958:958) (898:898:898))
        (PORT datad (693:693:693) (655:655:655))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2492:2492:2492))
        (PORT clk (2397:2397:2397) (2338:2338:2338))
        (PORT ena (5793:5793:5793) (5969:5969:5969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5683:5683:5683) (5466:5466:5466))
        (PORT d[1] (4442:4442:4442) (4431:4431:4431))
        (PORT d[2] (5972:5972:5972) (5928:5928:5928))
        (PORT d[3] (5031:5031:5031) (4897:4897:4897))
        (PORT d[4] (4296:4296:4296) (4229:4229:4229))
        (PORT d[5] (8925:8925:8925) (8425:8425:8425))
        (PORT d[6] (4763:4763:4763) (4758:4758:4758))
        (PORT d[7] (6114:6114:6114) (6025:6025:6025))
        (PORT d[8] (2954:2954:2954) (2834:2834:2834))
        (PORT d[9] (4287:4287:4287) (4200:4200:4200))
        (PORT d[10] (5511:5511:5511) (5304:5304:5304))
        (PORT d[11] (1839:1839:1839) (1839:1839:1839))
        (PORT d[12] (3386:3386:3386) (3340:3340:3340))
        (PORT clk (2394:2394:2394) (2334:2334:2334))
        (PORT ena (5789:5789:5789) (5966:5966:5966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4382:4382:4382) (4081:4081:4081))
        (PORT clk (2394:2394:2394) (2334:2334:2334))
        (PORT ena (5789:5789:5789) (5966:5966:5966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4220:4220:4220) (4024:4024:4024))
        (PORT clk (2394:2394:2394) (2334:2334:2334))
        (PORT ena (5789:5789:5789) (5966:5966:5966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4798:4798:4798) (4523:4523:4523))
        (PORT clk (2397:2397:2397) (2338:2338:2338))
        (PORT ena (5793:5793:5793) (5969:5969:5969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2338:2338:2338))
        (PORT d[0] (5793:5793:5793) (5969:5969:5969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2339:2339:2339))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2339:2339:2339))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2339:2339:2339))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2339:2339:2339))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1573:1573:1573))
        (PORT datab (1878:1878:1878) (1821:1821:1821))
        (PORT datac (2588:2588:2588) (2374:2374:2374))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (1351:1351:1351) (1334:1334:1334))
        (PORT datac (191:191:191) (210:210:210))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (842:842:842))
        (PORT datab (688:688:688) (658:658:658))
        (PORT datac (682:682:682) (653:653:653))
        (PORT datad (1918:1918:1918) (1861:1861:1861))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2028:2028:2028))
        (PORT asdata (799:799:799) (816:816:816))
        (PORT clrn (2105:2105:2105) (1976:1976:1976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (352:352:352))
        (PORT datab (1615:1615:1615) (1533:1533:1533))
        (PORT datad (1036:1036:1036) (989:989:989))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (229:229:229) (247:247:247))
        (PORT datac (1242:1242:1242) (1180:1180:1180))
        (PORT datad (338:338:338) (314:314:314))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (888:888:888))
        (PORT datab (730:730:730) (706:706:706))
        (PORT datac (2176:2176:2176) (1993:1993:1993))
        (PORT datad (249:249:249) (314:314:314))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (958:958:958) (873:873:873))
        (PORT datac (752:752:752) (765:765:765))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT ena (3026:3026:3026) (2908:2908:2908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[7\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (940:940:940))
        (PORT datab (1155:1155:1155) (1101:1101:1101))
        (PORT datac (1541:1541:1541) (1495:1495:1495))
        (PORT datad (876:876:876) (833:833:833))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2044:2044:2044))
        (PORT asdata (2154:2154:2154) (2097:2097:2097))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|data_out\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1444:1444:1444) (1369:1369:1369))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1975:1975:1975))
        (PORT ena (1858:1858:1858) (1736:1736:1736))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1551:1551:1551) (1502:1502:1502))
        (PORT datab (1895:1895:1895) (1836:1836:1836))
        (PORT datac (883:883:883) (847:847:847))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2686:2686:2686) (2697:2697:2697))
        (PORT datab (1602:1602:1602) (1501:1501:1501))
        (PORT datac (232:232:232) (292:292:292))
        (PORT datad (794:794:794) (818:818:818))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (345:345:345))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1964:1964:1964))
        (PORT ena (1353:1353:1353) (1323:1323:1323))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (346:346:346))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1964:1964:1964))
        (PORT ena (1353:1353:1353) (1323:1323:1323))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1964:1964:1964))
        (PORT ena (1353:1353:1353) (1323:1323:1323))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (347:347:347))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1964:1964:1964))
        (PORT ena (1353:1353:1353) (1323:1323:1323))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (351:351:351))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1964:1964:1964))
        (PORT ena (1353:1353:1353) (1323:1323:1323))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1964:1964:1964))
        (PORT ena (1353:1353:1353) (1323:1323:1323))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (347:347:347))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1964:1964:1964))
        (PORT ena (1335:1335:1335) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (347:347:347))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1964:1964:1964))
        (PORT ena (1335:1335:1335) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (351:351:351))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1964:1964:1964))
        (PORT ena (1335:1335:1335) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (346:346:346))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1964:1964:1964))
        (PORT ena (1335:1335:1335) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1964:1964:1964))
        (PORT ena (1335:1335:1335) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (249:249:249) (309:309:309))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1964:1964:1964))
        (PORT ena (1335:1335:1335) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT asdata (2432:2432:2432) (2296:2296:2296))
        (PORT clrn (2109:2109:2109) (1979:1979:1979))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1068:1068:1068) (1057:1057:1057))
        (PORT datac (1308:1308:1308) (1279:1279:1279))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2029:2029:2029))
        (PORT asdata (2234:2234:2234) (2152:2152:2152))
        (PORT clrn (2108:2108:2108) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1382:1382:1382) (1364:1364:1364))
        (PORT datad (929:929:929) (903:903:903))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1313:1313:1313) (1273:1273:1273))
        (PORT datac (1036:1036:1036) (1029:1029:1029))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1301:1301:1301) (1253:1253:1253))
        (PORT datad (774:774:774) (796:796:796))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1867:1867:1867) (1796:1796:1796))
        (PORT datac (765:765:765) (785:785:785))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1382:1382:1382) (1364:1364:1364))
        (PORT datac (980:980:980) (954:954:954))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1188:1188:1188))
        (PORT d[1] (1037:1037:1037) (987:987:987))
        (PORT d[2] (417:417:417) (403:403:403))
        (PORT d[3] (1029:1029:1029) (990:990:990))
        (PORT d[4] (732:732:732) (694:694:694))
        (PORT d[5] (1000:1000:1000) (949:949:949))
        (PORT d[6] (761:761:761) (730:730:730))
        (PORT d[7] (1057:1057:1057) (1005:1005:1005))
        (PORT clk (2423:2423:2423) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (776:776:776) (788:788:788))
        (PORT d[1] (792:792:792) (800:800:800))
        (PORT d[2] (784:784:784) (796:796:796))
        (PORT d[3] (758:758:758) (771:771:771))
        (PORT d[4] (768:768:768) (782:782:782))
        (PORT d[5] (756:756:756) (770:770:770))
        (PORT clk (2420:2420:2420) (2360:2360:2360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1439:1439:1439))
        (PORT clk (2420:2420:2420) (2360:2360:2360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2364:2364:2364))
        (PORT d[0] (2080:2080:2080) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2365:2365:2365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (753:753:753) (761:761:761))
        (PORT d[1] (760:760:760) (773:773:773))
        (PORT d[2] (1004:1004:1004) (974:974:974))
        (PORT d[3] (754:754:754) (763:763:763))
        (PORT d[4] (799:799:799) (808:808:808))
        (PORT d[5] (794:794:794) (803:803:803))
        (PORT clk (2381:2381:2381) (2283:2283:2283))
        (PORT ena (1980:1980:1980) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2283:2283:2283))
        (PORT d[0] (1980:1980:1980) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2321:2321:2321))
        (PORT ena (1581:1581:1581) (1472:1472:1472))
        (PORT aclr (2329:2329:2329) (2267:2267:2267))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
        (IOPATH (posedge aclr) q (349:349:349) (349:349:349))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (SETUP ena (posedge clk) (49:49:49))
      (SETUP aclr (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
      (HOLD aclr (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (525:525:525))
        (PORT datab (1282:1282:1282) (1218:1218:1218))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1565:1565:1565) (1527:1527:1527))
        (PORT sclr (1498:1498:1498) (1556:1556:1556))
        (PORT ena (1340:1340:1340) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (522:522:522))
        (PORT datac (974:974:974) (938:938:938))
        (PORT datad (238:238:238) (300:300:300))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (352:352:352))
        (PORT datab (658:658:658) (638:638:638))
        (PORT datac (684:684:684) (676:676:676))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1003:1003:1003))
        (PORT datab (796:796:796) (797:797:797))
        (PORT datac (188:188:188) (207:207:207))
        (PORT datad (365:365:365) (347:347:347))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1565:1565:1565) (1527:1527:1527))
        (PORT ena (1340:1340:1340) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (526:526:526))
        (PORT datab (277:277:277) (339:339:339))
        (PORT datac (1246:1246:1246) (1169:1169:1169))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1005:1005:1005))
        (PORT datab (794:794:794) (794:794:794))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (363:363:363) (345:345:345))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1565:1565:1565) (1527:1527:1527))
        (PORT ena (1340:1340:1340) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1565:1565:1565) (1527:1527:1527))
        (PORT ena (1336:1336:1336) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (243:243:243) (308:308:308))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1565:1565:1565) (1527:1527:1527))
        (PORT ena (1336:1336:1336) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1565:1565:1565) (1527:1527:1527))
        (PORT ena (1336:1336:1336) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (626:626:626) (622:622:622))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (1977:1977:1977))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1595:1595:1595) (1546:1546:1546))
        (PORT ena (1543:1543:1543) (1458:1458:1458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (1977:1977:1977))
        (PORT asdata (1028:1028:1028) (1014:1014:1014))
        (PORT clrn (1595:1595:1595) (1546:1546:1546))
        (PORT ena (1543:1543:1543) (1458:1458:1458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (1977:1977:1977))
        (PORT asdata (370:370:370) (367:367:367))
        (PORT clrn (1595:1595:1595) (1546:1546:1546))
        (PORT ena (1543:1543:1543) (1458:1458:1458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1013:1013:1013))
        (PORT d[1] (1035:1035:1035) (1028:1028:1028))
        (PORT d[2] (1084:1084:1084) (1072:1072:1072))
        (PORT d[3] (1220:1220:1220) (1157:1157:1157))
        (PORT d[4] (1002:1002:1002) (978:978:978))
        (PORT d[5] (1095:1095:1095) (1089:1089:1089))
        (PORT d[6] (1122:1122:1122) (1117:1117:1117))
        (PORT d[7] (1061:1061:1061) (1038:1038:1038))
        (PORT clk (2427:2427:2427) (2368:2368:2368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (764:764:764) (778:778:778))
        (PORT d[1] (766:766:766) (782:782:782))
        (PORT d[2] (762:762:762) (776:776:776))
        (PORT d[3] (1363:1363:1363) (1343:1343:1343))
        (PORT d[4] (765:765:765) (781:781:781))
        (PORT d[5] (793:793:793) (808:808:808))
        (PORT clk (2424:2424:2424) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1142:1142:1142))
        (PORT clk (2424:2424:2424) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2368:2368:2368))
        (PORT d[0] (1819:1819:1819) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2369:2369:2369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (758:758:758) (768:768:768))
        (PORT d[1] (788:788:788) (796:796:796))
        (PORT d[2] (970:970:970) (959:959:959))
        (PORT d[3] (761:761:761) (774:774:774))
        (PORT d[4] (1028:1028:1028) (1023:1023:1023))
        (PORT d[5] (819:819:819) (829:829:829))
        (PORT clk (2385:2385:2385) (2287:2287:2287))
        (PORT ena (2082:2082:2082) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2287:2287:2287))
        (PORT d[0] (2082:2082:2082) (1911:1911:1911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1067:1067:1067) (1045:1045:1045))
        (PORT datac (1036:1036:1036) (996:996:996))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1973:1973:1973))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (979:979:979))
        (PORT datab (1003:1003:1003) (940:940:940))
        (PORT datad (691:691:691) (696:696:696))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2547:2547:2547))
        (PORT clk (2448:2448:2448) (2390:2390:2390))
        (PORT ena (5174:5174:5174) (5379:5379:5379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (961:961:961))
        (PORT d[1] (3260:3260:3260) (3172:3172:3172))
        (PORT d[2] (1668:1668:1668) (1605:1605:1605))
        (PORT d[3] (6165:6165:6165) (6062:6062:6062))
        (PORT d[4] (3814:3814:3814) (3793:3793:3793))
        (PORT d[5] (1027:1027:1027) (993:993:993))
        (PORT d[6] (1022:1022:1022) (992:992:992))
        (PORT d[7] (1012:1012:1012) (968:968:968))
        (PORT d[8] (4228:4228:4228) (4074:4074:4074))
        (PORT d[9] (5401:5401:5401) (5256:5256:5256))
        (PORT d[10] (3101:3101:3101) (2945:2945:2945))
        (PORT d[11] (3199:3199:3199) (3220:3220:3220))
        (PORT d[12] (1535:1535:1535) (1457:1457:1457))
        (PORT clk (2445:2445:2445) (2386:2386:2386))
        (PORT ena (5170:5170:5170) (5376:5376:5376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (1829:1829:1829))
        (PORT clk (2445:2445:2445) (2386:2386:2386))
        (PORT ena (5170:5170:5170) (5376:5376:5376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2417:2417:2417))
        (PORT clk (2445:2445:2445) (2386:2386:2386))
        (PORT ena (5170:5170:5170) (5376:5376:5376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (426:426:426) (417:417:417))
        (PORT clk (2448:2448:2448) (2390:2390:2390))
        (PORT ena (5174:5174:5174) (5379:5379:5379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2390:2390:2390))
        (PORT d[0] (5174:5174:5174) (5379:5379:5379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1479:1479:1479))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1479:1479:1479))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (1669:1669:1669) (1618:1618:1618))
        (PORT datac (1607:1607:1607) (1581:1581:1581))
        (PORT datad (682:682:682) (654:654:654))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (1814:1814:1814))
        (PORT clk (2385:2385:2385) (2327:2327:2327))
        (PORT ena (5675:5675:5675) (5828:5828:5828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6058:6058:6058) (5801:5801:5801))
        (PORT d[1] (4201:4201:4201) (4207:4207:4207))
        (PORT d[2] (5993:5993:5993) (5974:5974:5974))
        (PORT d[3] (5089:5089:5089) (4975:4975:4975))
        (PORT d[4] (3440:3440:3440) (3429:3429:3429))
        (PORT d[5] (9404:9404:9404) (8938:8938:8938))
        (PORT d[6] (4812:4812:4812) (4806:4806:4806))
        (PORT d[7] (6256:6256:6256) (6198:6198:6198))
        (PORT d[8] (3376:3376:3376) (3296:3296:3296))
        (PORT d[9] (4118:4118:4118) (3991:3991:3991))
        (PORT d[10] (5881:5881:5881) (5685:5685:5685))
        (PORT d[11] (2778:2778:2778) (2778:2778:2778))
        (PORT d[12] (3746:3746:3746) (3713:3713:3713))
        (PORT clk (2382:2382:2382) (2323:2323:2323))
        (PORT ena (5671:5671:5671) (5825:5825:5825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3565:3565:3565) (3300:3300:3300))
        (PORT clk (2382:2382:2382) (2323:2323:2323))
        (PORT ena (5671:5671:5671) (5825:5825:5825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5196:5196:5196) (4981:4981:4981))
        (PORT clk (2382:2382:2382) (2323:2323:2323))
        (PORT ena (5671:5671:5671) (5825:5825:5825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5571:5571:5571) (5330:5330:5330))
        (PORT clk (2385:2385:2385) (2327:2327:2327))
        (PORT ena (5675:5675:5675) (5828:5828:5828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2327:2327:2327))
        (PORT d[0] (5675:5675:5675) (5828:5828:5828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2280:2280:2280))
        (PORT clk (2436:2436:2436) (2378:2378:2378))
        (PORT ena (5131:5131:5131) (5312:5312:5312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5221:5221:5221) (5048:5048:5048))
        (PORT d[1] (5397:5397:5397) (5349:5349:5349))
        (PORT d[2] (6931:6931:6931) (6841:6841:6841))
        (PORT d[3] (5337:5337:5337) (5189:5189:5189))
        (PORT d[4] (3360:3360:3360) (3306:3306:3306))
        (PORT d[5] (6066:6066:6066) (5683:5683:5683))
        (PORT d[6] (5706:5706:5706) (5669:5669:5669))
        (PORT d[7] (5334:5334:5334) (5164:5164:5164))
        (PORT d[8] (3628:3628:3628) (3485:3485:3485))
        (PORT d[9] (4474:4474:4474) (4319:4319:4319))
        (PORT d[10] (5019:5019:5019) (4789:4789:4789))
        (PORT d[11] (3077:3077:3077) (3039:3039:3039))
        (PORT d[12] (2089:2089:2089) (2049:2049:2049))
        (PORT clk (2433:2433:2433) (2374:2374:2374))
        (PORT ena (5127:5127:5127) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (2741:2741:2741))
        (PORT clk (2433:2433:2433) (2374:2374:2374))
        (PORT ena (5127:5127:5127) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (3658:3658:3658))
        (PORT clk (2433:2433:2433) (2374:2374:2374))
        (PORT ena (5127:5127:5127) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4418:4418:4418) (4121:4121:4121))
        (PORT clk (2436:2436:2436) (2378:2378:2378))
        (PORT ena (5131:5131:5131) (5312:5312:5312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2378:2378:2378))
        (PORT d[0] (5131:5131:5131) (5312:5312:5312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2198:2198:2198))
        (PORT clk (2347:2347:2347) (2285:2285:2285))
        (PORT ena (5184:5184:5184) (5344:5344:5344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5135:5135:5135) (4967:4967:4967))
        (PORT d[1] (4142:4142:4142) (4121:4121:4121))
        (PORT d[2] (5612:5612:5612) (5572:5572:5572))
        (PORT d[3] (4402:4402:4402) (4313:4313:4313))
        (PORT d[4] (3491:3491:3491) (3468:3468:3468))
        (PORT d[5] (9569:9569:9569) (9029:9029:9029))
        (PORT d[6] (4440:4440:4440) (4434:4434:4434))
        (PORT d[7] (6188:6188:6188) (6097:6097:6097))
        (PORT d[8] (3305:3305:3305) (3165:3165:3165))
        (PORT d[9] (4268:4268:4268) (4179:4179:4179))
        (PORT d[10] (5114:5114:5114) (4922:4922:4922))
        (PORT d[11] (2107:2107:2107) (2098:2098:2098))
        (PORT d[12] (2706:2706:2706) (2687:2687:2687))
        (PORT clk (2344:2344:2344) (2281:2281:2281))
        (PORT ena (5180:5180:5180) (5341:5341:5341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (3015:3015:3015))
        (PORT clk (2344:2344:2344) (2281:2281:2281))
        (PORT ena (5180:5180:5180) (5341:5341:5341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4296:4296:4296) (4093:4093:4093))
        (PORT clk (2344:2344:2344) (2281:2281:2281))
        (PORT ena (5180:5180:5180) (5341:5341:5341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4765:4765:4765) (4491:4491:4491))
        (PORT clk (2347:2347:2347) (2285:2285:2285))
        (PORT ena (5184:5184:5184) (5344:5344:5344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2285:2285:2285))
        (PORT d[0] (5184:5184:5184) (5344:5344:5344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2189:2189:2189))
        (PORT clk (2420:2420:2420) (2360:2360:2360))
        (PORT ena (6082:6082:6082) (6273:6273:6273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4884:4884:4884) (4723:4723:4723))
        (PORT d[1] (4774:4774:4774) (4747:4747:4747))
        (PORT d[2] (6307:6307:6307) (6252:6252:6252))
        (PORT d[3] (5317:5317:5317) (5164:5164:5164))
        (PORT d[4] (2817:2817:2817) (2812:2812:2812))
        (PORT d[5] (9810:9810:9810) (9265:9265:9265))
        (PORT d[6] (5074:5074:5074) (5059:5059:5059))
        (PORT d[7] (6220:6220:6220) (6136:6136:6136))
        (PORT d[8] (2974:2974:2974) (2856:2856:2856))
        (PORT d[9] (3870:3870:3870) (3749:3749:3749))
        (PORT d[10] (4761:4761:4761) (4560:4560:4560))
        (PORT d[11] (2122:2122:2122) (2105:2105:2105))
        (PORT d[12] (3720:3720:3720) (3653:3653:3653))
        (PORT clk (2417:2417:2417) (2356:2356:2356))
        (PORT ena (6078:6078:6078) (6270:6270:6270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5986:5986:5986) (5711:5711:5711))
        (PORT clk (2417:2417:2417) (2356:2356:2356))
        (PORT ena (6078:6078:6078) (6270:6270:6270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3872:3872:3872) (3666:3666:3666))
        (PORT clk (2417:2417:2417) (2356:2356:2356))
        (PORT ena (6078:6078:6078) (6270:6270:6270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5116:5116:5116) (4823:4823:4823))
        (PORT clk (2420:2420:2420) (2360:2360:2360))
        (PORT ena (6082:6082:6082) (6273:6273:6273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2360:2360:2360))
        (PORT d[0] (6082:6082:6082) (6273:6273:6273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2281:2281:2281) (2120:2120:2120))
        (PORT datab (2277:2277:2277) (2230:2230:2230))
        (PORT datac (2117:2117:2117) (2138:2138:2138))
        (PORT datad (1314:1314:1314) (1195:1195:1195))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2081:2081:2081) (1965:1965:1965))
        (PORT datab (2275:2275:2275) (2227:2227:2227))
        (PORT datac (1604:1604:1604) (1463:1463:1463))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (1896:1896:1896))
        (PORT clk (2400:2400:2400) (2342:2342:2342))
        (PORT ena (5567:5567:5567) (5782:5782:5782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5857:5857:5857) (5699:5699:5699))
        (PORT d[1] (3233:3233:3233) (3140:3140:3140))
        (PORT d[2] (4803:4803:4803) (4694:4694:4694))
        (PORT d[3] (5204:5204:5204) (5140:5140:5140))
        (PORT d[4] (2618:2618:2618) (2563:2563:2563))
        (PORT d[5] (1992:1992:1992) (1920:1920:1920))
        (PORT d[6] (4396:4396:4396) (4371:4371:4371))
        (PORT d[7] (6628:6628:6628) (6557:6557:6557))
        (PORT d[8] (3652:3652:3652) (3545:3545:3545))
        (PORT d[9] (4483:4483:4483) (4375:4375:4375))
        (PORT d[10] (5848:5848:5848) (5653:5653:5653))
        (PORT d[11] (2559:2559:2559) (2602:2602:2602))
        (PORT d[12] (4086:4086:4086) (4084:4084:4084))
        (PORT clk (2397:2397:2397) (2338:2338:2338))
        (PORT ena (5563:5563:5563) (5779:5779:5779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4501:4501:4501) (4211:4211:4211))
        (PORT clk (2397:2397:2397) (2338:2338:2338))
        (PORT ena (5563:5563:5563) (5779:5779:5779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2415:2415:2415))
        (PORT clk (2397:2397:2397) (2338:2338:2338))
        (PORT ena (5563:5563:5563) (5779:5779:5779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2205:2205:2205))
        (PORT clk (2400:2400:2400) (2342:2342:2342))
        (PORT ena (5567:5567:5567) (5782:5782:5782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2342:2342:2342))
        (PORT d[0] (5567:5567:5567) (5782:5782:5782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (910:910:910))
        (PORT datab (1666:1666:1666) (1614:1614:1614))
        (PORT datac (1608:1608:1608) (1582:1582:1582))
        (PORT datad (1240:1240:1240) (1179:1179:1179))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (1331:1331:1331) (1297:1297:1297))
        (PORT datac (1338:1338:1338) (1327:1327:1327))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (975:975:975))
        (PORT datab (969:969:969) (910:910:910))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1126:1126:1126))
        (PORT datab (738:738:738) (714:714:714))
        (PORT datac (2180:2180:2180) (1997:1997:1997))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT ena (3026:3026:3026) (2908:2908:2908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (462:462:462))
        (PORT datab (742:742:742) (712:712:712))
        (PORT datac (953:953:953) (1001:1001:1001))
        (PORT datad (1436:1436:1436) (1417:1417:1417))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2042:2042:2042))
        (PORT asdata (1849:1849:1849) (1765:1765:1765))
        (PORT clrn (2110:2110:2110) (1982:1982:1982))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (982:982:982) (957:957:957))
        (PORT datad (1607:1607:1607) (1580:1580:1580))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (794:794:794))
        (PORT datab (1061:1061:1061) (1041:1041:1041))
        (PORT datac (986:986:986) (965:965:965))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1256:1256:1256))
        (PORT datab (718:718:718) (715:715:715))
        (PORT datac (712:712:712) (696:696:696))
        (PORT datad (1063:1063:1063) (1063:1063:1063))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1559:1559:1559) (1468:1468:1468))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (775:775:775))
        (PORT datab (2171:2171:2171) (2058:2058:2058))
        (PORT datad (1233:1233:1233) (1183:1183:1183))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1281:1281:1281))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (735:735:735) (718:718:718))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT asdata (1098:1098:1098) (1100:1100:1100))
        (PORT ena (2520:2520:2520) (2427:2427:2427))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1274:1274:1274))
        (PORT datab (721:721:721) (699:699:699))
        (PORT datac (959:959:959) (946:946:946))
        (PORT datad (768:768:768) (784:784:784))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1366:1366:1366) (1324:1324:1324))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1538:1538:1538))
        (PORT datab (266:266:266) (325:325:325))
        (PORT datad (249:249:249) (309:309:309))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (618:618:618))
        (PORT datab (769:769:769) (748:748:748))
        (PORT datac (1273:1273:1273) (1243:1243:1243))
        (PORT datad (251:251:251) (311:311:311))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (418:418:418) (437:437:437))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2000:2000:2000))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2148:2148:2148) (2057:2057:2057))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1249:1249:1249))
        (PORT datab (1109:1109:1109) (1101:1101:1101))
        (PORT datac (712:712:712) (697:697:697))
        (PORT datad (716:716:716) (722:722:722))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1559:1559:1559) (1468:1468:1468))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (1333:1333:1333) (1320:1320:1320))
        (PORT datad (1823:1823:1823) (1721:1721:1721))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2017:2017:2017))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (942:942:942) (912:912:912))
        (PORT datac (991:991:991) (962:962:962))
        (PORT datad (231:231:231) (290:290:290))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (667:667:667))
        (PORT datab (1291:1291:1291) (1230:1230:1230))
        (PORT datad (1062:1062:1062) (1062:1062:1062))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1659:1659:1659) (1610:1610:1610))
        (PORT sload (1827:1827:1827) (1798:1798:1798))
        (PORT ena (1559:1559:1559) (1468:1468:1468))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1076:1076:1076) (1080:1080:1080))
        (PORT datad (264:264:264) (330:330:330))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[5\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1311:1311:1311) (1275:1275:1275))
        (PORT datac (958:958:958) (948:948:948))
        (PORT datad (1783:1783:1783) (1765:1765:1765))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (945:945:945))
        (PORT datab (1094:1094:1094) (1082:1082:1082))
        (PORT datad (867:867:867) (808:808:808))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1097:1097:1097) (1102:1102:1102))
        (PORT sload (1062:1062:1062) (1105:1105:1105))
        (PORT ena (1264:1264:1264) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1079:1079:1079) (1084:1084:1084))
        (PORT datad (265:265:265) (331:331:331))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (961:961:961))
        (PORT datac (665:665:665) (667:667:667))
        (PORT datad (996:996:996) (965:965:965))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (851:851:851))
        (PORT datab (1497:1497:1497) (1393:1393:1393))
        (PORT datad (1047:1047:1047) (1041:1041:1041))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1089:1089:1089) (1087:1087:1087))
        (PORT sload (1062:1062:1062) (1105:1105:1105))
        (PORT ena (1264:1264:1264) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (954:954:954) (923:923:923))
        (PORT datac (1513:1513:1513) (1466:1466:1466))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (631:631:631))
        (PORT datab (308:308:308) (367:367:367))
        (PORT datad (710:710:710) (717:717:717))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1703:1703:1703))
        (PORT datab (706:706:706) (709:709:709))
        (PORT datac (713:713:713) (698:698:698))
        (PORT datad (1060:1060:1060) (1060:1060:1060))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1559:1559:1559) (1468:1468:1468))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (262:262:262) (327:327:327))
        (PORT datad (963:963:963) (952:952:952))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1839:1839:1839) (1830:1830:1830))
        (PORT datac (1588:1588:1588) (1546:1546:1546))
        (PORT datad (1008:1008:1008) (990:990:990))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (848:848:848))
        (PORT datab (1038:1038:1038) (985:985:985))
        (PORT datad (1049:1049:1049) (1043:1043:1043))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1095:1095:1095) (1091:1091:1091))
        (PORT sload (1062:1062:1062) (1105:1105:1105))
        (PORT ena (1264:1264:1264) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1122:1122:1122))
        (PORT datab (1368:1368:1368) (1326:1326:1326))
        (PORT datad (754:754:754) (763:763:763))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1241:1241:1241))
        (PORT datab (1110:1110:1110) (1102:1102:1102))
        (PORT datac (712:712:712) (696:696:696))
        (PORT datad (737:737:737) (742:742:742))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1559:1559:1559) (1468:1468:1468))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (746:746:746))
        (PORT datab (1278:1278:1278) (1230:1230:1230))
        (PORT datad (420:420:420) (441:441:441))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2087:2087:2087) (2032:2032:2032))
        (PORT datab (882:882:882) (924:924:924))
        (PORT datac (727:727:727) (697:697:697))
        (PORT datad (752:752:752) (751:751:751))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2026:2026:2026))
        (PORT asdata (1353:1353:1353) (1343:1343:1343))
        (PORT clrn (2102:2102:2102) (1971:1971:1971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1542:1542:1542) (1438:1438:1438))
        (PORT datab (2934:2934:2934) (2921:2921:2921))
        (PORT datac (985:985:985) (941:941:941))
        (PORT datad (1168:1168:1168) (1123:1123:1123))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1103:1103:1103))
        (PORT datab (341:341:341) (421:421:421))
        (PORT datad (693:693:693) (699:699:699))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (668:668:668) (632:632:632))
        (PORT datac (925:925:925) (874:874:874))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1300:1300:1300))
        (PORT datab (1188:1188:1188) (1084:1084:1084))
        (PORT datac (959:959:959) (938:938:938))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1980:1980:1980))
        (PORT ena (2136:2136:2136) (2019:2019:2019))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (918:918:918))
        (PORT datab (405:405:405) (387:387:387))
        (PORT datac (2058:2058:2058) (1936:1936:1936))
        (PORT datad (610:610:610) (566:566:566))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1821:1821:1821) (1786:1786:1786))
        (PORT datac (247:247:247) (314:314:314))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_mem_byte_en\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (984:984:984))
        (PORT datab (1246:1246:1246) (1172:1172:1172))
        (PORT datac (1429:1429:1429) (1318:1318:1318))
        (PORT datad (1374:1374:1374) (1252:1252:1252))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1543:1543:1543))
        (PORT datab (1669:1669:1669) (1648:1648:1648))
        (PORT datac (969:969:969) (942:942:942))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2030:2030:2030))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_byteenable\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (332:332:332))
        (PORT datad (1078:1078:1078) (1078:1078:1078))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1724:1724:1724) (1681:1681:1681))
        (PORT datab (648:648:648) (598:598:598))
        (PORT datac (718:718:718) (693:693:693))
        (PORT datad (1124:1124:1124) (1130:1130:1130))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT asdata (1264:1264:1264) (1214:1214:1214))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[13\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2577:2577:2577) (2634:2634:2634))
        (PORT datab (1545:1545:1545) (1441:1441:1441))
        (PORT datad (937:937:937) (870:870:870))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (1495:1495:1495) (1436:1436:1436))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[13\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (1018:1018:1018) (971:971:971))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2099:2099:2099))
        (PORT clk (2370:2370:2370) (2306:2306:2306))
        (PORT ena (5798:5798:5798) (5976:5976:5976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2431:2431:2431))
        (PORT d[1] (5239:5239:5239) (5243:5243:5243))
        (PORT d[2] (3325:3325:3325) (3173:3173:3173))
        (PORT d[3] (2158:2158:2158) (2053:2053:2053))
        (PORT d[4] (3531:3531:3531) (3555:3555:3555))
        (PORT d[5] (2696:2696:2696) (2576:2576:2576))
        (PORT d[6] (2240:2240:2240) (2158:2158:2158))
        (PORT d[7] (3884:3884:3884) (3712:3712:3712))
        (PORT d[8] (4543:4543:4543) (4483:4483:4483))
        (PORT d[9] (4567:4567:4567) (4469:4469:4469))
        (PORT d[10] (6793:6793:6793) (6564:6564:6564))
        (PORT d[11] (3469:3469:3469) (3455:3455:3455))
        (PORT d[12] (3879:3879:3879) (3884:3884:3884))
        (PORT clk (2367:2367:2367) (2302:2302:2302))
        (PORT ena (5794:5794:5794) (5973:5973:5973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3785:3785:3785) (3550:3550:3550))
        (PORT clk (2367:2367:2367) (2302:2302:2302))
        (PORT ena (5794:5794:5794) (5973:5973:5973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5218:5218:5218) (4977:4977:4977))
        (PORT clk (2367:2367:2367) (2302:2302:2302))
        (PORT ena (5794:5794:5794) (5973:5973:5973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (2745:2745:2745))
        (PORT clk (2370:2370:2370) (2306:2306:2306))
        (PORT ena (5798:5798:5798) (5976:5976:5976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2306:2306:2306))
        (PORT d[0] (5798:5798:5798) (5976:5976:5976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2136:2136:2136) (2033:2033:2033))
        (PORT datab (1925:1925:1925) (1878:1878:1878))
        (PORT datac (1301:1301:1301) (1240:1240:1240))
        (PORT datad (680:680:680) (648:648:648))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2085:2085:2085))
        (PORT clk (2347:2347:2347) (2285:2285:2285))
        (PORT ena (5480:5480:5480) (5645:5645:5645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2669:2669:2669))
        (PORT d[1] (4922:4922:4922) (4940:4940:4940))
        (PORT d[2] (3293:3293:3293) (3144:3144:3144))
        (PORT d[3] (2413:2413:2413) (2287:2287:2287))
        (PORT d[4] (3539:3539:3539) (3563:3563:3563))
        (PORT d[5] (2676:2676:2676) (2547:2547:2547))
        (PORT d[6] (5381:5381:5381) (5350:5350:5350))
        (PORT d[7] (3890:3890:3890) (3709:3709:3709))
        (PORT d[8] (4259:4259:4259) (4213:4213:4213))
        (PORT d[9] (4245:4245:4245) (4157:4157:4157))
        (PORT d[10] (6493:6493:6493) (6281:6281:6281))
        (PORT d[11] (3153:3153:3153) (3147:3147:3147))
        (PORT d[12] (3544:3544:3544) (3565:3565:3565))
        (PORT clk (2344:2344:2344) (2281:2281:2281))
        (PORT ena (5476:5476:5476) (5642:5642:5642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4835:4835:4835) (4622:4622:4622))
        (PORT clk (2344:2344:2344) (2281:2281:2281))
        (PORT ena (5476:5476:5476) (5642:5642:5642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4917:4917:4917) (4689:4689:4689))
        (PORT clk (2344:2344:2344) (2281:2281:2281))
        (PORT ena (5476:5476:5476) (5642:5642:5642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2771:2771:2771))
        (PORT clk (2347:2347:2347) (2285:2285:2285))
        (PORT ena (5480:5480:5480) (5645:5645:5645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2285:2285:2285))
        (PORT d[0] (5480:5480:5480) (5645:5645:5645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2144:2144:2144) (2042:2042:2042))
        (PORT datab (1933:1933:1933) (1886:1886:1886))
        (PORT datac (1261:1261:1261) (1193:1193:1193))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2346:2346:2346))
        (PORT clk (2410:2410:2410) (2349:2349:2349))
        (PORT ena (4754:4754:4754) (4973:4973:4973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (1811:1811:1811))
        (PORT d[1] (1974:1974:1974) (1897:1897:1897))
        (PORT d[2] (3881:3881:3881) (3705:3705:3705))
        (PORT d[3] (1564:1564:1564) (1478:1478:1478))
        (PORT d[4] (3778:3778:3778) (3754:3754:3754))
        (PORT d[5] (3675:3675:3675) (3499:3499:3499))
        (PORT d[6] (2878:2878:2878) (2767:2767:2767))
        (PORT d[7] (4485:4485:4485) (4281:4281:4281))
        (PORT d[8] (5142:5142:5142) (5057:5057:5057))
        (PORT d[9] (2406:2406:2406) (2280:2280:2280))
        (PORT d[10] (1832:1832:1832) (1724:1724:1724))
        (PORT d[11] (4620:4620:4620) (4519:4519:4519))
        (PORT d[12] (2111:2111:2111) (2002:2002:2002))
        (PORT clk (2407:2407:2407) (2345:2345:2345))
        (PORT ena (4750:4750:4750) (4970:4970:4970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2329:2329:2329))
        (PORT clk (2407:2407:2407) (2345:2345:2345))
        (PORT ena (4750:4750:4750) (4970:4970:4970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2196:2196:2196))
        (PORT clk (2407:2407:2407) (2345:2345:2345))
        (PORT ena (4750:4750:4750) (4970:4970:4970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1872:1872:1872))
        (PORT clk (2410:2410:2410) (2349:2349:2349))
        (PORT ena (4754:4754:4754) (4973:4973:4973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2349:2349:2349))
        (PORT d[0] (4754:4754:4754) (4973:4973:4973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2326:2326:2326))
        (PORT clk (2403:2403:2403) (2339:2339:2339))
        (PORT ena (4474:4474:4474) (4673:4673:4673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2408:2408:2408))
        (PORT d[1] (2504:2504:2504) (2390:2390:2390))
        (PORT d[2] (3597:3597:3597) (3436:3436:3436))
        (PORT d[3] (2411:2411:2411) (2292:2292:2292))
        (PORT d[4] (3177:3177:3177) (3188:3188:3188))
        (PORT d[5] (3361:3361:3361) (3209:3209:3209))
        (PORT d[6] (2861:2861:2861) (2754:2754:2754))
        (PORT d[7] (4233:4233:4233) (4049:4049:4049))
        (PORT d[8] (4885:4885:4885) (4811:4811:4811))
        (PORT d[9] (2103:2103:2103) (1992:1992:1992))
        (PORT d[10] (7339:7339:7339) (7088:7088:7088))
        (PORT d[11] (4300:4300:4300) (4212:4212:4212))
        (PORT d[12] (2133:2133:2133) (2021:2021:2021))
        (PORT clk (2400:2400:2400) (2335:2335:2335))
        (PORT ena (4470:4470:4470) (4670:4670:4670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2207:2207:2207))
        (PORT clk (2400:2400:2400) (2335:2335:2335))
        (PORT ena (4470:4470:4470) (4670:4670:4670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2386:2386:2386))
        (PORT clk (2400:2400:2400) (2335:2335:2335))
        (PORT ena (4470:4470:4470) (4670:4670:4670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1895:1895:1895))
        (PORT clk (2403:2403:2403) (2339:2339:2339))
        (PORT ena (4474:4474:4474) (4673:4673:4673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2339:2339:2339))
        (PORT d[0] (4474:4474:4474) (4673:4673:4673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2621:2621:2621))
        (PORT clk (2414:2414:2414) (2353:2353:2353))
        (PORT ena (4722:4722:4722) (4928:4928:4928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1860:1860:1860))
        (PORT d[1] (1970:1970:1970) (1894:1894:1894))
        (PORT d[2] (3595:3595:3595) (3436:3436:3436))
        (PORT d[3] (1533:1533:1533) (1463:1463:1463))
        (PORT d[4] (3778:3778:3778) (3755:3755:3755))
        (PORT d[5] (3682:3682:3682) (3509:3509:3509))
        (PORT d[6] (2610:2610:2610) (2545:2545:2545))
        (PORT d[7] (4529:4529:4529) (4322:4322:4322))
        (PORT d[8] (5222:5222:5222) (5135:5135:5135))
        (PORT d[9] (2418:2418:2418) (2289:2289:2289))
        (PORT d[10] (2127:2127:2127) (2003:2003:2003))
        (PORT d[11] (4621:4621:4621) (4520:4520:4520))
        (PORT d[12] (2182:2182:2182) (2070:2070:2070))
        (PORT clk (2411:2411:2411) (2349:2349:2349))
        (PORT ena (4718:4718:4718) (4925:4925:4925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (2681:2681:2681))
        (PORT clk (2411:2411:2411) (2349:2349:2349))
        (PORT ena (4718:4718:4718) (4925:4925:4925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2144:2144:2144))
        (PORT clk (2411:2411:2411) (2349:2349:2349))
        (PORT ena (4718:4718:4718) (4925:4925:4925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1579:1579:1579))
        (PORT clk (2414:2414:2414) (2353:2353:2353))
        (PORT ena (4722:4722:4722) (4928:4928:4928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2353:2353:2353))
        (PORT d[0] (4722:4722:4722) (4928:4928:4928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2339:2339:2339))
        (PORT clk (2416:2416:2416) (2357:2357:2357))
        (PORT ena (4486:4486:4486) (4684:4684:4684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2409:2409:2409))
        (PORT d[1] (1981:1981:1981) (1905:1905:1905))
        (PORT d[2] (3639:3639:3639) (3481:3481:3481))
        (PORT d[3] (2433:2433:2433) (2297:2297:2297))
        (PORT d[4] (3177:3177:3177) (3182:3182:3182))
        (PORT d[5] (3404:3404:3404) (3243:3243:3243))
        (PORT d[6] (2868:2868:2868) (2762:2762:2762))
        (PORT d[7] (4206:4206:4206) (4020:4020:4020))
        (PORT d[8] (5144:5144:5144) (5060:5060:5060))
        (PORT d[9] (2429:2429:2429) (2295:2295:2295))
        (PORT d[10] (7378:7378:7378) (7123:7123:7123))
        (PORT d[11] (4644:4644:4644) (4543:4543:4543))
        (PORT d[12] (2318:2318:2318) (2174:2174:2174))
        (PORT clk (2413:2413:2413) (2353:2353:2353))
        (PORT ena (4482:4482:4482) (4681:4681:4681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (2653:2653:2653))
        (PORT clk (2413:2413:2413) (2353:2353:2353))
        (PORT ena (4482:4482:4482) (4681:4681:4681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2152:2152:2152))
        (PORT clk (2413:2413:2413) (2353:2353:2353))
        (PORT ena (4482:4482:4482) (4681:4681:4681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (1887:1887:1887))
        (PORT clk (2416:2416:2416) (2357:2357:2357))
        (PORT ena (4486:4486:4486) (4684:4684:4684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2357:2357:2357))
        (PORT d[0] (4486:4486:4486) (4684:4684:4684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2138:2138:2138) (2035:2035:2035))
        (PORT datab (1926:1926:1926) (1879:1879:1879))
        (PORT datac (942:942:942) (889:889:889))
        (PORT datad (981:981:981) (927:927:927))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (985:985:985))
        (PORT datab (1931:1931:1931) (1885:1885:1885))
        (PORT datac (928:928:928) (872:872:872))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (245:245:245))
        (PORT datab (2024:2024:2024) (1925:1925:1925))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (877:877:877))
        (PORT datab (1622:1622:1622) (1539:1539:1539))
        (PORT datac (1534:1534:1534) (1455:1455:1455))
        (PORT datad (1409:1409:1409) (1296:1296:1296))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (356:356:356))
        (PORT datab (664:664:664) (609:609:609))
        (PORT datad (782:782:782) (796:796:796))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2336:2336:2336) (2327:2327:2327))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT sload (1335:1335:1335) (1364:1364:1364))
        (PORT ena (1305:1305:1305) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (963:963:963))
        (PORT datad (1024:1024:1024) (1007:1007:1007))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1973:1973:1973))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (2030:2030:2030))
        (PORT datab (884:884:884) (927:927:927))
        (PORT datac (661:661:661) (624:624:624))
        (PORT datad (750:750:750) (749:749:749))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT asdata (1084:1084:1084) (1074:1074:1074))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1046:1046:1046))
        (PORT datab (723:723:723) (692:692:692))
        (PORT datad (996:996:996) (950:950:950))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2224:2224:2224))
        (PORT clk (2363:2363:2363) (2301:2301:2301))
        (PORT ena (5522:5522:5522) (5680:5680:5680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5473:5473:5473) (5246:5246:5246))
        (PORT d[1] (4566:4566:4566) (4574:4574:4574))
        (PORT d[2] (6013:6013:6013) (5995:5995:5995))
        (PORT d[3] (5097:5097:5097) (5001:5001:5001))
        (PORT d[4] (3139:3139:3139) (3142:3142:3142))
        (PORT d[5] (9733:9733:9733) (9254:9254:9254))
        (PORT d[6] (4821:4821:4821) (4815:4815:4815))
        (PORT d[7] (6567:6567:6567) (6498:6498:6498))
        (PORT d[8] (3376:3376:3376) (3296:3296:3296))
        (PORT d[9] (4134:4134:4134) (4008:4008:4008))
        (PORT d[10] (6024:6024:6024) (5808:5808:5808))
        (PORT d[11] (2797:2797:2797) (2798:2798:2798))
        (PORT d[12] (3369:3369:3369) (3351:3351:3351))
        (PORT clk (2360:2360:2360) (2297:2297:2297))
        (PORT ena (5518:5518:5518) (5677:5677:5677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3181:3181:3181) (2939:2939:2939))
        (PORT clk (2360:2360:2360) (2297:2297:2297))
        (PORT ena (5518:5518:5518) (5677:5677:5677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4950:4950:4950) (4720:4720:4720))
        (PORT clk (2360:2360:2360) (2297:2297:2297))
        (PORT ena (5518:5518:5518) (5677:5677:5677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5520:5520:5520) (5280:5280:5280))
        (PORT clk (2363:2363:2363) (2301:2301:2301))
        (PORT ena (5522:5522:5522) (5680:5680:5680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2301:2301:2301))
        (PORT d[0] (5522:5522:5522) (5680:5680:5680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2034:2034:2034) (1906:1906:1906))
        (PORT datab (2280:2280:2280) (2233:2233:2233))
        (PORT datac (2120:2120:2120) (2142:2142:2142))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2316:2316:2316))
        (PORT clk (2384:2384:2384) (2327:2327:2327))
        (PORT ena (5610:5610:5610) (5775:5775:5775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5637:5637:5637) (5515:5515:5515))
        (PORT d[1] (3042:3042:3042) (3005:3005:3005))
        (PORT d[2] (4185:4185:4185) (4090:4090:4090))
        (PORT d[3] (4875:4875:4875) (4786:4786:4786))
        (PORT d[4] (3062:3062:3062) (3037:3037:3037))
        (PORT d[5] (9774:9774:9774) (9319:9319:9319))
        (PORT d[6] (4001:4001:4001) (3939:3939:3939))
        (PORT d[7] (4749:4749:4749) (4614:4614:4614))
        (PORT d[8] (4198:4198:4198) (4131:4131:4131))
        (PORT d[9] (4202:4202:4202) (4087:4087:4087))
        (PORT d[10] (6667:6667:6667) (6543:6543:6543))
        (PORT d[11] (2576:2576:2576) (2608:2608:2608))
        (PORT d[12] (3897:3897:3897) (3923:3923:3923))
        (PORT clk (2381:2381:2381) (2323:2323:2323))
        (PORT ena (5606:5606:5606) (5772:5772:5772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3136:3136:3136))
        (PORT clk (2381:2381:2381) (2323:2323:2323))
        (PORT ena (5606:5606:5606) (5772:5772:5772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (2871:2871:2871))
        (PORT clk (2381:2381:2381) (2323:2323:2323))
        (PORT ena (5606:5606:5606) (5772:5772:5772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2176:2176:2176))
        (PORT clk (2384:2384:2384) (2327:2327:2327))
        (PORT ena (5610:5610:5610) (5775:5775:5775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2327:2327:2327))
        (PORT d[0] (5610:5610:5610) (5775:5775:5775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2171:2171:2171) (2186:2186:2186))
        (PORT datab (2281:2281:2281) (2235:2235:2235))
        (PORT datac (2045:2045:2045) (2023:2023:2023))
        (PORT datad (1638:1638:1638) (1500:1500:1500))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2518:2518:2518))
        (PORT clk (2362:2362:2362) (2304:2304:2304))
        (PORT ena (5484:5484:5484) (5671:5671:5671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5155:5155:5155) (4980:4980:4980))
        (PORT d[1] (3862:3862:3862) (3871:3871:3871))
        (PORT d[2] (5826:5826:5826) (5769:5769:5769))
        (PORT d[3] (4733:4733:4733) (4626:4626:4626))
        (PORT d[4] (3448:3448:3448) (3436:3436:3436))
        (PORT d[5] (9501:9501:9501) (8967:8967:8967))
        (PORT d[6] (4486:4486:4486) (4489:4489:4489))
        (PORT d[7] (5904:5904:5904) (5834:5834:5834))
        (PORT d[8] (3005:3005:3005) (2878:2878:2878))
        (PORT d[9] (4247:4247:4247) (4155:4155:4155))
        (PORT d[10] (5122:5122:5122) (4929:4929:4929))
        (PORT d[11] (2133:2133:2133) (2121:2121:2121))
        (PORT d[12] (2718:2718:2718) (2696:2696:2696))
        (PORT clk (2359:2359:2359) (2300:2300:2300))
        (PORT ena (5480:5480:5480) (5668:5668:5668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5084:5084:5084) (4848:4848:4848))
        (PORT clk (2359:2359:2359) (2300:2300:2300))
        (PORT ena (5480:5480:5480) (5668:5668:5668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4269:4269:4269) (4061:4061:4061))
        (PORT clk (2359:2359:2359) (2300:2300:2300))
        (PORT ena (5480:5480:5480) (5668:5668:5668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4793:4793:4793) (4515:4515:4515))
        (PORT clk (2362:2362:2362) (2304:2304:2304))
        (PORT ena (5484:5484:5484) (5671:5671:5671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2304:2304:2304))
        (PORT d[0] (5484:5484:5484) (5671:5671:5671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2227:2227:2227))
        (PORT clk (2352:2352:2352) (2294:2294:2294))
        (PORT ena (5578:5578:5578) (5730:5730:5730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5119:5119:5119) (4925:4925:4925))
        (PORT d[1] (4557:4557:4557) (4565:4565:4565))
        (PORT d[2] (6291:6291:6291) (6251:6251:6251))
        (PORT d[3] (4543:4543:4543) (4482:4482:4482))
        (PORT d[4] (3144:3144:3144) (3148:3148:3148))
        (PORT d[5] (9734:9734:9734) (9254:9254:9254))
        (PORT d[6] (4795:4795:4795) (4794:4794:4794))
        (PORT d[7] (6568:6568:6568) (6498:6498:6498))
        (PORT d[8] (3410:3410:3410) (3327:3327:3327))
        (PORT d[9] (3881:3881:3881) (3763:3763:3763))
        (PORT d[10] (5505:5505:5505) (5325:5325:5325))
        (PORT d[11] (2826:2826:2826) (2837:2837:2837))
        (PORT d[12] (3090:3090:3090) (3085:3085:3085))
        (PORT clk (2349:2349:2349) (2290:2290:2290))
        (PORT ena (5574:5574:5574) (5727:5727:5727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3522:3522:3522))
        (PORT clk (2349:2349:2349) (2290:2290:2290))
        (PORT ena (5574:5574:5574) (5727:5727:5727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4884:4884:4884) (4666:4666:4666))
        (PORT clk (2349:2349:2349) (2290:2290:2290))
        (PORT ena (5574:5574:5574) (5727:5727:5727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5254:5254:5254) (5029:5029:5029))
        (PORT clk (2352:2352:2352) (2294:2294:2294))
        (PORT ena (5578:5578:5578) (5730:5730:5730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2294:2294:2294))
        (PORT d[0] (5578:5578:5578) (5730:5730:5730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2166:2166:2166) (2181:2181:2181))
        (PORT datab (2278:2278:2278) (2231:2231:2231))
        (PORT datac (1634:1634:1634) (1507:1507:1507))
        (PORT datad (2321:2321:2321) (2166:2166:2166))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1418:1418:1418))
        (PORT clk (2417:2417:2417) (2356:2356:2356))
        (PORT ena (5931:5931:5931) (6084:6084:6084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6658:6658:6658) (6370:6370:6370))
        (PORT d[1] (5218:5218:5218) (5204:5204:5204))
        (PORT d[2] (6871:6871:6871) (6798:6798:6798))
        (PORT d[3] (4879:4879:4879) (4804:4804:4804))
        (PORT d[4] (2811:2811:2811) (2810:2810:2810))
        (PORT d[5] (9368:9368:9368) (8897:8897:8897))
        (PORT d[6] (5092:5092:5092) (5082:5082:5082))
        (PORT d[7] (6288:6288:6288) (6238:6238:6238))
        (PORT d[8] (3396:3396:3396) (3311:3311:3311))
        (PORT d[9] (4518:4518:4518) (4386:4386:4386))
        (PORT d[10] (6223:6223:6223) (6014:6014:6014))
        (PORT d[11] (2797:2797:2797) (2798:2798:2798))
        (PORT d[12] (4113:4113:4113) (4076:4076:4076))
        (PORT clk (2414:2414:2414) (2352:2352:2352))
        (PORT ena (5927:5927:5927) (6081:6081:6081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2640:2640:2640))
        (PORT clk (2414:2414:2414) (2352:2352:2352))
        (PORT ena (5927:5927:5927) (6081:6081:6081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5511:5511:5511) (5286:5286:5286))
        (PORT clk (2414:2414:2414) (2352:2352:2352))
        (PORT ena (5927:5927:5927) (6081:6081:6081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4900:4900:4900) (4647:4647:4647))
        (PORT clk (2417:2417:2417) (2356:2356:2356))
        (PORT ena (5931:5931:5931) (6084:6084:6084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2356:2356:2356))
        (PORT d[0] (5931:5931:5931) (6084:6084:6084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (3346:3346:3346))
        (PORT clk (2428:2428:2428) (2372:2372:2372))
        (PORT ena (4869:4869:4869) (5047:5047:5047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5179:5179:5179) (4997:4997:4997))
        (PORT d[1] (4770:4770:4770) (4748:4748:4748))
        (PORT d[2] (6275:6275:6275) (6220:6220:6220))
        (PORT d[3] (5036:5036:5036) (4900:4900:4900))
        (PORT d[4] (3419:3419:3419) (3397:3397:3397))
        (PORT d[5] (9831:9831:9831) (9294:9294:9294))
        (PORT d[6] (5433:5433:5433) (5398:5398:5398))
        (PORT d[7] (6550:6550:6550) (6452:6452:6452))
        (PORT d[8] (3305:3305:3305) (3173:3173:3173))
        (PORT d[9] (4122:4122:4122) (3996:3996:3996))
        (PORT d[10] (5068:5068:5068) (4860:4860:4860))
        (PORT d[11] (1779:1779:1779) (1783:1783:1783))
        (PORT d[12] (2398:2398:2398) (2361:2361:2361))
        (PORT clk (2425:2425:2425) (2368:2368:2368))
        (PORT ena (4865:4865:4865) (5044:5044:5044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5724:5724:5724) (5431:5431:5431))
        (PORT clk (2425:2425:2425) (2368:2368:2368))
        (PORT ena (4865:4865:4865) (5044:5044:5044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3894:3894:3894) (3690:3690:3690))
        (PORT clk (2425:2425:2425) (2368:2368:2368))
        (PORT ena (4865:4865:4865) (5044:5044:5044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5429:5429:5429) (5115:5115:5115))
        (PORT clk (2428:2428:2428) (2372:2372:2372))
        (PORT ena (4869:4869:4869) (5047:5047:5047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2372:2372:2372))
        (PORT d[0] (4869:4869:4869) (5047:5047:5047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2169:2169:2169) (2184:2184:2184))
        (PORT datab (221:221:221) (237:237:237))
        (PORT datac (1489:1489:1489) (1390:1390:1390))
        (PORT datad (1297:1297:1297) (1188:1188:1188))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (386:386:386) (359:359:359))
        (PORT datac (2500:2500:2500) (2460:2460:2460))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1953:1953:1953))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2280:2280:2280) (2216:2216:2216))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|data_out\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (330:330:330))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1975:1975:1975))
        (PORT ena (1825:1825:1825) (1723:1723:1723))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1499:1499:1499))
        (PORT datab (1894:1894:1894) (1834:1834:1834))
        (PORT datad (938:938:938) (927:927:927))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT asdata (1278:1278:1278) (1203:1203:1203))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1057:1057:1057))
        (PORT datab (1840:1840:1840) (1714:1714:1714))
        (PORT datac (2649:2649:2649) (2627:2627:2627))
        (PORT datad (230:230:230) (290:290:290))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (1567:1567:1567) (1518:1518:1518))
        (PORT datac (371:371:371) (353:353:353))
        (PORT datad (1725:1725:1725) (1604:1604:1604))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (942:942:942))
        (PORT datab (783:783:783) (780:780:780))
        (PORT datac (865:865:865) (795:795:795))
        (PORT datad (1203:1203:1203) (1119:1119:1119))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2044:2044:2044))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT ena (1773:1773:1773) (1716:1716:1716))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (330:330:330))
        (PORT datab (1087:1087:1087) (1047:1047:1047))
        (PORT datac (1591:1591:1591) (1564:1564:1564))
        (PORT datad (1426:1426:1426) (1357:1357:1357))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[29\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (824:824:824))
        (PORT datab (937:937:937) (885:885:885))
        (PORT datad (1064:1064:1064) (1016:1016:1016))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2089:2089:2089) (2025:2025:2025))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT sload (848:848:848) (922:922:922))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (1368:1368:1368) (1357:1357:1357))
        (PORT datad (919:919:919) (898:898:898))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4016:4016:4016) (3788:3788:3788))
        (PORT clk (2364:2364:2364) (2305:2305:2305))
        (PORT ena (5141:5141:5141) (5329:5329:5329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4820:4820:4820) (4637:4637:4637))
        (PORT d[1] (3541:3541:3541) (3540:3540:3540))
        (PORT d[2] (4695:4695:4695) (4580:4580:4580))
        (PORT d[3] (3718:3718:3718) (3591:3591:3591))
        (PORT d[4] (3465:3465:3465) (3454:3454:3454))
        (PORT d[5] (5388:5388:5388) (4962:4962:4962))
        (PORT d[6] (3636:3636:3636) (3590:3590:3590))
        (PORT d[7] (5046:5046:5046) (4912:4912:4912))
        (PORT d[8] (3313:3313:3313) (3196:3196:3196))
        (PORT d[9] (4525:4525:4525) (4418:4418:4418))
        (PORT d[10] (4102:4102:4102) (3875:3875:3875))
        (PORT d[11] (2171:2171:2171) (2190:2190:2190))
        (PORT d[12] (2497:2497:2497) (2502:2502:2502))
        (PORT clk (2361:2361:2361) (2301:2301:2301))
        (PORT ena (5137:5137:5137) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5275:5275:5275) (4814:4814:4814))
        (PORT clk (2361:2361:2361) (2301:2301:2301))
        (PORT ena (5137:5137:5137) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4274:4274:4274) (4085:4085:4085))
        (PORT clk (2361:2361:2361) (2301:2301:2301))
        (PORT ena (5137:5137:5137) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4891:4891:4891) (4591:4591:4591))
        (PORT clk (2364:2364:2364) (2305:2305:2305))
        (PORT ena (5141:5141:5141) (5329:5329:5329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2305:2305:2305))
        (PORT d[0] (5141:5141:5141) (5329:5329:5329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4077:4077:4077) (3859:3859:3859))
        (PORT clk (2378:2378:2378) (2316:2316:2316))
        (PORT ena (5149:5149:5149) (5339:5339:5339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4548:4548:4548) (4378:4378:4378))
        (PORT d[1] (3535:3535:3535) (3535:3535:3535))
        (PORT d[2] (4731:4731:4731) (4618:4618:4618))
        (PORT d[3] (3690:3690:3690) (3564:3564:3564))
        (PORT d[4] (3759:3759:3759) (3717:3717:3717))
        (PORT d[5] (5685:5685:5685) (5244:5244:5244))
        (PORT d[6] (3759:3759:3759) (3736:3736:3736))
        (PORT d[7] (4756:4756:4756) (4641:4641:4641))
        (PORT d[8] (3325:3325:3325) (3205:3205:3205))
        (PORT d[9] (4570:4570:4570) (4454:4454:4454))
        (PORT d[10] (4113:4113:4113) (3884:3884:3884))
        (PORT d[11] (2107:2107:2107) (2118:2118:2118))
        (PORT d[12] (2765:2765:2765) (2763:2763:2763))
        (PORT clk (2375:2375:2375) (2312:2312:2312))
        (PORT ena (5145:5145:5145) (5336:5336:5336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3362:3362:3362))
        (PORT clk (2375:2375:2375) (2312:2312:2312))
        (PORT ena (5145:5145:5145) (5336:5336:5336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4577:4577:4577) (4375:4375:4375))
        (PORT clk (2375:2375:2375) (2312:2312:2312))
        (PORT ena (5145:5145:5145) (5336:5336:5336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4867:4867:4867) (4570:4570:4570))
        (PORT clk (2378:2378:2378) (2316:2316:2316))
        (PORT ena (5149:5149:5149) (5339:5339:5339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2316:2316:2316))
        (PORT d[0] (5149:5149:5149) (5339:5339:5339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4826:4826:4826) (4636:4636:4636))
        (PORT clk (2357:2357:2357) (2295:2295:2295))
        (PORT ena (3265:3265:3265) (3439:3439:3439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3598:3598:3598) (3421:3421:3421))
        (PORT d[1] (4866:4866:4866) (4878:4878:4878))
        (PORT d[2] (4028:4028:4028) (3904:3904:3904))
        (PORT d[3] (3604:3604:3604) (3389:3389:3389))
        (PORT d[4] (3756:3756:3756) (3709:3709:3709))
        (PORT d[5] (3703:3703:3703) (3471:3471:3471))
        (PORT d[6] (4808:4808:4808) (4817:4817:4817))
        (PORT d[7] (3257:3257:3257) (3059:3059:3059))
        (PORT d[8] (3509:3509:3509) (3433:3433:3433))
        (PORT d[9] (3046:3046:3046) (2873:2873:2873))
        (PORT d[10] (3217:3217:3217) (3020:3020:3020))
        (PORT d[11] (2781:2781:2781) (2755:2755:2755))
        (PORT d[12] (3403:3403:3403) (3396:3396:3396))
        (PORT clk (2354:2354:2354) (2291:2291:2291))
        (PORT ena (3261:3261:3261) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3103:3103:3103))
        (PORT clk (2354:2354:2354) (2291:2291:2291))
        (PORT ena (3261:3261:3261) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4519:4519:4519) (4327:4327:4327))
        (PORT clk (2354:2354:2354) (2291:2291:2291))
        (PORT ena (3261:3261:3261) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3305:3305:3305))
        (PORT clk (2357:2357:2357) (2295:2295:2295))
        (PORT ena (3265:3265:3265) (3439:3439:3439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2295:2295:2295))
        (PORT d[0] (3265:3265:3265) (3439:3439:3439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3731:3731:3731) (3519:3519:3519))
        (PORT clk (2386:2386:2386) (2326:2326:2326))
        (PORT ena (4825:4825:4825) (4998:4998:4998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4541:4541:4541) (4371:4371:4371))
        (PORT d[1] (4108:4108:4108) (4065:4065:4065))
        (PORT d[2] (4986:4986:4986) (4856:4856:4856))
        (PORT d[3] (3984:3984:3984) (3829:3829:3829))
        (PORT d[4] (3446:3446:3446) (3439:3439:3439))
        (PORT d[5] (5695:5695:5695) (5251:5251:5251))
        (PORT d[6] (3381:3381:3381) (3349:3349:3349))
        (PORT d[7] (4749:4749:4749) (4633:4633:4633))
        (PORT d[8] (3687:3687:3687) (3557:3557:3557))
        (PORT d[9] (4862:4862:4862) (4738:4738:4738))
        (PORT d[10] (4411:4411:4411) (4168:4168:4168))
        (PORT d[11] (2406:2406:2406) (2401:2401:2401))
        (PORT d[12] (2801:2801:2801) (2796:2796:2796))
        (PORT clk (2383:2383:2383) (2322:2322:2322))
        (PORT ena (4821:4821:4821) (4995:4995:4995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3185:3185:3185))
        (PORT clk (2383:2383:2383) (2322:2322:2322))
        (PORT ena (4821:4821:4821) (4995:4995:4995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4953:4953:4953) (4698:4698:4698))
        (PORT clk (2383:2383:2383) (2322:2322:2322))
        (PORT ena (4821:4821:4821) (4995:4995:4995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5197:5197:5197) (4878:4878:4878))
        (PORT clk (2386:2386:2386) (2326:2326:2326))
        (PORT ena (4825:4825:4825) (4998:4998:4998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2326:2326:2326))
        (PORT d[0] (4825:4825:4825) (4998:4998:4998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2034:2034:2034))
        (PORT datab (1925:1925:1925) (1878:1878:1878))
        (PORT datac (1817:1817:1817) (1721:1721:1721))
        (PORT datad (2436:2436:2436) (2258:2258:2258))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2532:2532:2532) (2358:2358:2358))
        (PORT datab (2361:2361:2361) (2264:2264:2264))
        (PORT datac (2105:2105:2105) (2003:2003:2003))
        (PORT datad (185:185:185) (201:201:201))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4555:4555:4555) (4389:4389:4389))
        (PORT clk (2358:2358:2358) (2294:2294:2294))
        (PORT ena (5479:5479:5479) (5644:5644:5644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2689:2689:2689))
        (PORT d[1] (4911:4911:4911) (4931:4931:4931))
        (PORT d[2] (3901:3901:3901) (3754:3754:3754))
        (PORT d[3] (2445:2445:2445) (2318:2318:2318))
        (PORT d[4] (3568:3568:3568) (3593:3593:3593))
        (PORT d[5] (2684:2684:2684) (2558:2558:2558))
        (PORT d[6] (5070:5070:5070) (5056:5056:5056))
        (PORT d[7] (4583:4583:4583) (4381:4381:4381))
        (PORT d[8] (4222:4222:4222) (4171:4171:4171))
        (PORT d[9] (4210:4210:4210) (4116:4116:4116))
        (PORT d[10] (6492:6492:6492) (6280:6280:6280))
        (PORT d[11] (3143:3143:3143) (3142:3142:3142))
        (PORT d[12] (3503:3503:3503) (3525:3525:3525))
        (PORT clk (2355:2355:2355) (2290:2290:2290))
        (PORT ena (5475:5475:5475) (5641:5641:5641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4541:4541:4541) (4292:4292:4292))
        (PORT clk (2355:2355:2355) (2290:2290:2290))
        (PORT ena (5475:5475:5475) (5641:5641:5641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4852:4852:4852) (4638:4638:4638))
        (PORT clk (2355:2355:2355) (2290:2290:2290))
        (PORT ena (5475:5475:5475) (5641:5641:5641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2627:2627:2627))
        (PORT clk (2358:2358:2358) (2294:2294:2294))
        (PORT ena (5479:5479:5479) (5644:5644:5644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2294:2294:2294))
        (PORT d[0] (5479:5479:5479) (5644:5644:5644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (1780:1780:1780))
        (PORT d[1] (1357:1357:1357) (1297:1297:1297))
        (PORT d[2] (1566:1566:1566) (1489:1489:1489))
        (PORT d[3] (2114:2114:2114) (1954:1954:1954))
        (PORT clk (2427:2427:2427) (2364:2364:2364))
        (PORT ena (4728:4728:4728) (4938:4938:4938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2102:2102:2102))
        (PORT d[1] (2204:2204:2204) (2112:2112:2112))
        (PORT d[2] (3890:3890:3890) (3717:3717:3717))
        (PORT d[3] (1803:1803:1803) (1717:1717:1717))
        (PORT d[4] (2729:2729:2729) (2689:2689:2689))
        (PORT d[5] (1547:1547:1547) (1487:1487:1487))
        (PORT d[6] (1635:1635:1635) (1570:1570:1570))
        (PORT d[7] (1625:1625:1625) (1567:1567:1567))
        (PORT d[8] (5439:5439:5439) (5340:5340:5340))
        (PORT d[9] (2419:2419:2419) (2289:2289:2289))
        (PORT d[10] (2171:2171:2171) (2045:2045:2045))
        (PORT clk (2424:2424:2424) (2360:2360:2360))
        (PORT ena (4724:4724:4724) (4935:4935:4935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1803:1803:1803))
        (PORT clk (2424:2424:2424) (2360:2360:2360))
        (PORT ena (4724:4724:4724) (4935:4935:4935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2131:2131:2131))
        (PORT clk (2424:2424:2424) (2360:2360:2360))
        (PORT ena (4724:4724:4724) (4935:4935:4935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1521:1521:1521))
        (PORT clk (2427:2427:2427) (2364:2364:2364))
        (PORT ena (4728:4728:4728) (4938:4938:4938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2364:2364:2364))
        (PORT d[0] (4728:4728:4728) (4938:4938:4938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2035:2035:2035))
        (PORT datab (1926:1926:1926) (1879:1879:1879))
        (PORT datac (1328:1328:1328) (1291:1291:1291))
        (PORT datad (1246:1246:1246) (1187:1187:1187))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4466:4466:4466) (4248:4248:4248))
        (PORT clk (2334:2334:2334) (2272:2272:2272))
        (PORT ena (5545:5545:5545) (5717:5717:5717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5464:5464:5464) (5257:5257:5257))
        (PORT d[1] (4478:4478:4478) (4457:4457:4457))
        (PORT d[2] (4609:4609:4609) (4452:4452:4452))
        (PORT d[3] (3097:3097:3097) (2978:2978:2978))
        (PORT d[4] (3681:3681:3681) (3623:3623:3623))
        (PORT d[5] (4358:4358:4358) (4040:4040:4040))
        (PORT d[6] (4447:4447:4447) (4438:4438:4438))
        (PORT d[7] (5266:5266:5266) (5096:5096:5096))
        (PORT d[8] (3720:3720:3720) (3594:3594:3594))
        (PORT d[9] (5088:5088:5088) (4955:4955:4955))
        (PORT d[10] (4781:4781:4781) (4490:4490:4490))
        (PORT d[11] (2702:2702:2702) (2681:2681:2681))
        (PORT d[12] (2066:2066:2066) (2057:2057:2057))
        (PORT clk (2331:2331:2331) (2268:2268:2268))
        (PORT ena (5541:5541:5541) (5714:5714:5714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4489:4489:4489) (4239:4239:4239))
        (PORT clk (2331:2331:2331) (2268:2268:2268))
        (PORT ena (5541:5541:5541) (5714:5714:5714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4261:4261:4261) (4067:4067:4067))
        (PORT clk (2331:2331:2331) (2268:2268:2268))
        (PORT ena (5541:5541:5541) (5714:5714:5714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4987:4987:4987) (4635:4635:4635))
        (PORT clk (2334:2334:2334) (2272:2272:2272))
        (PORT ena (5545:5545:5545) (5717:5717:5717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2272:2272:2272))
        (PORT d[0] (5545:5545:5545) (5717:5717:5717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2140:2140:2140) (2038:2038:2038))
        (PORT datab (1929:1929:1929) (1882:1882:1882))
        (PORT datad (1598:1598:1598) (1549:1549:1549))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (2019:2019:2019) (1919:1919:1919))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[29\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1990:1990:1990) (1902:1902:1902))
        (PORT datab (2446:2446:2446) (2480:2480:2480))
        (PORT datac (1265:1265:1265) (1176:1176:1176))
        (PORT datad (395:395:395) (406:406:406))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[29\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1481:1481:1481))
        (PORT datab (1610:1610:1610) (1532:1532:1532))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[29\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (751:751:751) (719:719:719))
        (PORT datac (1387:1387:1387) (1282:1282:1282))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2032:2032:2032))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1982:1982:1982))
        (PORT ena (2027:2027:2027) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1050:1050:1050))
        (PORT datab (700:700:700) (647:647:647))
        (PORT datad (1185:1185:1185) (1118:1118:1118))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[16\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (961:961:961))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1310:1310:1310) (1265:1265:1265))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT sload (1608:1608:1608) (1594:1594:1594))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[16\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1049:1049:1049))
        (PORT datab (978:978:978) (928:928:928))
        (PORT datac (1560:1560:1560) (1460:1460:1460))
        (PORT datad (1028:1028:1028) (986:986:986))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT ena (2437:2437:2437) (2341:2341:2341))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[17\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (399:399:399))
        (PORT datab (959:959:959) (899:899:899))
        (PORT datac (748:748:748) (781:781:781))
        (PORT datad (476:476:476) (522:522:522))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[17\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (565:565:565))
        (PORT datab (258:258:258) (279:279:279))
        (PORT datac (186:186:186) (205:205:205))
        (PORT datad (856:856:856) (796:796:796))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2047:2047:2047))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2113:2113:2113) (1983:1983:1983))
        (PORT ena (1589:1589:1589) (1543:1543:1543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1418:1418:1418))
        (PORT datab (955:955:955) (928:928:928))
        (PORT datac (1038:1038:1038) (1029:1029:1029))
        (PORT datad (1107:1107:1107) (1103:1103:1103))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (994:994:994) (978:978:978))
        (PORT datad (910:910:910) (888:888:888))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1432:1432:1432))
        (PORT datab (227:227:227) (245:245:245))
        (PORT datac (1191:1191:1191) (1140:1140:1140))
        (PORT datad (401:401:401) (392:392:392))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src3_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (380:380:380))
        (PORT datab (1447:1447:1447) (1355:1355:1355))
        (PORT datad (947:947:947) (894:894:894))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (477:477:477))
        (PORT datab (683:683:683) (674:674:674))
        (PORT datac (680:680:680) (654:654:654))
        (PORT datad (695:695:695) (675:675:675))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (655:655:655) (584:584:584))
        (PORT datac (617:617:617) (570:570:570))
        (PORT datad (384:384:384) (369:369:369))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (909:909:909))
        (PORT datab (304:304:304) (368:368:368))
        (PORT datad (368:368:368) (351:351:351))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (767:767:767))
        (PORT datab (298:298:298) (359:359:359))
        (PORT datac (745:745:745) (731:731:731))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (367:367:367))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (254:254:254))
        (PORT datab (659:659:659) (588:588:588))
        (PORT datac (623:623:623) (577:577:577))
        (PORT datad (381:381:381) (365:365:365))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (PORT ena (1330:1330:1330) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (368:368:368))
        (PORT datac (749:749:749) (736:736:736))
        (PORT datad (250:250:250) (311:311:311))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (PORT ena (1330:1330:1330) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (358:358:358))
        (PORT datac (748:748:748) (734:734:734))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (PORT ena (1330:1330:1330) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (370:370:370))
        (PORT datac (746:746:746) (732:732:732))
        (PORT datad (264:264:264) (330:330:330))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (PORT ena (1330:1330:1330) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (359:359:359))
        (PORT datac (741:741:741) (726:726:726))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (PORT ena (1330:1330:1330) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (764:764:764))
        (PORT datac (704:704:704) (703:703:703))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (PORT ena (1330:1330:1330) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (783:783:783))
        (PORT datab (242:242:242) (258:258:258))
        (PORT datad (194:194:194) (214:214:214))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (1294:1294:1294) (1259:1259:1259))
        (PORT datac (1073:1073:1073) (1076:1076:1076))
        (PORT datad (1362:1362:1362) (1339:1339:1339))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (675:675:675) (640:640:640))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2127:2127:2127) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (647:647:647) (574:574:574))
        (PORT datac (918:918:918) (901:901:901))
        (PORT datad (203:203:203) (220:220:220))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2038:2038:2038))
        (PORT asdata (989:989:989) (928:928:928))
        (PORT clrn (2105:2105:2105) (1978:1978:1978))
        (PORT ena (867:867:867) (855:855:855))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (542:542:542))
        (PORT datab (1522:1522:1522) (1385:1385:1385))
        (PORT datac (667:667:667) (633:633:633))
        (PORT datad (1250:1250:1250) (1221:1221:1221))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|wr_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1449:1449:1449))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|wr_address)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2131:2131:2131) (1999:1999:1999))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[58\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1509:1509:1509) (1407:1407:1407))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2287:2287:2287) (2178:2178:2178))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[58\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1507:1507:1507) (1404:1404:1404))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT asdata (760:760:760) (741:741:741))
        (PORT ena (2101:2101:2101) (1990:1990:1990))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[58\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (326:326:326))
        (PORT datab (1097:1097:1097) (1102:1102:1102))
        (PORT datad (226:226:226) (285:285:285))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_rnw\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1669:1669:1669) (1603:1603:1603))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_rnw\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (819:819:819))
        (PORT datad (283:283:283) (357:357:357))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (419:419:419))
        (PORT datad (476:476:476) (495:495:495))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_rnw\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1039:1039:1039))
        (PORT datab (994:994:994) (952:952:952))
        (PORT datac (187:187:187) (206:206:206))
        (PORT datad (724:724:724) (701:701:701))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector41\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1080:1080:1080) (1049:1049:1049))
        (PORT datac (294:294:294) (364:364:364))
        (PORT datad (302:302:302) (380:380:380))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_rnw\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (819:819:819))
        (PORT datab (774:774:774) (743:743:743))
        (PORT datac (381:381:381) (365:365:365))
        (PORT datad (291:291:291) (366:366:366))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_rnw\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (927:927:927))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (3523:3523:3523) (3397:3397:3397))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_rnw)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1537:1537:1537))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector34\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (999:999:999))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector34\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1042:1042:1042))
        (PORT datab (1028:1028:1028) (1018:1018:1018))
        (PORT datac (1038:1038:1038) (1035:1035:1035))
        (PORT datad (709:709:709) (711:711:711))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector34\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1000:1000:1000))
        (PORT datab (688:688:688) (648:648:648))
        (PORT datac (1041:1041:1041) (1038:1038:1038))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_next\.000001000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2127:2127:2127) (1997:1997:1997))
        (PORT sclr (1518:1518:1518) (1576:1576:1576))
        (PORT ena (842:842:842) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (744:744:744))
        (PORT datab (327:327:327) (400:400:400))
        (PORT datac (843:843:843) (884:884:884))
        (PORT datad (959:959:959) (918:918:918))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (666:666:666))
        (PORT datab (321:321:321) (394:394:394))
        (PORT datac (835:835:835) (875:875:875))
        (PORT datad (726:726:726) (704:704:704))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1327:1327:1327))
        (PORT datab (683:683:683) (653:653:653))
        (PORT datac (1742:1742:1742) (1668:1668:1668))
        (PORT datad (661:661:661) (628:628:628))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (685:685:685))
        (PORT datab (330:330:330) (404:404:404))
        (PORT datac (847:847:847) (890:890:890))
        (PORT datad (719:719:719) (695:695:695))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1041:1041:1041))
        (PORT datab (1027:1027:1027) (1001:1001:1001))
        (PORT datac (832:832:832) (871:871:871))
        (PORT datad (727:727:727) (706:706:706))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (922:922:922))
        (PORT datab (772:772:772) (741:741:741))
        (PORT datac (383:383:383) (366:366:366))
        (PORT datad (776:776:776) (781:781:781))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (667:667:667))
        (PORT datab (223:223:223) (238:238:238))
        (PORT datac (187:187:187) (206:206:206))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000001000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2005:2005:2005))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2108:2108:2108) (1975:1975:1975))
        (PORT ena (1338:1338:1338) (1282:1282:1282))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|WideOr9\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (282:282:282) (356:356:356))
        (PORT datad (289:289:289) (365:365:365))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (698:698:698))
        (PORT datab (493:493:493) (513:513:513))
        (PORT datad (688:688:688) (656:656:656))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000100000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (1997:1997:1997))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2113:2113:2113) (1982:1982:1982))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_addr\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (703:703:703) (708:708:708))
        (PORT datad (711:711:711) (714:714:714))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_next\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (537:537:537))
        (PORT datab (1084:1084:1084) (1053:1053:1053))
        (PORT datac (769:769:769) (788:788:788))
        (PORT datad (302:302:302) (380:380:380))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector36\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (989:989:989))
        (PORT datab (771:771:771) (740:740:740))
        (PORT datac (205:205:205) (230:230:230))
        (PORT datad (839:839:839) (775:775:775))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1183:1183:1183))
        (PORT datab (1085:1085:1085) (1054:1054:1054))
        (PORT datac (770:770:770) (789:789:789))
        (PORT datad (235:235:235) (262:262:262))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1068:1068:1068))
        (PORT datab (1107:1107:1107) (1108:1108:1108))
        (PORT datac (269:269:269) (337:337:337))
        (PORT datad (244:244:244) (309:309:309))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector36\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (730:730:730) (690:690:690))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_next\.010000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2001:2001:2001))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2116:2116:2116) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (761:761:761) (767:767:767))
        (PORT datac (703:703:703) (709:709:709))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.010000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2001:2001:2001))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2116:2116:2116) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (969:969:969))
        (PORT datab (766:766:766) (768:768:768))
        (PORT datac (634:634:634) (605:605:605))
        (PORT datad (699:699:699) (670:670:670))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (363:363:363))
        (PORT datab (483:483:483) (501:501:501))
        (PORT datac (247:247:247) (314:314:314))
        (PORT datad (272:272:272) (340:340:340))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (803:803:803))
        (PORT datab (297:297:297) (358:358:358))
        (PORT datac (207:207:207) (226:226:226))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (351:351:351))
        (PORT datab (305:305:305) (370:370:370))
        (PORT datac (754:754:754) (768:768:768))
        (PORT datad (1288:1288:1288) (1264:1264:1264))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (486:486:486) (505:505:505))
        (PORT datac (458:458:458) (482:482:482))
        (PORT datad (270:270:270) (338:338:338))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (969:969:969))
        (PORT datab (221:221:221) (236:236:236))
        (PORT datac (188:188:188) (207:207:207))
        (PORT datad (700:700:700) (671:671:671))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (1997:1997:1997))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2113:2113:2113) (1982:1982:1982))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (360:360:360))
        (PORT datab (487:487:487) (507:507:507))
        (PORT datac (251:251:251) (318:318:318))
        (PORT datad (266:266:266) (334:334:334))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector38\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (736:736:736))
        (PORT datab (225:225:225) (241:241:241))
        (PORT datac (1198:1198:1198) (1150:1150:1150))
        (PORT datad (699:699:699) (671:671:671))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector38\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (805:805:805))
        (PORT datab (308:308:308) (373:373:373))
        (PORT datac (260:260:260) (325:325:325))
        (PORT datad (1288:1288:1288) (1265:1265:1265))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector38\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datad (364:364:364) (343:343:343))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (1997:1997:1997))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2113:2113:2113) (1982:1982:1982))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector30\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (458:458:458) (482:482:482))
        (PORT datad (269:269:269) (337:337:337))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector30\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (308:308:308) (373:373:373))
        (PORT datac (756:756:756) (770:770:770))
        (PORT datad (1289:1289:1289) (1265:1265:1265))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.001000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (1997:1997:1997))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2113:2113:2113) (1982:1982:1982))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|WideOr8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1070:1070:1070))
        (PORT datac (976:976:976) (952:952:952))
        (PORT datad (729:729:729) (735:735:735))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1307:1307:1307))
        (PORT datab (819:819:819) (838:838:838))
        (PORT datac (699:699:699) (688:688:688))
        (PORT datad (205:205:205) (222:222:222))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[2\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2005:2005:2005))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2108:2108:2108) (1975:1975:1975))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|always5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (418:418:418))
        (PORT datab (1092:1092:1092) (1062:1062:1062))
        (PORT datac (294:294:294) (364:364:364))
        (PORT datad (260:260:260) (329:329:329))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (351:351:351))
        (PORT datab (355:355:355) (439:439:439))
        (PORT datac (488:488:488) (514:514:514))
        (PORT datad (721:721:721) (727:727:727))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (238:238:238))
        (PORT datad (478:478:478) (504:504:504))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_cmd\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (722:722:722))
        (PORT datab (818:818:818) (836:836:836))
        (PORT datac (977:977:977) (953:953:953))
        (PORT datad (1297:1297:1297) (1269:1269:1269))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector22\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1179:1179:1179))
        (PORT datab (818:818:818) (836:836:836))
        (PORT datac (346:346:346) (328:328:328))
        (PORT datad (290:290:290) (366:366:366))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[0\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2005:2005:2005))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2108:2108:2108) (1975:1975:1975))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (254:254:254))
        (PORT datab (290:290:290) (350:350:350))
        (PORT datad (285:285:285) (350:350:350))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_cmd\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1309:1309:1309))
        (PORT datab (816:816:816) (835:835:835))
        (PORT datac (672:672:672) (665:665:665))
        (PORT datad (731:731:731) (737:737:737))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector21\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (243:243:243))
        (PORT datab (820:820:820) (838:838:838))
        (PORT datac (209:209:209) (228:228:228))
        (PORT datad (1208:1208:1208) (1140:1140:1140))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[1\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2005:2005:2005))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2108:2108:2108) (1975:1975:1975))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (334:334:334))
        (PORT datab (269:269:269) (328:328:328))
        (PORT datac (236:236:236) (298:298:298))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|rd_valid\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2005:2005:2005))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2108:2108:2108) (1975:1975:1975))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|rd_valid\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2013:2013:2013))
        (PORT asdata (1318:1318:1318) (1284:1284:1284))
        (PORT clrn (2119:2119:2119) (1989:1989:1989))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|rd_valid\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1009:1009:1009) (1001:1001:1001))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|rd_valid\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|za_valid\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (230:230:230) (289:289:289))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[7\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (614:614:614))
        (PORT datab (296:296:296) (357:357:357))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[6\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (361:361:361))
        (PORT datab (305:305:305) (369:369:369))
        (PORT datad (734:734:734) (741:741:741))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[6\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1977:1977:1977))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (750:750:750))
        (PORT datab (918:918:918) (858:858:858))
        (PORT datad (263:263:263) (328:328:328))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (765:765:765))
        (PORT datac (761:761:761) (772:772:772))
        (PORT datad (265:265:265) (331:331:331))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[5\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (PORT ena (874:874:874) (875:875:875))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (465:465:465))
        (PORT datac (935:935:935) (878:878:878))
        (PORT datad (381:381:381) (398:398:398))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (996:996:996) (985:985:985))
        (PORT datac (733:733:733) (727:727:727))
        (PORT datad (423:423:423) (438:438:438))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[4\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2127:2127:2127) (1994:1994:1994))
        (PORT ena (870:870:870) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (474:474:474))
        (PORT datac (935:935:935) (878:878:878))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (767:767:767))
        (PORT datab (307:307:307) (371:371:371))
        (PORT datac (765:765:765) (776:776:776))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[3\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2127:2127:2127) (1994:1994:1994))
        (PORT ena (991:991:991) (940:940:940))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (756:756:756))
        (PORT datac (921:921:921) (877:877:877))
        (PORT datad (943:943:943) (880:880:880))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (765:765:765))
        (PORT datab (1076:1076:1076) (1063:1063:1063))
        (PORT datad (738:738:738) (747:747:747))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[2\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (PORT ena (1005:1005:1005) (958:958:958))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (766:766:766))
        (PORT datab (963:963:963) (897:897:897))
        (PORT datad (405:405:405) (419:419:419))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1079:1079:1079) (1067:1067:1067))
        (PORT datac (742:742:742) (749:749:749))
        (PORT datad (741:741:741) (750:750:750))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2127:2127:2127) (1994:1994:1994))
        (PORT ena (870:870:870) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (963:963:963) (898:898:898))
        (PORT datac (746:746:746) (753:753:753))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1078:1078:1078) (1065:1065:1065))
        (PORT datad (739:739:739) (749:749:749))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2127:2127:2127) (1994:1994:1994))
        (PORT ena (842:842:842) (833:833:833))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_005\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1072:1072:1072))
        (PORT datab (979:979:979) (954:954:954))
        (PORT datad (1002:1002:1002) (994:994:994))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (897:897:897))
        (PORT datab (310:310:310) (376:376:376))
        (PORT datac (1601:1601:1601) (1543:1543:1543))
        (PORT datad (260:260:260) (289:289:289))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2022:2022:2022))
        (PORT asdata (1374:1374:1374) (1369:1369:1369))
        (PORT clrn (2101:2101:2101) (1971:1971:1971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[12\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2399:2399:2399) (2412:2412:2412))
        (PORT datab (250:250:250) (268:268:268))
        (PORT datad (701:701:701) (678:678:678))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2026:2026:2026))
        (PORT asdata (1371:1371:1371) (1345:1345:1345))
        (PORT clrn (2105:2105:2105) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[12\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (896:896:896))
        (PORT datad (214:214:214) (234:234:234))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2181:2181:2181) (2055:2055:2055))
        (PORT datab (1371:1371:1371) (1309:1309:1309))
        (PORT datac (1699:1699:1699) (1572:1572:1572))
        (PORT datad (1372:1372:1372) (1258:1258:1258))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (356:356:356))
        (PORT datab (582:582:582) (531:531:531))
        (PORT datad (782:782:782) (796:796:796))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1053:1053:1053) (1028:1028:1028))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT sload (1335:1335:1335) (1364:1364:1364))
        (PORT ena (1305:1305:1305) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2085:2085:2085) (2029:2029:2029))
        (PORT datab (887:887:887) (930:930:930))
        (PORT datac (1806:1806:1806) (1689:1689:1689))
        (PORT datad (749:749:749) (748:748:748))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2026:2026:2026))
        (PORT asdata (1331:1331:1331) (1316:1316:1316))
        (PORT clrn (2102:2102:2102) (1971:1971:1971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1503:1503:1503))
        (PORT datad (964:964:964) (923:923:923))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2102:2102:2102) (1971:1971:1971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (980:980:980))
        (PORT datab (1002:1002:1002) (938:938:938))
        (PORT datad (235:235:235) (296:296:296))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2497:2497:2497))
        (PORT clk (2387:2387:2387) (2330:2330:2330))
        (PORT ena (5554:5554:5554) (5711:5711:5711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5643:5643:5643) (5527:5527:5527))
        (PORT d[1] (3088:3088:3088) (3055:3055:3055))
        (PORT d[2] (4443:4443:4443) (4329:4329:4329))
        (PORT d[3] (4835:4835:4835) (4758:4758:4758))
        (PORT d[4] (3093:3093:3093) (3055:3055:3055))
        (PORT d[5] (10096:10096:10096) (9618:9618:9618))
        (PORT d[6] (3742:3742:3742) (3704:3704:3704))
        (PORT d[7] (4715:4715:4715) (4582:4582:4582))
        (PORT d[8] (4396:4396:4396) (4291:4291:4291))
        (PORT d[9] (4493:4493:4493) (4379:4379:4379))
        (PORT d[10] (6658:6658:6658) (6533:6533:6533))
        (PORT d[11] (2833:2833:2833) (2864:2864:2864))
        (PORT d[12] (3896:3896:3896) (3923:3923:3923))
        (PORT clk (2384:2384:2384) (2326:2326:2326))
        (PORT ena (5550:5550:5550) (5708:5708:5708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3971:3971:3971) (3678:3678:3678))
        (PORT clk (2384:2384:2384) (2326:2326:2326))
        (PORT ena (5550:5550:5550) (5708:5708:5708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (2896:2896:2896))
        (PORT clk (2384:2384:2384) (2326:2326:2326))
        (PORT ena (5550:5550:5550) (5708:5708:5708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2110:2110:2110))
        (PORT clk (2387:2387:2387) (2330:2330:2330))
        (PORT ena (5554:5554:5554) (5711:5711:5711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2330:2330:2330))
        (PORT d[0] (5554:5554:5554) (5711:5711:5711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1698:1698:1698) (1645:1645:1645))
        (PORT datab (1666:1666:1666) (1615:1615:1615))
        (PORT datac (1608:1608:1608) (1582:1582:1582))
        (PORT datad (374:374:374) (361:361:361))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2524:2524:2524))
        (PORT clk (2404:2404:2404) (2347:2347:2347))
        (PORT ena (5586:5586:5586) (5738:5738:5738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6019:6019:6019) (5889:5889:5889))
        (PORT d[1] (3101:3101:3101) (3064:3064:3064))
        (PORT d[2] (4161:4161:4161) (4052:4052:4052))
        (PORT d[3] (5192:5192:5192) (5105:5105:5105))
        (PORT d[4] (3085:3085:3085) (3051:3051:3051))
        (PORT d[5] (10472:10472:10472) (9978:9978:9978))
        (PORT d[6] (3449:3449:3449) (3422:3422:3422))
        (PORT d[7] (4708:4708:4708) (4578:4578:4578))
        (PORT d[8] (3853:3853:3853) (3807:3807:3807))
        (PORT d[9] (4791:4791:4791) (4662:4662:4662))
        (PORT d[10] (6699:6699:6699) (6576:6576:6576))
        (PORT d[11] (3485:3485:3485) (3489:3489:3489))
        (PORT d[12] (3882:3882:3882) (3909:3909:3909))
        (PORT clk (2401:2401:2401) (2343:2343:2343))
        (PORT ena (5582:5582:5582) (5735:5735:5735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5040:5040:5040) (4854:4854:4854))
        (PORT clk (2401:2401:2401) (2343:2343:2343))
        (PORT ena (5582:5582:5582) (5735:5735:5735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2560:2560:2560))
        (PORT clk (2401:2401:2401) (2343:2343:2343))
        (PORT ena (5582:5582:5582) (5735:5735:5735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2419:2419:2419))
        (PORT clk (2404:2404:2404) (2347:2347:2347))
        (PORT ena (5586:5586:5586) (5738:5738:5738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2347:2347:2347))
        (PORT d[0] (5586:5586:5586) (5738:5738:5738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1435:1435:1435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1436:1436:1436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (1650:1650:1650) (1613:1613:1613))
        (PORT datac (1935:1935:1935) (1874:1874:1874))
        (PORT datad (1625:1625:1625) (1580:1580:1580))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1140:1140:1140))
        (PORT clk (2419:2419:2419) (2360:2360:2360))
        (PORT ena (5555:5555:5555) (5744:5744:5744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6442:6442:6442) (6264:6264:6264))
        (PORT d[1] (2712:2712:2712) (2657:2657:2657))
        (PORT d[2] (4791:4791:4791) (4705:4705:4705))
        (PORT d[3] (5523:5523:5523) (5452:5452:5452))
        (PORT d[4] (2961:2961:2961) (2893:2893:2893))
        (PORT d[5] (1676:1676:1676) (1617:1617:1617))
        (PORT d[6] (4689:4689:4689) (4650:4650:4650))
        (PORT d[7] (6964:6964:6964) (6878:6878:6878))
        (PORT d[8] (3926:3926:3926) (3807:3807:3807))
        (PORT d[9] (4788:4788:4788) (4665:4665:4665))
        (PORT d[10] (5869:5869:5869) (5675:5675:5675))
        (PORT d[11] (2585:2585:2585) (2633:2633:2633))
        (PORT d[12] (4362:4362:4362) (4348:4348:4348))
        (PORT clk (2416:2416:2416) (2356:2356:2356))
        (PORT ena (5551:5551:5551) (5741:5741:5741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (3654:3654:3654))
        (PORT clk (2416:2416:2416) (2356:2356:2356))
        (PORT ena (5551:5551:5551) (5741:5741:5741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2113:2113:2113))
        (PORT clk (2416:2416:2416) (2356:2356:2356))
        (PORT ena (5551:5551:5551) (5741:5741:5741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2608:2608:2608))
        (PORT clk (2419:2419:2419) (2360:2360:2360))
        (PORT ena (5555:5555:5555) (5744:5744:5744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2360:2360:2360))
        (PORT d[0] (5555:5555:5555) (5744:5744:5744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1199:1199:1199))
        (PORT clk (2437:2437:2437) (2379:2379:2379))
        (PORT ena (5850:5850:5850) (6059:6059:6059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (966:966:966))
        (PORT d[1] (3259:3259:3259) (3171:3171:3171))
        (PORT d[2] (1656:1656:1656) (1592:1592:1592))
        (PORT d[3] (5805:5805:5805) (5713:5713:5713))
        (PORT d[4] (3475:3475:3475) (3473:3473:3473))
        (PORT d[5] (1338:1338:1338) (1282:1282:1282))
        (PORT d[6] (1031:1031:1031) (998:998:998))
        (PORT d[7] (797:797:797) (783:783:783))
        (PORT d[8] (3611:3611:3611) (3496:3496:3496))
        (PORT d[9] (5419:5419:5419) (5274:5274:5274))
        (PORT d[10] (3102:3102:3102) (2945:2945:2945))
        (PORT d[11] (3193:3193:3193) (3213:3213:3213))
        (PORT d[12] (1542:1542:1542) (1465:1465:1465))
        (PORT clk (2434:2434:2434) (2375:2375:2375))
        (PORT ena (5846:5846:5846) (6056:6056:6056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4115:4115:4115) (3885:3885:3885))
        (PORT clk (2434:2434:2434) (2375:2375:2375))
        (PORT ena (5846:5846:5846) (6056:6056:6056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2148:2148:2148))
        (PORT clk (2434:2434:2434) (2375:2375:2375))
        (PORT ena (5846:5846:5846) (6056:6056:6056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (743:743:743) (717:717:717))
        (PORT clk (2437:2437:2437) (2379:2379:2379))
        (PORT ena (5850:5850:5850) (6059:6059:6059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2379:2379:2379))
        (PORT d[0] (5850:5850:5850) (6059:6059:6059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1484:1484:1484))
        (PORT clk (2436:2436:2436) (2377:2377:2377))
        (PORT ena (5856:5856:5856) (6063:6063:6063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1270:1270:1270))
        (PORT d[1] (1582:1582:1582) (1497:1497:1497))
        (PORT d[2] (1345:1345:1345) (1281:1281:1281))
        (PORT d[3] (5845:5845:5845) (5760:5760:5760))
        (PORT d[4] (3494:3494:3494) (3489:3489:3489))
        (PORT d[5] (1363:1363:1363) (1316:1316:1316))
        (PORT d[6] (4664:4664:4664) (4611:4611:4611))
        (PORT d[7] (1054:1054:1054) (1028:1028:1028))
        (PORT d[8] (3622:3622:3622) (3498:3498:3498))
        (PORT d[9] (5132:5132:5132) (4994:4994:4994))
        (PORT d[10] (6417:6417:6417) (6192:6192:6192))
        (PORT d[11] (3180:3180:3180) (3200:3200:3200))
        (PORT d[12] (1568:1568:1568) (1491:1491:1491))
        (PORT clk (2433:2433:2433) (2373:2373:2373))
        (PORT ena (5852:5852:5852) (6060:6060:6060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (1921:1921:1921))
        (PORT clk (2433:2433:2433) (2373:2373:2373))
        (PORT ena (5852:5852:5852) (6060:6060:6060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2102:2102:2102))
        (PORT clk (2433:2433:2433) (2373:2373:2373))
        (PORT ena (5852:5852:5852) (6060:6060:6060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (719:719:719) (698:698:698))
        (PORT clk (2436:2436:2436) (2377:2377:2377))
        (PORT ena (5856:5856:5856) (6063:6063:6063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2377:2377:2377))
        (PORT d[0] (5856:5856:5856) (6063:6063:6063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2507:2507:2507))
        (PORT clk (2394:2394:2394) (2337:2337:2337))
        (PORT ena (5613:5613:5613) (5776:5776:5776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5647:5647:5647) (5516:5516:5516))
        (PORT d[1] (3081:3081:3081) (3039:3039:3039))
        (PORT d[2] (4461:4461:4461) (4347:4347:4347))
        (PORT d[3] (4853:4853:4853) (4772:4772:4772))
        (PORT d[4] (3070:3070:3070) (3045:3045:3045))
        (PORT d[5] (10427:10427:10427) (9940:9940:9940))
        (PORT d[6] (3682:3682:3682) (3642:3642:3642))
        (PORT d[7] (4732:4732:4732) (4595:4595:4595))
        (PORT d[8] (3905:3905:3905) (3856:3856:3856))
        (PORT d[9] (4514:4514:4514) (4401:4401:4401))
        (PORT d[10] (6673:6673:6673) (6552:6552:6552))
        (PORT d[11] (2878:2878:2878) (2910:2910:2910))
        (PORT d[12] (4187:4187:4187) (4194:4194:4194))
        (PORT clk (2391:2391:2391) (2333:2333:2333))
        (PORT ena (5609:5609:5609) (5773:5773:5773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3295:3295:3295))
        (PORT clk (2391:2391:2391) (2333:2333:2333))
        (PORT ena (5609:5609:5609) (5773:5773:5773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2594:2594:2594))
        (PORT clk (2391:2391:2391) (2333:2333:2333))
        (PORT ena (5609:5609:5609) (5773:5773:5773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2161:2161:2161))
        (PORT clk (2394:2394:2394) (2337:2337:2337))
        (PORT ena (5613:5613:5613) (5776:5776:5776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2337:2337:2337))
        (PORT d[0] (5613:5613:5613) (5776:5776:5776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2338:2338:2338))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2338:2338:2338))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2338:2338:2338))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2338:2338:2338))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (883:883:883))
        (PORT datab (1649:1649:1649) (1612:1612:1612))
        (PORT datac (1939:1939:1939) (1766:1766:1766))
        (PORT datad (1626:1626:1626) (1581:1581:1581))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1207:1207:1207))
        (PORT datab (724:724:724) (689:689:689))
        (PORT datac (1608:1608:1608) (1582:1582:1582))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (1393:1393:1393) (1384:1384:1384))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (853:853:853) (769:769:769))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|data_out\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (329:329:329))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1975:1975:1975))
        (PORT ena (1825:1825:1825) (1723:1723:1723))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1896:1896:1896) (1837:1837:1837))
        (PORT datac (1514:1514:1514) (1466:1466:1466))
        (PORT datad (907:907:907) (882:882:882))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2823:2823:2823) (2854:2854:2854))
        (PORT datab (1603:1603:1603) (1502:1502:1502))
        (PORT datac (232:232:232) (293:293:293))
        (PORT datad (796:796:796) (820:820:820))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1132:1132:1132))
        (PORT datab (1532:1532:1532) (1442:1442:1442))
        (PORT datac (1143:1143:1143) (1051:1051:1051))
        (PORT datad (652:652:652) (608:608:608))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (434:434:434))
        (PORT datab (1230:1230:1230) (1186:1186:1186))
        (PORT datac (2552:2552:2552) (2372:2372:2372))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT ena (894:894:894) (896:896:896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1382:1382:1382))
        (PORT datab (1519:1519:1519) (1470:1470:1470))
        (PORT datac (1258:1258:1258) (1188:1188:1188))
        (PORT datad (720:720:720) (731:731:731))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[28\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1053:1053:1053))
        (PORT datab (939:939:939) (870:870:870))
        (PORT datad (967:967:967) (914:914:914))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2123:2123:2123) (2049:2049:2049))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT sload (848:848:848) (922:922:922))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (1646:1646:1646) (1610:1610:1610))
        (PORT datad (1249:1249:1249) (1212:1212:1212))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1106:1106:1106))
        (PORT clk (2443:2443:2443) (2379:2379:2379))
        (PORT ena (2754:2754:2754) (2930:2930:2930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4511:4511:4511) (4301:4301:4301))
        (PORT d[1] (3030:3030:3030) (2968:2968:2968))
        (PORT d[2] (2699:2699:2699) (2540:2540:2540))
        (PORT d[3] (3689:3689:3689) (3573:3573:3573))
        (PORT d[4] (2715:2715:2715) (2676:2676:2676))
        (PORT d[5] (4487:4487:4487) (4249:4249:4249))
        (PORT d[6] (3561:3561:3561) (3485:3485:3485))
        (PORT d[7] (4196:4196:4196) (3962:3962:3962))
        (PORT d[8] (3149:3149:3149) (3068:3068:3068))
        (PORT d[9] (1743:1743:1743) (1629:1629:1629))
        (PORT d[10] (4595:4595:4595) (4307:4307:4307))
        (PORT d[11] (2416:2416:2416) (2384:2384:2384))
        (PORT d[12] (4690:4690:4690) (4629:4629:4629))
        (PORT clk (2440:2440:2440) (2375:2375:2375))
        (PORT ena (2750:2750:2750) (2927:2927:2927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1466:1466:1466))
        (PORT clk (2440:2440:2440) (2375:2375:2375))
        (PORT ena (2750:2750:2750) (2927:2927:2927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3094:3094:3094) (2856:2856:2856))
        (PORT clk (2440:2440:2440) (2375:2375:2375))
        (PORT ena (2750:2750:2750) (2927:2927:2927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4407:4407:4407) (4152:4152:4152))
        (PORT clk (2443:2443:2443) (2379:2379:2379))
        (PORT ena (2754:2754:2754) (2930:2930:2930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2379:2379:2379))
        (PORT d[0] (2754:2754:2754) (2930:2930:2930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2094:2094:2094))
        (PORT clk (2429:2429:2429) (2364:2364:2364))
        (PORT ena (2704:2704:2704) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4506:4506:4506) (4292:4292:4292))
        (PORT d[1] (5813:5813:5813) (5788:5788:5788))
        (PORT d[2] (2396:2396:2396) (2243:2243:2243))
        (PORT d[3] (3671:3671:3671) (3558:3558:3558))
        (PORT d[4] (2725:2725:2725) (2686:2686:2686))
        (PORT d[5] (4109:4109:4109) (3887:3887:3887))
        (PORT d[6] (3278:3278:3278) (3216:3216:3216))
        (PORT d[7] (4177:4177:4177) (3939:3939:3939))
        (PORT d[8] (4448:4448:4448) (4338:4338:4338))
        (PORT d[9] (1761:1761:1761) (1647:1647:1647))
        (PORT d[10] (4094:4094:4094) (3861:3861:3861))
        (PORT d[11] (2059:2059:2059) (2038:2038:2038))
        (PORT d[12] (4384:4384:4384) (4335:4335:4335))
        (PORT clk (2426:2426:2426) (2360:2360:2360))
        (PORT ena (2700:2700:2700) (2843:2843:2843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (1795:1795:1795))
        (PORT clk (2426:2426:2426) (2360:2360:2360))
        (PORT ena (2700:2700:2700) (2843:2843:2843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2629:2629:2629))
        (PORT clk (2426:2426:2426) (2360:2360:2360))
        (PORT ena (2700:2700:2700) (2843:2843:2843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4157:4157:4157) (3915:3915:3915))
        (PORT clk (2429:2429:2429) (2364:2364:2364))
        (PORT ena (2704:2704:2704) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2364:2364:2364))
        (PORT d[0] (2704:2704:2704) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1635:1635:1635) (1513:1513:1513))
        (PORT clk (2416:2416:2416) (2353:2353:2353))
        (PORT ena (3631:3631:3631) (3846:3846:3846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3923:3923:3923) (3734:3734:3734))
        (PORT d[1] (5501:5501:5501) (5490:5490:5490))
        (PORT d[2] (4927:4927:4927) (4761:4761:4761))
        (PORT d[3] (4573:4573:4573) (4332:4332:4332))
        (PORT d[4] (3067:3067:3067) (3053:3053:3053))
        (PORT d[5] (3778:3778:3778) (3571:3571:3571))
        (PORT d[6] (2977:2977:2977) (2919:2919:2919))
        (PORT d[7] (3535:3535:3535) (3325:3325:3325))
        (PORT d[8] (4142:4142:4142) (4046:4046:4046))
        (PORT d[9] (3104:3104:3104) (2968:2968:2968))
        (PORT d[10] (2108:2108:2108) (1967:1967:1967))
        (PORT d[11] (3356:3356:3356) (3302:3302:3302))
        (PORT d[12] (4090:4090:4090) (4056:4056:4056))
        (PORT clk (2413:2413:2413) (2349:2349:2349))
        (PORT ena (3627:3627:3627) (3843:3843:3843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2325:2325:2325))
        (PORT clk (2413:2413:2413) (2349:2349:2349))
        (PORT ena (3627:3627:3627) (3843:3843:3843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (2877:2877:2877))
        (PORT clk (2413:2413:2413) (2349:2349:2349))
        (PORT ena (3627:3627:3627) (3843:3843:3843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3850:3850:3850) (3623:3623:3623))
        (PORT clk (2416:2416:2416) (2353:2353:2353))
        (PORT ena (3631:3631:3631) (3846:3846:3846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2353:2353:2353))
        (PORT d[0] (3631:3631:3631) (3846:3846:3846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3055:3055:3055))
        (PORT clk (2358:2358:2358) (2296:2296:2296))
        (PORT ena (4829:4829:4829) (5003:5003:5003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4826:4826:4826) (4647:4647:4647))
        (PORT d[1] (3488:3488:3488) (3481:3481:3481))
        (PORT d[2] (4467:4467:4467) (4371:4371:4371))
        (PORT d[3] (3673:3673:3673) (3545:3545:3545))
        (PORT d[4] (3454:3454:3454) (3442:3442:3442))
        (PORT d[5] (5324:5324:5324) (4887:4887:4887))
        (PORT d[6] (3692:3692:3692) (3668:3668:3668))
        (PORT d[7] (5413:5413:5413) (5257:5257:5257))
        (PORT d[8] (3302:3302:3302) (3182:3182:3182))
        (PORT d[9] (4548:4548:4548) (4432:4432:4432))
        (PORT d[10] (4092:4092:4092) (3862:3862:3862))
        (PORT d[11] (2203:2203:2203) (2223:2223:2223))
        (PORT d[12] (2488:2488:2488) (2492:2492:2492))
        (PORT clk (2355:2355:2355) (2292:2292:2292))
        (PORT ena (4825:4825:4825) (5000:5000:5000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4738:4738:4738) (4287:4287:4287))
        (PORT clk (2355:2355:2355) (2292:2292:2292))
        (PORT ena (4825:4825:4825) (5000:5000:5000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4273:4273:4273) (4084:4084:4084))
        (PORT clk (2355:2355:2355) (2292:2292:2292))
        (PORT ena (4825:4825:4825) (5000:5000:5000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5114:5114:5114) (4803:4803:4803))
        (PORT clk (2358:2358:2358) (2296:2296:2296))
        (PORT ena (4829:4829:4829) (5003:5003:5003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2296:2296:2296))
        (PORT d[0] (4829:4829:4829) (5003:5003:5003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2230:2230:2230) (2153:2153:2153))
        (PORT datab (1842:1842:1842) (1850:1850:1850))
        (PORT datac (1143:1143:1143) (1065:1065:1065))
        (PORT datad (2260:2260:2260) (2127:2127:2127))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1199:1199:1199))
        (PORT datab (1844:1844:1844) (1852:1852:1852))
        (PORT datac (1490:1490:1490) (1370:1370:1370))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (2964:2964:2964))
        (PORT clk (2384:2384:2384) (2322:2322:2322))
        (PORT ena (6196:6196:6196) (6392:6392:6392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5112:5112:5112) (4930:4930:4930))
        (PORT d[1] (4761:4761:4761) (4727:4727:4727))
        (PORT d[2] (4932:4932:4932) (4752:4752:4752))
        (PORT d[3] (3374:3374:3374) (3221:3221:3221))
        (PORT d[4] (4350:4350:4350) (4270:4270:4270))
        (PORT d[5] (4418:4418:4418) (4094:4094:4094))
        (PORT d[6] (5095:5095:5095) (5064:5064:5064))
        (PORT d[7] (5407:5407:5407) (5251:5251:5251))
        (PORT d[8] (2716:2716:2716) (2614:2614:2614))
        (PORT d[9] (3492:3492:3492) (3370:3370:3370))
        (PORT d[10] (4884:4884:4884) (4601:4601:4601))
        (PORT d[11] (3347:3347:3347) (3293:3293:3293))
        (PORT d[12] (2021:2021:2021) (2005:2005:2005))
        (PORT clk (2381:2381:2381) (2318:2318:2318))
        (PORT ena (6192:6192:6192) (6389:6389:6389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3880:3880:3880) (3563:3563:3563))
        (PORT clk (2381:2381:2381) (2318:2318:2318))
        (PORT ena (6192:6192:6192) (6389:6389:6389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4924:4924:4924) (4707:4707:4707))
        (PORT clk (2381:2381:2381) (2318:2318:2318))
        (PORT ena (6192:6192:6192) (6389:6389:6389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5308:5308:5308) (4941:4941:4941))
        (PORT clk (2384:2384:2384) (2322:2322:2322))
        (PORT ena (6196:6196:6196) (6392:6392:6392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2322:2322:2322))
        (PORT d[0] (6196:6196:6196) (6392:6392:6392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2238:2238:2238) (2162:2162:2162))
        (PORT datab (1839:1839:1839) (1847:1847:1847))
        (PORT datac (1519:1519:1519) (1376:1376:1376))
        (PORT datad (960:960:960) (912:912:912))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2384:2384:2384))
        (PORT clk (2395:2395:2395) (2333:2333:2333))
        (PORT ena (2956:2956:2956) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (3399:3399:3399))
        (PORT d[1] (5186:5186:5186) (5185:5185:5185))
        (PORT d[2] (4336:4336:4336) (4199:4199:4199))
        (PORT d[3] (3905:3905:3905) (3672:3672:3672))
        (PORT d[4] (2750:2750:2750) (2744:2744:2744))
        (PORT d[5] (3477:3477:3477) (3282:3282:3282))
        (PORT d[6] (5105:5105:5105) (5099:5099:5099))
        (PORT d[7] (3254:3254:3254) (3057:3057:3057))
        (PORT d[8] (3840:3840:3840) (3756:3756:3756))
        (PORT d[9] (3412:3412:3412) (3225:3225:3225))
        (PORT d[10] (3176:3176:3176) (2982:2982:2982))
        (PORT d[11] (3097:3097:3097) (3055:3055:3055))
        (PORT d[12] (3779:3779:3779) (3761:3761:3761))
        (PORT clk (2392:2392:2392) (2329:2329:2329))
        (PORT ena (2952:2952:2952) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4466:4466:4466) (4245:4245:4245))
        (PORT clk (2392:2392:2392) (2329:2329:2329))
        (PORT ena (2952:2952:2952) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4827:4827:4827) (4621:4621:4621))
        (PORT clk (2392:2392:2392) (2329:2329:2329))
        (PORT ena (2952:2952:2952) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3497:3497:3497) (3288:3288:3288))
        (PORT clk (2395:2395:2395) (2333:2333:2333))
        (PORT ena (2956:2956:2956) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2333:2333:2333))
        (PORT d[0] (2956:2956:2956) (3106:3106:3106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2233:2233:2233) (2156:2156:2156))
        (PORT datab (1841:1841:1841) (1849:1849:1849))
        (PORT datac (1221:1221:1221) (1155:1155:1155))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (240:240:240))
        (PORT datab (2088:2088:2088) (1996:1996:1996))
        (PORT datac (190:190:190) (209:209:209))
        (PORT datad (185:185:185) (201:201:201))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[28\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1995:1995:1995) (1909:1909:1909))
        (PORT datab (2364:2364:2364) (2365:2365:2365))
        (PORT datac (1001:1001:1001) (957:957:957))
        (PORT datad (230:230:230) (290:290:290))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[28\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2253:2253:2253) (2192:2192:2192))
        (PORT datac (2025:2025:2025) (1894:1894:1894))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[28\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datac (657:657:657) (623:623:623))
        (PORT datad (1427:1427:1427) (1317:1317:1317))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2032:2032:2032))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT ena (1784:1784:1784) (1680:1680:1680))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1385:1385:1385))
        (PORT datab (752:752:752) (726:726:726))
        (PORT datad (712:712:712) (679:679:679))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2070:2070:2070) (1927:1927:1927))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT sload (1304:1304:1304) (1314:1314:1314))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[9\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (969:969:969))
        (PORT datab (262:262:262) (283:283:283))
        (PORT datac (838:838:838) (765:765:765))
        (PORT datad (466:466:466) (510:510:510))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[9\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (239:239:239))
        (PORT datac (747:747:747) (779:779:779))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2047:2047:2047))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2113:2113:2113) (1983:1983:1983))
        (PORT ena (1589:1589:1589) (1543:1543:1543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[10\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1523:1523:1523) (1410:1410:1410))
        (PORT datab (1214:1214:1214) (1135:1135:1135))
        (PORT datac (1179:1179:1179) (1097:1097:1097))
        (PORT datad (646:646:646) (605:605:605))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT ena (1426:1426:1426) (1418:1418:1418))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1237:1237:1237) (1184:1184:1184))
        (PORT datac (698:698:698) (712:712:712))
        (PORT datad (1008:1008:1008) (1010:1010:1010))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1953:1953:1953) (1824:1824:1824))
        (PORT datab (1904:1904:1904) (1798:1798:1798))
        (PORT datac (2405:2405:2405) (2323:2323:2323))
        (PORT datad (2035:2035:2035) (1944:1944:1944))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (735:735:735) (744:744:744))
        (PORT datac (625:625:625) (614:614:614))
        (PORT datad (664:664:664) (652:652:652))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (962:962:962))
        (PORT datab (1011:1011:1011) (983:983:983))
        (PORT datac (1434:1434:1434) (1344:1344:1344))
        (PORT datad (1432:1432:1432) (1393:1393:1393))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (657:657:657))
        (PORT datab (445:445:445) (430:430:430))
        (PORT datac (185:185:185) (203:203:203))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal20\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (598:598:598))
        (PORT datab (1470:1470:1470) (1365:1365:1365))
        (PORT datac (215:215:215) (236:236:236))
        (PORT datad (1531:1531:1531) (1444:1444:1444))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (903:903:903))
        (PORT datac (216:216:216) (238:238:238))
        (PORT datad (1243:1243:1243) (1230:1230:1230))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (699:699:699))
        (PORT datab (970:970:970) (896:896:896))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2022:2022:2022))
        (PORT asdata (956:956:956) (884:884:884))
        (PORT clrn (2098:2098:2098) (1969:1969:1969))
        (PORT ena (1022:1022:1022) (969:969:969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1358:1358:1358) (1331:1331:1331))
        (PORT datad (764:764:764) (790:790:790))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1143:1143:1143))
        (PORT datab (443:443:443) (455:455:455))
        (PORT datad (465:465:465) (483:483:483))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1565:1565:1565) (1527:1527:1527))
        (PORT sclr (1498:1498:1498) (1556:1556:1556))
        (PORT ena (1340:1340:1340) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read_req\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (627:627:627) (623:623:623))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (1977:1977:1977))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1595:1595:1595) (1546:1546:1546))
        (PORT ena (1516:1516:1516) (1409:1409:1409))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (666:666:666))
        (PORT datab (781:781:781) (786:786:786))
        (PORT datad (401:401:401) (422:422:422))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (735:735:735) (695:695:695))
        (PORT datac (584:584:584) (513:513:513))
        (PORT datad (439:439:439) (457:457:457))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|r_val\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (349:349:349))
        (PORT datab (274:274:274) (335:335:335))
        (PORT datac (240:240:240) (304:304:304))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|r_val)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2016:2016:2016))
        (PORT asdata (589:589:589) (607:607:607))
        (PORT clrn (2093:2093:2093) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (352:352:352))
        (PORT datad (244:244:244) (309:309:309))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|r_ena1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|r_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (244:244:244) (309:309:309))
        (PORT datad (246:246:246) (311:311:311))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (525:525:525))
        (PORT datab (1071:1071:1071) (1019:1019:1019))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1002:1002:1002))
        (PORT datab (796:796:796) (797:797:797))
        (PORT datac (189:189:189) (208:208:208))
        (PORT datad (365:365:365) (347:347:347))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1565:1565:1565) (1527:1527:1527))
        (PORT ena (1340:1340:1340) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1565:1565:1565) (1527:1527:1527))
        (PORT ena (1336:1336:1336) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1622:1622:1622) (1563:1563:1563))
        (PORT datad (700:700:700) (658:658:658))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2105:2105:2105) (1976:1976:1976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (427:427:427))
        (PORT datab (1025:1025:1025) (1019:1019:1019))
        (PORT datad (1049:1049:1049) (1056:1056:1056))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1008:1008:1008))
        (PORT datab (2834:2834:2834) (2891:2891:2891))
        (PORT datac (232:232:232) (294:294:294))
        (PORT datad (1424:1424:1424) (1326:1326:1326))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2277:2277:2277) (2131:2131:2131))
        (PORT datab (972:972:972) (909:909:909))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (192:192:192) (212:212:212))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[7\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1303:1303:1303))
        (PORT datac (956:956:956) (935:935:935))
        (PORT datad (816:816:816) (752:752:752))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1980:1980:1980))
        (PORT ena (2136:2136:2136) (2019:2019:2019))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (975:975:975))
        (PORT datab (652:652:652) (602:602:602))
        (PORT datac (1352:1352:1352) (1298:1298:1298))
        (PORT datad (362:362:362) (346:346:346))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1824:1824:1824) (1789:1789:1789))
        (PORT datac (250:250:250) (318:318:318))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (879:879:879))
        (PORT datab (485:485:485) (509:509:509))
        (PORT datac (246:246:246) (313:313:313))
        (PORT datad (638:638:638) (630:630:630))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1016:1016:1016))
        (PORT datab (705:705:705) (664:664:664))
        (PORT datad (918:918:918) (847:847:847))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2047:2047:2047))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1084:1084:1084) (1091:1091:1091))
        (PORT clrn (2113:2113:2113) (1983:1983:1983))
        (PORT sclr (2045:2045:2045) (2013:2013:2013))
        (PORT sload (2557:2557:2557) (2545:2545:2545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (878:878:878))
        (PORT datab (280:280:280) (342:342:342))
        (PORT datac (688:688:688) (675:675:675))
        (PORT datad (444:444:444) (474:474:474))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (632:632:632))
        (PORT datab (898:898:898) (827:827:827))
        (PORT datad (990:990:990) (981:981:981))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2047:2047:2047))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1130:1130:1130) (1128:1128:1128))
        (PORT clrn (2113:2113:2113) (1983:1983:1983))
        (PORT sclr (2045:2045:2045) (2013:2013:2013))
        (PORT sload (2557:2557:2557) (2545:2545:2545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_rshift8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1086:1086:1086))
        (PORT datab (279:279:279) (341:341:341))
        (PORT datac (955:955:955) (932:932:932))
        (PORT datad (237:237:237) (299:299:299))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_rshift8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (971:971:971) (884:884:884))
        (PORT datad (753:753:753) (752:752:752))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_single_step_mode\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (772:772:772))
        (PORT datad (202:202:202) (224:224:224))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_single_step_mode)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1972:1972:1972))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (287:287:287))
        (PORT datab (288:288:288) (347:347:347))
        (PORT datac (473:473:473) (505:505:505))
        (PORT datad (259:259:259) (289:289:289))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (329:329:329))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1521:1521:1521) (1437:1437:1437))
        (PORT sload (2593:2593:2593) (2692:2692:2692))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT asdata (1375:1375:1375) (1359:1359:1359))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (985:985:985))
        (PORT datab (723:723:723) (692:692:692))
        (PORT datad (996:996:996) (950:950:950))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (745:745:745) (748:748:748))
        (PORT datad (1851:1851:1851) (1772:1772:1772))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (2636:2636:2636))
        (PORT clk (2423:2423:2423) (2363:2363:2363))
        (PORT ena (5132:5132:5132) (5318:5318:5318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4889:4889:4889) (4736:4736:4736))
        (PORT d[1] (5090:5090:5090) (5057:5057:5057))
        (PORT d[2] (6609:6609:6609) (6537:6537:6537))
        (PORT d[3] (5031:5031:5031) (4894:4894:4894))
        (PORT d[4] (2803:2803:2803) (2813:2813:2813))
        (PORT d[5] (10156:10156:10156) (9605:9605:9605))
        (PORT d[6] (5393:5393:5393) (5365:5365:5365))
        (PORT d[7] (6578:6578:6578) (6478:6478:6478))
        (PORT d[8] (2977:2977:2977) (2855:2855:2855))
        (PORT d[9] (4233:4233:4233) (4124:4124:4124))
        (PORT d[10] (5400:5400:5400) (5179:5179:5179))
        (PORT d[11] (1779:1779:1779) (1783:1783:1783))
        (PORT d[12] (2387:2387:2387) (2360:2360:2360))
        (PORT clk (2420:2420:2420) (2359:2359:2359))
        (PORT ena (5128:5128:5128) (5315:5315:5315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (2962:2962:2962))
        (PORT clk (2420:2420:2420) (2359:2359:2359))
        (PORT ena (5128:5128:5128) (5315:5315:5315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3874:3874:3874) (3670:3670:3670))
        (PORT clk (2420:2420:2420) (2359:2359:2359))
        (PORT ena (5128:5128:5128) (5315:5315:5315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4695:4695:4695) (4380:4380:4380))
        (PORT clk (2423:2423:2423) (2363:2363:2363))
        (PORT ena (5132:5132:5132) (5318:5318:5318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2363:2363:2363))
        (PORT d[0] (5132:5132:5132) (5318:5318:5318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1330:1330:1330) (1322:1322:1322))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (753:753:753) (771:771:771))
        (PORT datad (1045:1045:1045) (1034:1034:1034))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1378:1378:1378))
        (PORT datad (708:708:708) (713:713:713))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1543:1543:1543))
        (PORT d[1] (986:986:986) (930:930:930))
        (PORT d[2] (1029:1029:1029) (985:985:985))
        (PORT d[3] (999:999:999) (952:952:952))
        (PORT clk (2437:2437:2437) (2374:2374:2374))
        (PORT ena (5189:5189:5189) (5375:5375:5375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1218:1218:1218))
        (PORT d[1] (1334:1334:1334) (1273:1273:1273))
        (PORT d[2] (4231:4231:4231) (4042:4042:4042))
        (PORT d[3] (1567:1567:1567) (1493:1493:1493))
        (PORT d[4] (2697:2697:2697) (2661:2661:2661))
        (PORT d[5] (1022:1022:1022) (986:986:986))
        (PORT d[6] (1661:1661:1661) (1597:1597:1597))
        (PORT d[7] (810:810:810) (803:803:803))
        (PORT d[8] (5852:5852:5852) (5733:5733:5733))
        (PORT d[9] (3354:3354:3354) (3164:3164:3164))
        (PORT d[10] (2804:2804:2804) (2651:2651:2651))
        (PORT clk (2434:2434:2434) (2370:2370:2370))
        (PORT ena (5185:5185:5185) (5372:5372:5372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1513:1513:1513))
        (PORT clk (2434:2434:2434) (2370:2370:2370))
        (PORT ena (5185:5185:5185) (5372:5372:5372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2448:2448:2448))
        (PORT clk (2434:2434:2434) (2370:2370:2370))
        (PORT ena (5185:5185:5185) (5372:5372:5372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1110:1110:1110))
        (PORT clk (2437:2437:2437) (2374:2374:2374))
        (PORT ena (5189:5189:5189) (5375:5375:5375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2374:2374:2374))
        (PORT d[0] (5189:5189:5189) (5375:5375:5375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1463:1463:1463))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1463:1463:1463))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2127:2127:2127) (2036:2036:2036))
        (PORT datab (1520:1520:1520) (1558:1558:1558))
        (PORT datac (2068:2068:2068) (1936:1936:1936))
        (PORT datad (2412:2412:2412) (2226:2226:2226))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (2891:2891:2891))
        (PORT clk (2407:2407:2407) (2345:2345:2345))
        (PORT ena (5434:5434:5434) (5641:5641:5641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5146:5146:5146) (4927:4927:4927))
        (PORT d[1] (4423:4423:4423) (4368:4368:4368))
        (PORT d[2] (4766:4766:4766) (4661:4661:4661))
        (PORT d[3] (4276:4276:4276) (4122:4122:4122))
        (PORT d[4] (4068:4068:4068) (4034:4034:4034))
        (PORT d[5] (6061:6061:6061) (5600:5600:5600))
        (PORT d[6] (3389:3389:3389) (3358:3358:3358))
        (PORT d[7] (4813:4813:4813) (4692:4692:4692))
        (PORT d[8] (3956:3956:3956) (3809:3809:3809))
        (PORT d[9] (5200:5200:5200) (5062:5062:5062))
        (PORT d[10] (4738:4738:4738) (4475:4475:4475))
        (PORT d[11] (2343:2343:2343) (2316:2316:2316))
        (PORT d[12] (3048:3048:3048) (3026:3026:3026))
        (PORT clk (2404:2404:2404) (2341:2341:2341))
        (PORT ena (5430:5430:5430) (5638:5638:5638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4142:4142:4142) (3863:3863:3863))
        (PORT clk (2404:2404:2404) (2341:2341:2341))
        (PORT ena (5430:5430:5430) (5638:5638:5638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5204:5204:5204) (4975:4975:4975))
        (PORT clk (2404:2404:2404) (2341:2341:2341))
        (PORT ena (5430:5430:5430) (5638:5638:5638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4854:4854:4854) (4447:4447:4447))
        (PORT clk (2407:2407:2407) (2345:2345:2345))
        (PORT ena (5434:5434:5434) (5641:5641:5641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2345:2345:2345))
        (PORT d[0] (5434:5434:5434) (5641:5641:5641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2130:2130:2130) (2040:2040:2040))
        (PORT datab (1618:1618:1618) (1545:1545:1545))
        (PORT datad (1472:1472:1472) (1518:1518:1518))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3438:3438:3438) (3205:3205:3205))
        (PORT clk (2391:2391:2391) (2329:2329:2329))
        (PORT ena (5126:5126:5126) (5315:5315:5315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4814:4814:4814) (4609:4609:4609))
        (PORT d[1] (4117:4117:4117) (4074:4074:4074))
        (PORT d[2] (5045:5045:5045) (4915:4915:4915))
        (PORT d[3] (3983:3983:3983) (3848:3848:3848))
        (PORT d[4] (3496:3496:3496) (3489:3489:3489))
        (PORT d[5] (5731:5731:5731) (5283:5283:5283))
        (PORT d[6] (3621:3621:3621) (3573:3573:3573))
        (PORT d[7] (4737:4737:4737) (4619:4619:4619))
        (PORT d[8] (3663:3663:3663) (3534:3534:3534))
        (PORT d[9] (4896:4896:4896) (4770:4770:4770))
        (PORT d[10] (4384:4384:4384) (4144:4144:4144))
        (PORT d[11] (2407:2407:2407) (2403:2403:2403))
        (PORT d[12] (2774:2774:2774) (2767:2767:2767))
        (PORT clk (2388:2388:2388) (2325:2325:2325))
        (PORT ena (5122:5122:5122) (5312:5312:5312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (3186:3186:3186))
        (PORT clk (2388:2388:2388) (2325:2325:2325))
        (PORT ena (5122:5122:5122) (5312:5312:5312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4867:4867:4867) (4650:4650:4650))
        (PORT clk (2388:2388:2388) (2325:2325:2325))
        (PORT ena (5122:5122:5122) (5312:5312:5312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4299:4299:4299) (3936:3936:3936))
        (PORT clk (2391:2391:2391) (2329:2329:2329))
        (PORT ena (5126:5126:5126) (5315:5315:5315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2329:2329:2329))
        (PORT d[0] (5126:5126:5126) (5315:5315:5315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (2922:2922:2922))
        (PORT clk (2404:2404:2404) (2343:2343:2343))
        (PORT ena (5191:5191:5191) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5120:5120:5120) (4901:4901:4901))
        (PORT d[1] (4156:4156:4156) (4130:4130:4130))
        (PORT d[2] (4507:4507:4507) (4429:4429:4429))
        (PORT d[3] (4284:4284:4284) (4134:4134:4134))
        (PORT d[4] (3777:3777:3777) (3758:3758:3758))
        (PORT d[5] (6002:6002:6002) (5546:5546:5546))
        (PORT d[6] (3350:3350:3350) (3321:3321:3321))
        (PORT d[7] (4806:4806:4806) (4684:4684:4684))
        (PORT d[8] (3992:3992:3992) (3848:3848:3848))
        (PORT d[9] (5165:5165:5165) (5030:5030:5030))
        (PORT d[10] (4703:4703:4703) (4444:4444:4444))
        (PORT d[11] (2129:2129:2129) (2143:2143:2143))
        (PORT d[12] (3107:3107:3107) (3088:3088:3088))
        (PORT clk (2401:2401:2401) (2339:2339:2339))
        (PORT ena (5187:5187:5187) (5386:5386:5386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5902:5902:5902) (5413:5413:5413))
        (PORT clk (2401:2401:2401) (2339:2339:2339))
        (PORT ena (5187:5187:5187) (5386:5386:5386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4886:4886:4886) (4670:4670:4670))
        (PORT clk (2401:2401:2401) (2339:2339:2339))
        (PORT ena (5187:5187:5187) (5386:5386:5386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4876:4876:4876) (4466:4466:4466))
        (PORT clk (2404:2404:2404) (2343:2343:2343))
        (PORT ena (5191:5191:5191) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2343:2343:2343))
        (PORT d[0] (5191:5191:5191) (5389:5389:5389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2132:2132:2132) (2042:2042:2042))
        (PORT datab (1517:1517:1517) (1555:1555:1555))
        (PORT datac (1834:1834:1834) (1695:1695:1695))
        (PORT datad (1469:1469:1469) (1414:1414:1414))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (1863:1863:1863))
        (PORT clk (2445:2445:2445) (2386:2386:2386))
        (PORT ena (6847:6847:6847) (7046:7046:7046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6983:6983:6983) (6690:6690:6690))
        (PORT d[1] (3100:3100:3100) (3085:3085:3085))
        (PORT d[2] (7823:7823:7823) (7696:7696:7696))
        (PORT d[3] (4795:4795:4795) (4682:4682:4682))
        (PORT d[4] (2763:2763:2763) (2763:2763:2763))
        (PORT d[5] (5480:5480:5480) (5208:5208:5208))
        (PORT d[6] (5728:5728:5728) (5693:5693:5693))
        (PORT d[7] (5071:5071:5071) (4800:4800:4800))
        (PORT d[8] (3038:3038:3038) (2948:2948:2948))
        (PORT d[9] (3531:3531:3531) (3411:3411:3411))
        (PORT d[10] (7174:7174:7174) (6924:6924:6924))
        (PORT d[11] (3495:3495:3495) (3469:3469:3469))
        (PORT d[12] (3496:3496:3496) (3504:3504:3504))
        (PORT clk (2442:2442:2442) (2382:2382:2382))
        (PORT ena (6843:6843:6843) (7043:7043:7043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2094:2094:2094))
        (PORT clk (2442:2442:2442) (2382:2382:2382))
        (PORT ena (6843:6843:6843) (7043:7043:7043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6121:6121:6121) (5876:5876:5876))
        (PORT clk (2442:2442:2442) (2382:2382:2382))
        (PORT ena (6843:6843:6843) (7043:7043:7043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4911:4911:4911) (4665:4665:4665))
        (PORT clk (2445:2445:2445) (2386:2386:2386))
        (PORT ena (6847:6847:6847) (7046:7046:7046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2386:2386:2386))
        (PORT d[0] (6847:6847:6847) (7046:7046:7046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (2666:2666:2666))
        (PORT clk (2399:2399:2399) (2335:2335:2335))
        (PORT ena (6484:6484:6484) (6713:6713:6713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5417:5417:5417) (5220:5220:5220))
        (PORT d[1] (5081:5081:5081) (5029:5029:5029))
        (PORT d[2] (5271:5271:5271) (5088:5088:5088))
        (PORT d[3] (3651:3651:3651) (3495:3495:3495))
        (PORT d[4] (4637:4637:4637) (4547:4547:4547))
        (PORT d[5] (4739:4739:4739) (4403:4403:4403))
        (PORT d[6] (5082:5082:5082) (5058:5058:5058))
        (PORT d[7] (4386:4386:4386) (4242:4242:4242))
        (PORT d[8] (2704:2704:2704) (2606:2606:2606))
        (PORT d[9] (3506:3506:3506) (3391:3391:3391))
        (PORT d[10] (5251:5251:5251) (4961:4961:4961))
        (PORT d[11] (2108:2108:2108) (2103:2103:2103))
        (PORT d[12] (2057:2057:2057) (2037:2037:2037))
        (PORT clk (2396:2396:2396) (2331:2331:2331))
        (PORT ena (6480:6480:6480) (6710:6710:6710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5578:5578:5578) (5086:5086:5086))
        (PORT clk (2396:2396:2396) (2331:2331:2331))
        (PORT ena (6480:6480:6480) (6710:6710:6710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5164:5164:5164) (4943:4943:4943))
        (PORT clk (2396:2396:2396) (2331:2331:2331))
        (PORT ena (6480:6480:6480) (6710:6710:6710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (2984:2984:2984))
        (PORT clk (2399:2399:2399) (2335:2335:2335))
        (PORT ena (6484:6484:6484) (6713:6713:6713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2335:2335:2335))
        (PORT d[0] (6484:6484:6484) (6713:6713:6713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (1522:1522:1522) (1560:1560:1560))
        (PORT datac (2369:2369:2369) (2215:2215:2215))
        (PORT datad (1105:1105:1105) (1023:1023:1023))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2056:2056:2056))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (189:189:189) (207:207:207))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1953:1953:1953))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2280:2280:2280) (2216:2216:2216))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|data_out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2108:2108:2108) (1978:1978:1978))
        (PORT ena (1549:1549:1549) (1440:1440:1440))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1897:1897:1897) (1838:1838:1838))
        (PORT datac (1514:1514:1514) (1466:1466:1466))
        (PORT datad (633:633:633) (621:621:621))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1832:1832:1832) (1691:1691:1691))
        (PORT datab (836:836:836) (854:854:854))
        (PORT datac (2850:2850:2850) (2914:2914:2914))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (533:533:533))
        (PORT datab (2542:2542:2542) (2379:2379:2379))
        (PORT datac (2024:2024:2024) (1881:1881:1881))
        (PORT datad (661:661:661) (620:620:620))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (430:430:430))
        (PORT datab (1270:1270:1270) (1222:1222:1222))
        (PORT datac (2549:2549:2549) (2369:2369:2369))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT ena (894:894:894) (896:896:896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1470:1470:1470))
        (PORT datab (291:291:291) (350:350:350))
        (PORT datac (982:982:982) (977:977:977))
        (PORT datad (1157:1157:1157) (1110:1110:1110))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[10\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1440:1440:1440))
        (PORT datab (1220:1220:1220) (1159:1159:1159))
        (PORT datac (2061:2061:2061) (1928:1928:1928))
        (PORT datad (847:847:847) (787:787:787))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1979:1979:1979))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1556:1556:1556))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2520:2520:2520))
        (PORT clk (2399:2399:2399) (2338:2338:2338))
        (PORT ena (5959:5959:5959) (6127:6127:6127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5759:5759:5759) (5533:5533:5533))
        (PORT d[1] (4881:4881:4881) (4879:4879:4879))
        (PORT d[2] (6551:6551:6551) (6495:6495:6495))
        (PORT d[3] (4868:4868:4868) (4781:4781:4781))
        (PORT d[4] (3479:3479:3479) (3468:3468:3468))
        (PORT d[5] (9409:9409:9409) (8942:8942:8942))
        (PORT d[6] (5045:5045:5045) (5021:5021:5021))
        (PORT d[7] (6834:6834:6834) (6743:6743:6743))
        (PORT d[8] (3383:3383:3383) (3303:3303:3303))
        (PORT d[9] (4187:4187:4187) (4069:4069:4069))
        (PORT d[10] (6165:6165:6165) (5958:5958:5958))
        (PORT d[11] (2817:2817:2817) (2835:2835:2835))
        (PORT d[12] (3759:3759:3759) (3730:3730:3730))
        (PORT clk (2396:2396:2396) (2334:2334:2334))
        (PORT ena (5955:5955:5955) (6124:6124:6124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (2744:2744:2744))
        (PORT clk (2396:2396:2396) (2334:2334:2334))
        (PORT ena (5955:5955:5955) (6124:6124:6124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5214:5214:5214) (5005:5005:5005))
        (PORT clk (2396:2396:2396) (2334:2334:2334))
        (PORT ena (5955:5955:5955) (6124:6124:6124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2428:2428:2428))
        (PORT clk (2399:2399:2399) (2338:2338:2338))
        (PORT ena (5959:5959:5959) (6127:6127:6127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2338:2338:2338))
        (PORT d[0] (5959:5959:5959) (6127:6127:6127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2339:2339:2339))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2339:2339:2339))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2339:2339:2339))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2339:2339:2339))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2287:2287:2287) (2223:2223:2223))
        (PORT datab (1644:1644:1644) (1573:1573:1573))
        (PORT datad (2650:2650:2650) (2615:2615:2615))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2248:2248:2248))
        (PORT clk (2410:2410:2410) (2352:2352:2352))
        (PORT ena (5920:5920:5920) (6078:6078:6078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6656:6656:6656) (6368:6368:6368))
        (PORT d[1] (5183:5183:5183) (5172:5172:5172))
        (PORT d[2] (6895:6895:6895) (6816:6816:6816))
        (PORT d[3] (4853:4853:4853) (4781:4781:4781))
        (PORT d[4] (2792:2792:2792) (2792:2792:2792))
        (PORT d[5] (9388:9388:9388) (8909:8909:8909))
        (PORT d[6] (5136:5136:5136) (5122:5122:5122))
        (PORT d[7] (6299:6299:6299) (6247:6247:6247))
        (PORT d[8] (3363:3363:3363) (3279:3279:3279))
        (PORT d[9] (4517:4517:4517) (4386:4386:4386))
        (PORT d[10] (6189:6189:6189) (5983:5983:5983))
        (PORT d[11] (2511:2511:2511) (2524:2524:2524))
        (PORT d[12] (4101:4101:4101) (4067:4067:4067))
        (PORT clk (2407:2407:2407) (2348:2348:2348))
        (PORT ena (5916:5916:5916) (6075:6075:6075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (3940:3940:3940))
        (PORT clk (2407:2407:2407) (2348:2348:2348))
        (PORT ena (5916:5916:5916) (6075:6075:6075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5509:5509:5509) (5283:5283:5283))
        (PORT clk (2407:2407:2407) (2348:2348:2348))
        (PORT ena (5916:5916:5916) (6075:6075:6075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2380:2380:2380))
        (PORT clk (2410:2410:2410) (2352:2352:2352))
        (PORT ena (5920:5920:5920) (6078:6078:6078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2352:2352:2352))
        (PORT d[0] (5920:5920:5920) (6078:6078:6078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2353:2353:2353))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2353:2353:2353))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2353:2353:2353))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2353:2353:2353))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2278:2278:2278) (2212:2212:2212))
        (PORT datab (2700:2700:2700) (2657:2657:2657))
        (PORT datac (1291:1291:1291) (1223:1223:1223))
        (PORT datad (1488:1488:1488) (1404:1404:1404))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2266:2266:2266))
        (PORT clk (2393:2393:2393) (2333:2333:2333))
        (PORT ena (5633:5633:5633) (5774:5774:5774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5784:5784:5784) (5542:5542:5542))
        (PORT d[1] (4869:4869:4869) (4869:4869:4869))
        (PORT d[2] (5936:5936:5936) (5898:5898:5898))
        (PORT d[3] (4556:4556:4556) (4490:4490:4490))
        (PORT d[4] (3425:3425:3425) (3414:3414:3414))
        (PORT d[5] (9397:9397:9397) (8931:8931:8931))
        (PORT d[6] (4766:4766:4766) (4766:4766:4766))
        (PORT d[7] (6870:6870:6870) (6778:6778:6778))
        (PORT d[8] (3383:3383:3383) (3302:3302:3302))
        (PORT d[9] (4187:4187:4187) (4068:4068:4068))
        (PORT d[10] (5832:5832:5832) (5636:5636:5636))
        (PORT d[11] (2896:2896:2896) (2908:2908:2908))
        (PORT d[12] (3723:3723:3723) (3698:3698:3698))
        (PORT clk (2390:2390:2390) (2329:2329:2329))
        (PORT ena (5629:5629:5629) (5771:5771:5771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3246:3246:3246))
        (PORT clk (2390:2390:2390) (2329:2329:2329))
        (PORT ena (5629:5629:5629) (5771:5771:5771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5202:5202:5202) (4988:4988:4988))
        (PORT clk (2390:2390:2390) (2329:2329:2329))
        (PORT ena (5629:5629:5629) (5771:5771:5771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2401:2401:2401))
        (PORT clk (2393:2393:2393) (2333:2333:2333))
        (PORT ena (5633:5633:5633) (5774:5774:5774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2333:2333:2333))
        (PORT d[0] (5633:5633:5633) (5774:5774:5774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (2960:2960:2960))
        (PORT clk (2369:2369:2369) (2310:2310:2310))
        (PORT ena (5495:5495:5495) (5661:5661:5661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5406:5406:5406) (5222:5222:5222))
        (PORT d[1] (4151:4151:4151) (4140:4140:4140))
        (PORT d[2] (5546:5546:5546) (5490:5490:5490))
        (PORT d[3] (4419:4419:4419) (4329:4329:4329))
        (PORT d[4] (3462:3462:3462) (3454:3454:3454))
        (PORT d[5] (9521:9521:9521) (8978:8978:8978))
        (PORT d[6] (4441:4441:4441) (4448:4448:4448))
        (PORT d[7] (5897:5897:5897) (5826:5826:5826))
        (PORT d[8] (2991:2991:2991) (2860:2860:2860))
        (PORT d[9] (4275:4275:4275) (4180:4180:4180))
        (PORT d[10] (5698:5698:5698) (5471:5471:5471))
        (PORT d[11] (1803:1803:1803) (1809:1809:1809))
        (PORT d[12] (3079:3079:3079) (3046:3046:3046))
        (PORT clk (2366:2366:2366) (2306:2306:2306))
        (PORT ena (5491:5491:5491) (5658:5658:5658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (3005:3005:3005))
        (PORT clk (2366:2366:2366) (2306:2306:2306))
        (PORT ena (5491:5491:5491) (5658:5658:5658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4273:4273:4273) (4067:4067:4067))
        (PORT clk (2366:2366:2366) (2306:2306:2306))
        (PORT ena (5491:5491:5491) (5658:5658:5658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3169:3169:3169))
        (PORT clk (2369:2369:2369) (2310:2310:2310))
        (PORT ena (5495:5495:5495) (5661:5661:5661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2310:2310:2310))
        (PORT d[0] (5495:5495:5495) (5661:5661:5661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1417:1417:1417))
        (PORT clk (2440:2440:2440) (2381:2381:2381))
        (PORT ena (6563:6563:6563) (6750:6750:6750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6674:6674:6674) (6395:6395:6395))
        (PORT d[1] (3474:3474:3474) (3449:3449:3449))
        (PORT d[2] (7508:7508:7508) (7399:7399:7399))
        (PORT d[3] (4511:4511:4511) (4410:4410:4410))
        (PORT d[4] (2789:2789:2789) (2785:2785:2785))
        (PORT d[5] (9364:9364:9364) (8894:8894:8894))
        (PORT d[6] (5714:5714:5714) (5672:5672:5672))
        (PORT d[7] (6604:6604:6604) (6539:6539:6539))
        (PORT d[8] (3250:3250:3250) (3130:3130:3130))
        (PORT d[9] (3814:3814:3814) (3685:3685:3685))
        (PORT d[10] (6838:6838:6838) (6603:6603:6603))
        (PORT d[11] (3223:3223:3223) (3211:3211:3211))
        (PORT d[12] (3441:3441:3441) (3451:3451:3451))
        (PORT clk (2437:2437:2437) (2377:2377:2377))
        (PORT ena (6559:6559:6559) (6747:6747:6747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5309:5309:5309) (5013:5013:5013))
        (PORT clk (2437:2437:2437) (2377:2377:2377))
        (PORT ena (6559:6559:6559) (6747:6747:6747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6083:6083:6083) (5834:5834:5834))
        (PORT clk (2437:2437:2437) (2377:2377:2377))
        (PORT ena (6559:6559:6559) (6747:6747:6747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2303:2303:2303))
        (PORT clk (2440:2440:2440) (2381:2381:2381))
        (PORT ena (6563:6563:6563) (6750:6750:6750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2381:2381:2381))
        (PORT d[0] (6563:6563:6563) (6750:6750:6750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2288:2288:2288) (2224:2224:2224))
        (PORT datab (2695:2695:2695) (2651:2651:2651))
        (PORT datac (1833:1833:1833) (1776:1776:1776))
        (PORT datad (696:696:696) (660:660:660))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2231:2231:2231))
        (PORT clk (2421:2421:2421) (2361:2361:2361))
        (PORT ena (6257:6257:6257) (6435:6435:6435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6060:6060:6060) (5818:5818:5818))
        (PORT d[1] (5230:5230:5230) (5201:5201:5201))
        (PORT d[2] (6848:6848:6848) (6780:6780:6780))
        (PORT d[3] (4204:4204:4204) (4122:4122:4122))
        (PORT d[4] (3121:3121:3121) (3098:3098:3098))
        (PORT d[5] (9374:9374:9374) (8903:8903:8903))
        (PORT d[6] (5345:5345:5345) (5300:5300:5300))
        (PORT d[7] (6296:6296:6296) (6247:6247:6247))
        (PORT d[8] (3635:3635:3635) (3537:3537:3537))
        (PORT d[9] (4484:4484:4484) (4346:4346:4346))
        (PORT d[10] (6571:6571:6571) (6349:6349:6349))
        (PORT d[11] (2810:2810:2810) (2813:2813:2813))
        (PORT d[12] (4114:4114:4114) (4076:4076:4076))
        (PORT clk (2418:2418:2418) (2357:2357:2357))
        (PORT ena (6253:6253:6253) (6432:6432:6432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (2669:2669:2669))
        (PORT clk (2418:2418:2418) (2357:2357:2357))
        (PORT ena (6253:6253:6253) (6432:6432:6432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5518:5518:5518) (5299:5299:5299))
        (PORT clk (2418:2418:2418) (2357:2357:2357))
        (PORT ena (6253:6253:6253) (6432:6432:6432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2156:2156:2156))
        (PORT clk (2421:2421:2421) (2361:2361:2361))
        (PORT ena (6257:6257:6257) (6435:6435:6435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2361:2361:2361))
        (PORT d[0] (6257:6257:6257) (6435:6435:6435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2282:2282:2282) (2217:2217:2217))
        (PORT datab (1550:1550:1550) (1456:1456:1456))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (1249:1249:1249) (1184:1184:1184))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (2787:2787:2787) (2713:2713:2713))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|ac\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (704:704:704) (708:708:708))
        (PORT datac (974:974:974) (957:957:957))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|ac\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1169:1169:1169))
        (PORT datab (1192:1192:1192) (1113:1113:1113))
        (PORT datad (265:265:265) (330:330:330))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|ac)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1979:1979:1979))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT asdata (606:606:606) (665:665:665))
        (PORT clrn (2109:2109:2109) (1979:1979:1979))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[10\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1548:1548:1548))
        (PORT datab (1547:1547:1547) (1445:1445:1445))
        (PORT datad (2362:2362:2362) (2369:2369:2369))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[10\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (665:665:665))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1593:1593:1593))
        (PORT datab (1568:1568:1568) (1469:1469:1469))
        (PORT datac (1848:1848:1848) (1677:1677:1677))
        (PORT datad (643:643:643) (606:606:606))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (351:351:351))
        (PORT datab (669:669:669) (620:620:620))
        (PORT datad (781:781:781) (795:795:795))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (775:775:775) (799:799:799))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT sload (1335:1335:1335) (1364:1364:1364))
        (PORT ena (1305:1305:1305) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1773:1773:1773))
        (PORT clk (2424:2424:2424) (2369:2369:2369))
        (PORT ena (5291:5291:5291) (5455:5455:5455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6291:6291:6291) (6144:6144:6144))
        (PORT d[1] (3288:3288:3288) (3207:3207:3207))
        (PORT d[2] (4818:4818:4818) (4681:4681:4681))
        (PORT d[3] (5455:5455:5455) (5356:5356:5356))
        (PORT d[4] (3098:3098:3098) (3072:3072:3072))
        (PORT d[5] (11056:11056:11056) (10531:10531:10531))
        (PORT d[6] (3387:3387:3387) (3353:3353:3353))
        (PORT d[7] (5026:5026:5026) (4882:4882:4882))
        (PORT d[8] (3847:3847:3847) (3798:3798:3798))
        (PORT d[9] (4561:4561:4561) (4420:4420:4420))
        (PORT d[10] (6663:6663:6663) (6538:6538:6538))
        (PORT d[11] (3794:3794:3794) (3783:3783:3783))
        (PORT d[12] (3527:3527:3527) (3566:3566:3566))
        (PORT clk (2421:2421:2421) (2365:2365:2365))
        (PORT ena (5287:5287:5287) (5452:5452:5452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3232:3232:3232))
        (PORT clk (2421:2421:2421) (2365:2365:2365))
        (PORT ena (5287:5287:5287) (5452:5452:5452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (1963:1963:1963))
        (PORT clk (2421:2421:2421) (2365:2365:2365))
        (PORT ena (5287:5287:5287) (5452:5452:5452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1748:1748:1748))
        (PORT clk (2424:2424:2424) (2369:2369:2369))
        (PORT ena (5291:5291:5291) (5455:5455:5455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2369:2369:2369))
        (PORT d[0] (5291:5291:5291) (5455:5455:5455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1673:1673:1673))
        (PORT clk (2413:2413:2413) (2356:2356:2356))
        (PORT ena (5254:5254:5254) (5439:5439:5439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6558:6558:6558) (6390:6390:6390))
        (PORT d[1] (3275:3275:3275) (3197:3197:3197))
        (PORT d[2] (4089:4089:4089) (3992:3992:3992))
        (PORT d[3] (5460:5460:5460) (5361:5361:5361))
        (PORT d[4] (3062:3062:3062) (3033:3033:3033))
        (PORT d[5] (11021:11021:11021) (10500:10500:10500))
        (PORT d[6] (3342:3342:3342) (3310:3310:3310))
        (PORT d[7] (5011:5011:5011) (4864:4864:4864))
        (PORT d[8] (3835:3835:3835) (3786:3786:3786))
        (PORT d[9] (4206:4206:4206) (4075:4075:4075))
        (PORT d[10] (6648:6648:6648) (6524:6524:6524))
        (PORT d[11] (3534:3534:3534) (3543:3543:3543))
        (PORT d[12] (3893:3893:3893) (3929:3929:3929))
        (PORT clk (2410:2410:2410) (2352:2352:2352))
        (PORT ena (5250:5250:5250) (5436:5436:5436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4471:4471:4471) (4262:4262:4262))
        (PORT clk (2410:2410:2410) (2352:2352:2352))
        (PORT ena (5250:5250:5250) (5436:5436:5436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2020:2020:2020))
        (PORT clk (2410:2410:2410) (2352:2352:2352))
        (PORT ena (5250:5250:5250) (5436:5436:5436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2456:2456:2456))
        (PORT clk (2413:2413:2413) (2356:2356:2356))
        (PORT ena (5254:5254:5254) (5439:5439:5439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2356:2356:2356))
        (PORT d[0] (5254:5254:5254) (5439:5439:5439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1791:1791:1791))
        (PORT clk (2425:2425:2425) (2370:2370:2370))
        (PORT ena (5270:5270:5270) (5422:5422:5422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5551:5551:5551) (5405:5405:5405))
        (PORT d[1] (3296:3296:3296) (3219:3219:3219))
        (PORT d[2] (4421:4421:4421) (4279:4279:4279))
        (PORT d[3] (5760:5760:5760) (5647:5647:5647))
        (PORT d[4] (3122:3122:3122) (3079:3079:3079))
        (PORT d[5] (10084:10084:10084) (9594:9594:9594))
        (PORT d[6] (3354:3354:3354) (3325:3325:3325))
        (PORT d[7] (5287:5287:5287) (5116:5116:5116))
        (PORT d[8] (4133:4133:4133) (4063:4063:4063))
        (PORT d[9] (4540:4540:4540) (4401:4401:4401))
        (PORT d[10] (5459:5459:5459) (5280:5280:5280))
        (PORT d[11] (3761:3761:3761) (3745:3745:3745))
        (PORT d[12] (4209:4209:4209) (4227:4227:4227))
        (PORT clk (2422:2422:2422) (2366:2366:2366))
        (PORT ena (5266:5266:5266) (5419:5419:5419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3715:3715:3715) (3640:3640:3640))
        (PORT clk (2422:2422:2422) (2366:2366:2366))
        (PORT ena (5266:5266:5266) (5419:5419:5419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (1695:1695:1695))
        (PORT clk (2422:2422:2422) (2366:2366:2366))
        (PORT ena (5266:5266:5266) (5419:5419:5419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1766:1766:1766))
        (PORT clk (2425:2425:2425) (2370:2370:2370))
        (PORT ena (5270:5270:5270) (5422:5422:5422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2370:2370:2370))
        (PORT d[0] (5270:5270:5270) (5422:5422:5422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (1022:1022:1022))
        (PORT clk (2439:2439:2439) (2380:2380:2380))
        (PORT ena (4873:4873:4873) (5045:5045:5045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1348:1348:1348))
        (PORT d[1] (1291:1291:1291) (1226:1226:1226))
        (PORT d[2] (1894:1894:1894) (1803:1803:1803))
        (PORT d[3] (1913:1913:1913) (1849:1849:1849))
        (PORT d[4] (4113:4113:4113) (4063:4063:4063))
        (PORT d[5] (1041:1041:1041) (1009:1009:1009))
        (PORT d[6] (1047:1047:1047) (1013:1013:1013))
        (PORT d[7] (756:756:756) (747:747:747))
        (PORT d[8] (3916:3916:3916) (3781:3781:3781))
        (PORT d[9] (5729:5729:5729) (5566:5566:5566))
        (PORT d[10] (3111:3111:3111) (2957:2957:2957))
        (PORT d[11] (3200:3200:3200) (3221:3221:3221))
        (PORT d[12] (1522:1522:1522) (1444:1444:1444))
        (PORT clk (2436:2436:2436) (2376:2376:2376))
        (PORT ena (4869:4869:4869) (5042:5042:5042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1571:1571:1571))
        (PORT clk (2436:2436:2436) (2376:2376:2376))
        (PORT ena (4869:4869:4869) (5042:5042:5042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2385:2385:2385))
        (PORT clk (2436:2436:2436) (2376:2376:2376))
        (PORT ena (4869:4869:4869) (5042:5042:5042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (735:735:735) (723:723:723))
        (PORT clk (2439:2439:2439) (2380:2380:2380))
        (PORT ena (4873:4873:4873) (5045:5045:5045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2380:2380:2380))
        (PORT d[0] (4873:4873:4873) (5045:5045:5045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1362:1362:1362))
        (PORT datab (1588:1588:1588) (1521:1521:1521))
        (PORT datac (1778:1778:1778) (1705:1705:1705))
        (PORT datad (880:880:880) (831:831:831))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1823:1823:1823) (1738:1738:1738))
        (PORT datab (1589:1589:1589) (1538:1538:1538))
        (PORT datac (1304:1304:1304) (1262:1262:1262))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (1755:1755:1755))
        (PORT clk (2411:2411:2411) (2355:2355:2355))
        (PORT ena (5215:5215:5215) (5374:5374:5374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6309:6309:6309) (6161:6161:6161))
        (PORT d[1] (3000:3000:3000) (2929:2929:2929))
        (PORT d[2] (4478:4478:4478) (4368:4368:4368))
        (PORT d[3] (5459:5459:5459) (5360:5360:5360))
        (PORT d[4] (2796:2796:2796) (2769:2769:2769))
        (PORT d[5] (10758:10758:10758) (10244:10244:10244))
        (PORT d[6] (3359:3359:3359) (3329:3329:3329))
        (PORT d[7] (5020:5020:5020) (4875:4875:4875))
        (PORT d[8] (3880:3880:3880) (3825:3825:3825))
        (PORT d[9] (4205:4205:4205) (4074:4074:4074))
        (PORT d[10] (6954:6954:6954) (6813:6813:6813))
        (PORT d[11] (3566:3566:3566) (3570:3570:3570))
        (PORT d[12] (3926:3926:3926) (3957:3957:3957))
        (PORT clk (2408:2408:2408) (2351:2351:2351))
        (PORT ena (5211:5211:5211) (5371:5371:5371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (2751:2751:2751))
        (PORT clk (2408:2408:2408) (2351:2351:2351))
        (PORT ena (5211:5211:5211) (5371:5371:5371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2000:2000:2000))
        (PORT clk (2408:2408:2408) (2351:2351:2351))
        (PORT ena (5211:5211:5211) (5371:5371:5371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2455:2455:2455))
        (PORT clk (2411:2411:2411) (2355:2355:2355))
        (PORT ena (5215:5215:5215) (5374:5374:5374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2355:2355:2355))
        (PORT d[0] (5215:5215:5215) (5374:5374:5374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1821:1821:1821) (1737:1737:1737))
        (PORT datab (1590:1590:1590) (1523:1523:1523))
        (PORT datac (1358:1358:1358) (1341:1341:1341))
        (PORT datad (914:914:914) (865:865:865))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (1785:1785:1785))
        (PORT clk (2415:2415:2415) (2357:2357:2357))
        (PORT ena (5305:5305:5305) (5468:5468:5468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5311:5311:5311) (5180:5180:5180))
        (PORT d[1] (3306:3306:3306) (3215:3215:3215))
        (PORT d[2] (4808:4808:4808) (4685:4685:4685))
        (PORT d[3] (5773:5773:5773) (5659:5659:5659))
        (PORT d[4] (3121:3121:3121) (3079:3079:3079))
        (PORT d[5] (10085:10085:10085) (9595:9595:9595))
        (PORT d[6] (3342:3342:3342) (3311:3311:3311))
        (PORT d[7] (5322:5322:5322) (5146:5146:5146))
        (PORT d[8] (3899:3899:3899) (3844:3844:3844))
        (PORT d[9] (4547:4547:4547) (4404:4404:4404))
        (PORT d[10] (5493:5493:5493) (5303:5303:5303))
        (PORT d[11] (3762:3762:3762) (3746:3746:3746))
        (PORT d[12] (4217:4217:4217) (4236:4236:4236))
        (PORT clk (2412:2412:2412) (2353:2353:2353))
        (PORT ena (5301:5301:5301) (5465:5465:5465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5241:5241:5241) (5044:5044:5044))
        (PORT clk (2412:2412:2412) (2353:2353:2353))
        (PORT ena (5301:5301:5301) (5465:5465:5465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (1961:1961:1961))
        (PORT clk (2412:2412:2412) (2353:2353:2353))
        (PORT ena (5301:5301:5301) (5465:5465:5465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1775:1775:1775))
        (PORT clk (2415:2415:2415) (2357:2357:2357))
        (PORT ena (5305:5305:5305) (5468:5468:5468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2357:2357:2357))
        (PORT d[0] (5305:5305:5305) (5468:5468:5468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1822:1822:1822) (1738:1738:1738))
        (PORT datac (1553:1553:1553) (1491:1491:1491))
        (PORT datad (1349:1349:1349) (1250:1250:1250))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (358:358:358))
        (PORT datab (221:221:221) (236:236:236))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (2889:2889:2889) (2865:2865:2865))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT asdata (635:635:635) (698:698:698))
        (PORT clrn (2109:2109:2109) (1979:1979:1979))
        (PORT ena (2127:2127:2127) (2003:2003:2003))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (647:647:647))
        (PORT datab (1895:1895:1895) (1836:1836:1836))
        (PORT datac (1512:1512:1512) (1464:1464:1464))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1953:1953:1953))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2282:2282:2282) (2219:2219:2219))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (331:331:331))
        (PORT datab (1601:1601:1601) (1500:1500:1500))
        (PORT datac (2666:2666:2666) (2678:2678:2678))
        (PORT datad (789:789:789) (811:811:811))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_a)
    (DELAY
      (ABSOLUTE
        (PORT datac (990:990:990) (972:972:972))
        (PORT datad (917:917:917) (865:865:865))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_go\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1530:1530:1530))
        (PORT datab (695:695:695) (656:656:656))
        (PORT datad (982:982:982) (964:964:964))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_go)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (287:287:287))
        (PORT datab (307:307:307) (372:372:372))
        (PORT datac (631:631:631) (607:607:607))
        (PORT datad (260:260:260) (290:290:290))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (374:374:374) (352:352:352))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1403:1403:1403) (1349:1349:1349))
        (PORT sload (2593:2593:2593) (2692:2692:2692))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2026:2026:2026))
        (PORT asdata (1395:1395:1395) (1390:1390:1390))
        (PORT clrn (2105:2105:2105) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (990:990:990) (945:945:945))
        (PORT datad (718:718:718) (715:715:715))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2096:2096:2096) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (895:895:895))
        (PORT datab (250:250:250) (269:269:269))
        (PORT datad (702:702:702) (705:705:705))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1104:1104:1104))
        (PORT datab (722:722:722) (677:677:677))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (2422:2422:2422) (2274:2274:2274))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (759:759:759))
        (PORT datab (1143:1143:1143) (1053:1053:1053))
        (PORT datac (953:953:953) (904:904:904))
        (PORT datad (1203:1203:1203) (1118:1118:1118))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2044:2044:2044))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT ena (1773:1773:1773) (1716:1716:1716))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (986:986:986))
        (PORT datab (1087:1087:1087) (1047:1047:1047))
        (PORT datac (1592:1592:1592) (1566:1566:1566))
        (PORT datad (228:228:228) (288:288:288))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[27\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1395:1395:1395))
        (PORT datab (1281:1281:1281) (1199:1199:1199))
        (PORT datad (1513:1513:1513) (1414:1414:1414))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1897:1897:1897) (1809:1809:1809))
        (PORT clrn (2133:2133:2133) (2001:2001:2001))
        (PORT sload (1818:1818:1818) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (944:944:944))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1369:1369:1369))
        (PORT clk (2435:2435:2435) (2369:2369:2369))
        (PORT ena (1875:1875:1875) (1977:1977:1977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4570:4570:4570) (4359:4359:4359))
        (PORT d[1] (2996:2996:2996) (2937:2937:2937))
        (PORT d[2] (2736:2736:2736) (2571:2571:2571))
        (PORT d[3] (3714:3714:3714) (3599:3599:3599))
        (PORT d[4] (2386:2386:2386) (2373:2373:2373))
        (PORT d[5] (4455:4455:4455) (4220:4220:4220))
        (PORT d[6] (3593:3593:3593) (3513:3513:3513))
        (PORT d[7] (4160:4160:4160) (3926:3926:3926))
        (PORT d[8] (3132:3132:3132) (3053:3053:3053))
        (PORT d[9] (1227:1227:1227) (1165:1165:1165))
        (PORT d[10] (1257:1257:1257) (1192:1192:1192))
        (PORT d[11] (2393:2393:2393) (2360:2360:2360))
        (PORT d[12] (4690:4690:4690) (4630:4630:4630))
        (PORT clk (2432:2432:2432) (2365:2365:2365))
        (PORT ena (1871:1871:1871) (1974:1974:1974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1522:1522:1522))
        (PORT clk (2432:2432:2432) (2365:2365:2365))
        (PORT ena (1871:1871:1871) (1974:1974:1974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (2865:2865:2865))
        (PORT clk (2432:2432:2432) (2365:2365:2365))
        (PORT ena (1871:1871:1871) (1974:1974:1974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4477:4477:4477) (4220:4220:4220))
        (PORT clk (2435:2435:2435) (2369:2369:2369))
        (PORT ena (1875:1875:1875) (1977:1977:1977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2369:2369:2369))
        (PORT d[0] (1875:1875:1875) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3385:3385:3385))
        (PORT clk (2423:2423:2423) (2361:2361:2361))
        (PORT ena (5433:5433:5433) (5629:5629:5629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5121:5121:5121) (4923:4923:4923))
        (PORT d[1] (5974:5974:5974) (5884:5884:5884))
        (PORT d[2] (5782:5782:5782) (5662:5662:5662))
        (PORT d[3] (4263:4263:4263) (4101:4101:4101))
        (PORT d[4] (3342:3342:3342) (3302:3302:3302))
        (PORT d[5] (5730:5730:5730) (5359:5359:5359))
        (PORT d[6] (6014:6014:6014) (5962:5962:5962))
        (PORT d[7] (5328:5328:5328) (5148:5148:5148))
        (PORT d[8] (3633:3633:3633) (3481:3481:3481))
        (PORT d[9] (4150:4150:4150) (4009:4009:4009))
        (PORT d[10] (4683:4683:4683) (4462:4462:4462))
        (PORT d[11] (2727:2727:2727) (2703:2703:2703))
        (PORT d[12] (1706:1706:1706) (1680:1680:1680))
        (PORT clk (2420:2420:2420) (2357:2357:2357))
        (PORT ena (5429:5429:5429) (5626:5626:5626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2467:2467:2467))
        (PORT clk (2420:2420:2420) (2357:2357:2357))
        (PORT ena (5429:5429:5429) (5626:5626:5626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3837:3837:3837) (3610:3610:3610))
        (PORT clk (2420:2420:2420) (2357:2357:2357))
        (PORT ena (5429:5429:5429) (5626:5626:5626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6524:6524:6524) (6106:6106:6106))
        (PORT clk (2423:2423:2423) (2361:2361:2361))
        (PORT ena (5433:5433:5433) (5629:5629:5629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2361:2361:2361))
        (PORT d[0] (5433:5433:5433) (5629:5629:5629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (3435:3435:3435))
        (PORT clk (2436:2436:2436) (2378:2378:2378))
        (PORT ena (5191:5191:5191) (5375:5375:5375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5246:5246:5246) (5073:5073:5073))
        (PORT d[1] (5398:5398:5398) (5350:5350:5350))
        (PORT d[2] (6127:6127:6127) (5992:5992:5992))
        (PORT d[3] (4589:4589:4589) (4411:4411:4411))
        (PORT d[4] (3374:3374:3374) (3319:3319:3319))
        (PORT d[5] (6084:6084:6084) (5700:5700:5700))
        (PORT d[6] (6043:6043:6043) (5986:5986:5986))
        (PORT d[7] (5025:5025:5025) (4870:4870:4870))
        (PORT d[8] (3325:3325:3325) (3190:3190:3190))
        (PORT d[9] (4533:4533:4533) (4409:4409:4409))
        (PORT d[10] (5044:5044:5044) (4812:4812:4812))
        (PORT d[11] (1412:1412:1412) (1392:1392:1392))
        (PORT d[12] (2022:2022:2022) (1989:1989:1989))
        (PORT clk (2433:2433:2433) (2374:2374:2374))
        (PORT ena (5187:5187:5187) (5372:5372:5372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6354:6354:6354) (6109:6109:6109))
        (PORT clk (2433:2433:2433) (2374:2374:2374))
        (PORT ena (5187:5187:5187) (5372:5372:5372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (3595:3595:3595))
        (PORT clk (2433:2433:2433) (2374:2374:2374))
        (PORT ena (5187:5187:5187) (5372:5372:5372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6521:6521:6521) (6104:6104:6104))
        (PORT clk (2436:2436:2436) (2378:2378:2378))
        (PORT ena (5191:5191:5191) (5375:5375:5375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2378:2378:2378))
        (PORT d[0] (5191:5191:5191) (5375:5375:5375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1492:1492:1492))
        (PORT datab (1148:1148:1148) (1061:1061:1061))
        (PORT datac (1685:1685:1685) (1682:1682:1682))
        (PORT datad (1169:1169:1169) (1083:1083:1083))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (2819:2819:2819))
        (PORT clk (2410:2410:2410) (2349:2349:2349))
        (PORT ena (6470:6470:6470) (6680:6680:6680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4510:4510:4510) (4342:4342:4342))
        (PORT d[1] (5405:5405:5405) (5347:5347:5347))
        (PORT d[2] (4809:4809:4809) (4729:4729:4729))
        (PORT d[3] (3707:3707:3707) (3564:3564:3564))
        (PORT d[4] (2784:2784:2784) (2766:2766:2766))
        (PORT d[5] (5068:5068:5068) (4719:4719:4719))
        (PORT d[6] (5377:5377:5377) (5335:5335:5335))
        (PORT d[7] (4378:4378:4378) (4245:4245:4245))
        (PORT d[8] (2976:2976:2976) (2858:2858:2858))
        (PORT d[9] (3528:3528:3528) (3415:3415:3415))
        (PORT d[10] (5566:5566:5566) (5262:5262:5262))
        (PORT d[11] (2095:2095:2095) (2097:2097:2097))
        (PORT d[12] (2362:2362:2362) (2332:2332:2332))
        (PORT clk (2407:2407:2407) (2345:2345:2345))
        (PORT ena (6466:6466:6466) (6677:6677:6677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3309:3309:3309))
        (PORT clk (2407:2407:2407) (2345:2345:2345))
        (PORT ena (6466:6466:6466) (6677:6677:6677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3303:3303:3303))
        (PORT clk (2407:2407:2407) (2345:2345:2345))
        (PORT ena (6466:6466:6466) (6677:6677:6677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5899:5899:5899) (5506:5506:5506))
        (PORT clk (2410:2410:2410) (2349:2349:2349))
        (PORT ena (6470:6470:6470) (6680:6680:6680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2349:2349:2349))
        (PORT d[0] (6470:6470:6470) (6680:6680:6680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1151:1151:1151))
        (PORT datab (221:221:221) (236:236:236))
        (PORT datac (1398:1398:1398) (1304:1304:1304))
        (PORT datad (1506:1506:1506) (1447:1447:1447))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3137:3137:3137))
        (PORT clk (2412:2412:2412) (2350:2350:2350))
        (PORT ena (5439:5439:5439) (5635:5635:5635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (4674:4674:4674))
        (PORT d[1] (5656:5656:5656) (5581:5581:5581))
        (PORT d[2] (5815:5815:5815) (5698:5698:5698))
        (PORT d[3] (4013:4013:4013) (3861:3861:3861))
        (PORT d[4] (2346:2346:2346) (2320:2320:2320))
        (PORT d[5] (5369:5369:5369) (5005:5005:5005))
        (PORT d[6] (5987:5987:5987) (5914:5914:5914))
        (PORT d[7] (5008:5008:5008) (4845:4845:4845))
        (PORT d[8] (3632:3632:3632) (3480:3480:3480))
        (PORT d[9] (4166:4166:4166) (4023:4023:4023))
        (PORT d[10] (4707:4707:4707) (4485:4485:4485))
        (PORT d[11] (2721:2721:2721) (2696:2696:2696))
        (PORT d[12] (2311:2311:2311) (2280:2280:2280))
        (PORT clk (2409:2409:2409) (2346:2346:2346))
        (PORT ena (5435:5435:5435) (5632:5632:5632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (2700:2700:2700))
        (PORT clk (2409:2409:2409) (2346:2346:2346))
        (PORT ena (5435:5435:5435) (5632:5632:5632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3305:3305:3305))
        (PORT clk (2409:2409:2409) (2346:2346:2346))
        (PORT ena (5435:5435:5435) (5632:5632:5632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6505:6505:6505) (6079:6079:6079))
        (PORT clk (2412:2412:2412) (2350:2350:2350))
        (PORT ena (5439:5439:5439) (5635:5635:5635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2350:2350:2350))
        (PORT d[0] (5439:5439:5439) (5635:5635:5635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1496:1496:1496))
        (PORT datab (1756:1756:1756) (1624:1624:1624))
        (PORT datac (1680:1680:1680) (1677:1677:1677))
        (PORT datad (1083:1083:1083) (1004:1004:1004))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (1810:1810:1810))
        (PORT clk (2447:2447:2447) (2383:2383:2383))
        (PORT ena (2086:2086:2086) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4810:4810:4810) (4586:4586:4586))
        (PORT d[1] (2753:2753:2753) (2711:2711:2711))
        (PORT d[2] (2703:2703:2703) (2535:2535:2535))
        (PORT d[3] (4236:4236:4236) (4076:4076:4076))
        (PORT d[4] (1265:1265:1265) (1200:1200:1200))
        (PORT d[5] (4830:4830:4830) (4582:4582:4582))
        (PORT d[6] (3869:3869:3869) (3783:3783:3783))
        (PORT d[7] (4501:4501:4501) (4256:4256:4256))
        (PORT d[8] (3431:3431:3431) (3335:3335:3335))
        (PORT d[9] (3830:3830:3830) (3700:3700:3700))
        (PORT d[10] (1221:1221:1221) (1155:1155:1155))
        (PORT d[11] (2340:2340:2340) (2304:2304:2304))
        (PORT d[12] (1893:1893:1893) (1844:1844:1844))
        (PORT clk (2444:2444:2444) (2379:2379:2379))
        (PORT ena (2082:2082:2082) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4539:4539:4539) (4297:4297:4297))
        (PORT clk (2444:2444:2444) (2379:2379:2379))
        (PORT ena (2082:2082:2082) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3160:3160:3160))
        (PORT clk (2444:2444:2444) (2379:2379:2379))
        (PORT ena (2082:2082:2082) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4727:4727:4727) (4457:4457:4457))
        (PORT clk (2447:2447:2447) (2383:2383:2383))
        (PORT ena (2086:2086:2086) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2383:2383:2383))
        (PORT d[0] (2086:2086:2086) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1472:1472:1472))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1472:1472:1472))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1715:1715:1715) (1711:1711:1711))
        (PORT datac (1200:1200:1200) (1123:1123:1123))
        (PORT datad (1510:1510:1510) (1452:1452:1452))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (2371:2371:2371) (2316:2316:2316))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[27\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2002:2002:2002))
        (PORT datab (741:741:741) (710:710:710))
        (PORT datac (232:232:232) (293:293:293))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[27\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (2305:2305:2305) (2186:2186:2186))
        (PORT datac (1440:1440:1440) (1313:1313:1313))
        (PORT datad (1182:1182:1182) (1115:1115:1115))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[27\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (915:915:915))
        (PORT datac (955:955:955) (933:933:933))
        (PORT datad (181:181:181) (197:197:197))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1980:1980:1980))
        (PORT ena (2136:2136:2136) (2019:2019:2019))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (891:891:891))
        (PORT datab (1015:1015:1015) (1002:1002:1002))
        (PORT datad (916:916:916) (864:864:864))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1300:1300:1300) (1238:1238:1238))
        (PORT clrn (2120:2120:2120) (1992:1992:1992))
        (PORT sload (1566:1566:1566) (1560:1560:1560))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1186:1186:1186))
        (PORT datab (982:982:982) (926:926:926))
        (PORT datac (2204:2204:2204) (2127:2127:2127))
        (PORT datad (663:663:663) (628:628:628))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2120:2120:2120) (1992:1992:1992))
        (PORT ena (2142:2142:2142) (2048:2048:2048))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (955:955:955))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1408:1408:1408))
        (PORT datab (1216:1216:1216) (1138:1138:1138))
        (PORT datac (1137:1137:1137) (1054:1054:1054))
        (PORT datad (631:631:631) (588:588:588))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT ena (1426:1426:1426) (1418:1418:1418))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1523:1523:1523) (1409:1409:1409))
        (PORT datab (1215:1215:1215) (1136:1136:1136))
        (PORT datac (1178:1178:1178) (1076:1076:1076))
        (PORT datad (657:657:657) (605:605:605))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2118:2118:2118) (1987:1987:1987))
        (PORT ena (1426:1426:1426) (1418:1418:1418))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1101:1101:1101))
        (PORT datab (2015:2015:2015) (1976:1976:1976))
        (PORT datac (1596:1596:1596) (1566:1566:1566))
        (PORT datad (1252:1252:1252) (1206:1206:1206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2509:2509:2509) (2426:2426:2426))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (230:230:230) (290:290:290))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|resetlatch\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (971:971:971))
        (PORT datab (276:276:276) (337:337:337))
        (PORT datad (651:651:651) (617:617:617))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|resetlatch)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (878:878:878))
        (PORT datab (1263:1263:1263) (1200:1200:1200))
        (PORT datac (254:254:254) (316:316:316))
        (PORT datad (963:963:963) (931:931:931))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (1989:1989:1989))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1319:1319:1319) (1251:1251:1251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2181:2181:2181) (2094:2094:2094))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (346:346:346))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1057:1057:1057))
        (PORT datab (971:971:971) (954:954:954))
        (PORT datac (189:189:189) (208:208:208))
        (PORT datad (1224:1224:1224) (1148:1148:1148))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1387:1387:1387) (1360:1360:1360))
        (PORT datac (1008:1008:1008) (980:980:980))
        (PORT datad (1801:1801:1801) (1786:1786:1786))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (806:806:806))
        (PORT datab (1058:1058:1058) (1041:1041:1041))
        (PORT datac (1166:1166:1166) (1076:1076:1076))
        (PORT datad (772:772:772) (765:765:765))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1651:1651:1651) (1567:1567:1567))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1315:1315:1315))
        (PORT datab (1055:1055:1055) (1046:1046:1046))
        (PORT datac (1006:1006:1006) (989:989:989))
        (PORT datad (775:775:775) (747:747:747))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1426:1426:1426) (1370:1370:1370))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (1765:1765:1765))
        (PORT datab (906:906:906) (881:881:881))
        (PORT datad (680:680:680) (678:678:678))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (725:725:725) (696:696:696))
        (PORT datac (917:917:917) (845:845:845))
        (PORT datad (237:237:237) (299:299:299))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (1989:1989:1989))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1319:1319:1319) (1251:1251:1251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (438:438:438) (455:455:455))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2520:2520:2520) (2427:2427:2427))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (244:244:244))
        (PORT datab (754:754:754) (746:746:746))
        (PORT datac (1030:1030:1030) (1018:1018:1018))
        (PORT datad (1224:1224:1224) (1148:1148:1148))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1102:1102:1102))
        (PORT datab (2015:2015:2015) (1976:1976:1976))
        (PORT datac (1226:1226:1226) (1188:1188:1188))
        (PORT datad (1951:1951:1951) (1916:1916:1916))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1076:1076:1076) (1070:1070:1070))
        (PORT datac (1341:1341:1341) (1315:1315:1315))
        (PORT datad (1789:1789:1789) (1771:1771:1771))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (708:708:708))
        (PORT datab (795:795:795) (775:775:775))
        (PORT datac (683:683:683) (695:695:695))
        (PORT datad (294:294:294) (368:368:368))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1609:1609:1609) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1242:1242:1242))
        (PORT datab (1023:1023:1023) (1006:1006:1006))
        (PORT datac (771:771:771) (785:785:785))
        (PORT datad (762:762:762) (753:753:753))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1412:1412:1412) (1377:1377:1377))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[31\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1273:1273:1273))
        (PORT datab (1292:1292:1292) (1253:1253:1253))
        (PORT datac (1533:1533:1533) (1471:1471:1471))
        (PORT datad (229:229:229) (288:288:288))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (647:647:647))
        (PORT datab (672:672:672) (602:602:602))
        (PORT datac (1848:1848:1848) (1779:1779:1779))
        (PORT datad (398:398:398) (423:423:423))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (357:357:357) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1129:1129:1129) (1128:1128:1128))
        (PORT sload (1224:1224:1224) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT asdata (1409:1409:1409) (1396:1396:1396))
        (PORT ena (2237:2237:2237) (2159:2159:2159))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (292:292:292) (352:352:352))
        (PORT datac (1030:1030:1030) (1017:1017:1017))
        (PORT datad (1225:1225:1225) (1148:1148:1148))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1075:1075:1075) (1054:1054:1054))
        (PORT datac (1293:1293:1293) (1264:1264:1264))
        (PORT datad (1794:1794:1794) (1777:1777:1777))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[29\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (784:784:784))
        (PORT datab (872:872:872) (808:808:808))
        (PORT datad (660:660:660) (618:618:618))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1548:1548:1548) (1498:1498:1498))
        (PORT sload (1416:1416:1416) (1456:1456:1456))
        (PORT ena (1590:1590:1590) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (801:801:801))
        (PORT datab (1019:1019:1019) (1001:1001:1001))
        (PORT datac (777:777:777) (792:792:792))
        (PORT datad (686:686:686) (701:701:701))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1412:1412:1412) (1377:1377:1377))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (940:940:940))
        (PORT datab (1819:1819:1819) (1732:1732:1732))
        (PORT datac (692:692:692) (693:693:693))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (244:244:244))
        (PORT datab (1283:1283:1283) (1207:1207:1207))
        (PORT datac (1162:1162:1162) (1069:1069:1069))
        (PORT datad (1212:1212:1212) (1164:1164:1164))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (1993:1993:1993))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1602:1602:1602) (1525:1525:1525))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2172:2172:2172) (2088:2088:2088))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1057:1057:1057))
        (PORT datab (474:474:474) (489:489:489))
        (PORT datac (190:190:190) (208:208:208))
        (PORT datad (1224:1224:1224) (1148:1148:1148))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (735:735:735))
        (PORT datac (1290:1290:1290) (1262:1262:1262))
        (PORT datad (723:723:723) (723:723:723))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (792:792:792))
        (PORT datab (706:706:706) (677:677:677))
        (PORT datac (780:780:780) (769:769:769))
        (PORT datad (1947:1947:1947) (1907:1907:1907))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1590:1590:1590) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (1823:1823:1823) (1736:1736:1736))
        (PORT datac (878:878:878) (860:860:860))
        (PORT datad (912:912:912) (892:892:892))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1101:1101:1101))
        (PORT datab (1286:1286:1286) (1210:1210:1210))
        (PORT datac (189:189:189) (208:208:208))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (1993:1993:1993))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1602:1602:1602) (1525:1525:1525))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2172:2172:2172) (2088:2088:2088))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (476:476:476) (496:496:496))
        (PORT datac (1030:1030:1030) (1017:1017:1017))
        (PORT datad (1225:1225:1225) (1148:1148:1148))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (789:789:789))
        (PORT datab (1278:1278:1278) (1230:1230:1230))
        (PORT datad (724:724:724) (727:727:727))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2087:2087:2087) (2031:2031:2031))
        (PORT datab (883:883:883) (925:925:925))
        (PORT datac (614:614:614) (575:575:575))
        (PORT datad (751:751:751) (750:750:750))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT asdata (1362:1362:1362) (1330:1330:1330))
        (PORT clrn (2109:2109:2109) (1979:1979:1979))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[10\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1197:1197:1197))
        (PORT datab (2410:2410:2410) (2411:2411:2411))
        (PORT datac (1912:1912:1912) (1820:1820:1820))
        (PORT datad (392:392:392) (413:413:413))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (762:762:762))
        (PORT datab (1232:1232:1232) (1182:1182:1182))
        (PORT datac (720:720:720) (725:725:725))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[10\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (240:240:240))
        (PORT datab (1054:1054:1054) (1011:1011:1011))
        (PORT datac (1913:1913:1913) (1849:1849:1849))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1302:1302:1302))
        (PORT datac (957:957:957) (936:936:936))
        (PORT datad (588:588:588) (535:535:535))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1980:1980:1980))
        (PORT ena (2136:2136:2136) (2019:2019:2019))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1028:1028:1028))
        (PORT datab (655:655:655) (610:610:610))
        (PORT datac (2223:2223:2223) (2082:2082:2082))
        (PORT datad (621:621:621) (577:577:577))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2030:2030:2030))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2108:2108:2108) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (880:880:880))
        (PORT datab (483:483:483) (507:507:507))
        (PORT datac (461:461:461) (495:495:495))
        (PORT datad (985:985:985) (953:953:953))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (563:563:563))
        (PORT datab (1011:1011:1011) (1000:1000:1000))
        (PORT datad (379:379:379) (360:360:360))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1077:1077:1077) (1076:1076:1076))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (PORT sclr (1423:1423:1423) (1408:1408:1408))
        (PORT sload (890:890:890) (1000:1000:1000))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1412:1412:1412))
        (PORT datab (1670:1670:1670) (1648:1648:1648))
        (PORT datac (1751:1751:1751) (1673:1673:1673))
        (PORT datad (1552:1552:1552) (1502:1502:1502))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2030:2030:2030))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1062:1062:1062) (1042:1042:1042))
        (PORT datac (1020:1020:1020) (1013:1013:1013))
        (PORT datad (479:479:479) (516:516:516))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1250:1250:1250))
        (PORT datab (1091:1091:1091) (1078:1078:1078))
        (PORT datac (424:424:424) (417:417:417))
        (PORT datad (949:949:949) (933:933:933))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1264:1264:1264) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (953:953:953))
        (PORT datab (1054:1054:1054) (1045:1045:1045))
        (PORT datac (1007:1007:1007) (990:990:990))
        (PORT datad (776:776:776) (747:747:747))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1426:1426:1426) (1370:1370:1370))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1287:1287:1287))
        (PORT datab (1819:1819:1819) (1733:1733:1733))
        (PORT datad (691:691:691) (690:690:690))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1103:1103:1103))
        (PORT datab (1284:1284:1284) (1208:1208:1208))
        (PORT datac (189:189:189) (207:207:207))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (1993:1993:1993))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1602:1602:1602) (1525:1525:1525))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (799:799:799))
        (PORT datab (1022:1022:1022) (1004:1004:1004))
        (PORT datac (773:773:773) (788:788:788))
        (PORT datad (700:700:700) (709:709:709))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1412:1412:1412) (1377:1377:1377))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (725:725:725))
        (PORT datab (1823:1823:1823) (1737:1737:1737))
        (PORT datad (667:667:667) (673:673:673))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1103:1103:1103))
        (PORT datab (1284:1284:1284) (1208:1208:1208))
        (PORT datac (407:407:407) (423:423:423))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (1993:1993:1993))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1602:1602:1602) (1525:1525:1525))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (799:799:799))
        (PORT datab (1023:1023:1023) (1006:1006:1006))
        (PORT datac (772:772:772) (786:786:786))
        (PORT datad (695:695:695) (702:702:702))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1412:1412:1412) (1377:1377:1377))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (961:961:961) (932:932:932))
        (PORT datac (1794:1794:1794) (1721:1721:1721))
        (PORT datad (649:649:649) (650:650:650))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (755:755:755))
        (PORT datab (736:736:736) (708:708:708))
        (PORT datac (190:190:190) (208:208:208))
        (PORT datad (1230:1230:1230) (1170:1170:1170))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (1989:1989:1989))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1319:1319:1319) (1251:1251:1251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (300:300:300))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2181:2181:2181) (2094:2094:2094))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1007:1007:1007))
        (PORT datab (971:971:971) (952:952:952))
        (PORT datac (380:380:380) (362:362:362))
        (PORT datad (918:918:918) (865:865:865))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1360:1360:1360) (1310:1310:1310))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1063:1063:1063) (1044:1044:1044))
        (PORT datac (726:726:726) (732:732:732))
        (PORT datad (300:300:300) (376:376:376))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (753:753:753))
        (PORT datab (331:331:331) (407:407:407))
        (PORT datac (757:757:757) (741:741:741))
        (PORT datad (1334:1334:1334) (1312:1312:1312))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1609:1609:1609) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (794:794:794))
        (PORT datab (1053:1053:1053) (1044:1044:1044))
        (PORT datac (1009:1009:1009) (992:992:992))
        (PORT datad (664:664:664) (671:671:671))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1426:1426:1426) (1370:1370:1370))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1025:1025:1025))
        (PORT datac (1026:1026:1026) (990:990:990))
        (PORT datad (672:672:672) (679:679:679))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (360:360:360))
        (PORT datab (667:667:667) (597:597:597))
        (PORT datac (1844:1844:1844) (1774:1774:1774))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1002:1002:1002) (951:951:951))
        (PORT sload (1037:1037:1037) (1090:1090:1090))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (322:322:322))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (1993:1993:1993))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2368:2368:2368) (2251:2251:2251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (788:788:788))
        (PORT datab (1041:1041:1041) (1021:1021:1021))
        (PORT datac (715:715:715) (722:722:722))
        (PORT datad (1012:1012:1012) (1010:1010:1010))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1426:1426:1426) (1370:1370:1370))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (1621:1621:1621) (1563:1563:1563))
        (PORT datac (731:731:731) (733:733:733))
        (PORT datad (414:414:414) (432:432:432))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (244:244:244))
        (PORT datab (279:279:279) (340:340:340))
        (PORT datac (1038:1038:1038) (996:996:996))
        (PORT datad (1210:1210:1210) (1137:1137:1137))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (1995:1995:1995))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1634:1634:1634) (1562:1562:1562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT asdata (624:624:624) (683:683:683))
        (PORT ena (2507:2507:2507) (2408:2408:2408))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1144:1144:1144))
        (PORT datab (1053:1053:1053) (1045:1045:1045))
        (PORT datac (1008:1008:1008) (991:991:991))
        (PORT datad (776:776:776) (748:748:748))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2004:2004:2004))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1426:1426:1426) (1370:1370:1370))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (736:736:736))
        (PORT datab (1622:1622:1622) (1565:1565:1565))
        (PORT datad (860:860:860) (821:821:821))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1802:1802:1802) (1673:1673:1673))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (1042:1042:1042) (1000:1000:1000))
        (PORT datad (237:237:237) (299:299:299))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (1995:1995:1995))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1634:1634:1634) (1562:1562:1562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT asdata (613:613:613) (675:675:675))
        (PORT ena (2507:2507:2507) (2408:2408:2408))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (804:804:804))
        (PORT datab (1502:1502:1502) (1384:1384:1384))
        (PORT datad (663:663:663) (628:628:628))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (797:797:797) (778:778:778))
        (PORT datad (895:895:895) (831:831:831))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT asdata (607:607:607) (666:666:666))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (416:416:416))
        (PORT datac (301:301:301) (380:380:380))
        (PORT datad (481:481:481) (519:519:519))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1162:1162:1162))
        (PORT datab (1108:1108:1108) (1100:1100:1100))
        (PORT datad (654:654:654) (622:622:622))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2008:2008:2008))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (813:813:813) (830:830:830))
        (PORT sload (1827:1827:1827) (1798:1798:1798))
        (PORT ena (1559:1559:1559) (1468:1468:1468))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (1606:1606:1606) (1573:1573:1573))
        (PORT datad (1437:1437:1437) (1382:1382:1382))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1357:1357:1357))
        (PORT datab (1027:1027:1027) (1014:1014:1014))
        (PORT datad (230:230:230) (289:289:289))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2047:2047:2047) (1983:1983:1983))
        (PORT datab (943:943:943) (872:872:872))
        (PORT datac (489:489:489) (529:529:529))
        (PORT datad (436:436:436) (427:427:427))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2030:2030:2030))
        (PORT asdata (1116:1116:1116) (1119:1119:1119))
        (PORT clrn (2108:2108:2108) (1979:1979:1979))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2463:2463:2463) (2412:2412:2412))
        (PORT datab (1069:1069:1069) (1024:1024:1024))
        (PORT datac (1952:1952:1952) (1873:1873:1873))
        (PORT datad (227:227:227) (285:285:285))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (425:425:425))
        (PORT datab (342:342:342) (422:422:422))
        (PORT datac (956:956:956) (943:943:943))
        (PORT datad (1050:1050:1050) (1058:1058:1058))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[8\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (662:662:662))
        (PORT datab (711:711:711) (677:677:677))
        (PORT datac (2596:2596:2596) (2434:2434:2434))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[8\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (988:988:988) (911:911:911))
        (PORT datac (667:667:667) (627:627:627))
        (PORT datad (1160:1160:1160) (1074:1074:1074))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT ena (2507:2507:2507) (2313:2313:2313))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1195:1195:1195))
        (PORT datab (759:759:759) (725:725:725))
        (PORT datad (666:666:666) (639:639:639))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1425:1425:1425) (1326:1326:1326))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sload (1352:1352:1352) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1187:1187:1187))
        (PORT datab (1523:1523:1523) (1364:1364:1364))
        (PORT datac (2204:2204:2204) (2126:2126:2126))
        (PORT datad (1697:1697:1697) (1566:1566:1566))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2120:2120:2120) (1992:1992:1992))
        (PORT ena (2142:2142:2142) (2048:2048:2048))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src6_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1812:1812:1812) (1744:1744:1744))
        (PORT datac (1939:1939:1939) (1840:1840:1840))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src6_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1504:1504:1504) (1389:1389:1389))
        (PORT datab (379:379:379) (355:355:355))
        (PORT datac (2007:2007:2007) (1904:1904:1904))
        (PORT datad (953:953:953) (911:911:911))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (362:362:362) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (703:703:703))
        (PORT datac (610:610:610) (610:610:610))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (703:703:703))
        (PORT datab (596:596:596) (537:537:537))
        (PORT datac (608:608:608) (609:609:609))
        (PORT datad (860:860:860) (785:785:785))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1996:1996:1996) (1818:1818:1818))
        (PORT datab (1021:1021:1021) (961:961:961))
        (PORT datac (255:255:255) (317:317:317))
        (PORT datad (414:414:414) (441:441:441))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2073:2073:2073) (1935:1935:1935))
        (PORT datab (2009:2009:2009) (1905:1905:1905))
        (PORT datac (1783:1783:1783) (1591:1591:1591))
        (PORT datad (418:418:418) (446:446:446))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (392:392:392))
        (PORT datab (228:228:228) (245:245:245))
        (PORT datac (844:844:844) (780:780:780))
        (PORT datad (681:681:681) (652:652:652))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (212:212:212))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (250:250:250))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (481:481:481))
        (PORT datac (1571:1571:1571) (1546:1546:1546))
        (PORT datad (1017:1017:1017) (1009:1009:1009))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (396:396:396))
        (PORT datab (889:889:889) (815:815:815))
        (PORT datac (417:417:417) (429:429:429))
        (PORT datad (678:678:678) (648:648:648))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (337:337:337))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (691:691:691))
        (PORT datab (2324:2324:2324) (2213:2213:2213))
        (PORT datac (1269:1269:1269) (1143:1143:1143))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (280:280:280) (358:358:358))
        (PORT datad (206:206:206) (223:223:223))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (348:348:348))
        (PORT datac (287:287:287) (365:365:365))
        (PORT datad (258:258:258) (328:328:328))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (694:694:694))
        (PORT datab (402:402:402) (380:380:380))
        (PORT datac (1266:1266:1266) (1141:1141:1141))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (418:418:418))
        (PORT datab (286:286:286) (350:350:350))
        (PORT datad (254:254:254) (324:324:324))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (392:392:392))
        (PORT datab (275:275:275) (336:336:336))
        (PORT datac (2062:2062:2062) (1972:1972:1972))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (231:231:231))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (246:246:246))
        (PORT datab (737:737:737) (694:694:694))
        (PORT datac (373:373:373) (346:346:346))
        (PORT datad (230:230:230) (290:290:290))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (824:824:824))
        (PORT datac (562:562:562) (506:506:506))
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (PORT ena (838:838:838) (823:823:823))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (PORT ena (838:838:838) (823:823:823))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (824:824:824))
        (PORT datab (436:436:436) (459:459:459))
        (PORT datad (580:580:580) (523:523:523))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2019:2019:2019))
        (PORT asdata (955:955:955) (883:883:883))
        (PORT clrn (2094:2094:2094) (1965:1965:1965))
        (PORT ena (1024:1024:1024) (975:975:975))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1845:1845:1845) (1786:1786:1786))
        (PORT datab (2335:2335:2335) (2222:2222:2222))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line1_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1480:1480:1480) (1365:1365:1365))
        (PORT datab (693:693:693) (671:671:671))
        (PORT datac (847:847:847) (807:807:807))
        (PORT datad (1411:1411:1411) (1305:1305:1305))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line1_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1964:1964:1964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT asdata (1312:1312:1312) (1270:1270:1270))
        (PORT clrn (2094:2094:2094) (1964:1964:1964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal18\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2080:2080:2080) (1983:1983:1983))
        (PORT datad (1423:1423:1423) (1371:1371:1371))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src5_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (725:725:725))
        (PORT datab (1250:1250:1250) (1181:1181:1181))
        (PORT datac (2277:2277:2277) (2139:2139:2139))
        (PORT datad (221:221:221) (243:243:243))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (359:359:359) (333:333:333))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2023:2023:2023))
        (PORT asdata (724:724:724) (705:705:705))
        (PORT clrn (2102:2102:2102) (1972:1972:1972))
        (PORT ena (1033:1033:1033) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (671:671:671) (653:653:653))
        (PORT datad (1484:1484:1484) (1394:1394:1394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (813:813:813) (736:736:736))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2024:2024:2024))
        (PORT asdata (1433:1433:1433) (1299:1299:1299))
        (PORT clrn (2103:2103:2103) (1973:1973:1973))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1222:1222:1222))
        (PORT datad (1246:1246:1246) (1200:1200:1200))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1182:1182:1182))
        (PORT datab (1228:1228:1228) (1152:1152:1152))
        (PORT datac (1224:1224:1224) (1158:1158:1158))
        (PORT datad (1431:1431:1431) (1332:1332:1332))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1451:1451:1451) (1400:1400:1400))
        (PORT datac (1356:1356:1356) (1279:1279:1279))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1374:1374:1374))
        (PORT datab (931:931:931) (877:877:877))
        (PORT datac (1898:1898:1898) (1794:1794:1794))
        (PORT datad (1036:1036:1036) (921:921:921))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1433:1433:1433))
        (PORT datab (705:705:705) (684:684:684))
        (PORT datac (924:924:924) (863:863:863))
        (PORT datad (215:215:215) (237:237:237))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (407:407:407))
        (PORT datac (250:250:250) (317:317:317))
        (PORT datad (257:257:257) (327:327:327))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (265:265:265))
        (PORT datab (225:225:225) (241:241:241))
        (PORT datac (608:608:608) (564:564:564))
        (PORT datad (651:651:651) (598:598:598))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (350:350:350))
        (PORT datab (228:228:228) (246:246:246))
        (PORT datad (260:260:260) (330:330:330))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1562:1562:1562))
        (PORT datac (258:258:258) (322:322:322))
        (PORT datad (955:955:955) (937:937:937))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1246:1246:1246))
        (PORT datab (2327:2327:2327) (2216:2216:2216))
        (PORT datac (1459:1459:1459) (1344:1344:1344))
        (PORT datad (357:357:357) (340:340:340))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (245:245:245))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (244:244:244))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (571:571:571))
        (PORT datab (228:228:228) (246:246:246))
        (PORT datac (291:291:291) (369:369:369))
        (PORT datad (652:652:652) (599:599:599))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (212:212:212))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (545:545:545))
        (PORT datab (275:275:275) (336:336:336))
        (PORT datac (287:287:287) (365:365:365))
        (PORT datad (651:651:651) (598:598:598))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (406:406:406))
        (PORT datab (230:230:230) (248:248:248))
        (PORT datac (1259:1259:1259) (1210:1210:1210))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (267:267:267) (326:326:326))
        (PORT datac (210:210:210) (229:229:229))
        (PORT datad (633:633:633) (581:581:581))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (257:257:257))
        (PORT datac (921:921:921) (860:860:860))
        (PORT datad (218:218:218) (240:240:240))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1973:1973:1973))
        (PORT ena (838:838:838) (823:823:823))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (880:880:880))
        (PORT datab (438:438:438) (460:460:460))
        (PORT datad (219:219:219) (240:240:240))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1973:1973:1973))
        (PORT ena (838:838:838) (823:823:823))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (660:660:660))
        (PORT datab (437:437:437) (408:408:408))
        (PORT datac (890:890:890) (822:822:822))
        (PORT datad (402:402:402) (427:427:427))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2102:2102:2102) (1972:1972:1972))
        (PORT ena (1033:1033:1033) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (351:351:351))
        (PORT datab (1138:1138:1138) (1033:1033:1033))
        (PORT datac (258:258:258) (323:323:323))
        (PORT datad (982:982:982) (926:926:926))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (604:604:604))
        (PORT datab (228:228:228) (247:247:247))
        (PORT datac (1261:1261:1261) (1213:1213:1213))
        (PORT datad (652:652:652) (599:599:599))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (248:248:248))
        (PORT datac (297:297:297) (375:375:375))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (410:410:410))
        (PORT datad (638:638:638) (630:630:630))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (252:252:252) (320:320:320))
        (PORT datad (256:256:256) (326:326:326))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT asdata (559:559:559) (575:575:575))
        (PORT clrn (2098:2098:2098) (1967:1967:1967))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (603:603:603))
        (PORT datad (411:411:411) (431:431:431))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT asdata (559:559:559) (575:575:575))
        (PORT clrn (2098:2098:2098) (1967:1967:1967))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_007\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (359:359:359))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line1_1\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1221:1221:1221))
        (PORT datab (267:267:267) (291:291:291))
        (PORT datac (935:935:935) (879:879:879))
        (PORT datad (945:945:945) (907:907:907))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line1_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2035:2035:2035))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT asdata (1478:1478:1478) (1413:1413:1413))
        (PORT clrn (2094:2094:2094) (1964:1964:1964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (394:394:394))
        (PORT datad (1054:1054:1054) (963:963:963))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (249:249:249) (317:317:317))
        (PORT datad (258:258:258) (328:328:328))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT asdata (558:558:558) (574:574:574))
        (PORT clrn (2098:2098:2098) (1968:1968:1968))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (403:403:403))
        (PORT datad (950:950:950) (918:918:918))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT asdata (560:560:560) (576:576:576))
        (PORT clrn (2098:2098:2098) (1968:1968:1968))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_008\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (323:323:323))
        (PORT datad (254:254:254) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (477:477:477))
        (PORT datab (1236:1236:1236) (1147:1147:1147))
        (PORT datad (1103:1103:1103) (1005:1005:1005))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src12_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (618:618:618))
        (PORT datab (2228:2228:2228) (2111:2111:2111))
        (PORT datac (650:650:650) (608:608:608))
        (PORT datad (900:900:900) (836:836:836))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1154:1154:1154))
        (PORT datab (1379:1379:1379) (1349:1349:1349))
        (PORT datac (1766:1766:1766) (1715:1715:1715))
        (PORT datad (1730:1730:1730) (1598:1598:1598))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (368:368:368))
        (PORT datac (278:278:278) (357:357:357))
        (PORT datad (244:244:244) (308:308:308))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2034:2034:2034))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1974:1974:1974))
        (PORT ena (1052:1052:1052) (1009:1009:1009))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1173:1173:1173))
        (PORT datab (1258:1258:1258) (1185:1185:1185))
        (PORT datac (646:646:646) (643:643:643))
        (PORT datad (671:671:671) (671:671:671))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (613:613:613))
        (PORT datab (886:886:886) (821:821:821))
        (PORT datac (663:663:663) (664:664:664))
        (PORT datad (418:418:418) (434:434:434))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (245:245:245))
        (PORT datab (389:389:389) (370:370:370))
        (PORT datac (566:566:566) (510:510:510))
        (PORT datad (646:646:646) (598:598:598))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (252:252:252))
        (PORT datab (302:302:302) (372:372:372))
        (PORT datad (243:243:243) (308:308:308))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (877:877:877))
        (PORT datab (1298:1298:1298) (1247:1247:1247))
        (PORT datac (456:456:456) (480:480:480))
        (PORT datad (557:557:557) (508:508:508))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (567:567:567))
        (PORT datab (229:229:229) (247:247:247))
        (PORT datac (279:279:279) (358:358:358))
        (PORT datad (643:643:643) (594:594:594))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (249:249:249))
        (PORT datad (238:238:238) (301:301:301))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2541:2541:2541) (2408:2408:2408))
        (PORT datab (228:228:228) (246:246:246))
        (PORT datac (277:277:277) (356:356:356))
        (PORT datad (238:238:238) (300:300:300))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (472:472:472))
        (PORT datac (659:659:659) (659:659:659))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (231:231:231))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2035:2035:2035))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1210:1210:1210))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (561:561:561) (503:503:503))
        (PORT datad (230:230:230) (289:289:289))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (615:615:615))
        (PORT datac (853:853:853) (792:792:792))
        (PORT datad (212:212:212) (232:232:232))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2035:2035:2035))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (PORT ena (842:842:842) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (262:262:262))
        (PORT datab (436:436:436) (457:457:457))
        (PORT datac (1048:1048:1048) (944:944:944))
        (PORT datad (440:440:440) (459:459:459))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (356:356:356) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2035:2035:2035))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (PORT ena (842:842:842) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (351:351:351))
        (PORT datab (887:887:887) (822:822:822))
        (PORT datad (613:613:613) (569:569:569))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (576:576:576) (522:522:522))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2034:2034:2034))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1974:1974:1974))
        (PORT ena (1052:1052:1052) (1009:1009:1009))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1421:1421:1421))
        (PORT datac (1333:1333:1333) (1328:1328:1328))
        (PORT datad (669:669:669) (669:669:669))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (348:348:348))
        (PORT datab (272:272:272) (332:332:332))
        (PORT datac (275:275:275) (354:354:354))
        (PORT datad (644:644:644) (595:595:595))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (247:247:247))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2538:2538:2538) (2405:2405:2405))
        (PORT datab (229:229:229) (247:247:247))
        (PORT datac (566:566:566) (510:510:510))
        (PORT datad (646:646:646) (597:597:597))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (253:253:253))
        (PORT datac (279:279:279) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (388:388:388))
        (PORT datad (705:705:705) (691:691:691))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (373:373:373))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT asdata (559:559:559) (574:574:574))
        (PORT clrn (2095:2095:2095) (1968:1968:1968))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (393:393:393))
        (PORT datad (363:363:363) (339:339:339))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2029:2029:2029))
        (PORT asdata (559:559:559) (575:575:575))
        (PORT clrn (2095:2095:2095) (1968:1968:1968))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_014\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (370:370:370))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line2_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (914:914:914))
        (PORT datab (267:267:267) (290:290:290))
        (PORT datac (665:665:665) (667:667:667))
        (PORT datad (421:421:421) (437:437:437))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line2_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2035:2035:2035))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT asdata (1295:1295:1295) (1267:1267:1267))
        (PORT clrn (2094:2094:2094) (1964:1964:1964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (PORT ena (1557:1557:1557) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (985:985:985))
        (PORT datab (1249:1249:1249) (1173:1173:1173))
        (PORT datac (1182:1182:1182) (1106:1106:1106))
        (PORT datad (1487:1487:1487) (1390:1390:1390))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (1988:1988:1988))
        (PORT datad (1867:1867:1867) (1763:1763:1763))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (1722:1722:1722))
        (PORT datab (685:685:685) (672:672:672))
        (PORT datac (922:922:922) (867:867:867))
        (PORT datad (1469:1469:1469) (1356:1356:1356))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1183:1183:1183))
        (PORT datab (1206:1206:1206) (1155:1155:1155))
        (PORT datac (1428:1428:1428) (1321:1321:1321))
        (PORT datad (1193:1193:1193) (1117:1117:1117))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1796:1796:1796) (1715:1715:1715))
        (PORT datac (1514:1514:1514) (1463:1463:1463))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (924:924:924))
        (PORT datab (1844:1844:1844) (1746:1746:1746))
        (PORT datac (1106:1106:1106) (1006:1006:1006))
        (PORT datad (1067:1067:1067) (980:980:980))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (245:245:245) (268:268:268))
        (PORT datac (960:960:960) (898:898:898))
        (PORT datad (248:248:248) (308:308:308))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1035:1035:1035))
        (PORT datab (1200:1200:1200) (1123:1123:1123))
        (PORT datac (375:375:375) (357:357:357))
        (PORT datad (962:962:962) (947:947:947))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (253:253:253))
        (PORT datab (895:895:895) (835:835:835))
        (PORT datac (459:459:459) (496:496:496))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2088:2088:2088) (1960:1960:1960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (341:341:341))
        (PORT datab (228:228:228) (245:245:245))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2088:2088:2088) (1960:1960:1960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1362:1362:1362) (1359:1359:1359))
        (PORT datac (916:916:916) (903:903:903))
        (PORT datad (1130:1130:1130) (1080:1080:1080))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (339:339:339))
        (PORT datab (863:863:863) (786:786:786))
        (PORT datac (451:451:451) (487:487:487))
        (PORT datad (861:861:861) (803:803:803))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (274:274:274) (335:335:335))
        (PORT datac (194:194:194) (215:215:215))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (252:252:252))
        (PORT datab (411:411:411) (390:390:390))
        (PORT datac (2207:2207:2207) (2079:2079:2079))
        (PORT datad (858:858:858) (800:800:800))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (245:245:245))
        (PORT datac (462:462:462) (499:499:499))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2088:2088:2088) (1960:1960:1960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (357:357:357))
        (PORT datac (463:463:463) (500:500:500))
        (PORT datad (270:270:270) (330:330:330))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (273:273:273))
        (PORT datab (412:412:412) (391:391:391))
        (PORT datac (188:188:188) (207:207:207))
        (PORT datad (858:858:858) (799:799:799))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2088:2088:2088) (1960:1960:1960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (486:486:486))
        (PORT datab (300:300:300) (362:362:362))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2088:2088:2088) (1960:1960:1960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (535:535:535))
        (PORT datab (2242:2242:2242) (2110:2110:2110))
        (PORT datac (195:195:195) (217:217:217))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (220:220:220))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2088:2088:2088) (1960:1960:1960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (973:973:973) (943:943:943))
        (PORT datad (960:960:960) (945:945:945))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (277:277:277))
        (PORT datab (267:267:267) (325:325:325))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (863:863:863) (805:805:805))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src11_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1802:1802:1802) (1727:1727:1727))
        (PORT datab (996:996:996) (930:930:930))
        (PORT datac (925:925:925) (870:870:870))
        (PORT datad (1471:1471:1471) (1358:1358:1358))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (938:938:938) (860:860:860))
        (PORT datac (210:210:210) (237:237:237))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2018:2018:2018))
        (PORT asdata (749:749:749) (728:728:728))
        (PORT clrn (2094:2094:2094) (1965:1965:1965))
        (PORT ena (1285:1285:1285) (1205:1205:1205))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (462:462:462))
        (PORT datab (462:462:462) (470:470:470))
        (PORT datac (210:210:210) (237:237:237))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (PORT ena (894:894:894) (895:895:895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (463:463:463))
        (PORT datab (463:463:463) (472:472:472))
        (PORT datac (209:209:209) (236:236:236))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (PORT ena (1557:1557:1557) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line2_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1241:1241:1241))
        (PORT datab (794:794:794) (790:790:790))
        (PORT datac (824:824:824) (752:752:752))
        (PORT datad (948:948:948) (910:910:910))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line2_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2099:2099:2099) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT asdata (2459:2459:2459) (2383:2383:2383))
        (PORT clrn (2094:2094:2094) (1964:1964:1964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2087:2087:2087) (1959:1959:1959))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (475:475:475))
        (PORT datad (354:354:354) (339:339:339))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (514:514:514))
        (PORT datad (458:458:458) (475:475:475))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2012:2012:2012))
        (PORT asdata (721:721:721) (691:691:691))
        (PORT clrn (2087:2087:2087) (1959:1959:1959))
        (PORT ena (843:843:843) (834:834:834))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2087:2087:2087) (1959:1959:1959))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (964:964:964))
        (PORT datad (410:410:410) (433:433:433))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2012:2012:2012))
        (PORT asdata (561:561:561) (577:577:577))
        (PORT clrn (2087:2087:2087) (1959:1959:1959))
        (PORT ena (843:843:843) (834:834:834))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_013\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (326:326:326))
        (PORT datad (450:450:450) (473:473:473))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (645:645:645))
        (PORT datab (266:266:266) (324:324:324))
        (PORT datad (675:675:675) (637:637:637))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1597:1597:1597))
        (PORT datab (696:696:696) (659:659:659))
        (PORT datac (1335:1335:1335) (1218:1218:1218))
        (PORT datad (1668:1668:1668) (1545:1545:1545))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (232:232:232))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2011:2011:2011))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2086:2086:2086) (1957:1957:1957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2088:2088:2088) (1958:1958:1958))
        (PORT ena (1017:1017:1017) (958:958:958))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (983:983:983))
        (PORT datab (1848:1848:1848) (1732:1732:1732))
        (PORT datac (1215:1215:1215) (1150:1150:1150))
        (PORT datad (928:928:928) (911:911:911))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (700:700:700))
        (PORT datac (422:422:422) (415:415:415))
        (PORT datad (349:349:349) (326:326:326))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (401:401:401))
        (PORT datac (416:416:416) (440:440:440))
        (PORT datad (271:271:271) (339:339:339))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (379:379:379))
        (PORT datab (941:941:941) (871:871:871))
        (PORT datac (400:400:400) (383:383:383))
        (PORT datad (365:365:365) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (357:357:357))
        (PORT datab (455:455:455) (475:475:475))
        (PORT datad (271:271:271) (339:339:339))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2091:2091:2091) (1961:1961:1961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1248:1248:1248))
        (PORT datab (331:331:331) (404:404:404))
        (PORT datac (399:399:399) (380:380:380))
        (PORT datad (703:703:703) (667:667:667))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|av_begintransfer\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (958:958:958))
        (PORT datab (246:246:246) (262:262:262))
        (PORT datac (1623:1623:1623) (1593:1593:1593))
        (PORT datad (1454:1454:1454) (1390:1390:1390))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (885:885:885))
        (PORT datab (771:771:771) (783:783:783))
        (PORT datac (646:646:646) (635:635:635))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (388:388:388))
        (PORT datab (290:290:290) (349:349:349))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (388:388:388))
        (PORT datab (277:277:277) (338:338:338))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2541:2541:2541) (2409:2409:2409))
        (PORT datab (321:321:321) (393:393:393))
        (PORT datac (557:557:557) (498:498:498))
        (PORT datad (440:440:440) (461:461:461))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (501:501:501))
        (PORT datad (438:438:438) (457:457:457))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (330:330:330))
        (PORT datab (241:241:241) (256:256:256))
        (PORT datac (710:710:710) (674:674:674))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src7_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (1722:1722:1722))
        (PORT datab (992:992:992) (926:926:926))
        (PORT datac (922:922:922) (867:867:867))
        (PORT datad (1469:1469:1469) (1355:1355:1355))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (272:272:272))
        (PORT datac (863:863:863) (802:802:802))
        (PORT datad (858:858:858) (767:767:767))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2088:2088:2088) (1958:1958:1958))
        (PORT ena (1050:1050:1050) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (844:844:844))
        (PORT datab (277:277:277) (339:339:339))
        (PORT datad (857:857:857) (766:766:766))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2088:2088:2088) (1958:1958:1958))
        (PORT ena (1050:1050:1050) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (845:845:845))
        (PORT datab (428:428:428) (447:447:447))
        (PORT datac (242:242:242) (307:307:307))
        (PORT datad (856:856:856) (765:765:765))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2088:2088:2088) (1958:1958:1958))
        (PORT ena (1017:1017:1017) (958:958:958))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (845:845:845))
        (PORT datab (479:479:479) (500:500:500))
        (PORT datac (628:628:628) (611:611:611))
        (PORT datad (856:856:856) (764:764:764))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (955:955:955))
        (PORT datac (1623:1623:1623) (1592:1592:1592))
        (PORT datad (1454:1454:1454) (1389:1389:1389))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (883:883:883))
        (PORT datab (272:272:272) (333:333:333))
        (PORT datac (640:640:640) (629:629:629))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent\|cp_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2537:2537:2537) (2405:2405:2405))
        (PORT datac (561:561:561) (502:502:502))
        (PORT datad (443:443:443) (463:463:463))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (364:364:364))
        (PORT datab (329:329:329) (401:401:401))
        (PORT datac (421:421:421) (413:413:413))
        (PORT datad (700:700:700) (663:663:663))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2091:2091:2091) (1961:1961:1961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2091:2091:2091) (1961:1961:1961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (397:397:397))
        (PORT datad (926:926:926) (905:905:905))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (416:416:416) (440:440:440))
        (PORT datad (272:272:272) (340:340:340))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2015:2015:2015))
        (PORT asdata (741:741:741) (717:717:717))
        (PORT clrn (2093:2093:2093) (1963:1963:1963))
        (PORT ena (1013:1013:1013) (961:961:961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2091:2091:2091) (1961:1961:1961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (462:462:462) (446:446:446))
        (PORT datad (288:288:288) (362:362:362))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2012:2012:2012))
        (PORT asdata (559:559:559) (574:574:574))
        (PORT clrn (2091:2091:2091) (1961:1961:1961))
        (PORT ena (892:892:892) (886:886:886))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_009\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (458:458:458))
        (PORT datad (591:591:591) (583:583:583))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1185:1185:1185))
        (PORT datab (1208:1208:1208) (1157:1157:1157))
        (PORT datac (987:987:987) (933:933:933))
        (PORT datad (1194:1194:1194) (1118:1118:1118))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1354:1354:1354))
        (PORT datab (1910:1910:1910) (1736:1736:1736))
        (PORT datac (1225:1225:1225) (1158:1158:1158))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src8_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2046:2046:2046) (1940:1940:1940))
        (PORT datab (1817:1817:1817) (1751:1751:1751))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src8_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1384:1384:1384))
        (PORT datab (224:224:224) (240:240:240))
        (PORT datac (1938:1938:1938) (1838:1838:1838))
        (PORT datad (947:947:947) (902:902:902))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1977:1977:1977))
        (PORT ena (1966:1966:1966) (1826:1826:1826))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2095:2095:2095) (1986:1986:1986))
        (PORT datad (716:716:716) (710:710:710))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1402:1402:1402))
        (PORT datab (1271:1271:1271) (1194:1194:1194))
        (PORT datac (2096:2096:2096) (1986:1986:1986))
        (PORT datad (716:716:716) (710:710:710))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2594:2594:2594) (2460:2460:2460))
        (PORT datab (259:259:259) (280:280:280))
        (PORT datac (1199:1199:1199) (1112:1112:1112))
        (PORT datad (720:720:720) (714:714:714))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (781:781:781))
        (PORT datad (628:628:628) (566:566:566))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1288:1288:1288) (1273:1273:1273))
        (PORT datac (1195:1195:1195) (1154:1154:1154))
        (PORT datad (716:716:716) (710:710:710))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (605:605:605))
        (PORT datab (274:274:274) (335:335:335))
        (PORT datac (958:958:958) (911:911:911))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (347:347:347))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (253:253:253))
        (PORT datab (230:230:230) (248:248:248))
        (PORT datad (199:199:199) (221:221:221))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2091:2091:2091) (1962:1962:1962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (339:339:339))
        (PORT datad (247:247:247) (313:313:313))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (254:254:254))
        (PORT datab (231:231:231) (250:250:250))
        (PORT datac (357:357:357) (334:334:334))
        (PORT datad (200:200:200) (222:222:222))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2091:2091:2091) (1962:1962:1962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (781:781:781))
        (PORT datab (280:280:280) (343:343:343))
        (PORT datac (2546:2546:2546) (2417:2417:2417))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (229:229:229))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2091:2091:2091) (1962:1962:1962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (250:250:250) (268:268:268))
        (PORT datac (235:235:235) (297:297:297))
        (PORT datad (627:627:627) (566:566:566))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1352:1352:1352) (1227:1227:1227))
        (PORT datac (224:224:224) (249:249:249))
        (PORT datad (1077:1077:1077) (991:991:991))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1977:1977:1977))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (991:991:991))
        (PORT datab (276:276:276) (337:337:337))
        (PORT datac (224:224:224) (248:248:248))
        (PORT datad (230:230:230) (290:290:290))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1977:1977:1977))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (283:283:283))
        (PORT datab (276:276:276) (337:337:337))
        (PORT datad (1077:1077:1077) (992:992:992))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2018:2018:2018))
        (PORT asdata (1483:1483:1483) (1382:1382:1382))
        (PORT clrn (2094:2094:2094) (1965:1965:1965))
        (PORT ena (1247:1247:1247) (1167:1167:1167))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (1655:1655:1655))
        (PORT datab (2695:2695:2695) (2506:2506:2506))
        (PORT datac (2402:2402:2402) (2315:2315:2315))
        (PORT datad (1944:1944:1944) (1830:1830:1830))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1631:1631:1631) (1612:1612:1612))
        (PORT datad (1544:1544:1544) (1508:1508:1508))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (346:346:346))
        (PORT datab (1579:1579:1579) (1486:1486:1486))
        (PORT datac (1429:1429:1429) (1328:1328:1328))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2142:2142:2142) (2052:2052:2052))
        (PORT datab (309:309:309) (375:375:375))
        (PORT datac (290:290:290) (363:363:363))
        (PORT datad (1795:1795:1795) (1704:1704:1704))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (465:465:465))
        (PORT datab (1151:1151:1151) (1049:1049:1049))
        (PORT datac (868:868:868) (807:807:807))
        (PORT datad (868:868:868) (791:791:791))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (385:385:385))
        (PORT datab (294:294:294) (363:363:363))
        (PORT datad (685:685:685) (690:690:690))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (606:606:606))
        (PORT datab (250:250:250) (269:269:269))
        (PORT datac (890:890:890) (806:806:806))
        (PORT datad (222:222:222) (245:245:245))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2091:2091:2091) (1962:1962:1962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (259:259:259))
        (PORT datab (258:258:258) (279:279:279))
        (PORT datac (2548:2548:2548) (2420:2420:2420))
        (PORT datad (627:627:627) (566:566:566))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (729:729:729))
        (PORT datab (730:730:730) (686:686:686))
        (PORT datad (261:261:261) (332:332:332))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2017:2017:2017))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2096:2096:2096) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (387:387:387))
        (PORT datac (691:691:691) (655:655:655))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2017:2017:2017))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2096:2096:2096) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2017:2017:2017))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2096:2096:2096) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (1652:1652:1652))
        (PORT datad (276:276:276) (344:344:344))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (728:728:728))
        (PORT datad (262:262:262) (333:333:333))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2017:2017:2017))
        (PORT asdata (559:559:559) (574:574:574))
        (PORT clrn (2096:2096:2096) (1969:1969:1969))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2017:2017:2017))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2096:2096:2096) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (382:382:382))
        (PORT datad (674:674:674) (637:637:637))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2017:2017:2017))
        (PORT asdata (558:558:558) (574:574:574))
        (PORT clrn (2096:2096:2096) (1969:1969:1969))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_010\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (364:364:364))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line8_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (953:953:953))
        (PORT datab (1493:1493:1493) (1388:1388:1388))
        (PORT datac (963:963:963) (945:945:945))
        (PORT datad (879:879:879) (809:809:809))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line8_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT asdata (1000:1000:1000) (968:968:968))
        (PORT clrn (2094:2094:2094) (1964:1964:1964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line8_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1077:1077:1077))
        (PORT datab (963:963:963) (900:900:900))
        (PORT datac (2095:2095:2095) (1985:1985:1985))
        (PORT datad (719:719:719) (713:713:713))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line8_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2091:2091:2091) (1962:1962:1962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT asdata (1070:1070:1070) (1070:1070:1070))
        (PORT clrn (2094:2094:2094) (1964:1964:1964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (362:362:362))
        (PORT datab (691:691:691) (648:648:648))
        (PORT datad (387:387:387) (408:408:408))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src9_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (730:730:730))
        (PORT datab (1251:1251:1251) (1182:1182:1182))
        (PORT datac (2274:2274:2274) (2136:2136:2136))
        (PORT datad (218:218:218) (240:240:240))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1318:1318:1318))
        (PORT datab (2347:2347:2347) (2251:2251:2251))
        (PORT datac (895:895:895) (845:845:845))
        (PORT datad (1924:1924:1924) (1822:1822:1822))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1472:1472:1472))
        (PORT datab (1133:1133:1133) (1027:1027:1027))
        (PORT datac (1832:1832:1832) (1724:1724:1724))
        (PORT datad (604:604:604) (550:550:550))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2036:2036:2036))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2102:2102:2102) (1975:1975:1975))
        (PORT ena (1385:1385:1385) (1331:1331:1331))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (993:993:993))
        (PORT datab (1250:1250:1250) (1181:1181:1181))
        (PORT datac (2274:2274:2274) (2136:2136:2136))
        (PORT datad (218:218:218) (240:240:240))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (727:727:727))
        (PORT datab (221:221:221) (236:236:236))
        (PORT datac (888:888:888) (816:816:816))
        (PORT datad (287:287:287) (360:360:360))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (214:214:214) (233:233:233))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1976:1976:1976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (403:403:403))
        (PORT datab (1503:1503:1503) (1394:1394:1394))
        (PORT datac (1443:1443:1443) (1366:1366:1366))
        (PORT datad (352:352:352) (337:337:337))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (393:393:393))
        (PORT datab (229:229:229) (246:246:246))
        (PORT datac (371:371:371) (349:349:349))
        (PORT datad (675:675:675) (649:649:649))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1976:1976:1976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (993:993:993))
        (PORT datac (1517:1517:1517) (1494:1494:1494))
        (PORT datad (287:287:287) (360:360:360))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (393:393:393))
        (PORT datab (452:452:452) (461:461:461))
        (PORT datac (622:622:622) (579:579:579))
        (PORT datad (676:676:676) (650:650:650))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (250:250:250))
        (PORT datad (251:251:251) (312:312:312))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1976:1976:1976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (247:247:247))
        (PORT datad (238:238:238) (301:301:301))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (881:881:881))
        (PORT datab (227:227:227) (245:245:245))
        (PORT datac (660:660:660) (626:626:626))
        (PORT datad (673:673:673) (647:647:647))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (396:396:396))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1976:1976:1976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (366:366:366))
        (PORT datac (250:250:250) (318:318:318))
        (PORT datad (276:276:276) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (659:659:659))
        (PORT datab (225:225:225) (240:240:240))
        (PORT datac (208:208:208) (226:226:226))
        (PORT datad (679:679:679) (653:653:653))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1976:1976:1976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (356:356:356))
        (PORT datab (299:299:299) (368:368:368))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1976:1976:1976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (393:393:393))
        (PORT datab (271:271:271) (331:331:331))
        (PORT datac (907:907:907) (874:874:874))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (718:718:718) (719:719:719))
        (PORT datad (289:289:289) (362:362:362))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (374:374:374))
        (PORT datab (270:270:270) (328:328:328))
        (PORT datac (705:705:705) (671:671:671))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (775:775:775) (736:736:736))
        (PORT datac (969:969:969) (909:909:909))
        (PORT datad (678:678:678) (653:653:653))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2036:2036:2036))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2102:2102:2102) (1975:1975:1975))
        (PORT ena (873:873:873) (874:874:874))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (460:460:460))
        (PORT datab (722:722:722) (691:691:691))
        (PORT datac (968:968:968) (908:908:908))
        (PORT datad (230:230:230) (289:289:289))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2036:2036:2036))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2102:2102:2102) (1975:1975:1975))
        (PORT ena (873:873:873) (874:874:874))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (461:461:461))
        (PORT datab (1006:1006:1006) (938:938:938))
        (PORT datad (678:678:678) (654:654:654))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2023:2023:2023))
        (PORT asdata (1000:1000:1000) (955:955:955))
        (PORT clrn (2103:2103:2103) (1976:1976:1976))
        (PORT ena (865:865:865) (854:854:854))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (398:398:398))
        (PORT datab (1058:1058:1058) (991:991:991))
        (PORT datac (875:875:875) (814:814:814))
        (PORT datad (682:682:682) (685:685:685))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1976:1976:1976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (659:659:659))
        (PORT datad (280:280:280) (356:356:356))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (252:252:252) (321:321:321))
        (PORT datad (260:260:260) (330:330:330))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2037:2037:2037))
        (PORT asdata (558:558:558) (573:573:573))
        (PORT clrn (2103:2103:2103) (1976:1976:1976))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1976:1976:1976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (758:758:758))
        (PORT datad (274:274:274) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2037:2037:2037))
        (PORT asdata (560:560:560) (576:576:576))
        (PORT clrn (2103:2103:2103) (1976:1976:1976))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_011\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (322:322:322))
        (PORT datad (257:257:257) (327:327:327))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1599:1599:1599))
        (PORT datab (694:694:694) (657:657:657))
        (PORT datac (1823:1823:1823) (1737:1737:1737))
        (PORT datad (1666:1666:1666) (1543:1543:1543))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1808:1808:1808) (1739:1739:1739))
        (PORT datac (2012:2012:2012) (1909:1909:1909))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src10_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1388:1388:1388))
        (PORT datab (253:253:253) (271:271:271))
        (PORT datac (1944:1944:1944) (1845:1845:1845))
        (PORT datad (952:952:952) (910:910:910))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2091:2091:2091) (1962:1962:1962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (348:348:348))
        (PORT datab (299:299:299) (369:369:369))
        (PORT datac (293:293:293) (369:369:369))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1963:1963:1963))
        (PORT ena (1020:1020:1020) (964:964:964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (349:349:349))
        (PORT datab (294:294:294) (356:356:356))
        (PORT datac (1817:1817:1817) (1703:1703:1703))
        (PORT datad (906:906:906) (850:850:850))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (593:593:593))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (207:207:207) (226:226:226))
        (PORT datad (582:582:582) (530:530:530))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2011:2011:2011))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1960:1960:1960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (354:354:354))
        (PORT datab (302:302:302) (372:372:372))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2011:2011:2011))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1960:1960:1960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (338:338:338))
        (PORT datad (374:374:374) (353:353:353))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2011:2011:2011))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1960:1960:1960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (337:337:337))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1020:1020:1020))
        (PORT datab (1228:1228:1228) (1137:1137:1137))
        (PORT datac (374:374:374) (346:346:346))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (459:459:459))
        (PORT datab (248:248:248) (266:266:266))
        (PORT datac (385:385:385) (360:360:360))
        (PORT datad (372:372:372) (349:349:349))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (374:374:374) (354:354:354))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2011:2011:2011))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1960:1960:1960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (507:507:507))
        (PORT datac (1791:1791:1791) (1720:1720:1720))
        (PORT datad (1129:1129:1129) (1080:1080:1080))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (596:596:596))
        (PORT datab (273:273:273) (334:334:334))
        (PORT datac (289:289:289) (365:365:365))
        (PORT datad (369:369:369) (345:345:345))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (249:249:249))
        (PORT datab (2560:2560:2560) (2421:2421:2421))
        (PORT datac (290:290:290) (366:366:366))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (728:728:728) (707:707:707))
        (PORT datad (446:446:446) (474:474:474))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (330:330:330))
        (PORT datab (407:407:407) (387:387:387))
        (PORT datac (189:189:189) (207:207:207))
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (282:282:282))
        (PORT datac (878:878:878) (821:821:821))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2091:2091:2091) (1962:1962:1962))
        (PORT ena (838:838:838) (823:823:823))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (663:663:663))
        (PORT datab (901:901:901) (831:831:831))
        (PORT datac (367:367:367) (337:337:337))
        (PORT datad (425:425:425) (438:438:438))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (371:371:371) (347:347:347))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2013:2013:2013))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2091:2091:2091) (1962:1962:1962))
        (PORT ena (838:838:838) (823:823:823))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (861:861:861))
        (PORT datab (288:288:288) (347:347:347))
        (PORT datad (220:220:220) (242:242:242))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (332:332:332) (306:306:306))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1963:1963:1963))
        (PORT ena (1020:1020:1020) (964:964:964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (283:283:283))
        (PORT datab (480:480:480) (507:507:507))
        (PORT datac (877:877:877) (820:820:820))
        (PORT datad (679:679:679) (663:663:663))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (599:599:599))
        (PORT datab (241:241:241) (256:256:256))
        (PORT datac (2517:2517:2517) (2386:2386:2386))
        (PORT datad (584:584:584) (532:532:532))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (246:246:246))
        (PORT datac (292:292:292) (369:369:369))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2011:2011:2011))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1960:1960:1960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2011:2011:2011))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1960:1960:1960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (400:400:400))
        (PORT datad (654:654:654) (642:642:642))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (371:371:371))
        (PORT datac (253:253:253) (321:321:321))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2011:2011:2011))
        (PORT asdata (559:559:559) (575:575:575))
        (PORT clrn (2090:2090:2090) (1960:1960:1960))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2011:2011:2011))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2090:2090:2090) (1960:1960:1960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (402:402:402))
        (PORT datad (582:582:582) (530:530:530))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2011:2011:2011))
        (PORT asdata (558:558:558) (574:574:574))
        (PORT clrn (2090:2090:2090) (1960:1960:1960))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_012\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (367:367:367))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line7_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (765:765:765))
        (PORT datab (267:267:267) (290:290:290))
        (PORT datac (930:930:930) (873:873:873))
        (PORT datad (999:999:999) (983:983:983))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line7_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2035:2035:2035))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT asdata (1880:1880:1880) (1806:1806:1806))
        (PORT clrn (2094:2094:2094) (1964:1964:1964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line7_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (760:760:760))
        (PORT datab (1494:1494:1494) (1389:1389:1389))
        (PORT datac (1132:1132:1132) (1060:1060:1060))
        (PORT datad (877:877:877) (807:807:807))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line7_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT asdata (787:787:787) (801:801:801))
        (PORT clrn (2094:2094:2094) (1964:1964:1964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1050:1050:1050))
        (PORT datab (884:884:884) (807:807:807))
        (PORT datad (229:229:229) (288:288:288))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (357:357:357))
        (PORT datab (220:220:220) (235:235:235))
        (PORT datac (342:342:342) (320:320:320))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1567:1567:1567))
        (PORT datab (1632:1632:1632) (1613:1613:1613))
        (PORT datac (1430:1430:1430) (1330:1330:1330))
        (PORT datad (1548:1548:1548) (1512:1512:1512))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1887:1887:1887) (1843:1843:1843))
        (PORT datac (1701:1701:1701) (1606:1606:1606))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src15_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (877:877:877))
        (PORT datab (959:959:959) (899:899:899))
        (PORT datac (853:853:853) (798:798:798))
        (PORT datad (1468:1468:1468) (1355:1355:1355))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1186:1186:1186))
        (PORT datab (1231:1231:1231) (1155:1155:1155))
        (PORT datac (1230:1230:1230) (1164:1164:1164))
        (PORT datad (1433:1433:1433) (1335:1335:1335))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1753:1753:1753) (1686:1686:1686))
        (PORT datab (938:938:938) (875:875:875))
        (PORT datac (1632:1632:1632) (1567:1567:1567))
        (PORT datad (1103:1103:1103) (1014:1014:1014))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (369:369:369) (345:345:345))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2023:2023:2023))
        (PORT asdata (924:924:924) (864:864:864))
        (PORT clrn (2102:2102:2102) (1972:1972:1972))
        (PORT ena (1041:1041:1041) (994:994:994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (804:804:804))
        (PORT datab (1465:1465:1465) (1346:1346:1346))
        (PORT datac (1631:1631:1631) (1522:1522:1522))
        (PORT datad (671:671:671) (671:671:671))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (230:230:230))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1971:1971:1971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (683:683:683) (668:668:668))
        (PORT datad (673:673:673) (673:673:673))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (458:458:458))
        (PORT datab (287:287:287) (346:346:346))
        (PORT datac (1097:1097:1097) (1001:1001:1001))
        (PORT datad (984:984:984) (928:928:928))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1398:1398:1398))
        (PORT datab (1515:1515:1515) (1402:1402:1402))
        (PORT datac (209:209:209) (228:228:228))
        (PORT datad (419:419:419) (444:444:444))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (261:261:261))
        (PORT datab (418:418:418) (390:390:390))
        (PORT datac (386:386:386) (369:369:369))
        (PORT datad (441:441:441) (459:459:459))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1971:1971:1971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (250:250:250))
        (PORT datad (250:250:250) (311:311:311))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1971:1971:1971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (715:715:715))
        (PORT datac (1529:1529:1529) (1509:1509:1509))
        (PORT datad (988:988:988) (964:964:964))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (451:451:451) (460:460:460))
        (PORT datac (389:389:389) (372:372:372))
        (PORT datad (437:437:437) (455:455:455))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (337:337:337))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (391:391:391))
        (PORT datab (395:395:395) (377:377:377))
        (PORT datac (1206:1206:1206) (1159:1159:1159))
        (PORT datad (600:600:600) (539:539:539))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (248:248:248))
        (PORT datad (274:274:274) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (511:511:511))
        (PORT datab (304:304:304) (375:375:375))
        (PORT datad (272:272:272) (340:340:340))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (354:354:354))
        (PORT datab (247:247:247) (265:265:265))
        (PORT datac (388:388:388) (371:371:371))
        (PORT datad (590:590:590) (528:528:528))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1971:1971:1971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (511:511:511))
        (PORT datab (226:226:226) (244:244:244))
        (PORT datad (268:268:268) (342:342:342))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (501:501:501))
        (PORT datab (275:275:275) (336:336:336))
        (PORT datac (2290:2290:2290) (2183:2183:2183))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (400:400:400))
        (PORT datab (268:268:268) (326:326:326))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (213:213:213) (232:232:232))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (806:806:806))
        (PORT datab (1467:1467:1467) (1348:1348:1348))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1971:1971:1971))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (805:805:805))
        (PORT datab (1465:1465:1465) (1346:1346:1346))
        (PORT datad (249:249:249) (309:309:309))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1971:1971:1971))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (466:466:466))
        (PORT datab (893:893:893) (821:821:821))
        (PORT datac (901:901:901) (831:831:831))
        (PORT datad (426:426:426) (436:436:436))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2102:2102:2102) (1972:1972:1972))
        (PORT ena (1041:1041:1041) (994:994:994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line4_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (917:917:917))
        (PORT datab (267:267:267) (291:291:291))
        (PORT datac (1131:1131:1131) (1080:1080:1080))
        (PORT datad (959:959:959) (926:926:926))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line4_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2035:2035:2035))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT asdata (1059:1059:1059) (1060:1060:1060))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (375:375:375))
        (PORT datad (1621:1621:1621) (1523:1523:1523))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (376:376:376))
        (PORT datad (442:442:442) (467:467:467))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT asdata (560:560:560) (575:575:575))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (PORT ena (1006:1006:1006) (950:950:950))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (380:380:380))
        (PORT datad (602:602:602) (541:541:541))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT asdata (560:560:560) (575:575:575))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (PORT ena (1006:1006:1006) (950:950:950))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (327:327:327))
        (PORT datab (282:282:282) (345:345:345))
        (PORT datad (265:265:265) (338:338:338))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2179:2179:2179) (2063:2063:2063))
        (PORT datab (1413:1413:1413) (1386:1386:1386))
        (PORT datac (1768:1768:1768) (1718:1718:1718))
        (PORT datad (1406:1406:1406) (1285:1285:1285))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (1994:1994:1994))
        (PORT datab (1570:1570:1570) (1476:1476:1476))
        (PORT datac (1437:1437:1437) (1336:1336:1336))
        (PORT datad (200:200:200) (225:225:225))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src14_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (794:794:794))
        (PORT datab (1698:1698:1698) (1609:1609:1609))
        (PORT datac (1379:1379:1379) (1261:1261:1261))
        (PORT datad (1140:1140:1140) (1047:1047:1047))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2099:2099:2099) (1973:1973:1973))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (682:682:682))
        (PORT datab (1243:1243:1243) (1159:1159:1159))
        (PORT datac (276:276:276) (346:346:346))
        (PORT datad (1412:1412:1412) (1307:1307:1307))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (369:369:369))
        (PORT datac (285:285:285) (359:359:359))
        (PORT datad (244:244:244) (309:309:309))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (652:652:652))
        (PORT datab (619:619:619) (559:559:559))
        (PORT datac (207:207:207) (225:225:225))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2035:2035:2035))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (417:417:417))
        (PORT datab (300:300:300) (370:370:370))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2035:2035:2035))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (639:639:639))
        (PORT datac (282:282:282) (355:355:355))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (683:683:683))
        (PORT datab (1273:1273:1273) (1211:1211:1211))
        (PORT datac (911:911:911) (841:841:841))
        (PORT datad (204:204:204) (221:221:221))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1665:1665:1665) (1632:1632:1632))
        (PORT datac (941:941:941) (926:926:926))
        (PORT datad (1458:1458:1458) (1395:1395:1395))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (635:635:635))
        (PORT datab (874:874:874) (799:799:799))
        (PORT datac (282:282:282) (355:355:355))
        (PORT datad (234:234:234) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (350:350:350))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (254:254:254))
        (PORT datab (655:655:655) (616:616:616))
        (PORT datad (199:199:199) (222:222:222))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2035:2035:2035))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (345:345:345))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (256:256:256))
        (PORT datab (656:656:656) (617:617:617))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (201:201:201) (224:224:224))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2035:2035:2035))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (687:687:687))
        (PORT datab (286:286:286) (350:350:350))
        (PORT datac (280:280:280) (352:352:352))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (679:679:679))
        (PORT datac (274:274:274) (344:344:344))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (216:216:216) (238:238:238))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2099:2099:2099) (1973:1973:1973))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (662:662:662))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (208:208:208) (227:227:227))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (378:378:378))
        (PORT datab (403:403:403) (377:377:377))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (PORT ena (872:872:872) (874:874:874))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (510:510:510))
        (PORT datab (442:442:442) (415:415:415))
        (PORT datac (218:218:218) (241:241:241))
        (PORT datad (417:417:417) (435:435:435))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (599:599:599) (538:538:538))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (PORT ena (872:872:872) (874:874:874))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (470:470:470))
        (PORT datab (402:402:402) (376:376:376))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2021:2021:2021))
        (PORT asdata (717:717:717) (695:695:695))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (PORT ena (1025:1025:1025) (962:962:962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (675:675:675))
        (PORT datab (253:253:253) (272:272:272))
        (PORT datac (271:271:271) (341:341:341))
        (PORT datad (398:398:398) (377:377:377))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (633:633:633))
        (PORT datab (238:238:238) (259:259:259))
        (PORT datac (665:665:665) (622:622:622))
        (PORT datad (666:666:666) (648:648:648))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (258:258:258))
        (PORT datac (284:284:284) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2035:2035:2035))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2034:2034:2034))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1973:1973:1973))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (732:732:732) (737:737:737))
        (PORT datad (444:444:444) (465:465:465))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (370:370:370))
        (PORT datad (243:243:243) (308:308:308))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2035:2035:2035))
        (PORT asdata (718:718:718) (687:687:687))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2035:2035:2035))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (655:655:655))
        (PORT datad (416:416:416) (438:438:438))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2035:2035:2035))
        (PORT asdata (561:561:561) (576:576:576))
        (PORT clrn (2101:2101:2101) (1974:1974:1974))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_016\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (365:365:365))
        (PORT datad (227:227:227) (285:285:285))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (232:232:232))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1964:1964:1964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1186:1186:1186))
        (PORT datab (1209:1209:1209) (1158:1158:1158))
        (PORT datac (1430:1430:1430) (1323:1323:1323))
        (PORT datad (1194:1194:1194) (1119:1119:1119))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2082:2082:2082) (1954:1954:1954))
        (PORT datab (939:939:939) (877:877:877))
        (PORT datac (1391:1391:1391) (1281:1281:1281))
        (PORT datad (1460:1460:1460) (1359:1359:1359))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src13_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (663:663:663))
        (PORT datab (1632:1632:1632) (1613:1613:1613))
        (PORT datac (1434:1434:1434) (1333:1333:1333))
        (PORT datad (1546:1546:1546) (1510:1510:1510))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src13_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (901:901:901))
        (PORT datab (1576:1576:1576) (1482:1482:1482))
        (PORT datac (579:579:579) (525:525:525))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1965:1965:1965))
        (PORT ena (1046:1046:1046) (990:990:990))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (410:410:410))
        (PORT datab (906:906:906) (841:841:841))
        (PORT datac (1216:1216:1216) (1170:1170:1170))
        (PORT datad (450:450:450) (474:474:474))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (268:268:268) (336:336:336))
        (PORT datad (254:254:254) (317:317:317))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (370:370:370))
        (PORT datab (1610:1610:1610) (1577:1577:1577))
        (PORT datad (1018:1018:1018) (1010:1010:1010))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (483:483:483))
        (PORT datab (418:418:418) (392:392:392))
        (PORT datac (215:215:215) (237:237:237))
        (PORT datad (415:415:415) (425:425:425))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1237:1237:1237))
        (PORT datab (274:274:274) (335:335:335))
        (PORT datac (282:282:282) (355:355:355))
        (PORT datad (376:376:376) (357:357:357))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (330:330:330))
        (PORT datab (249:249:249) (267:267:267))
        (PORT datac (380:380:380) (360:360:360))
        (PORT datad (385:385:385) (359:359:359))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (271:271:271))
        (PORT datab (907:907:907) (841:841:841))
        (PORT datad (388:388:388) (372:372:372))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1964:1964:1964))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (466:466:466))
        (PORT datab (671:671:671) (657:657:657))
        (PORT datac (880:880:880) (814:814:814))
        (PORT datad (206:206:206) (223:223:223))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (375:375:375) (353:353:353))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1964:1964:1964))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (485:485:485))
        (PORT datab (909:909:909) (843:843:843))
        (PORT datad (385:385:385) (369:369:369))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2019:2019:2019))
        (PORT asdata (923:923:923) (866:866:866))
        (PORT clrn (2094:2094:2094) (1965:1965:1965))
        (PORT ena (1046:1046:1046) (990:990:990))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (371:371:371))
        (PORT datab (1721:1721:1721) (1595:1595:1595))
        (PORT datac (982:982:982) (930:930:930))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2072:2072:2072) (1934:1934:1934))
        (PORT datab (2008:2008:2008) (1904:1904:1904))
        (PORT datad (582:582:582) (526:526:526))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (562:562:562))
        (PORT datab (320:320:320) (390:390:390))
        (PORT datac (412:412:412) (400:400:400))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (250:250:250))
        (PORT datad (251:251:251) (311:311:311))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (337:337:337))
        (PORT datad (379:379:379) (359:359:359))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1239:1239:1239))
        (PORT datab (229:229:229) (247:247:247))
        (PORT datac (412:412:412) (400:400:400))
        (PORT datad (582:582:582) (533:533:533))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (392:392:392))
        (PORT datac (352:352:352) (334:334:334))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (368:368:368))
        (PORT datac (284:284:284) (358:358:358))
        (PORT datad (247:247:247) (313:313:313))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (276:276:276))
        (PORT datab (453:453:453) (433:433:433))
        (PORT datac (191:191:191) (210:210:210))
        (PORT datad (581:581:581) (533:533:533))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (369:369:369))
        (PORT datab (285:285:285) (349:349:349))
        (PORT datad (260:260:260) (330:330:330))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (391:391:391))
        (PORT datad (582:582:582) (534:534:534))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (344:344:344))
        (PORT datad (257:257:257) (327:327:327))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2016:2016:2016))
        (PORT asdata (560:560:560) (575:575:575))
        (PORT clrn (2092:2092:2092) (1963:1963:1963))
        (PORT ena (874:874:874) (875:875:875))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1964:1964:1964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (466:466:466))
        (PORT datab (1253:1253:1253) (1203:1203:1203))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2016:2016:2016))
        (PORT asdata (725:725:725) (706:706:706))
        (PORT clrn (2092:2092:2092) (1963:1963:1963))
        (PORT ena (874:874:874) (875:875:875))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_015\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (323:323:323))
        (PORT datad (255:255:255) (325:325:325))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line3_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1480:1480:1480) (1365:1365:1365))
        (PORT datab (497:497:497) (515:515:515))
        (PORT datac (1220:1220:1220) (1175:1175:1175))
        (PORT datad (1412:1412:1412) (1305:1305:1305))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line3_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1964:1964:1964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT asdata (1301:1301:1301) (1266:1266:1266))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line3_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (947:947:947))
        (PORT datab (984:984:984) (961:961:961))
        (PORT datac (1452:1452:1452) (1356:1356:1356))
        (PORT datad (879:879:879) (810:810:810))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line3_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT asdata (1027:1027:1027) (1010:1010:1010))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (633:633:633))
        (PORT datab (895:895:895) (823:823:823))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1155:1155:1155))
        (PORT datab (1804:1804:1804) (1750:1750:1750))
        (PORT datac (1343:1343:1343) (1316:1316:1316))
        (PORT datad (1375:1375:1375) (1350:1350:1350))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src16_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (672:672:672))
        (PORT datab (1742:1742:1742) (1662:1662:1662))
        (PORT datac (685:685:685) (640:640:640))
        (PORT datad (1239:1239:1239) (1171:1171:1171))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (552:552:552) (508:508:508))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1971:1971:1971))
        (PORT ena (842:842:842) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (632:632:632))
        (PORT datab (485:485:485) (495:495:495))
        (PORT datac (867:867:867) (788:788:788))
        (PORT datad (393:393:393) (371:371:371))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (PORT ena (1083:1083:1083) (1038:1038:1038))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (515:515:515))
        (PORT datac (679:679:679) (669:669:669))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (213:213:213) (235:235:235))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1971:1971:1971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (516:516:516))
        (PORT datab (256:256:256) (276:276:276))
        (PORT datac (681:681:681) (670:670:670))
        (PORT datad (919:919:919) (844:844:844))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (245:245:245))
        (PORT datab (267:267:267) (325:325:325))
        (PORT datac (619:619:619) (558:558:558))
        (PORT datad (203:203:203) (219:219:219))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (879:879:879))
        (PORT datac (217:217:217) (238:238:238))
        (PORT datad (221:221:221) (243:243:243))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2101:2101:2101) (1971:1971:1971))
        (PORT ena (842:842:842) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (880:880:880))
        (PORT datab (258:258:258) (279:279:279))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT asdata (723:723:723) (704:704:704))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (PORT ena (1083:1083:1083) (1038:1038:1038))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1560:1560:1560) (1526:1526:1526))
        (PORT datad (692:692:692) (685:685:685))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (399:399:399))
        (PORT datab (472:472:472) (451:451:451))
        (PORT datac (681:681:681) (671:671:671))
        (PORT datad (449:449:449) (471:471:471))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2149:2149:2149) (2059:2059:2059))
        (PORT datab (288:288:288) (348:348:348))
        (PORT datac (592:592:592) (543:543:543))
        (PORT datad (1420:1420:1420) (1313:1313:1313))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (292:292:292) (369:369:369))
        (PORT datad (601:601:601) (556:556:556))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (317:317:317))
        (PORT datad (251:251:251) (312:312:312))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (246:246:246))
        (PORT datab (399:399:399) (375:375:375))
        (PORT datac (195:195:195) (216:216:216))
        (PORT datad (365:365:365) (342:342:342))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (246:246:246))
        (PORT datad (419:419:419) (441:441:441))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (251:251:251))
        (PORT datab (409:409:409) (381:381:381))
        (PORT datad (363:363:363) (340:340:340))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (531:531:531))
        (PORT datab (481:481:481) (493:493:493))
        (PORT datac (290:290:290) (366:366:366))
        (PORT datad (602:602:602) (556:556:556))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2357:2357:2357) (2242:2242:2242))
        (PORT datab (228:228:228) (247:247:247))
        (PORT datac (288:288:288) (364:364:364))
        (PORT datad (421:421:421) (443:443:443))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2360:2360:2360) (2245:2245:2245))
        (PORT datab (680:680:680) (622:622:622))
        (PORT datac (208:208:208) (226:226:226))
        (PORT datad (602:602:602) (557:557:557))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (249:249:249))
        (PORT datac (290:290:290) (366:366:366))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (354:354:354))
        (PORT datac (292:292:292) (368:368:368))
        (PORT datad (266:266:266) (339:339:339))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (262:262:262))
        (PORT datab (224:224:224) (240:240:240))
        (PORT datac (597:597:597) (549:549:549))
        (PORT datad (603:603:603) (558:558:558))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (354:354:354))
        (PORT datab (230:230:230) (248:248:248))
        (PORT datad (261:261:261) (334:334:334))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (399:399:399))
        (PORT datad (638:638:638) (586:586:586))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (355:355:355))
        (PORT datad (268:268:268) (341:341:341))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT asdata (561:561:561) (577:577:577))
        (PORT clrn (2100:2100:2100) (1969:1969:1969))
        (PORT ena (1235:1235:1235) (1157:1157:1157))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (457:457:457))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT asdata (754:754:754) (734:734:734))
        (PORT clrn (2100:2100:2100) (1969:1969:1969))
        (PORT ena (1235:1235:1235) (1157:1157:1157))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_018\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (332:332:332))
        (PORT datac (247:247:247) (313:313:313))
        (PORT datad (265:265:265) (337:337:337))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line4_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (657:657:657))
        (PORT datab (697:697:697) (664:664:664))
        (PORT datac (917:917:917) (855:855:855))
        (PORT datad (653:653:653) (635:635:635))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line4_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT asdata (754:754:754) (769:769:769))
        (PORT clrn (2100:2100:2100) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (639:639:639))
        (PORT datab (912:912:912) (821:821:821))
        (PORT datac (633:633:633) (572:572:572))
        (PORT datad (395:395:395) (416:416:416))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2179:2179:2179) (2064:2064:2064))
        (PORT datab (1413:1413:1413) (1386:1386:1386))
        (PORT datac (1765:1765:1765) (1715:1715:1715))
        (PORT datad (1408:1408:1408) (1288:1288:1288))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (339:339:339) (317:317:317))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2102:2102:2102) (1975:1975:1975))
        (PORT ena (869:869:869) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src18_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2146:2146:2146) (2084:2084:2084))
        (PORT datab (880:880:880) (811:811:811))
        (PORT datac (857:857:857) (788:788:788))
        (PORT datad (907:907:907) (845:845:845))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (417:417:417))
        (PORT datab (277:277:277) (338:338:338))
        (PORT datad (659:659:659) (630:630:630))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2102:2102:2102) (1975:1975:1975))
        (PORT ena (1325:1325:1325) (1258:1258:1258))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (414:414:414))
        (PORT datab (286:286:286) (344:344:344))
        (PORT datac (252:252:252) (314:314:314))
        (PORT datad (659:659:659) (630:630:630))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1545:1545:1545))
        (PORT datab (797:797:797) (803:803:803))
        (PORT datac (671:671:671) (663:663:663))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1782:1782:1782) (1652:1652:1652))
        (PORT datab (798:798:798) (804:804:804))
        (PORT datac (768:768:768) (772:772:772))
        (PORT datad (660:660:660) (616:616:616))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (898:898:898))
        (PORT datab (253:253:253) (272:272:272))
        (PORT datac (1471:1471:1471) (1369:1369:1369))
        (PORT datad (391:391:391) (379:379:379))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (404:404:404))
        (PORT datac (195:195:195) (216:216:216))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (411:411:411))
        (PORT datab (297:297:297) (365:365:365))
        (PORT datac (246:246:246) (313:313:313))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (892:892:892))
        (PORT datab (242:242:242) (258:258:258))
        (PORT datac (354:354:354) (330:330:330))
        (PORT datad (395:395:395) (385:385:385))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (249:249:249))
        (PORT datab (288:288:288) (352:352:352))
        (PORT datad (256:256:256) (326:326:326))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (893:893:893))
        (PORT datab (415:415:415) (389:389:389))
        (PORT datac (292:292:292) (369:369:369))
        (PORT datad (247:247:247) (307:307:307))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (348:348:348))
        (PORT datad (190:190:190) (208:208:208))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (378:378:378))
        (PORT datab (1796:1796:1796) (1665:1665:1665))
        (PORT datac (2305:2305:2305) (2195:2195:2195))
        (PORT datad (761:761:761) (770:770:770))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (295:295:295) (373:373:373))
        (PORT datad (902:902:902) (848:848:848))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (412:412:412))
        (PORT datab (424:424:424) (401:401:401))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (346:346:346))
        (PORT datac (427:427:427) (441:441:441))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (366:366:366))
        (PORT datab (251:251:251) (269:269:269))
        (PORT datac (387:387:387) (373:373:373))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1208:1208:1208))
        (PORT datab (282:282:282) (345:345:345))
        (PORT datac (291:291:291) (368:368:368))
        (PORT datad (190:190:190) (208:208:208))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (769:769:769) (773:773:773))
        (PORT datad (760:760:760) (768:768:768))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (226:226:226))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (396:396:396))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (650:650:650) (613:613:613))
        (PORT datad (228:228:228) (288:288:288))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (418:418:418))
        (PORT datac (669:669:669) (629:629:629))
        (PORT datad (658:658:658) (629:629:629))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2102:2102:2102) (1975:1975:1975))
        (PORT ena (869:869:869) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (418:418:418))
        (PORT datab (277:277:277) (338:338:338))
        (PORT datac (615:615:615) (607:607:607))
        (PORT datad (658:658:658) (629:629:629))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2102:2102:2102) (1975:1975:1975))
        (PORT ena (1325:1325:1325) (1258:1258:1258))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line5_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (808:808:808))
        (PORT datab (799:799:799) (806:806:806))
        (PORT datac (920:920:920) (859:859:859))
        (PORT datad (655:655:655) (623:623:623))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line5_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT asdata (1010:1010:1010) (974:974:974))
        (PORT clrn (2099:2099:2099) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src17_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (875:875:875))
        (PORT datab (617:617:617) (564:564:564))
        (PORT datad (635:635:635) (580:580:580))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1327:1327:1327))
        (PORT datab (1405:1405:1405) (1279:1279:1279))
        (PORT datac (969:969:969) (912:912:912))
        (PORT datad (1735:1735:1735) (1665:1665:1665))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2034:2034:2034))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1974:1974:1974))
        (PORT ena (1041:1041:1041) (998:998:998))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (398:398:398))
        (PORT datab (308:308:308) (375:375:375))
        (PORT datac (274:274:274) (344:344:344))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (879:879:879))
        (PORT datab (242:242:242) (257:257:257))
        (PORT datac (274:274:274) (344:344:344))
        (PORT datad (1210:1210:1210) (1160:1160:1160))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (691:691:691))
        (PORT datab (718:718:718) (675:675:675))
        (PORT datac (295:295:295) (371:371:371))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (338:338:338))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (776:776:776) (773:773:773))
        (PORT datac (1571:1571:1571) (1546:1546:1546))
        (PORT datad (1018:1018:1018) (1010:1010:1010))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (691:691:691))
        (PORT datab (652:652:652) (617:617:617))
        (PORT datac (288:288:288) (365:365:365))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (336:336:336))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (704:704:704))
        (PORT datab (227:227:227) (245:245:245))
        (PORT datac (2329:2329:2329) (2220:2220:2220))
        (PORT datad (701:701:701) (654:654:654))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (300:300:300) (376:376:376))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (373:373:373))
        (PORT datac (290:290:290) (367:367:367))
        (PORT datad (246:246:246) (312:312:312))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (707:707:707))
        (PORT datab (242:242:242) (258:258:258))
        (PORT datac (190:190:190) (209:209:209))
        (PORT datad (700:700:700) (653:653:653))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (354:354:354))
        (PORT datab (306:306:306) (377:377:377))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (403:403:403))
        (PORT datab (274:274:274) (334:334:334))
        (PORT datac (2329:2329:2329) (2220:2220:2220))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (359:359:359) (342:342:342))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2099:2099:2099) (1973:1973:1973))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (375:375:375))
        (PORT datac (276:276:276) (347:347:347))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (892:892:892))
        (PORT datab (637:637:637) (629:629:629))
        (PORT datac (208:208:208) (227:227:227))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (377:377:377))
        (PORT datac (383:383:383) (366:366:366))
        (PORT datad (419:419:419) (400:400:400))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2099:2099:2099) (1973:1973:1973))
        (PORT ena (873:873:873) (874:874:874))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (482:482:482))
        (PORT datab (264:264:264) (281:281:281))
        (PORT datac (590:590:590) (567:567:567))
        (PORT datad (213:213:213) (232:232:232))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (584:584:584) (512:512:512))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2099:2099:2099) (1973:1973:1973))
        (PORT ena (873:873:873) (874:874:874))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (400:400:400))
        (PORT datab (290:290:290) (350:350:350))
        (PORT datad (419:419:419) (400:400:400))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2034:2034:2034))
        (PORT asdata (924:924:924) (863:863:863))
        (PORT clrn (2100:2100:2100) (1974:1974:1974))
        (PORT ena (1041:1041:1041) (998:998:998))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1433:1433:1433))
        (PORT datab (1224:1224:1224) (1119:1119:1119))
        (PORT datac (274:274:274) (344:344:344))
        (PORT datad (275:275:275) (344:344:344))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (702:702:702))
        (PORT datad (411:411:411) (431:431:431))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (367:367:367))
        (PORT datad (243:243:243) (309:309:309))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2022:2022:2022))
        (PORT asdata (558:558:558) (573:573:573))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (411:411:411))
        (PORT datab (944:944:944) (912:912:912))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2022:2022:2022))
        (PORT asdata (559:559:559) (574:574:574))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_019\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (325:325:325))
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (411:411:411))
        (PORT datad (395:395:395) (384:384:384))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (250:250:250) (319:319:319))
        (PORT datad (257:257:257) (327:327:327))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2018:2018:2018))
        (PORT asdata (560:560:560) (575:575:575))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (PORT ena (874:874:874) (876:876:876))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2098:2098:2098) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (813:813:813))
        (PORT datad (401:401:401) (413:413:413))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2018:2018:2018))
        (PORT asdata (724:724:724) (705:705:705))
        (PORT clrn (2097:2097:2097) (1967:1967:1967))
        (PORT ena (874:874:874) (876:876:876))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_020\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (323:323:323))
        (PORT datad (255:255:255) (325:325:325))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (327:327:327))
        (PORT datab (711:711:711) (678:678:678))
        (PORT datad (898:898:898) (820:820:820))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (927:927:927))
        (PORT datab (1750:1750:1750) (1677:1677:1677))
        (PORT datac (1596:1596:1596) (1541:1541:1541))
        (PORT datad (1067:1067:1067) (980:980:980))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1818:1818:1818) (1751:1751:1751))
        (PORT datad (1797:1797:1797) (1753:1753:1753))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src19_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (881:881:881))
        (PORT datab (962:962:962) (903:903:903))
        (PORT datac (571:571:571) (522:522:522))
        (PORT datad (1471:1471:1471) (1358:1358:1358))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (614:614:614) (557:557:557))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (227:227:227))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2096:2096:2096) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (614:614:614) (559:559:559))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1963:1963:1963))
        (PORT ena (1334:1334:1334) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (284:284:284))
        (PORT datab (1279:1279:1279) (1194:1194:1194))
        (PORT datac (640:640:640) (627:627:627))
        (PORT datad (921:921:921) (897:897:897))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (380:380:380))
        (PORT datac (269:269:269) (337:337:337))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (662:662:662))
        (PORT datab (934:934:934) (856:856:856))
        (PORT datac (874:874:874) (796:796:796))
        (PORT datad (1759:1759:1759) (1677:1677:1677))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (294:294:294))
        (PORT datab (672:672:672) (641:641:641))
        (PORT datac (190:190:190) (208:208:208))
        (PORT datad (371:371:371) (352:352:352))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2096:2096:2096) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (962:962:962))
        (PORT datac (1570:1570:1570) (1545:1545:1545))
        (PORT datad (1019:1019:1019) (1011:1011:1011))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (689:689:689))
        (PORT datab (459:459:459) (468:468:468))
        (PORT datad (206:206:206) (231:231:231))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2099:2099:2099) (1973:1973:1973))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (845:845:845))
        (PORT datab (775:775:775) (776:776:776))
        (PORT datac (711:711:711) (676:676:676))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (363:363:363))
        (PORT datac (1259:1259:1259) (1217:1217:1217))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (285:285:285))
        (PORT datab (260:260:260) (282:282:282))
        (PORT datac (633:633:633) (601:601:601))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (506:506:506))
        (PORT datab (304:304:304) (368:368:368))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2096:2096:2096) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (315:315:315) (383:383:383))
        (PORT datac (226:226:226) (252:252:252))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (693:693:693))
        (PORT datab (277:277:277) (339:339:339))
        (PORT datad (202:202:202) (227:227:227))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2099:2099:2099) (1973:1973:1973))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (361:361:361))
        (PORT datab (773:773:773) (774:774:774))
        (PORT datac (1257:1257:1257) (1214:1214:1214))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1402:1402:1402))
        (PORT datac (642:642:642) (629:629:629))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (330:330:330))
        (PORT datab (667:667:667) (636:636:636))
        (PORT datac (225:225:225) (250:250:250))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (886:886:886))
        (PORT datac (934:934:934) (865:865:865))
        (PORT datad (644:644:644) (585:585:585))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2096:2096:2096) (1966:1966:1966))
        (PORT ena (1265:1265:1265) (1194:1194:1194))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1474:1474:1474) (1340:1340:1340))
        (PORT datab (909:909:909) (828:828:828))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2096:2096:2096) (1966:1966:1966))
        (PORT ena (1265:1265:1265) (1194:1194:1194))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (888:888:888))
        (PORT datab (657:657:657) (641:641:641))
        (PORT datac (936:936:936) (867:867:867))
        (PORT datad (663:663:663) (632:632:632))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1963:1963:1963))
        (PORT ena (1334:1334:1334) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1398:1398:1398))
        (PORT datab (1773:1773:1773) (1646:1646:1646))
        (PORT datac (639:639:639) (627:627:627))
        (PORT datad (895:895:895) (837:837:837))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (291:291:291))
        (PORT datab (312:312:312) (380:380:380))
        (PORT datac (630:630:630) (598:598:598))
        (PORT datad (372:372:372) (353:353:353))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2096:2096:2096) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2096:2096:2096) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (286:286:286))
        (PORT datab (313:313:313) (381:381:381))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (270:270:270) (337:337:337))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT asdata (1487:1487:1487) (1379:1379:1379))
        (PORT clrn (2099:2099:2099) (1969:1969:1969))
        (PORT ena (1277:1277:1277) (1208:1208:1208))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2099:2099:2099) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1536:1536:1536) (1442:1442:1442))
        (PORT datad (1488:1488:1488) (1417:1417:1417))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT asdata (559:559:559) (574:574:574))
        (PORT clrn (2099:2099:2099) (1969:1969:1969))
        (PORT ena (1277:1277:1277) (1208:1208:1208))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_021\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (717:717:717))
        (PORT datab (433:433:433) (443:443:443))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line6_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1244:1244:1244))
        (PORT datab (1525:1525:1525) (1453:1453:1453))
        (PORT datac (823:823:823) (751:751:751))
        (PORT datad (1385:1385:1385) (1309:1309:1309))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line6_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2099:2099:2099) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT asdata (1776:1776:1776) (1696:1696:1696))
        (PORT clrn (2099:2099:2099) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1009:1009:1009) (984:984:984))
        (PORT datac (750:750:750) (749:749:749))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (367:367:367))
        (PORT datac (278:278:278) (357:357:357))
        (PORT datad (246:246:246) (312:312:312))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1170:1170:1170))
        (PORT datab (785:785:785) (781:781:781))
        (PORT datac (974:974:974) (953:953:953))
        (PORT datad (1212:1212:1212) (1144:1144:1144))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (849:849:849))
        (PORT datab (242:242:242) (258:258:258))
        (PORT datac (190:190:190) (209:209:209))
        (PORT datad (389:389:389) (375:375:375))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (354:354:354))
        (PORT datab (232:232:232) (252:252:252))
        (PORT datad (258:258:258) (329:329:329))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (248:248:248))
        (PORT datad (238:238:238) (301:301:301))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (246:246:246))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (741:741:741))
        (PORT datab (787:787:787) (783:783:783))
        (PORT datac (650:650:650) (617:617:617))
        (PORT datad (345:345:345) (326:326:326))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (393:393:393))
        (PORT datab (229:229:229) (247:247:247))
        (PORT datac (376:376:376) (356:356:356))
        (PORT datad (882:882:882) (811:811:811))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (784:784:784) (780:780:780))
        (PORT datac (1337:1337:1337) (1332:1332:1332))
        (PORT datad (1446:1446:1446) (1376:1376:1376))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (849:849:849))
        (PORT datab (271:271:271) (332:332:332))
        (PORT datac (274:274:274) (351:351:351))
        (PORT datad (367:367:367) (343:343:343))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (970:970:970))
        (PORT datab (229:229:229) (247:247:247))
        (PORT datac (279:279:279) (357:357:357))
        (PORT datad (234:234:234) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (222:222:222))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (649:649:649))
        (PORT datab (221:221:221) (236:236:236))
        (PORT datac (614:614:614) (549:549:549))
        (PORT datad (230:230:230) (289:289:289))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT asdata (560:560:560) (576:576:576))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (PORT ena (1358:1358:1358) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line6_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (786:786:786))
        (PORT datab (1592:1592:1592) (1503:1503:1503))
        (PORT datac (1151:1151:1151) (1101:1101:1101))
        (PORT datad (1270:1270:1270) (1197:1197:1197))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line6_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2099:2099:2099) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT asdata (605:605:605) (663:663:663))
        (PORT clrn (2099:2099:2099) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (370:370:370))
        (PORT datab (265:265:265) (323:323:323))
        (PORT datad (1323:1323:1323) (1181:1181:1181))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (542:542:542))
        (PORT datab (718:718:718) (672:672:672))
        (PORT datac (347:347:347) (328:328:328))
        (PORT datad (573:573:573) (516:516:516))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1273:1273:1273))
        (PORT datac (734:734:734) (730:730:730))
        (PORT datad (695:695:695) (701:701:701))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src1_valid\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (902:902:902))
        (PORT datab (1581:1581:1581) (1543:1543:1543))
        (PORT datac (217:217:217) (238:238:238))
        (PORT datad (1594:1594:1594) (1577:1577:1577))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src1_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (1573:1573:1573) (1479:1479:1479))
        (PORT datac (1435:1435:1435) (1334:1334:1334))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (206:206:206))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (706:706:706))
        (PORT datac (667:667:667) (671:671:671))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (232:232:232))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2105:2105:2105) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (703:703:703))
        (PORT datab (840:840:840) (815:815:815))
        (PORT datad (682:682:682) (657:657:657))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1716:1716:1716) (1576:1576:1576))
        (PORT datab (1572:1572:1572) (1492:1492:1492))
        (PORT datac (666:666:666) (670:670:670))
        (PORT datad (213:213:213) (232:232:232))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (498:498:498))
        (PORT datab (416:416:416) (401:401:401))
        (PORT datac (187:187:187) (205:205:205))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (372:372:372))
        (PORT datab (276:276:276) (337:337:337))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2105:2105:2105) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (371:371:371))
        (PORT datab (289:289:289) (355:355:355))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2105:2105:2105) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (708:708:708))
        (PORT datab (1006:1006:1006) (975:975:975))
        (PORT datad (1553:1553:1553) (1535:1535:1535))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (495:495:495))
        (PORT datab (273:273:273) (334:334:334))
        (PORT datac (379:379:379) (368:368:368))
        (PORT datad (576:576:576) (519:519:519))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent\|cp_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (497:497:497))
        (PORT datab (251:251:251) (276:276:276))
        (PORT datac (1529:1529:1529) (1457:1457:1457))
        (PORT datad (249:249:249) (317:317:317))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (267:267:267) (325:325:325))
        (PORT datac (377:377:377) (367:367:367))
        (PORT datad (204:204:204) (220:220:220))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (927:927:927) (866:866:866))
        (PORT datac (717:717:717) (682:682:682))
        (PORT datad (397:397:397) (375:375:375))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2027:2027:2027))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1978:1978:1978))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2027:2027:2027))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1978:1978:1978))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|grant\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (341:341:341))
        (PORT datab (926:926:926) (866:866:866))
        (PORT datac (717:717:717) (682:682:682))
        (PORT datad (231:231:231) (290:290:290))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2027:2027:2027))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1978:1978:1978))
        (PORT ena (1048:1048:1048) (999:999:999))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (679:679:679))
        (PORT datab (985:985:985) (915:915:915))
        (PORT datac (665:665:665) (669:669:669))
        (PORT datad (441:441:441) (461:461:461))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (373:373:373))
        (PORT datac (297:297:297) (367:367:367))
        (PORT datad (244:244:244) (309:309:309))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (406:406:406))
        (PORT datab (223:223:223) (238:238:238))
        (PORT datac (373:373:373) (358:358:358))
        (PORT datad (397:397:397) (377:377:377))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (268:268:268))
        (PORT datac (382:382:382) (372:372:372))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (239:239:239))
        (PORT datab (250:250:250) (276:276:276))
        (PORT datac (1532:1532:1532) (1460:1460:1460))
        (PORT datad (254:254:254) (322:322:322))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (351:351:351))
        (PORT datab (301:301:301) (371:371:371))
        (PORT datad (376:376:376) (356:356:356))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (299:299:299) (369:369:369))
        (PORT datad (375:375:375) (354:354:354))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (689:689:689))
        (PORT datab (333:333:333) (400:400:400))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (366:366:366))
        (PORT datad (246:246:246) (311:311:311))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT asdata (559:559:559) (574:574:574))
        (PORT clrn (2104:2104:2104) (1977:1977:1977))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (401:401:401))
        (PORT datad (397:397:397) (376:376:376))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT asdata (558:558:558) (573:573:573))
        (PORT clrn (2104:2104:2104) (1977:1977:1977))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_001\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (369:369:369))
        (PORT datad (229:229:229) (288:288:288))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1974:1974:1974) (1825:1825:1825))
        (PORT datac (596:596:596) (557:557:557))
        (PORT datad (1184:1184:1184) (1143:1143:1143))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2126:2126:2126))
        (PORT clk (2395:2395:2395) (2335:2335:2335))
        (PORT ena (5568:5568:5568) (5783:5783:5783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5589:5589:5589) (5456:5456:5456))
        (PORT d[1] (2679:2679:2679) (2624:2624:2624))
        (PORT d[2] (4537:4537:4537) (4461:4461:4461))
        (PORT d[3] (4898:4898:4898) (4844:4844:4844))
        (PORT d[4] (2612:2612:2612) (2549:2549:2549))
        (PORT d[5] (1993:1993:1993) (1921:1921:1921))
        (PORT d[6] (4397:4397:4397) (4372:4372:4372))
        (PORT d[7] (6307:6307:6307) (6251:6251:6251))
        (PORT d[8] (3363:3363:3363) (3263:3263:3263))
        (PORT d[9] (4496:4496:4496) (4384:4384:4384))
        (PORT d[10] (5842:5842:5842) (5653:5653:5653))
        (PORT d[11] (2603:2603:2603) (2643:2643:2643))
        (PORT d[12] (3787:3787:3787) (3796:3796:3796))
        (PORT clk (2392:2392:2392) (2331:2331:2331))
        (PORT ena (5564:5564:5564) (5780:5780:5780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4193:4193:4193) (3920:3920:3920))
        (PORT clk (2392:2392:2392) (2331:2331:2331))
        (PORT ena (5564:5564:5564) (5780:5780:5780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2472:2472:2472))
        (PORT clk (2392:2392:2392) (2331:2331:2331))
        (PORT ena (5564:5564:5564) (5780:5780:5780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (1698:1698:1698))
        (PORT clk (2395:2395:2395) (2335:2335:2335))
        (PORT ena (5568:5568:5568) (5783:5783:5783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2335:2335:2335))
        (PORT d[0] (5568:5568:5568) (5783:5783:5783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2290:2290:2290) (2226:2226:2226))
        (PORT datab (2694:2694:2694) (2650:2650:2650))
        (PORT datac (1648:1648:1648) (1624:1624:1624))
        (PORT datad (1306:1306:1306) (1236:1236:1236))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3704:3704:3704) (3375:3375:3375))
        (PORT clk (2417:2417:2417) (2361:2361:2361))
        (PORT ena (4978:4978:4978) (5185:5185:5185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5199:5199:5199) (5023:5023:5023))
        (PORT d[1] (3803:3803:3803) (3775:3775:3775))
        (PORT d[2] (4897:4897:4897) (4837:4837:4837))
        (PORT d[3] (4469:4469:4469) (4270:4270:4270))
        (PORT d[4] (3205:3205:3205) (3227:3227:3227))
        (PORT d[5] (7617:7617:7617) (7104:7104:7104))
        (PORT d[6] (4385:4385:4385) (4346:4346:4346))
        (PORT d[7] (6000:6000:6000) (5873:5873:5873))
        (PORT d[8] (2943:2943:2943) (2792:2792:2792))
        (PORT d[9] (4391:4391:4391) (4236:4236:4236))
        (PORT d[10] (5311:5311:5311) (5054:5054:5054))
        (PORT d[11] (2762:2762:2762) (2745:2745:2745))
        (PORT d[12] (2479:2479:2479) (2478:2478:2478))
        (PORT clk (2414:2414:2414) (2357:2357:2357))
        (PORT ena (4974:4974:4974) (5182:5182:5182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3458:3458:3458) (3189:3189:3189))
        (PORT clk (2414:2414:2414) (2357:2357:2357))
        (PORT ena (4974:4974:4974) (5182:5182:5182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4057:4057:4057) (3818:3818:3818))
        (PORT clk (2414:2414:2414) (2357:2357:2357))
        (PORT ena (4974:4974:4974) (5182:5182:5182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (2924:2924:2924))
        (PORT clk (2417:2417:2417) (2361:2361:2361))
        (PORT ena (4978:4978:4978) (5185:5185:5185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2361:2361:2361))
        (PORT d[0] (4978:4978:4978) (5185:5185:5185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2289:2289:2289) (2225:2225:2225))
        (PORT datab (2695:2695:2695) (2650:2650:2650))
        (PORT datac (2320:2320:2320) (2106:2106:2106))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1854:1854:1854))
        (PORT clk (2416:2416:2416) (2356:2356:2356))
        (PORT ena (5271:5271:5271) (5447:5447:5447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5908:5908:5908) (5755:5755:5755))
        (PORT d[1] (2989:2989:2989) (2904:2904:2904))
        (PORT d[2] (4539:4539:4539) (4466:4466:4466))
        (PORT d[3] (5201:5201:5201) (5140:5140:5140))
        (PORT d[4] (2936:2936:2936) (2871:2871:2871))
        (PORT d[5] (1913:1913:1913) (1805:1805:1805))
        (PORT d[6] (4650:4650:4650) (4615:4615:4615))
        (PORT d[7] (6673:6673:6673) (6602:6602:6602))
        (PORT d[8] (3671:3671:3671) (3566:3566:3566))
        (PORT d[9] (4535:4535:4535) (4423:4423:4423))
        (PORT d[10] (5602:5602:5602) (5431:5431:5431))
        (PORT d[11] (2612:2612:2612) (2655:2655:2655))
        (PORT d[12] (4048:4048:4048) (4051:4051:4051))
        (PORT clk (2413:2413:2413) (2352:2352:2352))
        (PORT ena (5267:5267:5267) (5444:5444:5444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3675:3675:3675) (3393:3393:3393))
        (PORT clk (2413:2413:2413) (2352:2352:2352))
        (PORT ena (5267:5267:5267) (5444:5444:5444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2124:2124:2124))
        (PORT clk (2413:2413:2413) (2352:2352:2352))
        (PORT ena (5267:5267:5267) (5444:5444:5444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1624:1624:1624))
        (PORT clk (2416:2416:2416) (2356:2356:2356))
        (PORT ena (5271:5271:5271) (5447:5447:5447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2356:2356:2356))
        (PORT d[0] (5271:5271:5271) (5447:5447:5447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3675:3675:3675) (3350:3350:3350))
        (PORT clk (2414:2414:2414) (2354:2354:2354))
        (PORT ena (4778:4778:4778) (4983:4983:4983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5194:5194:5194) (5009:5009:5009))
        (PORT d[1] (3775:3775:3775) (3741:3741:3741))
        (PORT d[2] (5172:5172:5172) (5092:5092:5092))
        (PORT d[3] (3939:3939:3939) (3798:3798:3798))
        (PORT d[4] (3200:3200:3200) (3219:3219:3219))
        (PORT d[5] (7650:7650:7650) (7136:7136:7136))
        (PORT d[6] (4364:4364:4364) (4332:4332:4332))
        (PORT d[7] (5484:5484:5484) (5394:5394:5394))
        (PORT d[8] (2974:2974:2974) (2821:2821:2821))
        (PORT d[9] (4110:4110:4110) (3980:3980:3980))
        (PORT d[10] (4798:4798:4798) (4580:4580:4580))
        (PORT d[11] (2195:2195:2195) (2207:2207:2207))
        (PORT d[12] (2434:2434:2434) (2438:2438:2438))
        (PORT clk (2411:2411:2411) (2350:2350:2350))
        (PORT ena (4774:4774:4774) (4980:4980:4980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4528:4528:4528) (4262:4262:4262))
        (PORT clk (2411:2411:2411) (2350:2350:2350))
        (PORT ena (4774:4774:4774) (4980:4980:4980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (3894:3894:3894))
        (PORT clk (2411:2411:2411) (2350:2350:2350))
        (PORT ena (4774:4774:4774) (4980:4980:4980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (2907:2907:2907))
        (PORT clk (2414:2414:2414) (2354:2354:2354))
        (PORT ena (4778:4778:4778) (4983:4983:4983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2354:2354:2354))
        (PORT d[0] (4778:4778:4778) (4983:4983:4983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (1946:1946:1946))
        (PORT clk (2447:2447:2447) (2390:2390:2390))
        (PORT ena (6557:6557:6557) (6745:6745:6745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6367:6367:6367) (6115:6115:6115))
        (PORT d[1] (3475:3475:3475) (3433:3433:3433))
        (PORT d[2] (7137:7137:7137) (7053:7053:7053))
        (PORT d[3] (4475:4475:4475) (4371:4371:4371))
        (PORT d[4] (2786:2786:2786) (2782:2782:2782))
        (PORT d[5] (9354:9354:9354) (8883:8883:8883))
        (PORT d[6] (5399:5399:5399) (5374:5374:5374))
        (PORT d[7] (6607:6607:6607) (6544:6544:6544))
        (PORT d[8] (3043:3043:3043) (2946:2946:2946))
        (PORT d[9] (3836:3836:3836) (3700:3700:3700))
        (PORT d[10] (6885:6885:6885) (6647:6647:6647))
        (PORT d[11] (3189:3189:3189) (3181:3181:3181))
        (PORT d[12] (3170:3170:3170) (3187:3187:3187))
        (PORT clk (2444:2444:2444) (2386:2386:2386))
        (PORT ena (6553:6553:6553) (6742:6742:6742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3147:3147:3147))
        (PORT clk (2444:2444:2444) (2386:2386:2386))
        (PORT ena (6553:6553:6553) (6742:6742:6742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5815:5815:5815) (5582:5582:5582))
        (PORT clk (2444:2444:2444) (2386:2386:2386))
        (PORT ena (6553:6553:6553) (6742:6742:6742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2292:2292:2292))
        (PORT clk (2447:2447:2447) (2390:2390:2390))
        (PORT ena (6557:6557:6557) (6745:6745:6745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2390:2390:2390))
        (PORT d[0] (6557:6557:6557) (6745:6745:6745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1479:1479:1479))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1479:1479:1479))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (3308:3308:3308))
        (PORT clk (2421:2421:2421) (2366:2366:2366))
        (PORT ena (4795:4795:4795) (4997:4997:4997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4923:4923:4923) (4751:4751:4751))
        (PORT d[1] (4081:4081:4081) (4024:4024:4024))
        (PORT d[2] (4881:4881:4881) (4819:4819:4819))
        (PORT d[3] (4483:4483:4483) (4288:4288:4288))
        (PORT d[4] (3564:3564:3564) (3567:3567:3567))
        (PORT d[5] (7603:7603:7603) (7087:7087:7087))
        (PORT d[6] (4669:4669:4669) (4613:4613:4613))
        (PORT d[7] (6051:6051:6051) (5921:5921:5921))
        (PORT d[8] (2661:2661:2661) (2529:2529:2529))
        (PORT d[9] (4669:4669:4669) (4504:4504:4504))
        (PORT d[10] (5369:5369:5369) (5113:5113:5113))
        (PORT d[11] (2995:2995:2995) (2963:2963:2963))
        (PORT d[12] (2486:2486:2486) (2485:2485:2485))
        (PORT clk (2418:2418:2418) (2362:2362:2362))
        (PORT ena (4791:4791:4791) (4994:4994:4994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5709:5709:5709) (5407:5407:5407))
        (PORT clk (2418:2418:2418) (2362:2362:2362))
        (PORT ena (4791:4791:4791) (4994:4994:4994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4054:4054:4054) (3814:3814:3814))
        (PORT clk (2418:2418:2418) (2362:2362:2362))
        (PORT ena (4791:4791:4791) (4994:4994:4994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (2911:2911:2911))
        (PORT clk (2421:2421:2421) (2366:2366:2366))
        (PORT ena (4795:4795:4795) (4997:4997:4997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2366:2366:2366))
        (PORT d[0] (4795:4795:4795) (4997:4997:4997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2287:2287:2287) (2223:2223:2223))
        (PORT datab (2695:2695:2695) (2651:2651:2651))
        (PORT datac (938:938:938) (889:889:889))
        (PORT datad (2293:2293:2293) (2082:2082:2082))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2281:2281:2281) (2216:2216:2216))
        (PORT datab (1725:1725:1725) (1599:1599:1599))
        (PORT datac (2419:2419:2419) (2259:2259:2259))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (221:221:221) (236:236:236))
        (PORT datac (2787:2787:2787) (2713:2713:2713))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1953:1953:1953))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2280:2280:2280) (2216:2216:2216))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (705:705:705))
        (PORT datab (789:789:789) (810:810:810))
        (PORT datac (2001:2001:2001) (1935:1935:1935))
        (PORT datad (734:734:734) (708:708:708))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT asdata (1109:1109:1109) (1104:1104:1104))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[15\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2116:2116:2116) (1983:1983:1983))
        (PORT datab (2096:2096:2096) (2119:2119:2119))
        (PORT datad (992:992:992) (944:944:944))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (688:688:688))
        (PORT datad (677:677:677) (640:640:640))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1972:1972:1972))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT asdata (1058:1058:1058) (1064:1064:1064))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[15\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1540:1540:1540) (1440:1440:1440))
        (PORT datab (220:220:220) (235:235:235))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2181:2181:2181) (2055:2055:2055))
        (PORT datab (1370:1370:1370) (1308:1308:1308))
        (PORT datac (1725:1725:1725) (1617:1617:1617))
        (PORT datad (651:651:651) (611:611:611))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (352:352:352))
        (PORT datab (1389:1389:1389) (1280:1280:1280))
        (PORT datad (782:782:782) (796:796:796))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (803:803:803) (826:826:826))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT sload (1335:1335:1335) (1364:1364:1364))
        (PORT ena (1305:1305:1305) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_ld_signed\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (871:871:871))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_ld_signed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (349:349:349))
        (PORT datab (290:290:290) (349:349:349))
        (PORT datac (670:670:670) (635:635:635))
        (PORT datad (676:676:676) (685:685:685))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[9\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2390:2390:2390) (2219:2219:2219))
        (PORT datab (1065:1065:1065) (1025:1025:1025))
        (PORT datad (2104:2104:2104) (2137:2137:2137))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[9\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (1040:1040:1040) (1001:1001:1001))
        (PORT datac (1081:1081:1081) (1017:1017:1017))
        (PORT datad (851:851:851) (780:780:780))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (1619:1619:1619) (1536:1536:1536))
        (PORT datac (1924:1924:1924) (1746:1746:1746))
        (PORT datad (1405:1405:1405) (1291:1291:1291))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (353:353:353))
        (PORT datab (402:402:402) (371:371:371))
        (PORT datad (782:782:782) (796:796:796))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (989:989:989) (972:972:972))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT sload (1335:1335:1335) (1364:1364:1364))
        (PORT ena (1305:1305:1305) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (856:856:856))
        (PORT datab (1039:1039:1039) (1029:1029:1029))
        (PORT datad (1596:1596:1596) (1538:1538:1538))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1434:1434:1434))
        (PORT datab (1612:1612:1612) (1514:1514:1514))
        (PORT datad (425:425:425) (448:448:448))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (492:492:492))
        (PORT datab (297:297:297) (359:359:359))
        (PORT datad (185:185:185) (201:201:201))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1476:1476:1476))
        (PORT datab (1008:1008:1008) (967:967:967))
        (PORT datac (1838:1838:1838) (1731:1731:1731))
        (PORT datad (582:582:582) (530:530:530))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (486:486:486))
        (PORT datab (277:277:277) (338:338:338))
        (PORT datac (215:215:215) (236:236:236))
        (PORT datad (642:642:642) (610:610:610))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (491:491:491))
        (PORT datab (379:379:379) (357:357:357))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (359:359:359))
        (PORT datac (215:215:215) (237:237:237))
        (PORT datad (641:641:641) (609:609:609))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1974:1974:1974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|wire_pfdena_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (647:647:647))
        (PORT datab (2338:2338:2338) (2224:2224:2224))
        (PORT datac (881:881:881) (812:812:812))
        (PORT datad (398:398:398) (377:377:377))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|wire_pfdena_reg_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1663:1663:1663) (1645:1645:1645))
        (PORT datac (1838:1838:1838) (1774:1774:1774))
        (PORT datad (263:263:263) (328:328:328))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|pfdena_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (672:672:672))
        (PORT datab (1772:1772:1772) (1747:1747:1747))
        (PORT datad (185:185:185) (201:201:201))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|altpll_0\|pfdena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1972:1972:1972))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|readdata\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (674:674:674))
        (PORT datab (271:271:271) (290:290:290))
        (PORT datac (1840:1840:1840) (1777:1777:1777))
        (PORT datad (230:230:230) (290:290:290))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1972:1972:1972))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT asdata (1646:1646:1646) (1579:1579:1579))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (PORT ena (1323:1323:1323) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1893:1893:1893) (1834:1834:1834))
        (PORT datac (1510:1510:1510) (1461:1461:1461))
        (PORT datad (250:250:250) (311:311:311))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1036:1036:1036))
        (PORT datab (840:840:840) (858:858:858))
        (PORT datac (719:719:719) (719:719:719))
        (PORT datad (230:230:230) (289:289:289))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2121:2121:2121) (1989:1989:1989))
        (PORT datab (2796:2796:2796) (2826:2826:2826))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (617:617:617) (572:572:572))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3193:3193:3193))
        (PORT clk (2405:2405:2405) (2341:2341:2341))
        (PORT ena (6780:6780:6780) (7007:7007:7007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4377:4377:4377))
        (PORT d[1] (5360:5360:5360) (5300:5300:5300))
        (PORT d[2] (5453:5453:5453) (5348:5348:5348))
        (PORT d[3] (3714:3714:3714) (3576:3576:3576))
        (PORT d[4] (3069:3069:3069) (3045:3045:3045))
        (PORT d[5] (5069:5069:5069) (4724:4724:4724))
        (PORT d[6] (5369:5369:5369) (5329:5329:5329))
        (PORT d[7] (4384:4384:4384) (4252:4252:4252))
        (PORT d[8] (2663:2663:2663) (2565:2565:2565))
        (PORT d[9] (3860:3860:3860) (3730:3730:3730))
        (PORT d[10] (5548:5548:5548) (5245:5245:5245))
        (PORT d[11] (2407:2407:2407) (2397:2397:2397))
        (PORT d[12] (2023:2023:2023) (2010:2010:2010))
        (PORT clk (2402:2402:2402) (2337:2337:2337))
        (PORT ena (6776:6776:6776) (7004:7004:7004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4109:4109:4109) (3852:3852:3852))
        (PORT clk (2402:2402:2402) (2337:2337:2337))
        (PORT ena (6776:6776:6776) (7004:7004:7004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3195:3195:3195))
        (PORT clk (2402:2402:2402) (2337:2337:2337))
        (PORT ena (6776:6776:6776) (7004:7004:7004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4127:4127:4127) (3821:3821:3821))
        (PORT clk (2405:2405:2405) (2341:2341:2341))
        (PORT ena (6780:6780:6780) (7007:7007:7007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2341:2341:2341))
        (PORT d[0] (6780:6780:6780) (7007:7007:7007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1429:1429:1429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2134:2134:2134) (2044:2044:2044))
        (PORT datab (1517:1517:1517) (1556:1556:1556))
        (PORT datad (1148:1148:1148) (1058:1058:1058))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2375:2375:2375))
        (PORT clk (2434:2434:2434) (2370:2370:2370))
        (PORT ena (2415:2415:2415) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4012:4012:4012))
        (PORT d[1] (5820:5820:5820) (5793:5793:5793))
        (PORT d[2] (3267:3267:3267) (3077:3077:3077))
        (PORT d[3] (4916:4916:4916) (4645:4645:4645))
        (PORT d[4] (2764:2764:2764) (2764:2764:2764))
        (PORT d[5] (4174:4174:4174) (3949:3949:3949))
        (PORT d[6] (3214:3214:3214) (3138:3138:3138))
        (PORT d[7] (3880:3880:3880) (3658:3658:3658))
        (PORT d[8] (3096:3096:3096) (3006:3006:3006))
        (PORT d[9] (3972:3972:3972) (3756:3756:3756))
        (PORT d[10] (3787:3787:3787) (3567:3567:3567))
        (PORT d[11] (2045:2045:2045) (2019:2019:2019))
        (PORT d[12] (4384:4384:4384) (4334:4334:4334))
        (PORT clk (2431:2431:2431) (2366:2366:2366))
        (PORT ena (2411:2411:2411) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (1975:1975:1975))
        (PORT clk (2431:2431:2431) (2366:2366:2366))
        (PORT ena (2411:2411:2411) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (2913:2913:2913))
        (PORT clk (2431:2431:2431) (2366:2366:2366))
        (PORT ena (2411:2411:2411) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2672:2672:2672))
        (PORT clk (2434:2434:2434) (2370:2370:2370))
        (PORT ena (2415:2415:2415) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2370:2370:2370))
        (PORT d[0] (2415:2415:2415) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2135:2135:2135) (2045:2045:2045))
        (PORT datab (1516:1516:1516) (1554:1554:1554))
        (PORT datac (2521:2521:2521) (2442:2442:2442))
        (PORT datad (859:859:859) (799:799:799))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3187:3187:3187))
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (PORT ena (6774:6774:6774) (6999:6999:6999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4544:4544:4544) (4376:4376:4376))
        (PORT d[1] (5379:5379:5379) (5314:5314:5314))
        (PORT d[2] (5466:5466:5466) (5361:5361:5361))
        (PORT d[3] (3708:3708:3708) (3565:3565:3565))
        (PORT d[4] (4957:4957:4957) (4848:4848:4848))
        (PORT d[5] (5069:5069:5069) (4723:4723:4723))
        (PORT d[6] (5379:5379:5379) (5340:5340:5340))
        (PORT d[7] (4592:4592:4592) (4426:4426:4426))
        (PORT d[8] (2978:2978:2978) (2859:2859:2859))
        (PORT d[9] (3878:3878:3878) (3753:3753:3753))
        (PORT d[10] (5548:5548:5548) (5244:5244:5244))
        (PORT d[11] (2428:2428:2428) (2412:2412:2412))
        (PORT d[12] (2329:2329:2329) (2302:2302:2302))
        (PORT clk (2410:2410:2410) (2347:2347:2347))
        (PORT ena (6770:6770:6770) (6996:6996:6996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5897:5897:5897) (5382:5382:5382))
        (PORT clk (2410:2410:2410) (2347:2347:2347))
        (PORT ena (6770:6770:6770) (6996:6996:6996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3250:3250:3250))
        (PORT clk (2410:2410:2410) (2347:2347:2347))
        (PORT ena (6770:6770:6770) (6996:6996:6996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4119:4119:4119) (3809:3809:3809))
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (PORT ena (6774:6774:6774) (6999:6999:6999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (PORT d[0] (6774:6774:6774) (6999:6999:6999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (2696:2696:2696))
        (PORT clk (2436:2436:2436) (2372:2372:2372))
        (PORT ena (2077:2077:2077) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4784:4784:4784) (4560:4560:4560))
        (PORT d[1] (3037:3037:3037) (2974:2974:2974))
        (PORT d[2] (2726:2726:2726) (2575:2575:2575))
        (PORT d[3] (3412:3412:3412) (3303:3303:3303))
        (PORT d[4] (2375:2375:2375) (2344:2344:2344))
        (PORT d[5] (4761:4761:4761) (4520:4520:4520))
        (PORT d[6] (3896:3896:3896) (3803:3803:3803))
        (PORT d[7] (4170:4170:4170) (3943:3943:3943))
        (PORT d[8] (3133:3133:3133) (3053:3053:3053))
        (PORT d[9] (3864:3864:3864) (3732:3732:3732))
        (PORT d[10] (1772:1772:1772) (1663:1663:1663))
        (PORT d[11] (2369:2369:2369) (2336:2336:2336))
        (PORT d[12] (4691:4691:4691) (4631:4631:4631))
        (PORT clk (2433:2433:2433) (2368:2368:2368))
        (PORT ena (2073:2073:2073) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (1968:1968:1968))
        (PORT clk (2433:2433:2433) (2368:2368:2368))
        (PORT ena (2073:2073:2073) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (2866:2866:2866))
        (PORT clk (2433:2433:2433) (2368:2368:2368))
        (PORT ena (2073:2073:2073) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3250:3250:3250))
        (PORT clk (2436:2436:2436) (2372:2372:2372))
        (PORT ena (2077:2077:2077) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2372:2372:2372))
        (PORT d[0] (2077:2077:2077) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3501:3501:3501) (3195:3195:3195))
        (PORT clk (2408:2408:2408) (2342:2342:2342))
        (PORT ena (6781:6781:6781) (7008:7008:7008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (4706:4706:4706))
        (PORT d[1] (5701:5701:5701) (5629:5629:5629))
        (PORT d[2] (5479:5479:5479) (5374:5374:5374))
        (PORT d[3] (3983:3983:3983) (3830:3830:3830))
        (PORT d[4] (3050:3050:3050) (3028:3028:3028))
        (PORT d[5] (5328:5328:5328) (4963:4963:4963))
        (PORT d[6] (5674:5674:5674) (5621:5621:5621))
        (PORT d[7] (4706:4706:4706) (4558:4558:4558))
        (PORT d[8] (3296:3296:3296) (3159:3159:3159))
        (PORT d[9] (3854:3854:3854) (3730:3730:3730))
        (PORT d[10] (4412:4412:4412) (4199:4199:4199))
        (PORT d[11] (2415:2415:2415) (2405:2405:2405))
        (PORT d[12] (2024:2024:2024) (2011:2011:2011))
        (PORT clk (2405:2405:2405) (2338:2338:2338))
        (PORT ena (6777:6777:6777) (7005:7005:7005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4432:4432:4432) (4159:4159:4159))
        (PORT clk (2405:2405:2405) (2338:2338:2338))
        (PORT ena (6777:6777:6777) (7005:7005:7005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3282:3282:3282))
        (PORT clk (2405:2405:2405) (2338:2338:2338))
        (PORT ena (6777:6777:6777) (7005:7005:7005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4101:4101:4101) (3796:3796:3796))
        (PORT clk (2408:2408:2408) (2342:2342:2342))
        (PORT ena (6781:6781:6781) (7008:7008:7008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2342:2342:2342))
        (PORT d[0] (6781:6781:6781) (7008:7008:7008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2640:2640:2640))
        (PORT clk (2397:2397:2397) (2335:2335:2335))
        (PORT ena (6494:6494:6494) (6707:6707:6707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5424:5424:5424) (5227:5227:5227))
        (PORT d[1] (5390:5390:5390) (5328:5328:5328))
        (PORT d[2] (5164:5164:5164) (5077:5077:5077))
        (PORT d[3] (3676:3676:3676) (3534:3534:3534))
        (PORT d[4] (4649:4649:4649) (4556:4556:4556))
        (PORT d[5] (5022:5022:5022) (4674:4674:4674))
        (PORT d[6] (5376:5376:5376) (5334:5334:5334))
        (PORT d[7] (4391:4391:4391) (4257:4257:4257))
        (PORT d[8] (4677:4677:4677) (4513:4513:4513))
        (PORT d[9] (3795:3795:3795) (3666:3666:3666))
        (PORT d[10] (5244:5244:5244) (4953:4953:4953))
        (PORT d[11] (2095:2095:2095) (2096:2096:2096))
        (PORT d[12] (2356:2356:2356) (2326:2326:2326))
        (PORT clk (2394:2394:2394) (2331:2331:2331))
        (PORT ena (6490:6490:6490) (6704:6704:6704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2357:2357:2357))
        (PORT clk (2394:2394:2394) (2331:2331:2331))
        (PORT ena (6490:6490:6490) (6704:6704:6704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5226:5226:5226) (4997:4997:4997))
        (PORT clk (2394:2394:2394) (2331:2331:2331))
        (PORT ena (6490:6490:6490) (6704:6704:6704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3826:3826:3826) (3537:3537:3537))
        (PORT clk (2397:2397:2397) (2335:2335:2335))
        (PORT ena (6494:6494:6494) (6707:6707:6707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2335:2335:2335))
        (PORT d[0] (6494:6494:6494) (6707:6707:6707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2131:2131:2131) (2041:2041:2041))
        (PORT datab (1518:1518:1518) (1556:1556:1556))
        (PORT datac (1090:1090:1090) (1014:1014:1014))
        (PORT datad (1093:1093:1093) (1010:1010:1010))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1088:1088:1088))
        (PORT datab (1522:1522:1522) (1561:1561:1561))
        (PORT datac (1693:1693:1693) (1562:1562:1562))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2056:2056:2056))
        (PORT datab (224:224:224) (240:240:240))
        (PORT datac (190:190:190) (209:209:209))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1533:1533:1533) (1443:1443:1443))
        (PORT datac (856:856:856) (780:780:780))
        (PORT datad (2110:2110:2110) (2017:2017:2017))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (754:754:754))
        (PORT datab (220:220:220) (236:236:236))
        (PORT datac (2549:2549:2549) (2369:2369:2369))
        (PORT datad (395:395:395) (384:384:384))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT ena (894:894:894) (896:896:896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1007:1007:1007))
        (PORT datab (1188:1188:1188) (1134:1134:1134))
        (PORT datac (255:255:255) (318:318:318))
        (PORT datad (1507:1507:1507) (1432:1432:1432))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[24\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1178:1178:1178))
        (PORT datab (1451:1451:1451) (1335:1335:1335))
        (PORT datad (1906:1906:1906) (1753:1753:1753))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2043:2043:2043))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1894:1894:1894) (1806:1806:1806))
        (PORT clrn (2111:2111:2111) (1982:1982:1982))
        (PORT sload (1814:1814:1814) (1833:1833:1833))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1333:1333:1333) (1321:1321:1321))
        (PORT datad (244:244:244) (310:310:310))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3774:3774:3774) (3587:3587:3587))
        (PORT clk (2427:2427:2427) (2362:2362:2362))
        (PORT ena (5856:5856:5856) (6056:6056:6056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5284:5284:5284) (5143:5143:5143))
        (PORT d[1] (3089:3089:3089) (3052:3052:3052))
        (PORT d[2] (4668:4668:4668) (4510:4510:4510))
        (PORT d[3] (5111:5111:5111) (4986:4986:4986))
        (PORT d[4] (3132:3132:3132) (3119:3119:3119))
        (PORT d[5] (10809:10809:10809) (10324:10324:10324))
        (PORT d[6] (3969:3969:3969) (3939:3939:3939))
        (PORT d[7] (4999:4999:4999) (4831:4831:4831))
        (PORT d[8] (4496:4496:4496) (4416:4416:4416))
        (PORT d[9] (4573:4573:4573) (4451:4451:4451))
        (PORT d[10] (5939:5939:5939) (5782:5782:5782))
        (PORT d[11] (2968:2968:2968) (3002:3002:3002))
        (PORT d[12] (4652:4652:4652) (4327:4327:4327))
        (PORT clk (2424:2424:2424) (2358:2358:2358))
        (PORT ena (5852:5852:5852) (6053:6053:6053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3134:3134:3134))
        (PORT clk (2424:2424:2424) (2358:2358:2358))
        (PORT ena (5852:5852:5852) (6053:6053:6053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4695:4695:4695) (4361:4361:4361))
        (PORT clk (2424:2424:2424) (2358:2358:2358))
        (PORT ena (5852:5852:5852) (6053:6053:6053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4708:4708:4708) (4383:4383:4383))
        (PORT clk (2427:2427:2427) (2362:2362:2362))
        (PORT ena (5856:5856:5856) (6056:6056:6056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2362:2362:2362))
        (PORT d[0] (5856:5856:5856) (6056:6056:6056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (1746:1746:1746))
        (PORT datab (1569:1569:1569) (1470:1470:1470))
        (PORT datac (1551:1551:1551) (1489:1489:1489))
        (PORT datad (2158:2158:2158) (1980:1980:1980))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (2778:2778:2778))
        (PORT clk (2419:2419:2419) (2356:2356:2356))
        (PORT ena (5180:5180:5180) (5356:5356:5356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5586:5586:5586) (5416:5416:5416))
        (PORT d[1] (4177:4177:4177) (4190:4190:4190))
        (PORT d[2] (4300:4300:4300) (4134:4134:4134))
        (PORT d[3] (4447:4447:4447) (4346:4346:4346))
        (PORT d[4] (2815:2815:2815) (2816:2816:2816))
        (PORT d[5] (10144:10144:10144) (9680:9680:9680))
        (PORT d[6] (3642:3642:3642) (3589:3589:3589))
        (PORT d[7] (5313:5313:5313) (5144:5144:5144))
        (PORT d[8] (3848:3848:3848) (3791:3791:3791))
        (PORT d[9] (3924:3924:3924) (3821:3821:3821))
        (PORT d[10] (5589:5589:5589) (5430:5430:5430))
        (PORT d[11] (2538:2538:2538) (2565:2565:2565))
        (PORT d[12] (4283:4283:4283) (3968:3968:3968))
        (PORT clk (2416:2416:2416) (2352:2352:2352))
        (PORT ena (5176:5176:5176) (5353:5353:5353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5002:5002:5002) (4806:4806:4806))
        (PORT clk (2416:2416:2416) (2352:2352:2352))
        (PORT ena (5176:5176:5176) (5353:5353:5353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4134:4134:4134) (3790:3790:3790))
        (PORT clk (2416:2416:2416) (2352:2352:2352))
        (PORT ena (5176:5176:5176) (5353:5353:5353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4180:4180:4180) (3884:3884:3884))
        (PORT clk (2419:2419:2419) (2356:2356:2356))
        (PORT ena (5180:5180:5180) (5356:5356:5356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2356:2356:2356))
        (PORT d[0] (5180:5180:5180) (5356:5356:5356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1830:1830:1830) (1747:1747:1747))
        (PORT datac (1551:1551:1551) (1489:1489:1489))
        (PORT datad (2099:2099:2099) (2021:2021:2021))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3239:3239:3239))
        (PORT clk (2425:2425:2425) (2370:2370:2370))
        (PORT ena (5271:5271:5271) (5422:5422:5422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5279:5279:5279) (5150:5150:5150))
        (PORT d[1] (2753:2753:2753) (2714:2714:2714))
        (PORT d[2] (4376:4376:4376) (4251:4251:4251))
        (PORT d[3] (4808:4808:4808) (4713:4713:4713))
        (PORT d[4] (3472:3472:3472) (3436:3436:3436))
        (PORT d[5] (10044:10044:10044) (9558:9558:9558))
        (PORT d[6] (3371:3371:3371) (3344:3344:3344))
        (PORT d[7] (5281:5281:5281) (5109:5109:5109))
        (PORT d[8] (3887:3887:3887) (3834:3834:3834))
        (PORT d[9] (4848:4848:4848) (4701:4701:4701))
        (PORT d[10] (5738:5738:5738) (5548:5548:5548))
        (PORT d[11] (3833:3833:3833) (3825:3825:3825))
        (PORT d[12] (4507:4507:4507) (4509:4509:4509))
        (PORT clk (2422:2422:2422) (2366:2366:2366))
        (PORT ena (5267:5267:5267) (5419:5419:5419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3224:3224:3224))
        (PORT clk (2422:2422:2422) (2366:2366:2366))
        (PORT ena (5267:5267:5267) (5419:5419:5419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3970:3970:3970) (3687:3687:3687))
        (PORT clk (2422:2422:2422) (2366:2366:2366))
        (PORT ena (5267:5267:5267) (5419:5419:5419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (3498:3498:3498))
        (PORT clk (2425:2425:2425) (2370:2370:2370))
        (PORT ena (5271:5271:5271) (5422:5422:5422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2370:2370:2370))
        (PORT d[0] (5271:5271:5271) (5422:5422:5422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (2942:2942:2942))
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (PORT ena (5565:5565:5565) (5732:5732:5732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5921:5921:5921) (5770:5770:5770))
        (PORT d[1] (2757:2757:2757) (2718:2718:2718))
        (PORT d[2] (4068:4068:4068) (3951:3951:3951))
        (PORT d[3] (4806:4806:4806) (4710:4710:4710))
        (PORT d[4] (3463:3463:3463) (3423:3423:3423))
        (PORT d[5] (10051:10051:10051) (9563:9563:9563))
        (PORT d[6] (3402:3402:3402) (3368:3368:3368))
        (PORT d[7] (5323:5323:5323) (5144:5144:5144))
        (PORT d[8] (4153:4153:4153) (4073:4073:4073))
        (PORT d[9] (4896:4896:4896) (4742:4742:4742))
        (PORT d[10] (5805:5805:5805) (5593:5593:5593))
        (PORT d[11] (3779:3779:3779) (3756:3756:3756))
        (PORT d[12] (4115:4115:4115) (4098:4098:4098))
        (PORT clk (2410:2410:2410) (2347:2347:2347))
        (PORT ena (5561:5561:5561) (5729:5729:5729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5015:5015:5015) (4643:4643:4643))
        (PORT clk (2410:2410:2410) (2347:2347:2347))
        (PORT ena (5561:5561:5561) (5729:5729:5729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3992:3992:3992) (3710:3710:3710))
        (PORT clk (2410:2410:2410) (2347:2347:2347))
        (PORT ena (5561:5561:5561) (5729:5729:5729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3710:3710:3710) (3480:3480:3480))
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (PORT ena (5565:5565:5565) (5732:5732:5732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2351:2351:2351))
        (PORT d[0] (5565:5565:5565) (5732:5732:5732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (760:760:760) (728:728:728))
        (PORT clk (2449:2449:2449) (2391:2391:2391))
        (PORT ena (5157:5157:5157) (5345:5345:5345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1319:1319:1319))
        (PORT d[1] (1052:1052:1052) (1005:1005:1005))
        (PORT d[2] (1971:1971:1971) (1897:1897:1897))
        (PORT d[3] (2513:2513:2513) (2409:2409:2409))
        (PORT d[4] (3325:3325:3325) (3259:3259:3259))
        (PORT d[5] (1534:1534:1534) (1444:1444:1444))
        (PORT d[6] (708:708:708) (690:690:690))
        (PORT d[7] (453:453:453) (453:453:453))
        (PORT d[8] (1488:1488:1488) (1398:1398:1398))
        (PORT d[9] (5715:5715:5715) (5558:5558:5558))
        (PORT d[10] (2803:2803:2803) (2663:2663:2663))
        (PORT d[11] (3112:3112:3112) (3092:3092:3092))
        (PORT d[12] (1526:1526:1526) (1439:1439:1439))
        (PORT clk (2446:2446:2446) (2387:2387:2387))
        (PORT ena (5153:5153:5153) (5342:5342:5342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1654:1654:1654) (1496:1496:1496))
        (PORT clk (2446:2446:2446) (2387:2387:2387))
        (PORT ena (5153:5153:5153) (5342:5342:5342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2437:2437:2437))
        (PORT clk (2446:2446:2446) (2387:2387:2387))
        (PORT ena (5153:5153:5153) (5342:5342:5342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (951:951:951) (905:905:905))
        (PORT clk (2449:2449:2449) (2391:2391:2391))
        (PORT ena (5157:5157:5157) (5345:5345:5345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2391:2391:2391))
        (PORT d[0] (5157:5157:5157) (5345:5345:5345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4089:4089:4089) (3890:3890:3890))
        (PORT clk (2440:2440:2440) (2381:2381:2381))
        (PORT ena (5811:5811:5811) (5997:5997:5997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5315:5315:5315) (5173:5173:5173))
        (PORT d[1] (3086:3086:3086) (3048:3048:3048))
        (PORT d[2] (4684:4684:4684) (4529:4529:4529))
        (PORT d[3] (5440:5440:5440) (5299:5299:5299))
        (PORT d[4] (3415:3415:3415) (3377:3377:3377))
        (PORT d[5] (9432:9432:9432) (8962:8962:8962))
        (PORT d[6] (4020:4020:4020) (3988:3988:3988))
        (PORT d[7] (5302:5302:5302) (5121:5121:5121))
        (PORT d[8] (4562:4562:4562) (4515:4515:4515))
        (PORT d[9] (4577:4577:4577) (4455:4455:4455))
        (PORT d[10] (6595:6595:6595) (6411:6411:6411))
        (PORT d[11] (3244:3244:3244) (3269:3269:3269))
        (PORT d[12] (4956:4956:4956) (4618:4618:4618))
        (PORT clk (2437:2437:2437) (2377:2377:2377))
        (PORT ena (5807:5807:5807) (5994:5994:5994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4822:4822:4822) (4476:4476:4476))
        (PORT clk (2437:2437:2437) (2377:2377:2377))
        (PORT ena (5807:5807:5807) (5994:5994:5994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4699:4699:4699) (4366:4366:4366))
        (PORT clk (2437:2437:2437) (2377:2377:2377))
        (PORT ena (5807:5807:5807) (5994:5994:5994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4700:4700:4700) (4383:4383:4383))
        (PORT clk (2440:2440:2440) (2381:2381:2381))
        (PORT ena (5811:5811:5811) (5997:5997:5997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2381:2381:2381))
        (PORT d[0] (5811:5811:5811) (5997:5997:5997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1831:1831:1831) (1748:1748:1748))
        (PORT datab (1588:1588:1588) (1521:1521:1521))
        (PORT datac (828:828:828) (743:743:743))
        (PORT datad (1317:1317:1317) (1262:1262:1262))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1034:1034:1034))
        (PORT datab (1510:1510:1510) (1393:1393:1393))
        (PORT datac (1781:1781:1781) (1708:1708:1708))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (2933:2933:2933) (2903:2903:2903))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[24\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1993:1993:1993) (1907:1907:1907))
        (PORT datab (1360:1360:1360) (1285:1285:1285))
        (PORT datac (235:235:235) (296:296:296))
        (PORT datad (2235:2235:2235) (2217:2217:2217))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[24\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1000:1000:1000) (963:963:963))
        (PORT datac (1425:1425:1425) (1319:1319:1319))
        (PORT datad (346:346:346) (329:329:329))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[24\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1297:1297:1297))
        (PORT datac (961:961:961) (942:942:942))
        (PORT datad (532:532:532) (481:481:481))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1980:1980:1980))
        (PORT ena (2136:2136:2136) (2019:2019:2019))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[26\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1176:1176:1176))
        (PORT datab (1541:1541:1541) (1462:1462:1462))
        (PORT datad (1469:1469:1469) (1385:1385:1385))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2043:2043:2043))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1887:1887:1887) (1789:1789:1789))
        (PORT clrn (2111:2111:2111) (1982:1982:1982))
        (PORT sload (1814:1814:1814) (1833:1833:1833))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (924:924:924))
        (PORT datab (1368:1368:1368) (1358:1358:1358))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2204:2204:2204))
        (PORT clk (2382:2382:2382) (2318:2318:2318))
        (PORT ena (2999:2999:2999) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3126:3126:3126))
        (PORT d[1] (4861:4861:4861) (4874:4874:4874))
        (PORT d[2] (4354:4354:4354) (4216:4216:4216))
        (PORT d[3] (2624:2624:2624) (2473:2473:2473))
        (PORT d[4] (2837:2837:2837) (2840:2840:2840))
        (PORT d[5] (2887:2887:2887) (2720:2720:2720))
        (PORT d[6] (4811:4811:4811) (4820:4820:4820))
        (PORT d[7] (2712:2712:2712) (2556:2556:2556))
        (PORT d[8] (3493:3493:3493) (3417:3417:3417))
        (PORT d[9] (3376:3376:3376) (3192:3192:3192))
        (PORT d[10] (3233:3233:3233) (3045:3045:3045))
        (PORT d[11] (2734:2734:2734) (2711:2711:2711))
        (PORT d[12] (3459:3459:3459) (3450:3450:3450))
        (PORT clk (2379:2379:2379) (2314:2314:2314))
        (PORT ena (2995:2995:2995) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4848:4848:4848) (4606:4606:4606))
        (PORT clk (2379:2379:2379) (2314:2314:2314))
        (PORT ena (2995:2995:2995) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4581:4581:4581) (4382:4382:4382))
        (PORT clk (2379:2379:2379) (2314:2314:2314))
        (PORT ena (2995:2995:2995) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (2780:2780:2780))
        (PORT clk (2382:2382:2382) (2318:2318:2318))
        (PORT ena (2999:2999:2999) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2318:2318:2318))
        (PORT d[0] (2999:2999:2999) (3156:3156:3156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1681:1681:1681) (1665:1665:1665))
        (PORT datac (1902:1902:1902) (1867:1867:1867))
        (PORT datad (1133:1133:1133) (1057:1057:1057))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (1917:1917:1917))
        (PORT clk (2401:2401:2401) (2342:2342:2342))
        (PORT ena (3236:3236:3236) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (3409:3409:3409))
        (PORT d[1] (5198:5198:5198) (5199:5199:5199))
        (PORT d[2] (2672:2672:2672) (2502:2502:2502))
        (PORT d[3] (4272:4272:4272) (4032:4032:4032))
        (PORT d[4] (3142:3142:3142) (3129:3129:3129))
        (PORT d[5] (3451:3451:3451) (3231:3231:3231))
        (PORT d[6] (5108:5108:5108) (5103:5103:5103))
        (PORT d[7] (3231:3231:3231) (3036:3036:3036))
        (PORT d[8] (3823:3823:3823) (3741:3741:3741))
        (PORT d[9] (3349:3349:3349) (3165:3165:3165))
        (PORT d[10] (3218:3218:3218) (3028:3028:3028))
        (PORT d[11] (3073:3073:3073) (3034:3034:3034))
        (PORT d[12] (3780:3780:3780) (3761:3761:3761))
        (PORT clk (2398:2398:2398) (2338:2338:2338))
        (PORT ena (3232:3232:3232) (3426:3426:3426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4009:4009:4009) (3760:3760:3760))
        (PORT clk (2398:2398:2398) (2338:2338:2338))
        (PORT ena (3232:3232:3232) (3426:3426:3426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4832:4832:4832) (4627:4627:4627))
        (PORT clk (2398:2398:2398) (2338:2338:2338))
        (PORT ena (3232:3232:3232) (3426:3426:3426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3297:3297:3297))
        (PORT clk (2401:2401:2401) (2342:2342:2342))
        (PORT ena (3236:3236:3236) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2342:2342:2342))
        (PORT d[0] (3236:3236:3236) (3429:3429:3429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1675:1675:1675) (1660:1660:1660))
        (PORT datab (1953:1953:1953) (1911:1911:1911))
        (PORT datac (1277:1277:1277) (1222:1222:1222))
        (PORT datad (1093:1093:1093) (989:989:989))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1514:1514:1514))
        (PORT clk (2376:2376:2376) (2314:2314:2314))
        (PORT ena (5769:5769:5769) (5949:5949:5949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2378:2378:2378))
        (PORT d[1] (5246:5246:5246) (5250:5250:5250))
        (PORT d[2] (2998:2998:2998) (2864:2864:2864))
        (PORT d[3] (2116:2116:2116) (2022:2022:2022))
        (PORT d[4] (3515:3515:3515) (3528:3528:3528))
        (PORT d[5] (2740:2740:2740) (2611:2611:2611))
        (PORT d[6] (2829:2829:2829) (2722:2722:2722))
        (PORT d[7] (3931:3931:3931) (3756:3756:3756))
        (PORT d[8] (4544:4544:4544) (4484:4484:4484))
        (PORT d[9] (4601:4601:4601) (4499:4499:4499))
        (PORT d[10] (6797:6797:6797) (6574:6574:6574))
        (PORT d[11] (3478:3478:3478) (3461:3461:3461))
        (PORT d[12] (3847:3847:3847) (3857:3857:3857))
        (PORT clk (2373:2373:2373) (2310:2310:2310))
        (PORT ena (5765:5765:5765) (5946:5946:5946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (2941:2941:2941))
        (PORT clk (2373:2373:2373) (2310:2310:2310))
        (PORT ena (5765:5765:5765) (5946:5946:5946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5164:5164:5164) (4931:4931:4931))
        (PORT clk (2373:2373:2373) (2310:2310:2310))
        (PORT ena (5765:5765:5765) (5946:5946:5946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2595:2595:2595))
        (PORT clk (2376:2376:2376) (2314:2314:2314))
        (PORT ena (5769:5769:5769) (5949:5949:5949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2314:2314:2314))
        (PORT d[0] (5769:5769:5769) (5949:5949:5949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2308:2308:2308))
        (PORT clk (2351:2351:2351) (2290:2290:2290))
        (PORT ena (4830:4830:4830) (5023:5023:5023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4851:4851:4851) (4668:4668:4668))
        (PORT d[1] (3521:3521:3521) (3512:3512:3512))
        (PORT d[2] (4436:4436:4436) (4338:4338:4338))
        (PORT d[3] (3387:3387:3387) (3284:3284:3284))
        (PORT d[4] (3171:3171:3171) (3164:3164:3164))
        (PORT d[5] (4793:4793:4793) (4402:4402:4402))
        (PORT d[6] (3641:3641:3641) (3596:3596:3596))
        (PORT d[7] (5052:5052:5052) (4918:4918:4918))
        (PORT d[8] (3045:3045:3045) (2939:2939:2939))
        (PORT d[9] (4194:4194:4194) (4098:4098:4098))
        (PORT d[10] (4003:4003:4003) (3770:3770:3770))
        (PORT d[11] (2204:2204:2204) (2224:2224:2224))
        (PORT d[12] (2416:2416:2416) (2420:2420:2420))
        (PORT clk (2348:2348:2348) (2286:2286:2286))
        (PORT ena (4826:4826:4826) (5020:5020:5020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3340:3340:3340) (3158:3158:3158))
        (PORT clk (2348:2348:2348) (2286:2286:2286))
        (PORT ena (4826:4826:4826) (5020:5020:5020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4264:4264:4264) (4077:4077:4077))
        (PORT clk (2348:2348:2348) (2286:2286:2286))
        (PORT ena (4826:4826:4826) (5020:5020:5020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4830:4830:4830) (4533:4533:4533))
        (PORT clk (2351:2351:2351) (2290:2290:2290))
        (PORT ena (4830:4830:4830) (5023:5023:5023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2290:2290:2290))
        (PORT d[0] (4830:4830:4830) (5023:5023:5023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2075:2075:2075))
        (PORT clk (2370:2370:2370) (2313:2313:2313))
        (PORT ena (5146:5146:5146) (5336:5336:5336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5110:5110:5110) (4893:4893:4893))
        (PORT d[1] (3810:3810:3810) (3779:3779:3779))
        (PORT d[2] (4755:4755:4755) (4639:4639:4639))
        (PORT d[3] (3670:3670:3670) (3550:3550:3550))
        (PORT d[4] (3184:3184:3184) (3187:3187:3187))
        (PORT d[5] (5430:5430:5430) (4996:4996:4996))
        (PORT d[6] (3725:3725:3725) (3705:3705:3705))
        (PORT d[7] (5103:5103:5103) (4971:4971:4971))
        (PORT d[8] (3348:3348:3348) (3229:3229:3229))
        (PORT d[9] (4535:4535:4535) (4425:4425:4425))
        (PORT d[10] (4079:4079:4079) (3855:3855:3855))
        (PORT d[11] (2159:2159:2159) (2177:2177:2177))
        (PORT d[12] (2440:2440:2440) (2447:2447:2447))
        (PORT clk (2367:2367:2367) (2309:2309:2309))
        (PORT ena (5142:5142:5142) (5333:5333:5333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (2911:2911:2911))
        (PORT clk (2367:2367:2367) (2309:2309:2309))
        (PORT ena (5142:5142:5142) (5333:5333:5333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4564:4564:4564) (4361:4361:4361))
        (PORT clk (2367:2367:2367) (2309:2309:2309))
        (PORT ena (5142:5142:5142) (5333:5333:5333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4899:4899:4899) (4600:4600:4600))
        (PORT clk (2370:2370:2370) (2313:2313:2313))
        (PORT ena (5146:5146:5146) (5336:5336:5336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2313:2313:2313))
        (PORT d[0] (5146:5146:5146) (5336:5336:5336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2207:2207:2207))
        (PORT clk (2365:2365:2365) (2301:2301:2301))
        (PORT ena (3209:3209:3209) (3371:3371:3371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3829:3829:3829) (3626:3626:3626))
        (PORT d[1] (4879:4879:4879) (4891:4891:4891))
        (PORT d[2] (4327:4327:4327) (4189:4189:4189))
        (PORT d[3] (2896:2896:2896) (2724:2724:2724))
        (PORT d[4] (3037:3037:3037) (3020:3020:3020))
        (PORT d[5] (3462:3462:3462) (3242:3242:3242))
        (PORT d[6] (5142:5142:5142) (5132:5132:5132))
        (PORT d[7] (3213:3213:3213) (3016:3016:3016))
        (PORT d[8] (3492:3492:3492) (3416:3416:3416))
        (PORT d[9] (3073:3073:3073) (2895:2895:2895))
        (PORT d[10] (3207:3207:3207) (3006:3006:3006))
        (PORT d[11] (2767:2767:2767) (2738:2738:2738))
        (PORT d[12] (3417:3417:3417) (3411:3411:3411))
        (PORT clk (2362:2362:2362) (2297:2297:2297))
        (PORT ena (3205:3205:3205) (3368:3368:3368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3931:3931:3931) (3619:3619:3619))
        (PORT clk (2362:2362:2362) (2297:2297:2297))
        (PORT ena (3205:3205:3205) (3368:3368:3368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4335:4335:4335))
        (PORT clk (2362:2362:2362) (2297:2297:2297))
        (PORT ena (3205:3205:3205) (3368:3368:3368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (3264:3264:3264))
        (PORT clk (2365:2365:2365) (2301:2301:2301))
        (PORT ena (3209:3209:3209) (3371:3371:3371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2301:2301:2301))
        (PORT d[0] (3209:3209:3209) (3371:3371:3371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1676:1676:1676) (1661:1661:1661))
        (PORT datab (2780:2780:2780) (2512:2512:2512))
        (PORT datac (1908:1908:1908) (1874:1874:1874))
        (PORT datad (1461:1461:1461) (1347:1347:1347))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1203:1203:1203))
        (PORT datab (1947:1947:1947) (1904:1904:1904))
        (PORT datac (3197:3197:3197) (2964:2964:2964))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1832:1832:1832) (1768:1768:1768))
        (PORT datab (220:220:220) (235:235:235))
        (PORT datac (190:190:190) (209:209:209))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[26\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2421:2421:2421) (2423:2423:2423))
        (PORT datab (1067:1067:1067) (1022:1022:1022))
        (PORT datac (1955:1955:1955) (1874:1874:1874))
        (PORT datad (229:229:229) (288:288:288))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[26\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1580:1580:1580))
        (PORT datac (859:859:859) (775:775:775))
        (PORT datad (1756:1756:1756) (1639:1639:1639))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[26\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1138:1138:1138))
        (PORT datab (1092:1092:1092) (998:998:998))
        (PORT datac (187:187:187) (205:205:205))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT ena (2345:2345:2345) (2195:2195:2195))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (384:384:384))
        (PORT datab (1261:1261:1261) (1228:1228:1228))
        (PORT datac (587:587:587) (540:540:540))
        (PORT datad (1272:1272:1272) (1232:1232:1232))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (351:351:351))
        (PORT datab (474:474:474) (492:492:492))
        (PORT datac (373:373:373) (359:359:359))
        (PORT datad (899:899:899) (847:847:847))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_dst_regnum\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[25\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1545:1545:1545))
        (PORT datab (1491:1491:1491) (1385:1385:1385))
        (PORT datad (1418:1418:1418) (1303:1303:1303))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2043:2043:2043))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1757:1757:1757) (1728:1728:1728))
        (PORT clrn (2111:2111:2111) (1982:1982:1982))
        (PORT sload (1814:1814:1814) (1833:1833:1833))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1093:1093:1093) (1081:1081:1081))
        (PORT datad (1081:1081:1081) (1071:1071:1071))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1543:1543:1543))
        (PORT clk (2420:2420:2420) (2358:2358:2358))
        (PORT ena (5455:5455:5455) (5645:5645:5645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6157:6157:6157) (5953:5953:5953))
        (PORT d[1] (4214:4214:4214) (4228:4228:4228))
        (PORT d[2] (4041:4041:4041) (3907:3907:3907))
        (PORT d[3] (4801:4801:4801) (4690:4690:4690))
        (PORT d[4] (2832:2832:2832) (2828:2828:2828))
        (PORT d[5] (10120:10120:10120) (9656:9656:9656))
        (PORT d[6] (3662:3662:3662) (3623:3623:3623))
        (PORT d[7] (4674:4674:4674) (4521:4521:4521))
        (PORT d[8] (4109:4109:4109) (4041:4041:4041))
        (PORT d[9] (4214:4214:4214) (4102:4102:4102))
        (PORT d[10] (6075:6075:6075) (5865:5865:5865))
        (PORT d[11] (2602:2602:2602) (2643:2643:2643))
        (PORT d[12] (4329:4329:4329) (4011:4011:4011))
        (PORT clk (2417:2417:2417) (2354:2354:2354))
        (PORT ena (5451:5451:5451) (5642:5642:5642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4998:4998:4998) (4799:4799:4799))
        (PORT clk (2417:2417:2417) (2354:2354:2354))
        (PORT ena (5451:5451:5451) (5642:5642:5642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4370:4370:4370) (4047:4047:4047))
        (PORT clk (2417:2417:2417) (2354:2354:2354))
        (PORT ena (5451:5451:5451) (5642:5642:5642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4650:4650:4650) (4317:4317:4317))
        (PORT clk (2420:2420:2420) (2358:2358:2358))
        (PORT ena (5455:5455:5455) (5645:5645:5645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2358:2358:2358))
        (PORT d[0] (5455:5455:5455) (5645:5645:5645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2359:2359:2359))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2359:2359:2359))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2359:2359:2359))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2359:2359:2359))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1373:1373:1373))
        (PORT datac (2312:2312:2312) (2186:2186:2186))
        (PORT datad (1351:1351:1351) (1330:1330:1330))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (1828:1828:1828))
        (PORT clk (2406:2406:2406) (2345:2345:2345))
        (PORT ena (4909:4909:4909) (5081:5081:5081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5273:5273:5273) (5109:5109:5109))
        (PORT d[1] (4135:4135:4135) (4115:4115:4115))
        (PORT d[2] (3727:3727:3727) (3600:3600:3600))
        (PORT d[3] (4154:4154:4154) (4076:4076:4076))
        (PORT d[4] (3133:3133:3133) (3110:3110:3110))
        (PORT d[5] (10046:10046:10046) (9575:9575:9575))
        (PORT d[6] (3665:3665:3665) (3611:3611:3611))
        (PORT d[7] (5003:5003:5003) (4850:4850:4850))
        (PORT d[8] (3878:3878:3878) (3834:3834:3834))
        (PORT d[9] (3855:3855:3855) (3736:3736:3736))
        (PORT d[10] (5518:5518:5518) (5340:5340:5340))
        (PORT d[11] (2603:2603:2603) (2642:2642:2642))
        (PORT d[12] (3454:3454:3454) (3179:3179:3179))
        (PORT clk (2403:2403:2403) (2341:2341:2341))
        (PORT ena (4905:4905:4905) (5078:5078:5078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4100:4100:4100) (3775:3775:3775))
        (PORT clk (2403:2403:2403) (2341:2341:2341))
        (PORT ena (4905:4905:4905) (5078:5078:5078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (3418:3418:3418))
        (PORT clk (2403:2403:2403) (2341:2341:2341))
        (PORT ena (4905:4905:4905) (5078:5078:5078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3252:3252:3252))
        (PORT clk (2406:2406:2406) (2345:2345:2345))
        (PORT ena (4909:4909:4909) (5081:5081:5081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2345:2345:2345))
        (PORT d[0] (4909:4909:4909) (5081:5081:5081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1297:1297:1297))
        (PORT clk (2429:2429:2429) (2366:2366:2366))
        (PORT ena (4727:4727:4727) (4937:4937:4937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1526:1526:1526))
        (PORT d[1] (2512:2512:2512) (2402:2402:2402))
        (PORT d[2] (3935:3935:3935) (3758:3758:3758))
        (PORT d[3] (2174:2174:2174) (2074:2074:2074))
        (PORT d[4] (2970:2970:2970) (2920:2920:2920))
        (PORT d[5] (1831:1831:1831) (1750:1750:1750))
        (PORT d[6] (1593:1593:1593) (1528:1528:1528))
        (PORT d[7] (1918:1918:1918) (1836:1836:1836))
        (PORT d[8] (3466:3466:3466) (3411:3411:3411))
        (PORT d[9] (3003:3003:3003) (2827:2827:2827))
        (PORT d[10] (2148:2148:2148) (2024:2024:2024))
        (PORT d[11] (2138:2138:2138) (2165:2165:2165))
        (PORT d[12] (2165:2165:2165) (2054:2054:2054))
        (PORT clk (2426:2426:2426) (2362:2362:2362))
        (PORT ena (4723:4723:4723) (4934:4934:4934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1805:1805:1805))
        (PORT clk (2426:2426:2426) (2362:2362:2362))
        (PORT ena (4723:4723:4723) (4934:4934:4934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (1870:1870:1870))
        (PORT clk (2426:2426:2426) (2362:2362:2362))
        (PORT ena (4723:4723:4723) (4934:4934:4934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1775:1775:1775))
        (PORT clk (2429:2429:2429) (2366:2366:2366))
        (PORT ena (4727:4727:4727) (4937:4937:4937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2366:2366:2366))
        (PORT d[0] (4727:4727:4727) (4937:4937:4937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (736:736:736) (708:708:708))
        (PORT clk (2433:2433:2433) (2369:2369:2369))
        (PORT ena (4844:4844:4844) (5032:5032:5032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2145:2145:2145))
        (PORT d[1] (1627:1627:1627) (1554:1554:1554))
        (PORT d[2] (3906:3906:3906) (3736:3736:3736))
        (PORT d[3] (1277:1277:1277) (1206:1206:1206))
        (PORT d[4] (2424:2424:2424) (2402:2402:2402))
        (PORT d[5] (1850:1850:1850) (1770:1770:1770))
        (PORT d[6] (1605:1605:1605) (1544:1544:1544))
        (PORT d[7] (1112:1112:1112) (1086:1086:1086))
        (PORT d[8] (5526:5526:5526) (5424:5424:5424))
        (PORT d[9] (3016:3016:3016) (2838:2838:2838))
        (PORT d[10] (2498:2498:2498) (2362:2362:2362))
        (PORT d[11] (2454:2454:2454) (2464:2464:2464))
        (PORT d[12] (2495:2495:2495) (2368:2368:2368))
        (PORT clk (2430:2430:2430) (2365:2365:2365))
        (PORT ena (4840:4840:4840) (5029:5029:5029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (2970:2970:2970))
        (PORT clk (2430:2430:2430) (2365:2365:2365))
        (PORT ena (4840:4840:4840) (5029:5029:5029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2130:2130:2130))
        (PORT clk (2430:2430:2430) (2365:2365:2365))
        (PORT ena (4840:4840:4840) (5029:5029:5029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (1791:1791:1791))
        (PORT clk (2433:2433:2433) (2369:2369:2369))
        (PORT ena (4844:4844:4844) (5032:5032:5032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2369:2369:2369))
        (PORT d[0] (4844:4844:4844) (5032:5032:5032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1370:1370:1370))
        (PORT datab (1401:1401:1401) (1373:1373:1373))
        (PORT datac (717:717:717) (689:689:689))
        (PORT datad (373:373:373) (361:361:361))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1745:1745:1745))
        (PORT clk (2404:2404:2404) (2343:2343:2343))
        (PORT ena (4904:4904:4904) (5084:5084:5084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5595:5595:5595) (5456:5456:5456))
        (PORT d[1] (3858:3858:3858) (3877:3877:3877))
        (PORT d[2] (4277:4277:4277) (4107:4107:4107))
        (PORT d[3] (4220:4220:4220) (4148:4148:4148))
        (PORT d[4] (2812:2812:2812) (2805:2805:2805))
        (PORT d[5] (11760:11760:11760) (11258:11258:11258))
        (PORT d[6] (3167:3167:3167) (3086:3086:3086))
        (PORT d[7] (4703:4703:4703) (4545:4545:4545))
        (PORT d[8] (3746:3746:3746) (3668:3668:3668))
        (PORT d[9] (5062:5062:5062) (4916:4916:4916))
        (PORT d[10] (5189:5189:5189) (5009:5009:5009))
        (PORT d[11] (2884:2884:2884) (2896:2896:2896))
        (PORT d[12] (3477:3477:3477) (3485:3485:3485))
        (PORT clk (2401:2401:2401) (2339:2339:2339))
        (PORT ena (4900:4900:4900) (5081:5081:5081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (2859:2859:2859))
        (PORT clk (2401:2401:2401) (2339:2339:2339))
        (PORT ena (4900:4900:4900) (5081:5081:5081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3067:3067:3067))
        (PORT clk (2401:2401:2401) (2339:2339:2339))
        (PORT ena (4900:4900:4900) (5081:5081:5081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (2923:2923:2923))
        (PORT clk (2404:2404:2404) (2343:2343:2343))
        (PORT ena (4904:4904:4904) (5084:5084:5084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2343:2343:2343))
        (PORT d[0] (4904:4904:4904) (5084:5084:5084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3000:3000:3000) (2846:2846:2846))
        (PORT datab (1393:1393:1393) (1365:1365:1365))
        (PORT datac (190:190:190) (209:209:209))
        (PORT datad (1327:1327:1327) (1286:1286:1286))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1836:1836:1836))
        (PORT clk (2416:2416:2416) (2354:2354:2354))
        (PORT ena (5427:5427:5427) (5622:5622:5622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5585:5585:5585) (5415:5415:5415))
        (PORT d[1] (3880:3880:3880) (3902:3902:3902))
        (PORT d[2] (4034:4034:4034) (3898:3898:3898))
        (PORT d[3] (4471:4471:4471) (4370:4370:4370))
        (PORT d[4] (2849:2849:2849) (2846:2846:2846))
        (PORT d[5] (10103:10103:10103) (9642:9642:9642))
        (PORT d[6] (3681:3681:3681) (3630:3630:3630))
        (PORT d[7] (4373:4373:4373) (4232:4232:4232))
        (PORT d[8] (4055:4055:4055) (3978:3978:3978))
        (PORT d[9] (3923:3923:3923) (3820:3820:3820))
        (PORT d[10] (5621:5621:5621) (5460:5460:5460))
        (PORT d[11] (2586:2586:2586) (2624:2624:2624))
        (PORT d[12] (4046:4046:4046) (3739:3739:3739))
        (PORT clk (2413:2413:2413) (2350:2350:2350))
        (PORT ena (5423:5423:5423) (5619:5619:5619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3421:3421:3421))
        (PORT clk (2413:2413:2413) (2350:2350:2350))
        (PORT ena (5423:5423:5423) (5619:5619:5619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4133:4133:4133) (3788:3788:3788))
        (PORT clk (2413:2413:2413) (2350:2350:2350))
        (PORT ena (5423:5423:5423) (5619:5619:5619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4150:4150:4150) (3854:3854:3854))
        (PORT clk (2416:2416:2416) (2354:2354:2354))
        (PORT ena (5427:5427:5427) (5622:5622:5622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2354:2354:2354))
        (PORT d[0] (5427:5427:5427) (5622:5622:5622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1373:1373:1373))
        (PORT datab (1798:1798:1798) (1704:1704:1704))
        (PORT datac (928:928:928) (850:850:850))
        (PORT datad (1350:1350:1350) (1330:1330:1330))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2966:2966:2966) (2934:2934:2934))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (185:185:185) (203:203:203))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[25\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (1907:1907:1907))
        (PORT datab (2105:2105:2105) (2128:2128:2128))
        (PORT datac (1262:1262:1262) (1173:1173:1173))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[25\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1483:1483:1483))
        (PORT datab (1336:1336:1336) (1268:1268:1268))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[25\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (749:749:749) (716:716:716))
        (PORT datac (1391:1391:1391) (1287:1287:1287))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2032:2032:2032))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1982:1982:1982))
        (PORT ena (2027:2027:2027) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (963:963:963))
        (PORT datab (410:410:410) (392:392:392))
        (PORT datac (258:258:258) (323:323:323))
        (PORT datad (900:900:900) (849:849:849))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_dst_regnum\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (604:604:604))
        (PORT datab (676:676:676) (629:629:629))
        (PORT datac (1863:1863:1863) (1785:1785:1785))
        (PORT datad (1217:1217:1217) (1187:1187:1187))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2108:2108:2108) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1320:1320:1320))
        (PORT datac (1006:1006:1006) (996:996:996))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1043:1043:1043))
        (PORT datab (641:641:641) (626:626:626))
        (PORT datac (1327:1327:1327) (1290:1290:1290))
        (PORT datad (1016:1016:1016) (996:996:996))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (837:837:837))
        (PORT datab (707:707:707) (674:674:674))
        (PORT datad (991:991:991) (982:982:982))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2047:2047:2047))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1098:1098:1098) (1100:1100:1100))
        (PORT clrn (2113:2113:2113) (1983:1983:1983))
        (PORT sclr (2045:2045:2045) (2013:2013:2013))
        (PORT sload (2557:2557:2557) (2545:2545:2545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1475:1475:1475))
        (PORT datab (1007:1007:1007) (965:965:965))
        (PORT datac (1838:1838:1838) (1731:1731:1731))
        (PORT datad (701:701:701) (679:679:679))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2334:2334:2334) (2220:2220:2220))
        (PORT datac (879:879:879) (810:810:810))
        (PORT datad (387:387:387) (372:372:372))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (698:698:698))
        (PORT datab (970:970:970) (896:896:896))
        (PORT datac (444:444:444) (474:474:474))
        (PORT datad (248:248:248) (308:308:308))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|fifo_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (355:355:355))
        (PORT datac (422:422:422) (437:437:437))
        (PORT datad (387:387:387) (375:375:375))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1879:1879:1879) (1767:1767:1767))
        (PORT datab (243:243:243) (259:259:259))
        (PORT datac (473:473:473) (513:513:513))
        (PORT datad (701:701:701) (680:680:680))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|av_waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (728:728:728))
        (PORT datab (289:289:289) (355:355:355))
        (PORT datac (208:208:208) (227:227:227))
        (PORT datad (380:380:380) (366:366:366))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (239:239:239))
        (PORT datab (308:308:308) (372:372:372))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2097:2097:2097) (1968:1968:1968))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (727:727:727))
        (PORT datad (277:277:277) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2026:2026:2026))
        (PORT asdata (1257:1257:1257) (1193:1193:1193))
        (PORT clrn (2105:2105:2105) (1974:1974:1974))
        (PORT ena (1613:1613:1613) (1522:1522:1522))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (430:430:430))
        (PORT datab (342:342:342) (422:422:422))
        (PORT datad (1047:1047:1047) (1053:1053:1053))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[19\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1045:1045:1045))
        (PORT datab (1252:1252:1252) (1168:1168:1168))
        (PORT datac (2334:2334:2334) (2348:2348:2348))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[19\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (934:934:934))
        (PORT datab (221:221:221) (237:237:237))
        (PORT datad (979:979:979) (966:966:966))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[19\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (672:672:672))
        (PORT datab (1623:1623:1623) (1551:1551:1551))
        (PORT datac (401:401:401) (392:392:392))
        (PORT datad (2601:2601:2601) (2453:2453:2453))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2032:2032:2032))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1982:1982:1982))
        (PORT ena (1830:1830:1830) (1719:1719:1719))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (873:873:873))
        (PORT datab (411:411:411) (394:394:394))
        (PORT datac (1130:1130:1130) (1121:1121:1121))
        (PORT datad (902:902:902) (850:850:850))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_dst_regnum\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[15\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (994:994:994))
        (PORT datab (728:728:728) (699:699:699))
        (PORT datac (1852:1852:1852) (1776:1776:1776))
        (PORT datad (1134:1134:1134) (1046:1046:1046))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[15\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (783:783:783))
        (PORT datab (273:273:273) (333:333:333))
        (PORT datac (693:693:693) (699:699:699))
        (PORT datad (1236:1236:1236) (1176:1176:1176))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[15\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (255:255:255))
        (PORT datab (677:677:677) (626:626:626))
        (PORT datad (1026:1026:1026) (1005:1005:1005))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1048:1048:1048) (1033:1033:1033))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sclr (2310:2310:2310) (2238:2238:2238))
        (PORT sload (1581:1581:1581) (1609:1609:1609))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[51\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1279:1279:1279))
        (PORT datab (1215:1215:1215) (1166:1166:1166))
        (PORT datac (1269:1269:1269) (1227:1227:1227))
        (PORT datad (975:975:975) (962:962:962))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (694:694:694) (660:660:660))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1632:1632:1632) (1614:1614:1614))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2111:2111:2111))
        (PORT clk (2427:2427:2427) (2362:2362:2362))
        (PORT ena (5789:5789:5789) (5973:5973:5973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5627:5627:5627) (5472:5472:5472))
        (PORT d[1] (4528:4528:4528) (4527:4527:4527))
        (PORT d[2] (4674:4674:4674) (4519:4519:4519))
        (PORT d[3] (5135:5135:5135) (5007:5007:5007))
        (PORT d[4] (3135:3135:3135) (3101:3101:3101))
        (PORT d[5] (10743:10743:10743) (10265:10265:10265))
        (PORT d[6] (3699:3699:3699) (3683:3683:3683))
        (PORT d[7] (4995:4995:4995) (4818:4818:4818))
        (PORT d[8] (4470:4470:4470) (4390:4390:4390))
        (PORT d[9] (4558:4558:4558) (4437:4437:4437))
        (PORT d[10] (6243:6243:6243) (6082:6082:6082))
        (PORT d[11] (2991:2991:2991) (3025:3025:3025))
        (PORT d[12] (4659:4659:4659) (4331:4331:4331))
        (PORT clk (2424:2424:2424) (2358:2358:2358))
        (PORT ena (5785:5785:5785) (5970:5970:5970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5962:5962:5962) (5753:5753:5753))
        (PORT clk (2424:2424:2424) (2358:2358:2358))
        (PORT ena (5785:5785:5785) (5970:5970:5970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4662:4662:4662) (4320:4320:4320))
        (PORT clk (2424:2424:2424) (2358:2358:2358))
        (PORT ena (5785:5785:5785) (5970:5970:5970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3976:3976:3976) (3830:3830:3830))
        (PORT clk (2427:2427:2427) (2362:2362:2362))
        (PORT ena (5789:5789:5789) (5973:5973:5973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2362:2362:2362))
        (PORT d[0] (5789:5789:5789) (5973:5973:5973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1508:1508:1508))
        (PORT datac (1499:1499:1499) (1415:1415:1415))
        (PORT datad (1293:1293:1293) (1241:1241:1241))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2347:2347:2347))
        (PORT clk (2412:2412:2412) (2351:2351:2351))
        (PORT ena (5160:5160:5160) (5342:5342:5342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5597:5597:5597) (5461:5461:5461))
        (PORT d[1] (4557:4557:4557) (4558:4558:4558))
        (PORT d[2] (4046:4046:4046) (3928:3928:3928))
        (PORT d[3] (4504:4504:4504) (4423:4423:4423))
        (PORT d[4] (2725:2725:2725) (2692:2692:2692))
        (PORT d[5] (12055:12055:12055) (11551:11551:11551))
        (PORT d[6] (3355:3355:3355) (3298:3298:3298))
        (PORT d[7] (4963:4963:4963) (4802:4802:4802))
        (PORT d[8] (3823:3823:3823) (3755:3755:3755))
        (PORT d[9] (5437:5437:5437) (5268:5268:5268))
        (PORT d[10] (5504:5504:5504) (5305:5305:5305))
        (PORT d[11] (3475:3475:3475) (3468:3468:3468))
        (PORT d[12] (3833:3833:3833) (3825:3825:3825))
        (PORT clk (2409:2409:2409) (2347:2347:2347))
        (PORT ena (5156:5156:5156) (5339:5339:5339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5172:5172:5172) (4871:4871:4871))
        (PORT clk (2409:2409:2409) (2347:2347:2347))
        (PORT ena (5156:5156:5156) (5339:5339:5339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3392:3392:3392))
        (PORT clk (2409:2409:2409) (2347:2347:2347))
        (PORT ena (5156:5156:5156) (5339:5339:5339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2514:2514:2514))
        (PORT clk (2412:2412:2412) (2351:2351:2351))
        (PORT ena (5160:5160:5160) (5342:5342:5342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2351:2351:2351))
        (PORT d[0] (5160:5160:5160) (5342:5342:5342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2138:2138:2138))
        (PORT clk (2424:2424:2424) (2361:2361:2361))
        (PORT ena (5474:5474:5474) (5664:5664:5664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5894:5894:5894) (5710:5710:5710))
        (PORT d[1] (4222:4222:4222) (4236:4236:4236))
        (PORT d[2] (4358:4358:4358) (4214:4214:4214))
        (PORT d[3] (4788:4788:4788) (4674:4674:4674))
        (PORT d[4] (2818:2818:2818) (2818:2818:2818))
        (PORT d[5] (10432:10432:10432) (9960:9960:9960))
        (PORT d[6] (3945:3945:3945) (3880:3880:3880))
        (PORT d[7] (4686:4686:4686) (4530:4530:4530))
        (PORT d[8] (4131:4131:4131) (4065:4065:4065))
        (PORT d[9] (4242:4242:4242) (4128:4128:4128))
        (PORT d[10] (6085:6085:6085) (5873:5873:5873))
        (PORT d[11] (2648:2648:2648) (2691:2691:2691))
        (PORT d[12] (4329:4329:4329) (4016:4016:4016))
        (PORT clk (2421:2421:2421) (2357:2357:2357))
        (PORT ena (5470:5470:5470) (5661:5661:5661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3202:3202:3202))
        (PORT clk (2421:2421:2421) (2357:2357:2357))
        (PORT ena (5470:5470:5470) (5661:5661:5661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4458:4458:4458) (4100:4100:4100))
        (PORT clk (2421:2421:2421) (2357:2357:2357))
        (PORT ena (5470:5470:5470) (5661:5661:5661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3391:3391:3391))
        (PORT clk (2424:2424:2424) (2361:2361:2361))
        (PORT ena (5474:5474:5474) (5664:5664:5664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2361:2361:2361))
        (PORT d[0] (5474:5474:5474) (5664:5664:5664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2336:2336:2336))
        (PORT clk (2410:2410:2410) (2350:2350:2350))
        (PORT ena (5206:5206:5206) (5397:5397:5397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5621:5621:5621) (5482:5482:5482))
        (PORT d[1] (4189:4189:4189) (4201:4201:4201))
        (PORT d[2] (3785:3785:3785) (3677:3677:3677))
        (PORT d[3] (4500:4500:4500) (4414:4414:4414))
        (PORT d[4] (2419:2419:2419) (2400:2400:2400))
        (PORT d[5] (11975:11975:11975) (11473:11473:11473))
        (PORT d[6] (3321:3321:3321) (3267:3267:3267))
        (PORT d[7] (5022:5022:5022) (4858:4858:4858))
        (PORT d[8] (3846:3846:3846) (3779:3779:3779))
        (PORT d[9] (5369:5369:5369) (5207:5207:5207))
        (PORT d[10] (5531:5531:5531) (5336:5336:5336))
        (PORT d[11] (3131:3131:3131) (3137:3137:3137))
        (PORT d[12] (3799:3799:3799) (3796:3796:3796))
        (PORT clk (2407:2407:2407) (2346:2346:2346))
        (PORT ena (5202:5202:5202) (5394:5394:5394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4273:4273:4273) (4181:4181:4181))
        (PORT clk (2407:2407:2407) (2346:2346:2346))
        (PORT ena (5202:5202:5202) (5394:5394:5394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3391:3391:3391))
        (PORT clk (2407:2407:2407) (2346:2346:2346))
        (PORT ena (5202:5202:5202) (5394:5394:5394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2458:2458:2458))
        (PORT clk (2410:2410:2410) (2350:2350:2350))
        (PORT ena (5206:5206:5206) (5397:5397:5397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2350:2350:2350))
        (PORT d[0] (5206:5206:5206) (5397:5397:5397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2335:2335:2335))
        (PORT clk (2413:2413:2413) (2353:2353:2353))
        (PORT ena (5567:5567:5567) (5733:5733:5733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5268:5268:5268) (5141:5141:5141))
        (PORT d[1] (4517:4517:4517) (4516:4516:4516))
        (PORT d[2] (4035:4035:4035) (3917:3917:3917))
        (PORT d[3] (4774:4774:4774) (4678:4678:4678))
        (PORT d[4] (2743:2743:2743) (2693:2693:2693))
        (PORT d[5] (12022:12022:12022) (11522:11522:11522))
        (PORT d[6] (3356:3356:3356) (3299:3299:3299))
        (PORT d[7] (5004:5004:5004) (4841:4841:4841))
        (PORT d[8] (3844:3844:3844) (3785:3785:3785))
        (PORT d[9] (5405:5405:5405) (5241:5241:5241))
        (PORT d[10] (5794:5794:5794) (5585:5585:5585))
        (PORT d[11] (3450:3450:3450) (3448:3448:3448))
        (PORT d[12] (4130:4130:4130) (4107:4107:4107))
        (PORT clk (2410:2410:2410) (2349:2349:2349))
        (PORT ena (5563:5563:5563) (5730:5730:5730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4707:4707:4707) (4353:4353:4353))
        (PORT clk (2410:2410:2410) (2349:2349:2349))
        (PORT ena (5563:5563:5563) (5730:5730:5730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4037:4037:4037) (3748:3748:3748))
        (PORT clk (2410:2410:2410) (2349:2349:2349))
        (PORT ena (5563:5563:5563) (5730:5730:5730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (2781:2781:2781))
        (PORT clk (2413:2413:2413) (2353:2353:2353))
        (PORT ena (5567:5567:5567) (5733:5733:5733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2353:2353:2353))
        (PORT d[0] (5567:5567:5567) (5733:5733:5733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1508:1508:1508))
        (PORT datab (1430:1430:1430) (1317:1317:1317))
        (PORT datac (1500:1500:1500) (1416:1416:1416))
        (PORT datad (1171:1171:1171) (1098:1098:1098))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1508:1508:1508))
        (PORT datab (1639:1639:1639) (1576:1576:1576))
        (PORT datac (1353:1353:1353) (1319:1319:1319))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2380:2380:2380))
        (PORT clk (2425:2425:2425) (2363:2363:2363))
        (PORT ena (5475:5475:5475) (5665:5665:5665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5878:5878:5878) (5689:5689:5689))
        (PORT d[1] (4521:4521:4521) (4520:4520:4520))
        (PORT d[2] (4663:4663:4663) (4498:4498:4498))
        (PORT d[3] (5114:5114:5114) (4984:4984:4984))
        (PORT d[4] (3119:3119:3119) (3100:3100:3100))
        (PORT d[5] (10472:10472:10472) (9999:9999:9999))
        (PORT d[6] (3946:3946:3946) (3881:3881:3881))
        (PORT d[7] (4980:4980:4980) (4810:4810:4810))
        (PORT d[8] (4156:4156:4156) (4090:4090:4090))
        (PORT d[9] (4243:4243:4243) (4128:4128:4128))
        (PORT d[10] (6228:6228:6228) (6057:6057:6057))
        (PORT d[11] (2624:2624:2624) (2667:2667:2667))
        (PORT d[12] (4631:4631:4631) (4304:4304:4304))
        (PORT clk (2422:2422:2422) (2359:2359:2359))
        (PORT ena (5471:5471:5471) (5662:5662:5662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3145:3145:3145))
        (PORT clk (2422:2422:2422) (2359:2359:2359))
        (PORT ena (5471:5471:5471) (5662:5662:5662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4443:4443:4443) (4086:4086:4086))
        (PORT clk (2422:2422:2422) (2359:2359:2359))
        (PORT ena (5471:5471:5471) (5662:5662:5662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3371:3371:3371))
        (PORT clk (2425:2425:2425) (2363:2363:2363))
        (PORT ena (5475:5475:5475) (5665:5665:5665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2363:2363:2363))
        (PORT d[0] (5475:5475:5475) (5665:5665:5665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1510:1510:1510))
        (PORT datab (1757:1757:1757) (1631:1631:1631))
        (PORT datac (1505:1505:1505) (1421:1421:1421))
        (PORT datad (2108:2108:2108) (1933:1933:1933))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (220:220:220) (235:235:235))
        (PORT datac (2831:2831:2831) (2805:2805:2805))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[12\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1102:1102:1102))
        (PORT datab (254:254:254) (272:272:272))
        (PORT datac (2356:2356:2356) (2376:2376:2376))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1098:1098:1098))
        (PORT datab (344:344:344) (424:424:424))
        (PORT datac (315:315:315) (397:397:397))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[12\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (1801:1801:1801))
        (PORT datab (1001:1001:1001) (964:964:964))
        (PORT datac (857:857:857) (781:781:781))
        (PORT datad (639:639:639) (606:606:606))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[12\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (915:915:915))
        (PORT datac (955:955:955) (934:934:934))
        (PORT datad (566:566:566) (513:513:513))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1980:1980:1980))
        (PORT ena (2136:2136:2136) (2019:2019:2019))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1276:1276:1276))
        (PORT datab (1375:1375:1375) (1348:1348:1348))
        (PORT datac (1587:1587:1587) (1558:1558:1558))
        (PORT datad (1549:1549:1549) (1542:1542:1542))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1591:1591:1591))
        (PORT datab (1365:1365:1365) (1336:1336:1336))
        (PORT datac (1225:1225:1225) (1190:1190:1190))
        (PORT datad (1557:1557:1557) (1550:1550:1550))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1583:1583:1583))
        (PORT datab (1447:1447:1447) (1368:1368:1368))
        (PORT datac (420:420:420) (411:411:411))
        (PORT datad (369:369:369) (346:346:346))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1636:1636:1636) (1586:1586:1586))
        (PORT datab (1676:1676:1676) (1649:1649:1649))
        (PORT datad (400:400:400) (382:382:382))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (581:581:581))
        (PORT datab (221:221:221) (237:237:237))
        (PORT datac (194:194:194) (216:216:216))
        (PORT datad (1633:1633:1633) (1608:1608:1608))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1269:1269:1269))
        (PORT datab (456:456:456) (443:443:443))
        (PORT datac (1175:1175:1175) (1135:1135:1135))
        (PORT datad (244:244:244) (268:268:268))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (430:430:430))
        (PORT datab (219:219:219) (235:235:235))
        (PORT datac (228:228:228) (247:247:247))
        (PORT datad (206:206:206) (223:223:223))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1268:1268:1268))
        (PORT datab (279:279:279) (301:301:301))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (529:529:529))
        (PORT datab (643:643:643) (589:589:589))
        (PORT datac (548:548:548) (489:489:489))
        (PORT datad (574:574:574) (524:524:524))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (911:911:911))
        (PORT datab (404:404:404) (386:386:386))
        (PORT datad (706:706:706) (714:714:714))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (382:382:382))
        (PORT datab (627:627:627) (575:575:575))
        (PORT datac (410:410:410) (396:396:396))
        (PORT datad (916:916:916) (844:844:844))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_dst_regnum\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2115:2115:2115) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2042:2042:2042))
        (PORT asdata (2032:2032:2032) (1982:1982:1982))
        (PORT clrn (2111:2111:2111) (1982:1982:1982))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (318:318:318))
        (PORT datad (1923:1923:1923) (1889:1889:1889))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1503:1503:1503) (1385:1385:1385))
        (PORT datad (249:249:249) (309:309:309))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_error\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (260:260:260))
        (PORT datab (1360:1360:1360) (1326:1326:1326))
        (PORT datad (655:655:655) (623:623:623))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_error)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (756:756:756))
        (PORT datab (1259:1259:1259) (1196:1196:1196))
        (PORT datac (917:917:917) (843:843:843))
        (PORT datad (709:709:709) (709:709:709))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (1989:1989:1989))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1319:1319:1319) (1251:1251:1251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT asdata (819:819:819) (837:837:837))
        (PORT ena (2520:2520:2520) (2427:2427:2427))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_access\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1054:1054:1054))
        (PORT datab (243:243:243) (258:258:258))
        (PORT datac (713:713:713) (726:726:726))
        (PORT datad (1224:1224:1224) (1148:1148:1148))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_access\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (880:880:880))
        (PORT datab (261:261:261) (282:282:282))
        (PORT datac (1466:1466:1466) (1352:1352:1352))
        (PORT datad (664:664:664) (629:629:629))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_access)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_reset_req)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5012:5012:5012) (4872:4872:4872))
        (PORT datad (943:943:943) (904:904:904))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2033:2033:2033))
        (PORT datab (878:878:878) (920:920:920))
        (PORT datac (409:409:409) (397:397:397))
        (PORT datad (754:754:754) (753:753:753))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2030:2030:2030))
        (PORT asdata (1543:1543:1543) (1477:1477:1477))
        (PORT clrn (2108:2108:2108) (1979:1979:1979))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2114:2114:2114) (2130:2130:2130))
        (PORT datab (1061:1061:1061) (1015:1015:1015))
        (PORT datac (1960:1960:1960) (1880:1880:1880))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1606:1606:1606))
        (PORT datab (344:344:344) (424:424:424))
        (PORT datac (314:314:314) (397:397:397))
        (PORT datad (1047:1047:1047) (1054:1054:1054))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (897:897:897))
        (PORT datab (708:708:708) (659:659:659))
        (PORT datac (1525:1525:1525) (1443:1443:1443))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (829:829:829))
        (PORT datac (961:961:961) (941:941:941))
        (PORT datad (925:925:925) (873:873:873))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1980:1980:1980))
        (PORT ena (2136:2136:2136) (2019:2019:2019))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1688:1688:1688))
        (PORT datab (964:964:964) (995:995:995))
        (PORT datac (592:592:592) (554:554:554))
        (PORT datad (882:882:882) (828:828:828))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_dst_regnum\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2042:2042:2042))
        (PORT asdata (1850:1850:1850) (1767:1767:1767))
        (PORT clrn (2111:2111:2111) (1982:1982:1982))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1924:1924:1924) (1859:1859:1859))
        (PORT datad (1260:1260:1260) (1239:1239:1239))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (263:263:263))
        (PORT datab (298:298:298) (360:360:360))
        (PORT datac (414:414:414) (435:435:435))
        (PORT datad (653:653:653) (620:620:620))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_ready\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1002:1002:1002) (996:996:996))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (288:288:288))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|ir_out\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|ir_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (244:244:244))
        (PORT datab (964:964:964) (932:932:932))
        (PORT datad (715:715:715) (717:717:717))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (626:626:626) (686:686:686))
        (PORT clrn (1891:1891:1891) (1833:1833:1833))
        (PORT sload (1309:1309:1309) (1342:1342:1342))
        (PORT ena (838:838:838) (824:824:824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (792:792:792))
        (PORT datab (1191:1191:1191) (1150:1150:1150))
        (PORT datac (760:760:760) (783:783:783))
        (PORT datad (666:666:666) (635:635:635))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (PORT ena (1284:1284:1284) (1205:1205:1205))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (364:364:364))
        (PORT datab (275:275:275) (336:336:336))
        (PORT datac (684:684:684) (683:683:683))
        (PORT datad (355:355:355) (331:331:331))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (735:735:735))
        (PORT datab (1309:1309:1309) (1270:1270:1270))
        (PORT datac (473:473:473) (504:504:504))
        (PORT datad (186:186:186) (203:203:203))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1891:1891:1891) (1833:1833:1833))
        (PORT ena (838:838:838) (824:824:824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (740:740:740))
        (PORT datad (256:256:256) (325:325:325))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1891:1891:1891) (1833:1833:1833))
        (PORT ena (838:838:838) (824:824:824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (743:743:743))
        (PORT datad (238:238:238) (300:300:300))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1891:1891:1891) (1833:1833:1833))
        (PORT ena (838:838:838) (824:824:824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (792:792:792))
        (PORT datab (799:799:799) (813:813:813))
        (PORT datac (267:267:267) (334:334:334))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (801:801:801) (802:802:802))
        (PORT datac (1113:1113:1113) (1056:1056:1056))
        (PORT datad (734:734:734) (746:746:746))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (974:974:974))
        (PORT datab (616:616:616) (560:560:560))
        (PORT datac (930:930:930) (896:896:896))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (392:392:392))
        (PORT datab (1191:1191:1191) (1149:1149:1149))
        (PORT datad (370:370:370) (346:346:346))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (338:338:338))
        (PORT datac (457:457:457) (481:481:481))
        (PORT datad (937:937:937) (914:914:914))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (786:786:786))
        (PORT datab (1065:1065:1065) (1027:1027:1027))
        (PORT datac (759:759:759) (781:781:781))
        (PORT datad (941:941:941) (919:919:919))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (245:245:245))
        (PORT datab (277:277:277) (338:338:338))
        (PORT datad (382:382:382) (364:364:364))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1571:1571:1571) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (331:331:331))
        (PORT datac (742:742:742) (744:744:744))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1891:1891:1891) (1833:1833:1833))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (407:407:407))
        (PORT datac (668:668:668) (650:650:650))
        (PORT datad (425:425:425) (418:418:418))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (457:457:457))
        (PORT datab (699:699:699) (677:677:677))
        (PORT datac (189:189:189) (208:208:208))
        (PORT datad (698:698:698) (679:679:679))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1296:1296:1296) (1264:1264:1264))
        (PORT ena (1039:1039:1039) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (751:751:751) (763:763:763))
        (PORT datad (724:724:724) (729:729:729))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (858:858:858))
        (PORT datab (242:242:242) (257:257:257))
        (PORT datad (739:739:739) (748:748:748))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1016:1016:1016))
        (PORT datab (223:223:223) (239:239:239))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|state)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1851:1851:1851) (1790:1790:1790))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (525:525:525))
        (PORT datac (986:986:986) (949:949:949))
        (PORT datad (237:237:237) (299:299:299))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1009:1009:1009))
        (PORT datab (386:386:386) (365:365:365))
        (PORT datac (776:776:776) (793:793:793))
        (PORT datad (405:405:405) (396:396:396))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1596:1596:1596) (1538:1538:1538))
        (PORT ena (1313:1313:1313) (1245:1245:1245))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (327:327:327))
        (PORT datac (277:277:277) (348:348:348))
        (PORT datad (1196:1196:1196) (1115:1115:1115))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (812:812:812) (826:826:826))
        (PORT datac (1005:1005:1005) (974:974:974))
        (PORT datad (406:406:406) (398:398:398))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1596:1596:1596) (1538:1538:1538))
        (PORT ena (1313:1313:1313) (1245:1245:1245))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (331:331:331))
        (PORT datab (1195:1195:1195) (1122:1122:1122))
        (PORT datac (277:277:277) (348:348:348))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (815:815:815) (829:829:829))
        (PORT datac (1002:1002:1002) (971:971:971))
        (PORT datad (404:404:404) (395:395:395))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1596:1596:1596) (1538:1538:1538))
        (PORT ena (1313:1313:1313) (1245:1245:1245))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (664:664:664))
        (PORT datab (270:270:270) (328:328:328))
        (PORT datac (277:277:277) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1012:1012:1012))
        (PORT datab (452:452:452) (438:438:438))
        (PORT datac (772:772:772) (789:789:789))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1596:1596:1596) (1538:1538:1538))
        (PORT ena (1313:1313:1313) (1245:1245:1245))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (929:929:929))
        (PORT datab (312:312:312) (378:378:378))
        (PORT datac (232:232:232) (293:293:293))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (450:450:450) (436:436:436))
        (PORT datac (1005:1005:1005) (974:974:974))
        (PORT datad (923:923:923) (896:896:896))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (943:943:943))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (636:636:636) (626:626:626))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1596:1596:1596) (1538:1538:1538))
        (PORT sclr (1332:1332:1332) (1360:1360:1360))
        (PORT ena (1313:1313:1313) (1245:1245:1245))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|adapted_tdo\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (316:316:316))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|adapted_tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (2065:2065:2065))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1596:1596:1596) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (1956:1956:1956))
        (PORT asdata (1536:1536:1536) (1459:1459:1459))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (PORT ena (1284:1284:1284) (1205:1205:1205))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (1956:1956:1956))
        (PORT asdata (1524:1524:1524) (1466:1466:1466))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (PORT ena (1284:1284:1284) (1205:1205:1205))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (917:917:917))
        (PORT datab (267:267:267) (325:325:325))
        (PORT datad (1144:1144:1144) (1108:1108:1108))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (730:730:730) (727:727:727))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (950:950:950))
        (PORT datad (644:644:644) (646:646:646))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (353:353:353))
        (PORT datab (737:737:737) (716:716:716))
        (PORT datac (708:708:708) (697:697:697))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (644:644:644) (646:646:646))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (801:801:801) (802:802:802))
        (PORT datac (701:701:701) (689:689:689))
        (PORT datad (734:734:734) (747:747:747))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (667:667:667))
        (PORT datab (229:229:229) (247:247:247))
        (PORT datac (187:187:187) (206:206:206))
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (956:956:956))
        (PORT datab (731:731:731) (728:728:728))
        (PORT datac (916:916:916) (882:882:882))
        (PORT datad (1023:1023:1023) (990:990:990))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (950:950:950))
        (PORT datac (708:708:708) (698:698:698))
        (PORT datad (643:643:643) (645:645:645))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (409:409:409))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (399:399:399))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (941:941:941))
        (PORT datab (1038:1038:1038) (1012:1012:1012))
        (PORT datac (758:758:758) (773:773:773))
        (PORT datad (1144:1144:1144) (1085:1085:1085))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1017:1017:1017) (1045:1045:1045))
        (PORT ena (1035:1035:1035) (992:992:992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (380:380:380))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1017:1017:1017) (1045:1045:1045))
        (PORT ena (1035:1035:1035) (992:992:992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (427:427:427))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1017:1017:1017) (1045:1045:1045))
        (PORT ena (1035:1035:1035) (992:992:992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (401:401:401))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1017:1017:1017) (1045:1045:1045))
        (PORT ena (1035:1035:1035) (992:992:992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (408:408:408))
        (PORT datab (477:477:477) (493:493:493))
        (PORT datac (281:281:281) (363:363:363))
        (PORT datad (303:303:303) (383:383:383))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (474:474:474))
        (PORT datab (1034:1034:1034) (1008:1008:1008))
        (PORT datac (337:337:337) (314:314:314))
        (PORT datad (1142:1142:1142) (1082:1082:1082))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1017:1017:1017) (1045:1045:1045))
        (PORT ena (1035:1035:1035) (992:992:992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (380:380:380))
        (PORT datac (291:291:291) (367:367:367))
        (PORT datad (306:306:306) (386:386:386))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (415:415:415))
        (PORT datab (228:228:228) (245:245:245))
        (PORT datac (287:287:287) (369:369:369))
        (PORT datad (307:307:307) (387:387:387))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (416:416:416))
        (PORT datab (325:325:325) (404:404:404))
        (PORT datac (291:291:291) (368:368:368))
        (PORT datad (307:307:307) (387:387:387))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (291:291:291) (367:367:367))
        (PORT datad (274:274:274) (342:342:342))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (414:414:414))
        (PORT datad (306:306:306) (386:386:386))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (362:362:362))
        (PORT datab (318:318:318) (397:397:397))
        (PORT datac (289:289:289) (366:366:366))
        (PORT datad (272:272:272) (340:340:340))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (965:965:965))
        (PORT datab (430:430:430) (407:407:407))
        (PORT datac (267:267:267) (335:335:335))
        (PORT datad (938:938:938) (915:915:915))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1936:1936:1936))
        (PORT asdata (370:370:370) (367:367:367))
        (PORT ena (1612:1612:1612) (1512:1512:1512))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1936:1936:1936))
        (PORT asdata (625:625:625) (684:684:684))
        (PORT ena (1612:1612:1612) (1512:1512:1512))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (250:250:250) (311:311:311))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1612:1612:1612) (1512:1512:1512))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1936:1936:1936))
        (PORT asdata (768:768:768) (786:786:786))
        (PORT ena (1612:1612:1612) (1512:1512:1512))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (409:409:409) (421:421:421))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (979:979:979) (950:950:950))
        (PORT datad (950:950:950) (922:922:922))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (289:289:289) (348:348:348))
        (PORT datac (269:269:269) (337:337:337))
        (PORT datad (383:383:383) (366:366:366))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1311:1311:1311) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (622:622:622))
        (PORT datab (705:705:705) (667:667:667))
        (PORT datad (230:230:230) (290:290:290))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (414:414:414))
        (PORT datac (286:286:286) (368:368:368))
        (PORT datad (306:306:306) (386:386:386))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (756:756:756))
        (PORT datab (801:801:801) (802:802:802))
        (PORT datac (650:650:650) (615:615:615))
        (PORT datad (691:691:691) (695:695:695))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (390:390:390) (408:408:408))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1311:1311:1311) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (359:359:359))
        (PORT datab (272:272:272) (331:331:331))
        (PORT datad (660:660:660) (628:628:628))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (425:425:425) (438:438:438))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1311:1311:1311) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (417:417:417))
        (PORT datab (479:479:479) (495:495:495))
        (PORT datac (288:288:288) (370:370:370))
        (PORT datad (307:307:307) (388:388:388))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (756:756:756))
        (PORT datab (698:698:698) (647:647:647))
        (PORT datac (760:760:760) (770:770:770))
        (PORT datad (688:688:688) (693:693:693))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (332:332:332))
        (PORT datab (705:705:705) (667:667:667))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (411:411:411) (421:421:421))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1311:1311:1311) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (406:406:406))
        (PORT datac (442:442:442) (461:461:461))
        (PORT datad (302:302:302) (382:382:382))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (397:397:397))
        (PORT datab (323:323:323) (402:402:402))
        (PORT datac (291:291:291) (367:367:367))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (335:335:335))
        (PORT datab (700:700:700) (660:660:660))
        (PORT datad (660:660:660) (628:628:628))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (647:647:647))
        (PORT datac (445:445:445) (482:482:482))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (989:989:989))
        (PORT datab (1226:1226:1226) (1156:1156:1156))
        (PORT datac (952:952:952) (941:941:941))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (370:370:370) (367:367:367))
        (PORT sload (1565:1565:1565) (1535:1535:1535))
        (PORT ena (1502:1502:1502) (1401:1401:1401))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (607:607:607) (666:666:666))
        (PORT sload (1565:1565:1565) (1535:1535:1535))
        (PORT ena (1502:1502:1502) (1401:1401:1401))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (606:606:606) (665:665:665))
        (PORT sload (1565:1565:1565) (1535:1535:1535))
        (PORT ena (1502:1502:1502) (1401:1401:1401))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (604:604:604) (663:663:663))
        (PORT sload (1565:1565:1565) (1535:1535:1535))
        (PORT ena (1502:1502:1502) (1401:1401:1401))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (765:765:765) (788:788:788))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1255:1255:1255) (1177:1177:1177))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (836:836:836))
        (PORT datad (231:231:231) (291:291:291))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1255:1255:1255) (1177:1177:1177))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (835:835:835))
        (PORT datac (234:234:234) (295:295:295))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1255:1255:1255) (1177:1177:1177))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (837:837:837))
        (PORT datad (229:229:229) (288:288:288))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1255:1255:1255) (1177:1177:1177))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (400:400:400))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (369:369:369))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1153:1153:1153))
        (PORT datad (1118:1118:1118) (1065:1065:1065))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (991:991:991))
        (PORT datab (260:260:260) (281:281:281))
        (PORT datac (1192:1192:1192) (1126:1126:1126))
        (PORT datad (900:900:900) (881:881:881))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (723:723:723) (782:782:782))
        (PORT ena (1000:1000:1000) (945:945:945))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (401:401:401))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (723:723:723) (782:782:782))
        (PORT ena (1000:1000:1000) (945:945:945))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (383:383:383))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (723:723:723) (782:782:782))
        (PORT ena (1000:1000:1000) (945:945:945))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (341:341:341))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (723:723:723) (782:782:782))
        (PORT ena (1000:1000:1000) (945:945:945))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (400:400:400))
        (PORT datab (324:324:324) (403:403:403))
        (PORT datac (431:431:431) (446:446:446))
        (PORT datad (274:274:274) (349:349:349))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1145:1145:1145))
        (PORT datab (971:971:971) (945:945:945))
        (PORT datac (264:264:264) (337:337:337))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (723:723:723) (782:782:782))
        (PORT ena (1000:1000:1000) (945:945:945))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (400:400:400))
        (PORT datab (323:323:323) (402:402:402))
        (PORT datad (274:274:274) (348:348:348))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1150:1150:1150))
        (PORT datab (994:994:994) (974:974:974))
        (PORT datad (1116:1116:1116) (1062:1062:1062))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (401:401:401))
        (PORT datab (322:322:322) (401:401:401))
        (PORT datac (264:264:264) (337:337:337))
        (PORT datad (272:272:272) (347:347:347))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (280:280:280))
        (PORT datac (953:953:953) (942:942:942))
        (PORT datad (372:372:372) (348:348:348))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (992:992:992))
        (PORT datab (261:261:261) (282:282:282))
        (PORT datac (1193:1193:1193) (1127:1127:1127))
        (PORT datad (900:900:900) (881:881:881))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (873:873:873) (875:875:875))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (948:948:948))
        (PORT datab (298:298:298) (368:368:368))
        (PORT datac (1161:1161:1161) (1110:1110:1110))
        (PORT datad (933:933:933) (908:908:908))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (400:400:400))
        (PORT datab (311:311:311) (378:378:378))
        (PORT datac (215:215:215) (236:236:236))
        (PORT datad (284:284:284) (363:363:363))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (400:400:400))
        (PORT datab (323:323:323) (401:401:401))
        (PORT datad (273:273:273) (348:348:348))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (950:950:950))
        (PORT datab (310:310:310) (377:377:377))
        (PORT datac (372:372:372) (351:351:351))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (332:332:332))
        (PORT datab (242:242:242) (264:264:264))
        (PORT datac (378:378:378) (360:360:360))
        (PORT datad (372:372:372) (349:349:349))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (873:873:873) (875:875:875))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (373:373:373))
        (PORT datab (241:241:241) (263:263:263))
        (PORT datac (402:402:402) (415:415:415))
        (PORT datad (393:393:393) (372:372:372))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (873:873:873) (875:875:875))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (478:478:478))
        (PORT datab (322:322:322) (401:401:401))
        (PORT datac (219:219:219) (241:241:241))
        (PORT datad (271:271:271) (346:346:346))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (949:949:949))
        (PORT datab (406:406:406) (382:382:382))
        (PORT datac (264:264:264) (336:336:336))
        (PORT datad (271:271:271) (339:339:339))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (402:402:402))
        (PORT datab (322:322:322) (401:401:401))
        (PORT datac (555:555:555) (498:498:498))
        (PORT datad (272:272:272) (346:346:346))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (332:332:332))
        (PORT datab (241:241:241) (262:262:262))
        (PORT datac (378:378:378) (357:357:357))
        (PORT datad (348:348:348) (328:328:328))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (873:873:873) (875:875:875))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1090:1090:1090))
        (PORT datab (801:801:801) (802:802:802))
        (PORT datac (649:649:649) (626:626:626))
        (PORT datad (680:680:680) (678:678:678))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1090:1090:1090))
        (PORT datab (963:963:963) (917:917:917))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (734:734:734) (747:747:747))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (665:665:665))
        (PORT datab (376:376:376) (353:353:353))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (268:268:268) (326:326:326))
        (PORT datac (190:190:190) (208:208:208))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (2049:2049:2049))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (248:248:248) (267:267:267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (351:351:351))
        (PORT datac (453:453:453) (490:490:490))
        (PORT datad (631:631:631) (623:623:623))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1899:1899:1899) (1843:1843:1843))
        (PORT ena (1037:1037:1037) (993:993:993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (329:329:329))
        (PORT datac (778:778:778) (797:797:797))
        (PORT datad (628:628:628) (620:620:620))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1899:1899:1899) (1843:1843:1843))
        (PORT ena (842:842:842) (833:833:833))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|ir\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1166:1166:1166) (1121:1121:1121))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|ir\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2007:2007:2007))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (884:884:884) (912:912:912))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_b)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (808:808:808))
        (PORT datab (267:267:267) (325:325:325))
        (PORT datac (685:685:685) (685:685:685))
        (PORT datad (249:249:249) (317:317:317))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (927:927:927) (880:880:880))
        (PORT datad (373:373:373) (355:355:355))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1567:1567:1567) (1488:1488:1488))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1309:1309:1309))
        (PORT datab (1047:1047:1047) (1032:1032:1032))
        (PORT datac (1286:1286:1286) (1262:1262:1262))
        (PORT datad (1670:1670:1670) (1627:1627:1627))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_en\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (705:705:705) (706:706:706))
        (PORT datac (1013:1013:1013) (1003:1003:1003))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (694:694:694))
        (PORT datab (789:789:789) (810:810:810))
        (PORT datac (2000:2000:2000) (1934:1934:1934))
        (PORT datad (733:733:733) (707:707:707))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT asdata (1532:1532:1532) (1483:1483:1483))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[11\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1997:1997:1997) (1912:1912:1912))
        (PORT datab (1361:1361:1361) (1285:1285:1285))
        (PORT datac (2645:2645:2645) (2618:2618:2618))
        (PORT datad (387:387:387) (401:401:401))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[11\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1781:1781:1781) (1674:1674:1674))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (667:667:667) (639:639:639))
        (PORT datad (1285:1285:1285) (1231:1231:1231))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT ena (1822:1822:1822) (1714:1714:1714))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1282:1282:1282))
        (PORT datab (1366:1366:1366) (1337:1337:1337))
        (PORT datac (1579:1579:1579) (1548:1548:1548))
        (PORT datad (1556:1556:1556) (1549:1549:1549))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_br_cmp\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1645:1645:1645) (1596:1596:1596))
        (PORT datab (1668:1668:1668) (1641:1641:1641))
        (PORT datac (568:568:568) (511:511:511))
        (PORT datad (567:567:567) (511:511:511))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_br_cmp\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1062:1062:1062))
        (PORT datab (1305:1305:1305) (1237:1237:1237))
        (PORT datac (639:639:639) (585:585:585))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_br_cmp\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (919:919:919) (838:838:838))
        (PORT datac (674:674:674) (652:652:652))
        (PORT datad (627:627:627) (577:577:577))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br_cmp)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2115:2115:2115) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1014:1014:1014))
        (PORT datac (663:663:663) (658:658:658))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_wrctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1597:1597:1597))
        (PORT datab (473:473:473) (463:463:463))
        (PORT datac (1822:1822:1822) (1775:1775:1775))
        (PORT datad (364:364:364) (351:351:351))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_wrctl_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2115:2115:2115) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_wrctl_status\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1223:1223:1223))
        (PORT datab (1032:1032:1032) (1036:1036:1036))
        (PORT datac (989:989:989) (961:961:961))
        (PORT datad (1129:1129:1129) (1078:1078:1078))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_ienable_reg_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1242:1242:1242))
        (PORT datab (275:275:275) (301:301:301))
        (PORT datac (783:783:783) (804:804:804))
        (PORT datad (897:897:897) (865:865:865))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_ienable_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (957:957:957) (919:919:919))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_ienable_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2108:2108:2108) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_bstatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1238:1238:1238))
        (PORT datab (826:826:826) (836:836:836))
        (PORT datac (923:923:923) (889:889:889))
        (PORT datad (239:239:239) (267:267:267))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_estatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1243:1243:1243))
        (PORT datab (825:825:825) (834:834:834))
        (PORT datac (921:921:921) (887:887:887))
        (PORT datad (234:234:234) (262:262:262))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_estatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1239:1239:1239))
        (PORT datab (276:276:276) (302:302:302))
        (PORT datac (783:783:783) (804:804:804))
        (PORT datad (1011:1011:1011) (981:981:981))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_estatus_reg_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (881:881:881))
        (PORT datab (793:793:793) (813:813:813))
        (PORT datac (264:264:264) (330:330:330))
        (PORT datad (888:888:888) (823:823:823))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_estatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2047:2047:2047))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2113:2113:2113) (1983:1983:1983))
        (PORT ena (1637:1637:1637) (1594:1594:1594))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_wrctl_status\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1239:1239:1239))
        (PORT datab (825:825:825) (834:834:834))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_status_reg_pie_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (962:962:962))
        (PORT datab (373:373:373) (349:349:349))
        (PORT datac (902:902:902) (864:864:864))
        (PORT datad (376:376:376) (346:346:346))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_status_reg_pie_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (939:939:939))
        (PORT datab (903:903:903) (837:837:837))
        (PORT datac (254:254:254) (317:317:317))
        (PORT datad (640:640:640) (611:611:611))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_eret)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (715:715:715))
        (PORT datab (1954:1954:1954) (1910:1910:1910))
        (PORT datac (1797:1797:1797) (1731:1731:1731))
        (PORT datad (1394:1394:1394) (1292:1292:1292))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_status_reg_pie_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (385:385:385))
        (PORT datab (291:291:291) (351:351:351))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (660:660:660) (628:628:628))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_status_reg_pie)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2047:2047:2047))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2113:2113:2113) (1983:1983:1983))
        (PORT ena (1637:1637:1637) (1594:1594:1594))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_bstatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1245:1245:1245))
        (PORT datab (270:270:270) (296:296:296))
        (PORT datac (780:780:780) (802:802:802))
        (PORT datad (982:982:982) (966:966:966))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_bstatus_reg_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (836:836:836))
        (PORT datab (298:298:298) (360:360:360))
        (PORT datac (868:868:868) (811:811:811))
        (PORT datad (472:472:472) (516:516:516))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_bstatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2047:2047:2047))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2113:2113:2113) (1983:1983:1983))
        (PORT ena (1637:1637:1637) (1594:1594:1594))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_control_rd_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (353:353:353))
        (PORT datab (826:826:826) (837:837:837))
        (PORT datac (1178:1178:1178) (1200:1200:1200))
        (PORT datad (980:980:980) (964:964:964))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_ienable\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (261:261:261) (325:325:325))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_ienable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1972:1972:1972))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_ipending_reg_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (680:680:680))
        (PORT datab (224:224:224) (240:240:240))
        (PORT datac (190:190:190) (209:209:209))
        (PORT datad (713:713:713) (718:718:718))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_ipending_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_control_rd_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (641:641:641))
        (PORT datab (1035:1035:1035) (1039:1039:1039))
        (PORT datac (992:992:992) (964:964:964))
        (PORT datad (1217:1217:1217) (1187:1187:1187))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_control_rd_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (244:244:244))
        (PORT datab (232:232:232) (251:251:251))
        (PORT datac (990:990:990) (963:963:963))
        (PORT datad (942:942:942) (927:927:927))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_control_rd_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1247:1247:1247))
        (PORT datab (234:234:234) (254:254:254))
        (PORT datac (187:187:187) (206:206:206))
        (PORT datad (1016:1016:1016) (987:987:987))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_control_rd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2108:2108:2108) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1135:1135:1135))
        (PORT datab (687:687:687) (677:677:677))
        (PORT datac (669:669:669) (675:675:675))
        (PORT datad (388:388:388) (406:406:406))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2098:2098:2098))
        (PORT clk (2408:2408:2408) (2353:2353:2353))
        (PORT ena (5234:5234:5234) (5392:5392:5392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5981:5981:5981) (5847:5847:5847))
        (PORT d[1] (3105:3105:3105) (3070:3070:3070))
        (PORT d[2] (4467:4467:4467) (4356:4356:4356))
        (PORT d[3] (5152:5152:5152) (5068:5068:5068))
        (PORT d[4] (3077:3077:3077) (3045:3045:3045))
        (PORT d[5] (10733:10733:10733) (10229:10229:10229))
        (PORT d[6] (3358:3358:3358) (3327:3327:3327))
        (PORT d[7] (4760:4760:4760) (4629:4629:4629))
        (PORT d[8] (3853:3853:3853) (3805:3805:3805))
        (PORT d[9] (4816:4816:4816) (4689:4689:4689))
        (PORT d[10] (6695:6695:6695) (6574:6574:6574))
        (PORT d[11] (3200:3200:3200) (3219:3219:3219))
        (PORT d[12] (3839:3839:3839) (3863:3863:3863))
        (PORT clk (2405:2405:2405) (2349:2349:2349))
        (PORT ena (5230:5230:5230) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5116:5116:5116) (4795:4795:4795))
        (PORT clk (2405:2405:2405) (2349:2349:2349))
        (PORT ena (5230:5230:5230) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2259:2259:2259))
        (PORT clk (2405:2405:2405) (2349:2349:2349))
        (PORT ena (5230:5230:5230) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2461:2461:2461))
        (PORT clk (2408:2408:2408) (2353:2353:2353))
        (PORT ena (5234:5234:5234) (5392:5392:5392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2353:2353:2353))
        (PORT d[0] (5234:5234:5234) (5392:5392:5392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2367:2367:2367))
        (PORT clk (2405:2405:2405) (2351:2351:2351))
        (PORT ena (5234:5234:5234) (5392:5392:5392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5636:5636:5636) (5503:5503:5503))
        (PORT d[1] (3054:3054:3054) (3025:3025:3025))
        (PORT d[2] (4432:4432:4432) (4321:4321:4321))
        (PORT d[3] (5151:5151:5151) (5067:5067:5067))
        (PORT d[4] (3093:3093:3093) (3063:3063:3063))
        (PORT d[5] (10753:10753:10753) (10248:10248:10248))
        (PORT d[6] (3408:3408:3408) (3384:3384:3384))
        (PORT d[7] (4720:4720:4720) (4592:4592:4592))
        (PORT d[8] (3870:3870:3870) (3812:3812:3812))
        (PORT d[9] (3838:3838:3838) (3729:3729:3729))
        (PORT d[10] (6704:6704:6704) (6578:6578:6578))
        (PORT d[11] (3232:3232:3232) (3247:3247:3247))
        (PORT d[12] (3573:3573:3573) (3619:3619:3619))
        (PORT clk (2402:2402:2402) (2347:2347:2347))
        (PORT ena (5230:5230:5230) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3323:3323:3323) (3229:3229:3229))
        (PORT clk (2402:2402:2402) (2347:2347:2347))
        (PORT ena (5230:5230:5230) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2300:2300:2300))
        (PORT clk (2402:2402:2402) (2347:2347:2347))
        (PORT ena (5230:5230:5230) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2160:2160:2160))
        (PORT clk (2405:2405:2405) (2351:2351:2351))
        (PORT ena (5234:5234:5234) (5392:5392:5392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2351:2351:2351))
        (PORT d[0] (5234:5234:5234) (5392:5392:5392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2398:2398:2398))
        (PORT clk (2398:2398:2398) (2344:2344:2344))
        (PORT ena (5625:5625:5625) (5787:5787:5787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5960:5960:5960) (5826:5826:5826))
        (PORT d[1] (3355:3355:3355) (3304:3304:3304))
        (PORT d[2] (4463:4463:4463) (4348:4348:4348))
        (PORT d[3] (4570:4570:4570) (4502:4502:4502))
        (PORT d[4] (2781:2781:2781) (2757:2757:2757))
        (PORT d[5] (10437:10437:10437) (9948:9948:9948))
        (PORT d[6] (3417:3417:3417) (3393:3393:3393))
        (PORT d[7] (4647:4647:4647) (4509:4509:4509))
        (PORT d[8] (3866:3866:3866) (3820:3820:3820))
        (PORT d[9] (4548:4548:4548) (4432:4432:4432))
        (PORT d[10] (6672:6672:6672) (6552:6552:6552))
        (PORT d[11] (2854:2854:2854) (2887:2887:2887))
        (PORT d[12] (3926:3926:3926) (3949:3949:3949))
        (PORT clk (2395:2395:2395) (2340:2340:2340))
        (PORT ena (5621:5621:5621) (5784:5784:5784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3341:3341:3341))
        (PORT clk (2395:2395:2395) (2340:2340:2340))
        (PORT ena (5621:5621:5621) (5784:5784:5784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (2565:2565:2565))
        (PORT clk (2395:2395:2395) (2340:2340:2340))
        (PORT ena (5621:5621:5621) (5784:5784:5784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2150:2150:2150))
        (PORT clk (2398:2398:2398) (2344:2344:2344))
        (PORT ena (5625:5625:5625) (5787:5787:5787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2344:2344:2344))
        (PORT d[0] (5625:5625:5625) (5787:5787:5787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1564:1564:1564))
        (PORT clk (2437:2437:2437) (2376:2376:2376))
        (PORT ena (5188:5188:5188) (5374:5374:5374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (993:993:993))
        (PORT d[1] (1329:1329:1329) (1270:1270:1270))
        (PORT d[2] (1180:1180:1180) (1110:1110:1110))
        (PORT d[3] (2271:2271:2271) (2199:2199:2199))
        (PORT d[4] (3002:3002:3002) (2949:2949:2949))
        (PORT d[5] (1046:1046:1046) (1008:1008:1008))
        (PORT d[6] (2014:2014:2014) (1942:1942:1942))
        (PORT d[7] (770:770:770) (765:765:765))
        (PORT d[8] (1162:1162:1162) (1078:1078:1078))
        (PORT d[9] (3330:3330:3330) (3131:3131:3131))
        (PORT d[10] (2824:2824:2824) (2680:2680:2680))
        (PORT d[11] (2747:2747:2747) (2744:2744:2744))
        (PORT d[12] (1502:1502:1502) (1421:1421:1421))
        (PORT clk (2434:2434:2434) (2372:2372:2372))
        (PORT ena (5184:5184:5184) (5371:5371:5371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3255:3255:3255))
        (PORT clk (2434:2434:2434) (2372:2372:2372))
        (PORT ena (5184:5184:5184) (5371:5371:5371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2416:2416:2416))
        (PORT clk (2434:2434:2434) (2372:2372:2372))
        (PORT ena (5184:5184:5184) (5371:5371:5371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1103:1103:1103))
        (PORT clk (2437:2437:2437) (2376:2376:2376))
        (PORT ena (5188:5188:5188) (5374:5374:5374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2376:2376:2376))
        (PORT d[0] (5188:5188:5188) (5374:5374:5374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1796:1796:1796) (1699:1699:1699))
        (PORT datab (829:829:829) (751:751:751))
        (PORT datac (1498:1498:1498) (1414:1414:1414))
        (PORT datad (1541:1541:1541) (1463:1463:1463))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1510:1510:1510))
        (PORT datab (1815:1815:1815) (1704:1704:1704))
        (PORT datac (1929:1929:1929) (1870:1870:1870))
        (PORT datad (186:186:186) (202:202:202))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3198:3198:3198) (2966:2966:2966))
        (PORT clk (2439:2439:2439) (2381:2381:2381))
        (PORT ena (5494:5494:5494) (5668:5668:5668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5922:5922:5922) (5750:5750:5750))
        (PORT d[1] (3079:3079:3079) (3041:3041:3041))
        (PORT d[2] (4678:4678:4678) (4520:4520:4520))
        (PORT d[3] (5451:5451:5451) (5313:5313:5313))
        (PORT d[4] (3409:3409:3409) (3357:3357:3357))
        (PORT d[5] (9668:9668:9668) (9191:9191:9191))
        (PORT d[6] (4051:4051:4051) (4020:4020:4020))
        (PORT d[7] (5312:5312:5312) (5132:5132:5132))
        (PORT d[8] (4553:4553:4553) (4509:4509:4509))
        (PORT d[9] (4852:4852:4852) (4713:4713:4713))
        (PORT d[10] (5925:5925:5925) (5775:5775:5775))
        (PORT d[11] (3288:3288:3288) (3311:3311:3311))
        (PORT d[12] (4975:4975:4975) (4633:4633:4633))
        (PORT clk (2436:2436:2436) (2377:2377:2377))
        (PORT ena (5490:5490:5490) (5665:5665:5665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5328:5328:5328) (5162:5162:5162))
        (PORT clk (2436:2436:2436) (2377:2377:2377))
        (PORT ena (5490:5490:5490) (5665:5665:5665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4990:4990:4990) (4640:4640:4640))
        (PORT clk (2436:2436:2436) (2377:2377:2377))
        (PORT ena (5490:5490:5490) (5665:5665:5665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (1851:1851:1851))
        (PORT clk (2439:2439:2439) (2381:2381:2381))
        (PORT ena (5494:5494:5494) (5668:5668:5668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2381:2381:2381))
        (PORT d[0] (5494:5494:5494) (5668:5668:5668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2151:2151:2151) (1973:1973:1973))
        (PORT datac (1504:1504:1504) (1420:1420:1420))
        (PORT datad (1543:1543:1543) (1465:1465:1465))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (2481:2481:2481))
        (PORT clk (2438:2438:2438) (2380:2380:2380))
        (PORT ena (5488:5488:5488) (5656:5656:5656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6187:6187:6187) (6001:6001:6001))
        (PORT d[1] (2747:2747:2747) (2707:2707:2707))
        (PORT d[2] (4985:4985:4985) (4815:4815:4815))
        (PORT d[3] (5433:5433:5433) (5296:5296:5296))
        (PORT d[4] (3430:3430:3430) (3398:3398:3398))
        (PORT d[5] (9717:9717:9717) (9237:9237:9237))
        (PORT d[6] (3701:3701:3701) (3685:3685:3685))
        (PORT d[7] (5319:5319:5319) (5139:5139:5139))
        (PORT d[8] (4281:4281:4281) (4243:4243:4243))
        (PORT d[9] (4876:4876:4876) (4734:4734:4734))
        (PORT d[10] (6243:6243:6243) (6062:6062:6062))
        (PORT d[11] (3295:3295:3295) (3319:3319:3319))
        (PORT d[12] (4973:4973:4973) (4636:4636:4636))
        (PORT clk (2435:2435:2435) (2376:2376:2376))
        (PORT ena (5484:5484:5484) (5653:5653:5653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (2836:2836:2836))
        (PORT clk (2435:2435:2435) (2376:2376:2376))
        (PORT ena (5484:5484:5484) (5653:5653:5653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5078:5078:5078) (4697:4697:4697))
        (PORT clk (2435:2435:2435) (2376:2376:2376))
        (PORT ena (5484:5484:5484) (5653:5653:5653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (1858:1858:1858))
        (PORT clk (2438:2438:2438) (2380:2380:2380))
        (PORT ena (5488:5488:5488) (5656:5656:5656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2380:2380:2380))
        (PORT d[0] (5488:5488:5488) (5656:5656:5656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1511:1511:1511))
        (PORT datab (1099:1099:1099) (1016:1016:1016))
        (PORT datac (1506:1506:1506) (1423:1423:1423))
        (PORT datad (2464:2464:2464) (2242:2242:2242))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (240:240:240))
        (PORT datab (221:221:221) (237:237:237))
        (PORT datac (2835:2835:2835) (2809:2809:2809))
        (PORT datad (340:340:340) (319:319:319))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|w_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2396:2396:2396) (2214:2214:2214))
        (PORT datab (1358:1358:1358) (1331:1331:1331))
        (PORT datac (1843:1843:1843) (1780:1780:1780))
        (PORT datad (944:944:944) (888:888:888))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|altpll_0\|prev_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1972:1972:1972))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_pll")
    (INSTANCE u0\|altpll_0\|sd1\|pll7)
    (DELAY
      (ABSOLUTE
        (PORT areset (2860:2860:2860) (2860:2860:2860))
        (PORT inclk[0] (2528:2528:2528) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|stdsync2\|dffpipe3\|dffe4a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (247:247:247) (259:259:259))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|altpll_0\|stdsync2\|dffpipe3\|dffe4a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|stdsync2\|dffpipe3\|dffe5a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|altpll_0\|stdsync2\|dffpipe3\|dffe5a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|altpll_0\|stdsync2\|dffpipe3\|dffe6a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2023:2023:2023))
        (PORT asdata (6433:6433:6433) (6139:6139:6139))
        (PORT clrn (2103:2103:2103) (1972:1972:1972))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|readdata\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1874:1874:1874) (1807:1807:1807))
        (PORT datad (251:251:251) (312:312:312))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|readdata\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (676:676:676))
        (PORT datab (305:305:305) (369:369:369))
        (PORT datac (1218:1218:1218) (1192:1192:1192))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1972:1972:1972))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT asdata (1661:1661:1661) (1627:1627:1627))
        (PORT clrn (2104:2104:2104) (1973:1973:1973))
        (PORT ena (859:859:859) (844:844:844))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1497:1497:1497))
        (PORT datab (708:708:708) (716:716:716))
        (PORT datad (1846:1846:1846) (1795:1795:1795))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1036:1036:1036))
        (PORT datab (838:838:838) (855:855:855))
        (PORT datac (908:908:908) (885:885:885))
        (PORT datad (228:228:228) (288:288:288))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1946:1946:1946))
        (PORT d (476:476:476) (477:477:477))
        (PORT clrn (2273:2273:2273) (2209:2209:2209))
        (IOPATH (posedge clk) q (602:602:602) (544:544:544))
        (IOPATH (negedge clrn) q (726:726:726) (668:668:668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (101:101:101))
      (HOLD d (posedge clk) (52:52:52))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (930:930:930))
        (PORT datac (1137:1137:1137) (1056:1056:1056))
        (PORT datad (1600:1600:1600) (1543:1543:1543))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_reg_readdata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (285:285:285))
        (PORT datab (434:434:434) (454:454:454))
        (PORT datac (253:253:253) (315:315:315))
        (PORT datad (261:261:261) (291:291:291))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (627:627:627) (571:571:571))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1341:1341:1341) (1295:1295:1295))
        (PORT sload (2593:2593:2593) (2692:2692:2692))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2032:2032:2032))
        (PORT asdata (1355:1355:1355) (1332:1332:1332))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (779:779:779))
        (PORT datab (1036:1036:1036) (989:989:989))
        (PORT datac (1211:1211:1211) (1126:1126:1126))
        (PORT datad (388:388:388) (409:409:409))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (902:902:902))
        (PORT datab (2445:2445:2445) (2485:2485:2485))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (1000:1000:1000) (948:948:948))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1128:1128:1128))
        (PORT datac (954:954:954) (895:895:895))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (562:562:562))
        (PORT datab (733:733:733) (709:709:709))
        (PORT datac (242:242:242) (306:306:306))
        (PORT datad (2079:2079:2079) (1947:1947:1947))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2033:2033:2033))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT ena (3026:3026:3026) (2908:2908:2908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (749:749:749) (762:762:762))
        (PORT datac (552:552:552) (492:492:492))
        (PORT datad (706:706:706) (712:712:712))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (865:865:865))
        (PORT datab (2119:2119:2119) (2108:2108:2108))
        (PORT datad (1184:1184:1184) (1117:1117:1117))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1368:1368:1368) (1312:1312:1312))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT sload (1608:1608:1608) (1594:1594:1594))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (992:992:992))
        (PORT datab (1297:1297:1297) (1234:1234:1234))
        (PORT datac (998:998:998) (998:998:998))
        (PORT datad (1013:1013:1013) (992:992:992))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (833:833:833))
        (PORT datab (999:999:999) (929:929:929))
        (PORT datad (2092:2092:2092) (1991:1991:1991))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (817:817:817) (833:833:833))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sclr (1751:1751:1751) (1736:1736:1736))
        (PORT sload (1340:1340:1340) (1400:1400:1400))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1515:1515:1515))
        (PORT datab (505:505:505) (537:537:537))
        (PORT datac (1766:1766:1766) (1691:1691:1691))
        (PORT datad (462:462:462) (492:492:492))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|woverflow\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1845:1845:1845) (1734:1734:1734))
        (PORT datab (932:932:932) (865:865:865))
        (PORT datac (950:950:950) (935:935:935))
        (PORT datad (388:388:388) (371:371:371))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|fifo_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (731:731:731) (692:692:692))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|fifo_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2012:2012:2012))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2089:2089:2089) (1964:1964:1964))
        (PORT ena (842:842:842) (833:833:833))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1005:1005:1005) (999:999:999))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (PORT sload (1348:1348:1348) (1391:1391:1391))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[16\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2142:2142:2142) (2161:2161:2161))
        (PORT datab (633:633:633) (624:624:624))
        (PORT datac (938:938:938) (883:883:883))
        (PORT datad (1040:1040:1040) (1000:1000:1000))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[16\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1014:1014:1014))
        (PORT datac (1525:1525:1525) (1439:1439:1439))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[16\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (658:658:658))
        (PORT datab (1537:1537:1537) (1451:1451:1451))
        (PORT datac (400:400:400) (391:391:391))
        (PORT datad (2057:2057:2057) (1927:1927:1927))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2032:2032:2032))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1982:1982:1982))
        (PORT ena (1830:1830:1830) (1719:1719:1719))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1286:1286:1286))
        (PORT datab (1361:1361:1361) (1331:1331:1331))
        (PORT datac (1575:1575:1575) (1543:1543:1543))
        (PORT datad (1559:1559:1559) (1553:1553:1553))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_subtract\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (413:413:413))
        (PORT datab (1281:1281:1281) (1245:1245:1245))
        (PORT datac (360:360:360) (338:338:338))
        (PORT datad (364:364:364) (342:342:342))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_subtract\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1505:1505:1505))
        (PORT datab (1638:1638:1638) (1606:1606:1606))
        (PORT datac (390:390:390) (377:377:377))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_subtract\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (247:247:247))
        (PORT datac (676:676:676) (654:654:654))
        (PORT datad (628:628:628) (579:579:579))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_alu_sub\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (592:592:592))
        (PORT datab (478:478:478) (459:459:459))
        (PORT datac (1899:1899:1899) (1762:1762:1762))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_alu_sub)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2115:2115:2115) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (793:793:793) (802:802:802))
        (PORT datac (240:240:240) (304:304:304))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[8\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (903:903:903))
        (PORT datab (1071:1071:1071) (1029:1029:1029))
        (PORT datac (1558:1558:1558) (1458:1458:1458))
        (PORT datad (2093:2093:2093) (1910:1910:1910))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT ena (2437:2437:2437) (2341:2341:2341))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1068:1068:1068))
        (PORT datab (672:672:672) (664:664:664))
        (PORT datac (1010:1010:1010) (1012:1012:1012))
        (PORT datad (985:985:985) (975:975:975))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2043:2043:2043))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1046:1046:1046))
        (PORT datab (1731:1731:1731) (1700:1700:1700))
        (PORT datac (275:275:275) (346:346:346))
        (PORT datad (237:237:237) (299:299:299))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (404:404:404))
        (PORT datab (1908:1908:1908) (1823:1823:1823))
        (PORT datad (420:420:420) (441:441:441))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|avalon_ociram_readdata_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1044:1044:1044))
        (PORT datab (313:313:313) (380:380:380))
        (PORT datac (681:681:681) (689:689:689))
        (PORT datad (1685:1685:1685) (1659:1659:1659))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (342:342:342))
        (PORT datab (316:316:316) (383:383:383))
        (PORT datac (234:234:234) (295:295:295))
        (PORT datad (548:548:548) (493:493:493))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1929:1929:1929) (1879:1879:1879))
        (PORT datab (311:311:311) (378:378:378))
        (PORT datac (1789:1789:1789) (1656:1656:1656))
        (PORT datad (454:454:454) (479:479:479))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (378:378:378))
        (PORT datab (1906:1906:1906) (1821:1821:1821))
        (PORT datad (182:182:182) (199:199:199))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1330:1330:1330))
        (PORT datab (995:995:995) (974:974:974))
        (PORT datad (261:261:261) (290:290:290))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_ienable\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1972:1972:1972))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1173:1173:1173))
        (PORT datab (1846:1846:1846) (1704:1704:1704))
        (PORT datac (721:721:721) (697:697:697))
        (PORT datad (1677:1677:1677) (1638:1638:1638))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2030:2030:2030))
        (PORT asdata (1080:1080:1080) (1084:1084:1084))
        (PORT clrn (2108:2108:2108) (1979:1979:1979))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[23\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (328:328:328))
        (PORT datab (2422:2422:2422) (2409:2409:2409))
        (PORT datac (1951:1951:1951) (1872:1872:1872))
        (PORT datad (1024:1024:1024) (989:989:989))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[23\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (619:619:619))
        (PORT datab (1536:1536:1536) (1451:1451:1451))
        (PORT datac (1251:1251:1251) (1191:1191:1191))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[23\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (750:750:750) (717:717:717))
        (PORT datac (208:208:208) (227:227:227))
        (PORT datad (358:358:358) (332:332:332))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2032:2032:2032))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1982:1982:1982))
        (PORT ena (2027:2027:2027) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2205:2205:2205) (2018:2018:2018))
        (PORT datab (1235:1235:1235) (1160:1160:1160))
        (PORT datad (859:859:859) (786:786:786))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1029:1029:1029) (979:979:979))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT sload (1608:1608:1608) (1594:1594:1594))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[19\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1828:1828:1828) (1726:1726:1726))
        (PORT datab (800:800:800) (797:797:797))
        (PORT datac (1275:1275:1275) (1217:1217:1217))
        (PORT datad (769:769:769) (789:789:789))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (251:251:251))
        (PORT datab (1347:1347:1347) (1323:1323:1323))
        (PORT datad (871:871:871) (808:808:808))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2053:2053:2053))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1299:1299:1299) (1280:1280:1280))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT sclr (1813:1813:1813) (1783:1783:1783))
        (PORT sload (1389:1389:1389) (1457:1457:1457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (486:486:486))
        (PORT datab (292:292:292) (352:352:352))
        (PORT datac (196:196:196) (218:218:218))
        (PORT datad (894:894:894) (818:818:818))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (807:807:807))
        (PORT datab (2140:2140:2140) (2058:2058:2058))
        (PORT datac (367:367:367) (347:347:347))
        (PORT datad (1186:1186:1186) (1151:1151:1151))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1472:1472:1472))
        (PORT datac (1831:1831:1831) (1723:1723:1723))
        (PORT datad (972:972:972) (933:933:933))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1739:1739:1739) (1589:1589:1589))
        (PORT datab (244:244:244) (260:260:260))
        (PORT datac (1271:1271:1271) (1228:1228:1228))
        (PORT datad (581:581:581) (529:529:529))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1146:1146:1146))
        (PORT datab (1876:1876:1876) (1766:1766:1766))
        (PORT datad (1034:1034:1034) (1029:1029:1029))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (209:209:209) (228:228:228))
        (PORT datad (204:204:204) (221:221:221))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src6_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1066:1066:1066))
        (PORT datab (1450:1450:1450) (1354:1354:1354))
        (PORT datac (694:694:694) (671:671:671))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1149:1149:1149))
        (PORT datab (1117:1117:1117) (1111:1111:1111))
        (PORT datac (1034:1034:1034) (1035:1035:1035))
        (PORT datad (284:284:284) (357:357:357))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (227:227:227))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (243:243:243))
        (PORT datac (1024:1024:1024) (988:988:988))
        (PORT datad (229:229:229) (288:288:288))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (953:953:953))
        (PORT datab (1053:1053:1053) (1010:1010:1010))
        (PORT datad (942:942:942) (894:894:894))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2133:2133:2133) (2001:2001:2001))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (204:204:204))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2133:2133:2133) (2001:2001:2001))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1013:1013:1013))
        (PORT datab (1056:1056:1056) (1014:1014:1014))
        (PORT datac (1007:1007:1007) (956:956:956))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2133:2133:2133) (2001:2001:2001))
        (PORT ena (1596:1596:1596) (1518:1518:1518))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1318:1318:1318))
        (PORT datab (743:743:743) (746:746:746))
        (PORT datac (1017:1017:1017) (982:982:982))
        (PORT datad (966:966:966) (917:917:917))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (986:986:986))
        (PORT datab (1828:1828:1828) (1680:1680:1680))
        (PORT datac (1082:1082:1082) (1080:1080:1080))
        (PORT datad (285:285:285) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1907w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (315:315:315))
        (PORT datab (281:281:281) (317:317:317))
        (PORT datac (2375:2375:2375) (2241:2241:2241))
        (PORT datad (693:693:693) (660:660:660))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2728:2728:2728))
        (PORT clk (2376:2376:2376) (2310:2310:2310))
        (PORT ena (3230:3230:3230) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (3404:3404:3404))
        (PORT d[1] (4541:4541:4541) (4566:4566:4566))
        (PORT d[2] (4041:4041:4041) (3920:3920:3920))
        (PORT d[3] (3555:3555:3555) (3356:3356:3356))
        (PORT d[4] (3720:3720:3720) (3677:3677:3677))
        (PORT d[5] (3681:3681:3681) (3451:3451:3451))
        (PORT d[6] (4505:4505:4505) (4528:4528:4528))
        (PORT d[7] (3235:3235:3235) (3040:3040:3040))
        (PORT d[8] (3403:3403:3403) (3312:3312:3312))
        (PORT d[9] (3370:3370:3370) (3179:3179:3179))
        (PORT d[10] (3262:3262:3262) (3058:3058:3058))
        (PORT d[11] (2421:2421:2421) (2410:2410:2410))
        (PORT d[12] (3122:3122:3122) (3126:3126:3126))
        (PORT clk (2373:2373:2373) (2306:2306:2306))
        (PORT ena (3226:3226:3226) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4617:4617:4617) (4404:4404:4404))
        (PORT clk (2373:2373:2373) (2306:2306:2306))
        (PORT ena (3226:3226:3226) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4211:4211:4211) (4029:4029:4029))
        (PORT clk (2373:2373:2373) (2306:2306:2306))
        (PORT ena (3226:3226:3226) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4739:4739:4739) (4486:4486:4486))
        (PORT clk (2376:2376:2376) (2310:2310:2310))
        (PORT ena (3230:3230:3230) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2310:2310:2310))
        (PORT d[0] (3230:3230:3230) (3390:3390:3390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2139:2139:2139) (2036:2036:2036))
        (PORT datac (1949:1949:1949) (1807:1807:1807))
        (PORT datad (1881:1881:1881) (1841:1841:1841))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (2656:2656:2656))
        (PORT clk (2382:2382:2382) (2319:2319:2319))
        (PORT ena (5169:5169:5169) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3014:3014:3014))
        (PORT d[1] (4862:4862:4862) (4883:4883:4883))
        (PORT d[2] (3360:3360:3360) (3233:3233:3233))
        (PORT d[3] (4478:4478:4478) (4390:4390:4390))
        (PORT d[4] (3545:3545:3545) (3567:3567:3567))
        (PORT d[5] (3020:3020:3020) (2878:2878:2878))
        (PORT d[6] (4781:4781:4781) (4780:4780:4780))
        (PORT d[7] (3934:3934:3934) (3765:3765:3765))
        (PORT d[8] (4160:4160:4160) (4093:4093:4093))
        (PORT d[9] (4259:4259:4259) (4163:4163:4163))
        (PORT d[10] (6110:6110:6110) (5912:5912:5912))
        (PORT d[11] (2791:2791:2791) (2801:2801:2801))
        (PORT d[12] (3461:3461:3461) (3458:3458:3458))
        (PORT clk (2379:2379:2379) (2315:2315:2315))
        (PORT ena (5165:5165:5165) (5317:5317:5317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4163:4163:4163) (3945:3945:3945))
        (PORT clk (2379:2379:2379) (2315:2315:2315))
        (PORT ena (5165:5165:5165) (5317:5317:5317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4580:4580:4580) (4365:4365:4365))
        (PORT clk (2379:2379:2379) (2315:2315:2315))
        (PORT ena (5165:5165:5165) (5317:5317:5317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3067:3067:3067))
        (PORT clk (2382:2382:2382) (2319:2319:2319))
        (PORT ena (5169:5169:5169) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2319:2319:2319))
        (PORT d[0] (5169:5169:5169) (5320:5320:5320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2143:2143:2143) (2041:2041:2041))
        (PORT datab (1931:1931:1931) (1885:1885:1885))
        (PORT datac (1513:1513:1513) (1449:1449:1449))
        (PORT datad (700:700:700) (663:663:663))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2751:2751:2751))
        (PORT clk (2417:2417:2417) (2354:2354:2354))
        (PORT ena (3306:3306:3306) (3509:3509:3509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (3728:3728:3728))
        (PORT d[1] (5506:5506:5506) (5493:5493:5493))
        (PORT d[2] (4629:4629:4629) (4475:4475:4475))
        (PORT d[3] (3410:3410:3410) (3299:3299:3299))
        (PORT d[4] (3073:3073:3073) (3058:3058:3058))
        (PORT d[5] (3859:3859:3859) (3648:3648:3648))
        (PORT d[6] (5411:5411:5411) (5395:5395:5395))
        (PORT d[7] (3543:3543:3543) (3334:3334:3334))
        (PORT d[8] (4159:4159:4159) (4061:4061:4061))
        (PORT d[9] (3677:3677:3677) (3476:3476:3476))
        (PORT d[10] (3483:3483:3483) (3275:3275:3275))
        (PORT d[11] (3403:3403:3403) (3346:3346:3346))
        (PORT d[12] (4088:4088:4088) (4054:4054:4054))
        (PORT clk (2414:2414:2414) (2350:2350:2350))
        (PORT ena (3302:3302:3302) (3506:3506:3506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2368:2368:2368))
        (PORT clk (2414:2414:2414) (2350:2350:2350))
        (PORT ena (3302:3302:3302) (3506:3506:3506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (3244:3244:3244))
        (PORT clk (2414:2414:2414) (2350:2350:2350))
        (PORT ena (3302:3302:3302) (3506:3506:3506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3112:3112:3112))
        (PORT clk (2417:2417:2417) (2354:2354:2354))
        (PORT ena (3306:3306:3306) (3509:3509:3509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2354:2354:2354))
        (PORT d[0] (3306:3306:3306) (3509:3509:3509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2400:2400:2400))
        (PORT clk (2356:2356:2356) (2293:2293:2293))
        (PORT ena (5836:5836:5836) (6021:6021:6021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2684:2684:2684))
        (PORT d[1] (4948:4948:4948) (4965:4965:4965))
        (PORT d[2] (3293:3293:3293) (3144:3144:3144))
        (PORT d[3] (2441:2441:2441) (2322:2322:2322))
        (PORT d[4] (3529:3529:3529) (3552:3552:3552))
        (PORT d[5] (2967:2967:2967) (2828:2828:2828))
        (PORT d[6] (5423:5423:5423) (5391:5391:5391))
        (PORT d[7] (4558:4558:4558) (4357:4357:4357))
        (PORT d[8] (4246:4246:4246) (4198:4198:4198))
        (PORT d[9] (4572:4572:4572) (4471:4471:4471))
        (PORT d[10] (6752:6752:6752) (6527:6527:6527))
        (PORT d[11] (2465:2465:2465) (2489:2489:2489))
        (PORT d[12] (3512:3512:3512) (3535:3535:3535))
        (PORT clk (2353:2353:2353) (2289:2289:2289))
        (PORT ena (5832:5832:5832) (6018:6018:6018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (2958:2958:2958))
        (PORT clk (2353:2353:2353) (2289:2289:2289))
        (PORT ena (5832:5832:5832) (6018:6018:6018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4864:4864:4864) (4647:4647:4647))
        (PORT clk (2353:2353:2353) (2289:2289:2289))
        (PORT ena (5832:5832:5832) (6018:6018:6018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (2811:2811:2811))
        (PORT clk (2356:2356:2356) (2293:2293:2293))
        (PORT ena (5836:5836:5836) (6021:6021:6021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2293:2293:2293))
        (PORT d[0] (5836:5836:5836) (6021:6021:6021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2145:2145:2145) (2042:2042:2042))
        (PORT datab (1933:1933:1933) (1887:1887:1887))
        (PORT datac (1110:1110:1110) (1008:1008:1008))
        (PORT datad (1214:1214:1214) (1158:1158:1158))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2189:2189:2189))
        (PORT clk (2372:2372:2372) (2311:2311:2311))
        (PORT ena (5882:5882:5882) (6066:6066:6066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4805:4805:4805) (4635:4635:4635))
        (PORT d[1] (4808:4808:4808) (4777:4777:4777))
        (PORT d[2] (4969:4969:4969) (4799:4799:4799))
        (PORT d[3] (3339:3339:3339) (3201:3201:3201))
        (PORT d[4] (3997:3997:3997) (3930:3930:3930))
        (PORT d[5] (4415:4415:4415) (4089:4089:4089))
        (PORT d[6] (4789:4789:4789) (4769:4769:4769))
        (PORT d[7] (5454:5454:5454) (5295:5295:5295))
        (PORT d[8] (4048:4048:4048) (3908:3908:3908))
        (PORT d[9] (5460:5460:5460) (5305:5305:5305))
        (PORT d[10] (4636:4636:4636) (4369:4369:4369))
        (PORT d[11] (3017:3017:3017) (2985:2985:2985))
        (PORT d[12] (2023:2023:2023) (2005:2005:2005))
        (PORT clk (2369:2369:2369) (2307:2307:2307))
        (PORT ena (5878:5878:5878) (6063:6063:6063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4759:4759:4759) (4340:4340:4340))
        (PORT clk (2369:2369:2369) (2307:2307:2307))
        (PORT ena (5878:5878:5878) (6063:6063:6063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4618:4618:4618) (4414:4414:4414))
        (PORT clk (2369:2369:2369) (2307:2307:2307))
        (PORT ena (5878:5878:5878) (6063:6063:6063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5692:5692:5692) (5335:5335:5335))
        (PORT clk (2372:2372:2372) (2311:2311:2311))
        (PORT ena (5882:5882:5882) (6066:6066:6066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2311:2311:2311))
        (PORT d[0] (5882:5882:5882) (6066:6066:6066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2610:2610:2610))
        (PORT clk (2375:2375:2375) (2311:2311:2311))
        (PORT ena (5456:5456:5456) (5624:5624:5624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (2957:2957:2957))
        (PORT d[1] (4592:4592:4592) (4623:4623:4623))
        (PORT d[2] (3905:3905:3905) (3758:3758:3758))
        (PORT d[3] (4341:4341:4341) (4230:4230:4230))
        (PORT d[4] (3554:3554:3554) (3575:3575:3575))
        (PORT d[5] (2699:2699:2699) (2585:2585:2585))
        (PORT d[6] (5052:5052:5052) (5037:5037:5037))
        (PORT d[7] (4260:4260:4260) (4077:4077:4077))
        (PORT d[8] (4129:4129:4129) (4066:4066:4066))
        (PORT d[9] (4599:4599:4599) (4487:4487:4487))
        (PORT d[10] (6461:6461:6461) (6252:6252:6252))
        (PORT d[11] (3096:3096:3096) (3094:3094:3094))
        (PORT d[12] (3151:3151:3151) (3179:3179:3179))
        (PORT clk (2372:2372:2372) (2307:2307:2307))
        (PORT ena (5452:5452:5452) (5621:5621:5621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2256:2256:2256))
        (PORT clk (2372:2372:2372) (2307:2307:2307))
        (PORT ena (5452:5452:5452) (5621:5621:5621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4520:4520:4520) (4314:4314:4314))
        (PORT clk (2372:2372:2372) (2307:2307:2307))
        (PORT ena (5452:5452:5452) (5621:5621:5621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3111:3111:3111))
        (PORT clk (2375:2375:2375) (2311:2311:2311))
        (PORT ena (5456:5456:5456) (5624:5624:5624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2311:2311:2311))
        (PORT d[0] (5456:5456:5456) (5624:5624:5624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (563:563:563))
        (PORT datab (1368:1368:1368) (1319:1319:1319))
        (PORT datac (1221:1221:1221) (1159:1159:1159))
        (PORT datad (1885:1885:1885) (1845:1845:1845))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (2019:2019:2019) (1919:1919:1919))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2118:2118:2118) (2132:2132:2132))
        (PORT datab (1644:1644:1644) (1564:1564:1564))
        (PORT datac (236:236:236) (297:297:297))
        (PORT datad (1259:1259:1259) (1178:1178:1178))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (976:976:976) (930:930:930))
        (PORT datac (390:390:390) (407:407:407))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1758:1758:1758) (1645:1645:1645))
        (PORT datab (985:985:985) (909:909:909))
        (PORT datac (1876:1876:1876) (1789:1789:1789))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[14\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (824:824:824))
        (PORT datab (945:945:945) (873:873:873))
        (PORT datac (956:956:956) (935:935:935))
        (PORT datad (985:985:985) (974:974:974))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1980:1980:1980))
        (PORT ena (2136:2136:2136) (2019:2019:2019))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_logic_op_raw\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1855:1855:1855) (1778:1778:1778))
        (PORT datab (1050:1050:1050) (1029:1029:1029))
        (PORT datac (721:721:721) (694:694:694))
        (PORT datad (675:675:675) (639:639:639))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_compare_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~98)
    (DELAY
      (ABSOLUTE
        (PORT datad (1006:1006:1006) (990:990:990))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (255:255:255))
        (PORT datab (231:231:231) (250:250:250))
        (PORT datac (209:209:209) (227:227:227))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (673:673:673))
        (PORT datab (730:730:730) (688:688:688))
        (PORT datac (1149:1149:1149) (1052:1052:1052))
        (PORT datad (1311:1311:1311) (1228:1228:1228))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1155:1155:1155))
        (PORT datab (724:724:724) (712:712:712))
        (PORT datac (712:712:712) (719:719:719))
        (PORT datad (673:673:673) (657:657:657))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (262:262:262))
        (PORT datab (579:579:579) (527:527:527))
        (PORT datac (378:378:378) (362:362:362))
        (PORT datad (203:203:203) (219:219:219))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1147:1147:1147))
        (PORT datab (897:897:897) (825:825:825))
        (PORT datac (978:978:978) (928:928:928))
        (PORT datad (916:916:916) (845:845:845))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (680:680:680))
        (PORT datab (387:387:387) (366:366:366))
        (PORT datac (583:583:583) (533:533:533))
        (PORT datad (648:648:648) (611:611:611))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (872:872:872))
        (PORT datab (682:682:682) (649:649:649))
        (PORT datac (671:671:671) (641:641:641))
        (PORT datad (866:866:866) (801:801:801))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[16\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (751:751:751))
        (PORT datab (1314:1314:1314) (1249:1249:1249))
        (PORT datac (1242:1242:1242) (1200:1200:1200))
        (PORT datad (771:771:771) (792:792:792))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (252:252:252))
        (PORT datab (226:226:226) (244:244:244))
        (PORT datac (197:197:197) (218:218:218))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (264:264:264))
        (PORT datab (243:243:243) (259:259:259))
        (PORT datac (210:210:210) (229:229:229))
        (PORT datad (204:204:204) (220:220:220))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (250:250:250))
        (PORT datab (230:230:230) (248:248:248))
        (PORT datac (196:196:196) (218:218:218))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (695:695:695))
        (PORT datab (693:693:693) (658:658:658))
        (PORT datac (874:874:874) (802:802:802))
        (PORT datad (625:625:625) (583:583:583))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_compare_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_cmp_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (341:341:341))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (359:359:359) (334:334:334))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_cmp_result\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (343:343:343))
        (PORT datab (935:935:935) (865:865:865))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_cmp_result)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_uncond_cti_non_br\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1584:1584:1584))
        (PORT datab (1681:1681:1681) (1655:1655:1655))
        (PORT datac (409:409:409) (392:392:392))
        (PORT datad (435:435:435) (428:428:428))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_uncond_cti_non_br\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (248:248:248))
        (PORT datac (859:859:859) (796:796:796))
        (PORT datad (354:354:354) (339:339:339))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_uncond_cti_non_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2115:2115:2115) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_sel_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (733:733:733))
        (PORT datab (780:780:780) (777:777:777))
        (PORT datac (624:624:624) (609:609:609))
        (PORT datad (1154:1154:1154) (1100:1100:1100))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_sel_nxt\.10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (396:396:396))
        (PORT datac (745:745:745) (777:777:777))
        (PORT datad (473:473:473) (518:518:518))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (687:687:687))
        (PORT datab (749:749:749) (715:715:715))
        (PORT datac (636:636:636) (604:604:604))
        (PORT datad (900:900:900) (831:831:831))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT ena (2163:2163:2163) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line1_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1277:1277:1277) (1258:1258:1258))
        (PORT datac (3160:3160:3160) (2976:2976:2976))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line5_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1237:1237:1237))
        (PORT datab (1322:1322:1322) (1272:1272:1272))
        (PORT datac (826:826:826) (754:754:754))
        (PORT datad (422:422:422) (444:444:444))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line5_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2099:2099:2099) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2020:2020:2020))
        (PORT asdata (604:604:604) (663:663:663))
        (PORT clrn (2099:2099:2099) (1969:1969:1969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (323:323:323))
        (PORT datad (255:255:255) (325:325:325))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (372:372:372))
        (PORT datad (229:229:229) (288:288:288))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (328:328:328))
        (PORT datab (689:689:689) (650:650:650))
        (PORT datad (842:842:842) (769:769:769))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (392:392:392))
        (PORT datad (386:386:386) (371:371:371))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (371:371:371))
        (PORT datad (243:243:243) (309:309:309))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2026:2026:2026))
        (PORT asdata (560:560:560) (575:575:575))
        (PORT clrn (2092:2092:2092) (1966:1966:1966))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (400:400:400))
        (PORT datad (904:904:904) (879:879:879))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2026:2026:2026))
        (PORT asdata (559:559:559) (574:574:574))
        (PORT clrn (2092:2092:2092) (1966:1966:1966))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (367:367:367))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (718:718:718))
        (PORT datad (228:228:228) (288:288:288))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1489:1489:1489))
        (PORT datab (266:266:266) (323:323:323))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (340:340:340))
        (PORT datab (281:281:281) (344:344:344))
        (PORT datad (262:262:262) (334:334:334))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (327:327:327))
        (PORT datab (294:294:294) (362:362:362))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (323:323:323))
        (PORT datad (259:259:259) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (877:877:877))
        (PORT datab (716:716:716) (672:672:672))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (352:352:352))
        (PORT datab (276:276:276) (337:337:337))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (253:253:253))
        (PORT datab (582:582:582) (527:527:527))
        (PORT datad (1163:1163:1163) (1065:1065:1065))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (368:368:368))
        (PORT datad (227:227:227) (285:285:285))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (322:322:322))
        (PORT datad (450:450:450) (473:473:473))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (811:811:811))
        (PORT datab (695:695:695) (653:653:653))
        (PORT datad (389:389:389) (411:411:411))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (323:323:323))
        (PORT datad (253:253:253) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (327:327:327))
        (PORT datad (255:255:255) (324:324:324))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (852:852:852))
        (PORT datab (267:267:267) (325:325:325))
        (PORT datad (625:625:625) (565:565:565))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (367:367:367))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (323:323:323))
        (PORT datad (256:256:256) (326:326:326))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (806:806:806))
        (PORT datab (622:622:622) (594:594:594))
        (PORT datad (893:893:893) (832:832:832))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (373:373:373))
        (PORT datad (618:618:618) (602:602:602))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (327:327:327))
        (PORT datad (258:258:258) (328:328:328))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (563:563:563))
        (PORT datab (699:699:699) (657:657:657))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (362:362:362))
        (PORT datab (220:220:220) (236:236:236))
        (PORT datac (343:343:343) (324:324:324))
        (PORT datad (565:565:565) (507:507:507))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (563:563:563))
        (PORT datab (580:580:580) (522:522:522))
        (PORT datac (376:376:376) (358:358:358))
        (PORT datad (828:828:828) (727:727:727))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (325:325:325))
        (PORT datad (258:258:258) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (913:913:913))
        (PORT datab (1426:1426:1426) (1318:1318:1318))
        (PORT datac (853:853:853) (783:783:783))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (1907:1907:1907))
        (PORT datab (1296:1296:1296) (1203:1203:1203))
        (PORT datac (2472:2472:2472) (2521:2521:2521))
        (PORT datad (972:972:972) (960:960:960))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1099:1099:1099))
        (PORT datab (344:344:344) (423:423:423))
        (PORT datac (313:313:313) (395:395:395))
        (PORT datad (701:701:701) (703:703:703))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1571:1571:1571) (1482:1482:1482))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (1157:1157:1157) (1070:1070:1070))
        (PORT datad (932:932:932) (880:880:880))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (918:918:918))
        (PORT datab (918:918:918) (842:842:842))
        (PORT datac (960:960:960) (940:940:940))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2031:2031:2031))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2109:2109:2109) (1980:1980:1980))
        (PORT ena (2136:2136:2136) (2019:2019:2019))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1222:1222:1222))
        (PORT datab (1355:1355:1355) (1328:1328:1328))
        (PORT datac (1057:1057:1057) (1065:1065:1065))
        (PORT datad (784:784:784) (820:820:820))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_wr_dst_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1118:1118:1118))
        (PORT datab (229:229:229) (247:247:247))
        (PORT datac (1058:1058:1058) (1066:1066:1066))
        (PORT datad (785:785:785) (821:821:821))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (840:840:840))
        (PORT datab (220:220:220) (235:235:235))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_wr_dst_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1270:1270:1270))
        (PORT datab (281:281:281) (303:303:303))
        (PORT datac (414:414:414) (402:402:402))
        (PORT datad (920:920:920) (898:898:898))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_wr_dst_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (660:660:660) (624:624:624))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (384:384:384) (379:379:379))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_wr_dst_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wren)
    (DELAY
      (ABSOLUTE
        (PORT datab (1520:1520:1520) (1455:1455:1455))
        (PORT datac (1292:1292:1292) (1315:1315:1315))
        (PORT datad (874:874:874) (901:901:901))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[16\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (893:893:893))
        (PORT datab (1641:1641:1641) (1604:1604:1604))
        (PORT datad (849:849:849) (855:855:855))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1991:1991:1991) (2003:2003:2003))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sclr (749:749:749) (813:813:813))
        (PORT sload (1618:1618:1618) (1645:1645:1645))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (481:481:481))
        (PORT datac (999:999:999) (989:989:989))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[16\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1254:1254:1254))
        (PORT datab (1346:1346:1346) (1322:1322:1322))
        (PORT datad (195:195:195) (215:215:215))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2053:2053:2053))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1285:1285:1285) (1251:1251:1251))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT sclr (1813:1813:1813) (1783:1783:1783))
        (PORT sload (1389:1389:1389) (1457:1457:1457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[52\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (983:983:983))
        (PORT datab (1308:1308:1308) (1277:1277:1277))
        (PORT datac (1209:1209:1209) (1162:1162:1162))
        (PORT datad (1024:1024:1024) (1007:1007:1007))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT asdata (611:611:611) (647:647:647))
        (PORT ena (1632:1632:1632) (1614:1614:1614))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2052:2052:2052))
        (PORT clk (2447:2447:2447) (2387:2387:2387))
        (PORT ena (6853:6853:6853) (7050:7050:7050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6983:6983:6983) (6691:6691:6691))
        (PORT d[1] (3349:3349:3349) (3274:3274:3274))
        (PORT d[2] (7849:7849:7849) (7721:7721:7721))
        (PORT d[3] (4829:4829:4829) (4713:4713:4713))
        (PORT d[4] (2786:2786:2786) (2786:2786:2786))
        (PORT d[5] (5415:5415:5415) (5148:5148:5148))
        (PORT d[6] (5729:5729:5729) (5694:5694:5694))
        (PORT d[7] (6911:6911:6911) (6834:6834:6834))
        (PORT d[8] (3072:3072:3072) (2977:2977:2977))
        (PORT d[9] (3790:3790:3790) (3659:3659:3659))
        (PORT d[10] (7208:7208:7208) (6953:6953:6953))
        (PORT d[11] (3529:3529:3529) (3497:3497:3497))
        (PORT d[12] (3742:3742:3742) (3733:3733:3733))
        (PORT clk (2444:2444:2444) (2383:2383:2383))
        (PORT ena (6849:6849:6849) (7047:7047:7047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (1828:1828:1828))
        (PORT clk (2444:2444:2444) (2383:2383:2383))
        (PORT ena (6849:6849:6849) (7047:7047:7047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6376:6376:6376) (6111:6111:6111))
        (PORT clk (2444:2444:2444) (2383:2383:2383))
        (PORT ena (6849:6849:6849) (7047:7047:7047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (2904:2904:2904))
        (PORT clk (2447:2447:2447) (2387:2387:2387))
        (PORT ena (6853:6853:6853) (7050:7050:7050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2387:2387:2387))
        (PORT d[0] (6853:6853:6853) (7050:7050:7050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1880:1880:1880) (1807:1807:1807))
        (PORT datab (2020:2020:2020) (1994:1994:1994))
        (PORT datac (2194:2194:2194) (2152:2152:2152))
        (PORT datad (696:696:696) (660:660:660))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2373:2373:2373))
        (PORT clk (2447:2447:2447) (2384:2384:2384))
        (PORT ena (2070:2070:2070) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4881:4881:4881) (4657:4657:4657))
        (PORT d[1] (3317:3317:3317) (3245:3245:3245))
        (PORT d[2] (2977:2977:2977) (2811:2811:2811))
        (PORT d[3] (4013:4013:4013) (3881:3881:3881))
        (PORT d[4] (2450:2450:2450) (2423:2423:2423))
        (PORT d[5] (5080:5080:5080) (4826:4826:4826))
        (PORT d[6] (4208:4208:4208) (4106:4106:4106))
        (PORT d[7] (4475:4475:4475) (4233:4233:4233))
        (PORT d[8] (3424:3424:3424) (3322:3322:3322))
        (PORT d[9] (4145:4145:4145) (3996:3996:3996))
        (PORT d[10] (2106:2106:2106) (1982:1982:1982))
        (PORT d[11] (2699:2699:2699) (2649:2649:2649))
        (PORT d[12] (2230:2230:2230) (2163:2163:2163))
        (PORT clk (2444:2444:2444) (2380:2380:2380))
        (PORT ena (2066:2066:2066) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1512:1512:1512))
        (PORT clk (2444:2444:2444) (2380:2380:2380))
        (PORT ena (2066:2066:2066) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3169:3169:3169))
        (PORT clk (2444:2444:2444) (2380:2380:2380))
        (PORT ena (2066:2066:2066) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (2613:2613:2613))
        (PORT clk (2447:2447:2447) (2384:2384:2384))
        (PORT ena (2070:2070:2070) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2384:2384:2384))
        (PORT d[0] (2070:2070:2070) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (2283:2283:2283) (2236:2236:2236))
        (PORT datac (2123:2123:2123) (2146:2146:2146))
        (PORT datad (1491:1491:1491) (1403:1403:1403))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3429:3429:3429) (3096:3096:3096))
        (PORT clk (2425:2425:2425) (2365:2365:2365))
        (PORT ena (4856:4856:4856) (5035:5035:5035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5239:5239:5239) (5065:5065:5065))
        (PORT d[1] (5685:5685:5685) (5616:5616:5616))
        (PORT d[2] (6922:6922:6922) (6835:6835:6835))
        (PORT d[3] (5336:5336:5336) (5188:5188:5188))
        (PORT d[4] (3141:3141:3141) (3130:3130:3130))
        (PORT d[5] (6059:6059:6059) (5678:5678:5678))
        (PORT d[6] (5705:5705:5705) (5668:5668:5668))
        (PORT d[7] (5313:5313:5313) (5138:5138:5138))
        (PORT d[8] (2964:2964:2964) (2840:2840:2840))
        (PORT d[9] (4240:4240:4240) (4131:4131:4131))
        (PORT d[10] (5401:5401:5401) (5171:5171:5171))
        (PORT d[11] (1457:1457:1457) (1442:1442:1442))
        (PORT d[12] (2406:2406:2406) (2373:2373:2373))
        (PORT clk (2422:2422:2422) (2361:2361:2361))
        (PORT ena (4852:4852:4852) (5032:5032:5032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2324:2324:2324))
        (PORT clk (2422:2422:2422) (2361:2361:2361))
        (PORT ena (4852:4852:4852) (5032:5032:5032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3871:3871:3871) (3643:3643:3643))
        (PORT clk (2422:2422:2422) (2361:2361:2361))
        (PORT ena (4852:4852:4852) (5032:5032:5032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4949:4949:4949) (4761:4761:4761))
        (PORT clk (2425:2425:2425) (2365:2365:2365))
        (PORT ena (4856:4856:4856) (5035:5035:5035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2365:2365:2365))
        (PORT d[0] (4856:4856:4856) (5035:5035:5035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3967:3967:3967) (3577:3577:3577))
        (PORT clk (2423:2423:2423) (2360:2360:2360))
        (PORT ena (5160:5160:5160) (5339:5339:5339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5172:5172:5172) (4979:4979:4979))
        (PORT d[1] (5984:5984:5984) (5891:5891:5891))
        (PORT d[2] (6096:6096:6096) (5964:5964:5964))
        (PORT d[3] (4321:4321:4321) (4160:4160:4160))
        (PORT d[4] (3350:3350:3350) (3296:3296:3296))
        (PORT d[5] (6007:6007:6007) (5625:5625:5625))
        (PORT d[6] (6360:6360:6360) (6291:6291:6291))
        (PORT d[7] (5354:5354:5354) (5185:5185:5185))
        (PORT d[8] (3338:3338:3338) (3205:3205:3205))
        (PORT d[9] (4495:4495:4495) (4340:4340:4340))
        (PORT d[10] (5007:5007:5007) (4775:4775:4775))
        (PORT d[11] (3062:3062:3062) (3028:3028:3028))
        (PORT d[12] (1715:1715:1715) (1690:1690:1690))
        (PORT clk (2420:2420:2420) (2356:2356:2356))
        (PORT ena (5156:5156:5156) (5336:5336:5336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2458:2458:2458))
        (PORT clk (2420:2420:2420) (2356:2356:2356))
        (PORT ena (5156:5156:5156) (5336:5336:5336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3847:3847:3847) (3618:3618:3618))
        (PORT clk (2420:2420:2420) (2356:2356:2356))
        (PORT ena (5156:5156:5156) (5336:5336:5336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3197:3197:3197))
        (PORT clk (2423:2423:2423) (2360:2360:2360))
        (PORT ena (5160:5160:5160) (5339:5339:5339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2360:2360:2360))
        (PORT d[0] (5160:5160:5160) (5339:5339:5339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2058:2058:2058))
        (PORT clk (2444:2444:2444) (2385:2385:2385))
        (PORT ena (6231:6231:6231) (6394:6394:6394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6391:6391:6391) (6124:6124:6124))
        (PORT d[1] (3156:3156:3156) (3129:3129:3129))
        (PORT d[2] (7164:7164:7164) (7076:7076:7076))
        (PORT d[3] (4177:4177:4177) (4091:4091:4091))
        (PORT d[4] (2790:2790:2790) (2787:2787:2787))
        (PORT d[5] (9390:9390:9390) (8920:8920:8920))
        (PORT d[6] (5399:5399:5399) (5373:5373:5373))
        (PORT d[7] (6606:6606:6606) (6543:6543:6543))
        (PORT d[8] (3020:3020:3020) (2928:2928:2928))
        (PORT d[9] (3510:3510:3510) (3395:3395:3395))
        (PORT d[10] (6523:6523:6523) (6301:6301:6301))
        (PORT d[11] (3154:3154:3154) (3149:3149:3149))
        (PORT d[12] (3472:3472:3472) (3466:3466:3466))
        (PORT clk (2441:2441:2441) (2381:2381:2381))
        (PORT ena (6227:6227:6227) (6391:6391:6391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2387:2387:2387))
        (PORT clk (2441:2441:2441) (2381:2381:2381))
        (PORT ena (6227:6227:6227) (6391:6391:6391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5815:5815:5815) (5580:5580:5580))
        (PORT clk (2441:2441:2441) (2381:2381:2381))
        (PORT ena (6227:6227:6227) (6391:6391:6391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5309:5309:5309) (5153:5153:5153))
        (PORT clk (2444:2444:2444) (2385:2385:2385))
        (PORT ena (6231:6231:6231) (6394:6394:6394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2385:2385:2385))
        (PORT d[0] (6231:6231:6231) (6394:6394:6394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2168:2168:2168) (2183:2183:2183))
        (PORT datab (2279:2279:2279) (2232:2232:2232))
        (PORT datac (1618:1618:1618) (1499:1499:1499))
        (PORT datad (1171:1171:1171) (1096:1096:1096))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2372:2372:2372))
        (PORT clk (2420:2420:2420) (2363:2363:2363))
        (PORT ena (5160:5160:5160) (5356:5356:5356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4931:4931:4931) (4769:4769:4769))
        (PORT d[1] (5095:5095:5095) (5057:5057:5057))
        (PORT d[2] (6623:6623:6623) (6554:6554:6554))
        (PORT d[3] (5042:5042:5042) (4907:4907:4907))
        (PORT d[4] (3122:3122:3122) (3120:3120:3120))
        (PORT d[5] (8906:8906:8906) (8405:8405:8405))
        (PORT d[6] (5392:5392:5392) (5364:5364:5364))
        (PORT d[7] (6705:6705:6705) (6586:6586:6586))
        (PORT d[8] (2671:2671:2671) (2555:2555:2555))
        (PORT d[9] (3933:3933:3933) (3839:3839:3839))
        (PORT d[10] (5102:5102:5102) (4891:4891:4891))
        (PORT d[11] (1807:1807:1807) (1806:1806:1806))
        (PORT d[12] (2073:2073:2073) (2057:2057:2057))
        (PORT clk (2417:2417:2417) (2359:2359:2359))
        (PORT ena (5156:5156:5156) (5353:5353:5353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5645:5645:5645) (5381:5381:5381))
        (PORT clk (2417:2417:2417) (2359:2359:2359))
        (PORT ena (5156:5156:5156) (5353:5353:5353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (3689:3689:3689))
        (PORT clk (2417:2417:2417) (2359:2359:2359))
        (PORT ena (5156:5156:5156) (5353:5353:5353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4586:4586:4586) (4414:4414:4414))
        (PORT clk (2420:2420:2420) (2363:2363:2363))
        (PORT ena (5160:5160:5160) (5356:5356:5356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2363:2363:2363))
        (PORT d[0] (5160:5160:5160) (5356:5356:5356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1511:1511:1511) (1426:1426:1426))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (2115:2115:2115) (2136:2136:2136))
        (PORT datad (1066:1066:1066) (960:960:960))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (789:789:789))
        (PORT datab (220:220:220) (235:235:235))
        (PORT datac (2500:2500:2500) (2459:2459:2459))
        (PORT datad (185:185:185) (201:201:201))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[21\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2184:2184:2184) (2214:2214:2214))
        (PORT datab (1991:1991:1991) (1906:1906:1906))
        (PORT datac (234:234:234) (295:295:295))
        (PORT datad (1022:1022:1022) (986:986:986))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[21\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1291:1291:1291))
        (PORT datac (931:931:931) (874:874:874))
        (PORT datad (626:626:626) (584:584:584))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[21\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1795:1795:1795) (1677:1677:1677))
        (PORT datab (1653:1653:1653) (1505:1505:1505))
        (PORT datac (618:618:618) (569:569:569))
        (PORT datad (543:543:543) (495:495:495))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT ena (2345:2345:2345) (2195:2195:2195))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[17\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (905:905:905))
        (PORT datab (695:695:695) (637:637:637))
        (PORT datad (1593:1593:1593) (1560:1560:1560))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1378:1378:1378) (1370:1370:1370))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT sclr (749:749:749) (813:813:813))
        (PORT sload (1618:1618:1618) (1645:1645:1645))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[17\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1173:1173:1173))
        (PORT datab (731:731:731) (738:738:738))
        (PORT datac (442:442:442) (462:462:462))
        (PORT datad (765:765:765) (785:785:785))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[17\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (251:251:251))
        (PORT datab (1464:1464:1464) (1346:1346:1346))
        (PORT datad (1309:1309:1309) (1287:1287:1287))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2053:2053:2053))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1316:1316:1316) (1293:1293:1293))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT sclr (1813:1813:1813) (1783:1783:1783))
        (PORT sload (1389:1389:1389) (1457:1457:1457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (990:990:990))
        (PORT datab (1305:1305:1305) (1274:1274:1274))
        (PORT datac (1214:1214:1214) (1167:1167:1167))
        (PORT datad (1202:1202:1202) (1138:1138:1138))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT asdata (621:621:621) (657:657:657))
        (PORT ena (1632:1632:1632) (1614:1614:1614))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1573:1573:1573))
        (PORT clk (2426:2426:2426) (2365:2365:2365))
        (PORT ena (6262:6262:6262) (6439:6439:6439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6366:6366:6366) (6100:6100:6100))
        (PORT d[1] (5198:5198:5198) (5165:5165:5165))
        (PORT d[2] (7207:7207:7207) (7109:7109:7109))
        (PORT d[3] (4173:4173:4173) (4091:4091:4091))
        (PORT d[4] (2808:2808:2808) (2806:2806:2806))
        (PORT d[5] (9374:9374:9374) (8904:8904:8904))
        (PORT d[6] (5099:5099:5099) (5091:5091:5091))
        (PORT d[7] (6297:6297:6297) (6248:6248:6248))
        (PORT d[8] (3369:3369:3369) (3288:3288:3288))
        (PORT d[9] (4840:4840:4840) (4690:4690:4690))
        (PORT d[10] (6523:6523:6523) (6304:6304:6304))
        (PORT d[11] (2843:2843:2843) (2847:2847:2847))
        (PORT d[12] (3141:3141:3141) (3161:3161:3161))
        (PORT clk (2423:2423:2423) (2361:2361:2361))
        (PORT ena (6258:6258:6258) (6436:6436:6436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4582:4582:4582) (4278:4278:4278))
        (PORT clk (2423:2423:2423) (2361:2361:2361))
        (PORT ena (6258:6258:6258) (6436:6436:6436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5785:5785:5785) (5548:5548:5548))
        (PORT clk (2423:2423:2423) (2361:2361:2361))
        (PORT ena (6258:6258:6258) (6436:6436:6436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5002:5002:5002) (4861:4861:4861))
        (PORT clk (2426:2426:2426) (2365:2365:2365))
        (PORT ena (6262:6262:6262) (6439:6439:6439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2365:2365:2365))
        (PORT d[0] (6262:6262:6262) (6439:6439:6439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1281:1281:1281))
        (PORT datab (2700:2700:2700) (2656:2656:2656))
        (PORT datac (948:948:948) (905:905:905))
        (PORT datad (2228:2228:2228) (2165:2165:2165))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2290:2290:2290))
        (PORT clk (2387:2387:2387) (2329:2329:2329))
        (PORT ena (5786:5786:5786) (5966:5966:5966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5669:5669:5669) (5456:5456:5456))
        (PORT d[1] (4417:4417:4417) (4392:4392:4392))
        (PORT d[2] (5635:5635:5635) (5596:5596:5596))
        (PORT d[3] (4966:4966:4966) (4830:4830:4830))
        (PORT d[4] (3780:3780:3780) (3754:3754:3754))
        (PORT d[5] (9197:9197:9197) (8678:8678:8678))
        (PORT d[6] (4755:4755:4755) (4749:4749:4749))
        (PORT d[7] (5916:5916:5916) (5843:5843:5843))
        (PORT d[8] (3297:3297:3297) (3160:3160:3160))
        (PORT d[9] (4265:4265:4265) (4176:4176:4176))
        (PORT d[10] (5156:5156:5156) (4964:4964:4964))
        (PORT d[11] (2097:2097:2097) (2083:2083:2083))
        (PORT d[12] (2383:2383:2383) (2376:2376:2376))
        (PORT clk (2384:2384:2384) (2325:2325:2325))
        (PORT ena (5782:5782:5782) (5963:5963:5963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4022:4022:4022) (3749:3749:3749))
        (PORT clk (2384:2384:2384) (2325:2325:2325))
        (PORT ena (5782:5782:5782) (5963:5963:5963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4048:4048:4048))
        (PORT clk (2384:2384:2384) (2325:2325:2325))
        (PORT ena (5782:5782:5782) (5963:5963:5963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3581:3581:3581))
        (PORT clk (2387:2387:2387) (2329:2329:2329))
        (PORT ena (5786:5786:5786) (5966:5966:5966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2329:2329:2329))
        (PORT d[0] (5786:5786:5786) (5966:5966:5966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2281:2281:2281) (2215:2215:2215))
        (PORT datab (2699:2699:2699) (2656:2656:2656))
        (PORT datad (1880:1880:1880) (1722:1722:1722))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2031:2031:2031))
        (PORT clk (2416:2416:2416) (2359:2359:2359))
        (PORT ena (4812:4812:4812) (5000:5000:5000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4819:4819:4819) (4637:4637:4637))
        (PORT d[1] (4769:4769:4769) (4747:4747:4747))
        (PORT d[2] (6292:6292:6292) (6235:6235:6235))
        (PORT d[3] (4736:4736:4736) (4614:4614:4614))
        (PORT d[4] (3129:3129:3129) (3126:3126:3126))
        (PORT d[5] (9863:9863:9863) (9322:9322:9322))
        (PORT d[6] (5082:5082:5082) (5069:5069:5069))
        (PORT d[7] (6261:6261:6261) (6172:6172:6172))
        (PORT d[8] (3304:3304:3304) (3172:3172:3172))
        (PORT d[9] (3926:3926:3926) (3831:3831:3831))
        (PORT d[10] (5093:5093:5093) (4881:4881:4881))
        (PORT d[11] (1787:1787:1787) (1795:1795:1795))
        (PORT d[12] (2068:2068:2068) (2049:2049:2049))
        (PORT clk (2413:2413:2413) (2355:2355:2355))
        (PORT ena (4808:4808:4808) (4997:4997:4997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5725:5725:5725) (5432:5432:5432))
        (PORT clk (2413:2413:2413) (2355:2355:2355))
        (PORT ena (4808:4808:4808) (4997:4997:4997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (3664:3664:3664))
        (PORT clk (2413:2413:2413) (2355:2355:2355))
        (PORT ena (4808:4808:4808) (4997:4997:4997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4564:4564:4564) (4392:4392:4392))
        (PORT clk (2416:2416:2416) (2359:2359:2359))
        (PORT ena (4812:4812:4812) (5000:5000:5000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2359:2359:2359))
        (PORT d[0] (4812:4812:4812) (5000:5000:5000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1553:1553:1553))
        (PORT clk (2429:2429:2429) (2369:2369:2369))
        (PORT ena (6218:6218:6218) (6385:6385:6385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6681:6681:6681) (6400:6400:6400))
        (PORT d[1] (3167:3167:3167) (3150:3150:3150))
        (PORT d[2] (7233:7233:7233) (7134:7134:7134))
        (PORT d[3] (5180:5180:5180) (5090:5090:5090))
        (PORT d[4] (2777:2777:2777) (2775:2775:2775))
        (PORT d[5] (9429:9429:9429) (8954:8954:8954))
        (PORT d[6] (5452:5452:5452) (5423:5423:5423))
        (PORT d[7] (6594:6594:6594) (6526:6526:6526))
        (PORT d[8] (3025:3025:3025) (2933:2933:2933))
        (PORT d[9] (4841:4841:4841) (4690:4690:4690))
        (PORT d[10] (6557:6557:6557) (6333:6333:6333))
        (PORT d[11] (3177:3177:3177) (3164:3164:3164))
        (PORT d[12] (4444:4444:4444) (4393:4393:4393))
        (PORT clk (2426:2426:2426) (2365:2365:2365))
        (PORT ena (6214:6214:6214) (6382:6382:6382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (2905:2905:2905))
        (PORT clk (2426:2426:2426) (2365:2365:2365))
        (PORT ena (6214:6214:6214) (6382:6382:6382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5813:5813:5813) (5578:5578:5578))
        (PORT clk (2426:2426:2426) (2365:2365:2365))
        (PORT ena (6214:6214:6214) (6382:6382:6382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5358:5358:5358) (5202:5202:5202))
        (PORT clk (2429:2429:2429) (2369:2369:2369))
        (PORT ena (6218:6218:6218) (6385:6385:6385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2369:2369:2369))
        (PORT d[0] (6218:6218:6218) (6385:6385:6385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (1853:1853:1853))
        (PORT clk (2405:2405:2405) (2344:2344:2344))
        (PORT ena (5965:5965:5965) (6132:6132:6132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6052:6052:6052) (5796:5796:5796))
        (PORT d[1] (4894:4894:4894) (4878:4878:4878))
        (PORT d[2] (6259:6259:6259) (6214:6214:6214))
        (PORT d[3] (4521:4521:4521) (4453:4453:4453))
        (PORT d[4] (2818:2818:2818) (2817:2817:2817))
        (PORT d[5] (9397:9397:9397) (8919:8919:8919))
        (PORT d[6] (4773:4773:4773) (4774:4774:4774))
        (PORT d[7] (6603:6603:6603) (6524:6524:6524))
        (PORT d[8] (3370:3370:3370) (3289:3289:3289))
        (PORT d[9] (3863:3863:3863) (3749:3749:3749))
        (PORT d[10] (6210:6210:6210) (6004:6004:6004))
        (PORT d[11] (2483:2483:2483) (2494:2494:2494))
        (PORT d[12] (4090:4090:4090) (4052:4052:4052))
        (PORT clk (2402:2402:2402) (2340:2340:2340))
        (PORT ena (5961:5961:5961) (6129:6129:6129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3571:3571:3571) (3477:3477:3477))
        (PORT clk (2402:2402:2402) (2340:2340:2340))
        (PORT ena (5961:5961:5961) (6129:6129:6129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5490:5490:5490) (5265:5265:5265))
        (PORT clk (2402:2402:2402) (2340:2340:2340))
        (PORT ena (5961:5961:5961) (6129:6129:6129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4701:4701:4701) (4567:4567:4567))
        (PORT clk (2405:2405:2405) (2344:2344:2344))
        (PORT ena (5965:5965:5965) (6132:6132:6132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2344:2344:2344))
        (PORT d[0] (5965:5965:5965) (6132:6132:6132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2279:2279:2279) (2213:2213:2213))
        (PORT datab (2699:2699:2699) (2656:2656:2656))
        (PORT datac (943:943:943) (889:889:889))
        (PORT datad (1231:1231:1231) (1161:1161:1161))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2019:2019:2019))
        (PORT clk (2423:2423:2423) (2367:2367:2367))
        (PORT ena (6063:6063:6063) (6258:6258:6258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4871:4871:4871) (4709:4709:4709))
        (PORT d[1] (4762:4762:4762) (4739:4739:4739))
        (PORT d[2] (6316:6316:6316) (6259:6259:6259))
        (PORT d[3] (4735:4735:4735) (4613:4613:4613))
        (PORT d[4] (2822:2822:2822) (2820:2820:2820))
        (PORT d[5] (9822:9822:9822) (9284:9284:9284))
        (PORT d[6] (5082:5082:5082) (5068:5068:5068))
        (PORT d[7] (6411:6411:6411) (6310:6310:6310))
        (PORT d[8] (3328:3328:3328) (3196:3196:3196))
        (PORT d[9] (3947:3947:3947) (3846:3846:3846))
        (PORT d[10] (5046:5046:5046) (4836:4836:4836))
        (PORT d[11] (1829:1829:1829) (1830:1830:1830))
        (PORT d[12] (3687:3687:3687) (3624:3624:3624))
        (PORT clk (2420:2420:2420) (2363:2363:2363))
        (PORT ena (6059:6059:6059) (6255:6255:6255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (2835:2835:2835))
        (PORT clk (2420:2420:2420) (2363:2363:2363))
        (PORT ena (6059:6059:6059) (6255:6255:6255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3861:3861:3861) (3654:3654:3654))
        (PORT clk (2420:2420:2420) (2363:2363:2363))
        (PORT ena (6059:6059:6059) (6255:6255:6255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4261:4261:4261) (4099:4099:4099))
        (PORT clk (2423:2423:2423) (2367:2367:2367))
        (PORT ena (6063:6063:6063) (6258:6258:6258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2367:2367:2367))
        (PORT d[0] (6063:6063:6063) (6258:6258:6258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1164:1164:1164))
        (PORT datab (2699:2699:2699) (2656:2656:2656))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (1561:1561:1561) (1411:1411:1411))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2779:2779:2779) (2702:2702:2702))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[17\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1049:1049:1049))
        (PORT datab (984:984:984) (922:922:922))
        (PORT datac (2355:2355:2355) (2380:2380:2380))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[17\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (1082:1082:1082) (1067:1067:1067))
        (PORT datac (1526:1526:1526) (1440:1440:1440))
        (PORT datad (343:343:343) (322:322:322))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2337:2337:2337) (2182:2182:2182))
        (PORT datab (1347:1347:1347) (1282:1282:1282))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (1182:1182:1182) (1092:1092:1092))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[17\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (284:284:284))
        (PORT datab (243:243:243) (259:259:259))
        (PORT datac (1219:1219:1219) (1176:1176:1176))
        (PORT datad (355:355:355) (327:327:327))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (PORT ena (1513:1513:1513) (1431:1431:1431))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[11\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (1817:1817:1817))
        (PORT datab (1301:1301:1301) (1270:1270:1270))
        (PORT datac (1824:1824:1824) (1704:1704:1704))
        (PORT datad (703:703:703) (677:677:677))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[11\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1447:1447:1447))
        (PORT datab (273:273:273) (334:334:334))
        (PORT datac (1493:1493:1493) (1410:1410:1410))
        (PORT datad (665:665:665) (643:643:643))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (387:387:387))
        (PORT datab (613:613:613) (554:554:554))
        (PORT datad (2086:2086:2086) (1984:1984:1984))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1225:1225:1225) (1182:1182:1182))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sclr (1751:1751:1751) (1736:1736:1736))
        (PORT sload (1340:1340:1340) (1400:1400:1400))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1989:1989:1989) (1818:1818:1818))
        (PORT datab (1273:1273:1273) (1245:1245:1245))
        (PORT datac (1194:1194:1194) (1138:1138:1138))
        (PORT datad (1133:1133:1133) (1049:1049:1049))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1932:1932:1932) (1882:1882:1882))
        (PORT datab (704:704:704) (662:662:662))
        (PORT datac (1235:1235:1235) (1143:1143:1143))
        (PORT datad (1302:1302:1302) (1268:1268:1268))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1929:1929:1929) (1879:1879:1879))
        (PORT datab (1905:1905:1905) (1820:1820:1820))
        (PORT datac (253:253:253) (315:315:315))
        (PORT datad (452:452:452) (478:478:478))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (325:325:325))
        (PORT datac (366:366:366) (343:343:343))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (274:274:274))
        (PORT datac (2001:2001:2001) (1876:1876:1876))
        (PORT datad (1168:1168:1168) (1092:1092:1092))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2133:2133:2133) (2001:2001:2001))
        (PORT ena (873:873:873) (874:874:874))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2133:2133:2133) (2001:2001:2001))
        (PORT ena (873:873:873) (874:874:874))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (272:272:272))
        (PORT datab (631:631:631) (617:617:617))
        (PORT datad (1170:1170:1170) (1094:1094:1094))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (651:651:651) (616:616:616))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2044:2044:2044))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (PORT ena (2145:2145:2145) (2029:2029:2029))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1104:1104:1104))
        (PORT datab (1832:1832:1832) (1767:1767:1767))
        (PORT datac (645:645:645) (640:640:640))
        (PORT datad (1786:1786:1786) (1739:1739:1739))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (351:351:351))
        (PORT datab (286:286:286) (345:345:345))
        (PORT datac (252:252:252) (313:313:313))
        (PORT datad (672:672:672) (675:675:675))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (983:983:983) (927:927:927))
        (PORT datac (721:721:721) (727:727:727))
        (PORT datad (687:687:687) (650:650:650))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (286:286:286))
        (PORT datab (303:303:303) (367:367:367))
        (PORT datac (414:414:414) (435:435:435))
        (PORT datad (261:261:261) (290:290:290))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (613:613:613) (567:567:567))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1350:1350:1350) (1301:1301:1301))
        (PORT sload (2593:2593:2593) (2692:2692:2692))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT asdata (1077:1077:1077) (1076:1076:1076))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1048:1048:1048))
        (PORT datab (2796:2796:2796) (2825:2825:2825))
        (PORT datac (942:942:942) (888:888:888))
        (PORT datad (388:388:388) (408:408:408))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (236:236:236))
        (PORT datac (1521:1521:1521) (1434:1434:1434))
        (PORT datad (425:425:425) (449:449:449))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (825:825:825))
        (PORT datab (636:636:636) (589:589:589))
        (PORT datac (1703:1703:1703) (1592:1592:1592))
        (PORT datad (2110:2110:2110) (2018:2018:2018))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT ena (2091:2091:2091) (1954:1954:1954))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1088:1088:1088))
        (PORT datab (1249:1249:1249) (1216:1216:1216))
        (PORT datac (1036:1036:1036) (1053:1053:1053))
        (PORT datad (1480:1480:1480) (1467:1467:1467))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_logic_op_raw\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1226:1226:1226))
        (PORT datab (1600:1600:1600) (1569:1569:1569))
        (PORT datac (1471:1471:1471) (1415:1415:1415))
        (PORT datad (676:676:676) (640:640:640))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_force_xor\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (274:274:274))
        (PORT datab (403:403:403) (379:379:379))
        (PORT datac (675:675:675) (653:653:653))
        (PORT datad (627:627:627) (578:578:578))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_force_xor\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (401:401:401))
        (PORT datab (1262:1262:1262) (1228:1228:1228))
        (PORT datac (589:589:589) (541:541:541))
        (PORT datad (1271:1271:1271) (1230:1230:1230))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_force_xor\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (803:803:803))
        (PORT datab (1616:1616:1616) (1583:1583:1583))
        (PORT datac (1550:1550:1550) (1486:1486:1486))
        (PORT datad (628:628:628) (579:579:579))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_force_xor\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (433:433:433) (419:419:419))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_logic_op\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (398:398:398))
        (PORT datac (625:625:625) (582:582:582))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_logic_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (702:702:702))
        (PORT datab (722:722:722) (710:710:710))
        (PORT datac (996:996:996) (979:979:979))
        (PORT datad (951:951:951) (924:924:924))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[6\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (576:576:576))
        (PORT datab (1012:1012:1012) (1002:1002:1002))
        (PORT datad (355:355:355) (339:339:339))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1055:1055:1055) (1057:1057:1057))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (PORT sclr (1423:1423:1423) (1408:1408:1408))
        (PORT sload (890:890:890) (1000:1000:1000))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2179:2179:2179) (2064:2064:2064))
        (PORT datab (1803:1803:1803) (1749:1749:1749))
        (PORT datac (1258:1258:1258) (1218:1218:1218))
        (PORT datad (1731:1731:1731) (1599:1599:1599))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (942:942:942))
        (PORT datab (1773:1773:1773) (1634:1634:1634))
        (PORT datac (1768:1768:1768) (1718:1718:1718))
        (PORT datad (610:610:610) (562:562:562))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (239:239:239))
        (PORT datab (954:954:954) (881:881:881))
        (PORT datac (678:678:678) (634:634:634))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1598:1598:1598))
        (PORT datab (481:481:481) (508:508:508))
        (PORT datac (1822:1822:1822) (1736:1736:1736))
        (PORT datad (1667:1667:1667) (1543:1543:1543))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1600:1600:1600))
        (PORT datab (961:961:961) (921:921:921))
        (PORT datac (1334:1334:1334) (1217:1217:1217))
        (PORT datad (1665:1665:1665) (1542:1542:1542))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (406:406:406) (385:385:385))
        (PORT datac (645:645:645) (606:606:606))
        (PORT datad (186:186:186) (203:203:203))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1411:1411:1411))
        (PORT datab (1892:1892:1892) (1808:1808:1808))
        (PORT datac (1589:1589:1589) (1530:1530:1530))
        (PORT datad (648:648:648) (631:631:631))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1410:1410:1410))
        (PORT datab (798:798:798) (804:804:804))
        (PORT datac (1591:1591:1591) (1533:1533:1533))
        (PORT datad (1828:1828:1828) (1743:1743:1743))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (395:395:395))
        (PORT datab (221:221:221) (236:236:236))
        (PORT datac (409:409:409) (396:396:396))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2179:2179:2179) (2063:2063:2063))
        (PORT datab (1413:1413:1413) (1387:1387:1387))
        (PORT datac (1769:1769:1769) (1720:1720:1720))
        (PORT datad (393:393:393) (414:414:414))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (970:970:970))
        (PORT datab (1378:1378:1378) (1347:1347:1347))
        (PORT datac (1763:1763:1763) (1713:1713:1713))
        (PORT datad (1732:1732:1732) (1600:1600:1600))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (611:611:611))
        (PORT datab (223:223:223) (239:239:239))
        (PORT datac (654:654:654) (611:611:611))
        (PORT datad (181:181:181) (197:197:197))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (346:346:346))
        (PORT datab (957:957:957) (876:876:876))
        (PORT datac (654:654:654) (618:618:618))
        (PORT datad (357:357:357) (330:330:330))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1753:1753:1753) (1687:1687:1687))
        (PORT datab (963:963:963) (934:934:934))
        (PORT datac (1631:1631:1631) (1566:1566:1566))
        (PORT datad (1103:1103:1103) (1014:1014:1014))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1753:1753:1753) (1686:1686:1686))
        (PORT datab (776:776:776) (773:773:773))
        (PORT datac (1632:1632:1632) (1567:1567:1567))
        (PORT datad (1462:1462:1462) (1361:1361:1361))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (689:689:689))
        (PORT datab (683:683:683) (641:641:641))
        (PORT datac (664:664:664) (616:616:616))
        (PORT datad (954:954:954) (900:900:900))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1752:1752:1752) (1685:1685:1685))
        (PORT datab (1141:1141:1141) (1051:1051:1051))
        (PORT datac (1634:1634:1634) (1568:1568:1568))
        (PORT datad (944:944:944) (917:917:917))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (357:357:357))
        (PORT datac (1531:1531:1531) (1458:1458:1458))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (716:716:716))
        (PORT datab (961:961:961) (924:924:924))
        (PORT datac (773:773:773) (758:758:758))
        (PORT datad (2455:2455:2455) (2369:2369:2369))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (756:756:756))
        (PORT datac (888:888:888) (819:819:819))
        (PORT datad (569:569:569) (513:513:513))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2379:2379:2379) (2244:2244:2244))
        (PORT datab (963:963:963) (929:929:929))
        (PORT datac (1219:1219:1219) (1180:1180:1180))
        (PORT datad (1272:1272:1272) (1230:1230:1230))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (383:383:383))
        (PORT datac (470:470:470) (510:510:510))
        (PORT datad (249:249:249) (317:317:317))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (401:401:401))
        (PORT datab (2078:2078:2078) (1994:1994:1994))
        (PORT datac (396:396:396) (375:375:375))
        (PORT datad (421:421:421) (452:452:452))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (715:715:715))
        (PORT datab (2492:2492:2492) (2404:2404:2404))
        (PORT datac (914:914:914) (856:856:856))
        (PORT datad (357:357:357) (342:342:342))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (655:655:655))
        (PORT datab (1452:1452:1452) (1356:1356:1356))
        (PORT datac (693:693:693) (669:669:669))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (676:676:676))
        (PORT datab (220:220:220) (235:235:235))
        (PORT datac (558:558:558) (518:518:518))
        (PORT datad (549:549:549) (500:500:500))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1523:1523:1523) (1449:1449:1449))
        (PORT datab (1798:1798:1798) (1729:1729:1729))
        (PORT datac (1102:1102:1102) (1002:1002:1002))
        (PORT datad (1971:1971:1971) (1813:1813:1813))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1558:1558:1558))
        (PORT datab (1451:1451:1451) (1345:1345:1345))
        (PORT datac (1758:1758:1758) (1696:1696:1696))
        (PORT datad (451:451:451) (476:476:476))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (274:274:274))
        (PORT datab (413:413:413) (384:384:384))
        (PORT datac (587:587:587) (532:532:532))
        (PORT datad (374:374:374) (355:355:355))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (666:666:666))
        (PORT datab (1808:1808:1808) (1755:1755:1755))
        (PORT datac (1345:1345:1345) (1319:1319:1319))
        (PORT datad (1375:1375:1375) (1351:1351:1351))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1631:1631:1631))
        (PORT datab (1418:1418:1418) (1283:1283:1283))
        (PORT datac (1709:1709:1709) (1644:1644:1644))
        (PORT datad (432:432:432) (447:447:447))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1756:1756:1756) (1681:1681:1681))
        (PORT datab (645:645:645) (585:585:585))
        (PORT datac (1433:1433:1433) (1309:1309:1309))
        (PORT datad (288:288:288) (361:361:361))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (915:915:915))
        (PORT datab (745:745:745) (700:700:700))
        (PORT datac (852:852:852) (767:767:767))
        (PORT datad (666:666:666) (626:626:626))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (610:610:610))
        (PORT datab (703:703:703) (656:656:656))
        (PORT datac (623:623:623) (590:590:590))
        (PORT datad (570:570:570) (514:514:514))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_translator\|read_latency_shift_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (403:403:403))
        (PORT datab (1554:1554:1554) (1496:1496:1496))
        (PORT datac (1760:1760:1760) (1681:1681:1681))
        (PORT datad (406:406:406) (426:426:426))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (666:666:666))
        (PORT datac (265:265:265) (337:337:337))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1287:1287:1287))
        (PORT datab (1451:1451:1451) (1355:1355:1355))
        (PORT datac (694:694:694) (671:671:671))
        (PORT datad (754:754:754) (763:763:763))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (711:711:711))
        (PORT datab (2317:2317:2317) (2205:2205:2205))
        (PORT datac (884:884:884) (808:808:808))
        (PORT datad (575:575:575) (525:525:525))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (239:239:239))
        (PORT datab (220:220:220) (236:236:236))
        (PORT datac (594:594:594) (533:533:533))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (348:348:348))
        (PORT datac (1439:1439:1439) (1362:1362:1362))
        (PORT datad (633:633:633) (596:596:596))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|end_begintransfer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2395:2395:2395) (2214:2214:2214))
        (PORT datab (966:966:966) (894:894:894))
        (PORT datad (233:233:233) (253:253:253))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|end_begintransfer)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1972:1972:1972))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (329:329:329))
        (PORT datab (300:300:300) (363:363:363))
        (PORT datac (929:929:929) (862:862:862))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1334:1334:1334))
        (PORT datab (1655:1655:1655) (1636:1636:1636))
        (PORT datac (1215:1215:1215) (1188:1188:1188))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|write_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (275:275:275))
        (PORT datab (964:964:964) (892:892:892))
        (PORT datad (1620:1620:1620) (1609:1609:1609))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|write_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2023:2023:2023))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2103:2103:2103) (1972:1972:1972))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_agent\|cp_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1627:1627:1627))
        (PORT datab (767:767:767) (779:779:779))
        (PORT datac (1211:1211:1211) (1146:1146:1146))
        (PORT datad (1454:1454:1454) (1390:1390:1390))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src5_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1065:1065:1065))
        (PORT datab (1452:1452:1452) (1356:1356:1356))
        (PORT datac (693:693:693) (670:670:670))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (693:693:693))
        (PORT datab (249:249:249) (267:267:267))
        (PORT datad (693:693:693) (672:672:672))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2105:2105:2105) (1978:1978:1978))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (693:693:693))
        (PORT datab (274:274:274) (336:336:336))
        (PORT datad (696:696:696) (676:676:676))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2105:2105:2105) (1978:1978:1978))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (331:331:331))
        (PORT datab (276:276:276) (337:337:337))
        (PORT datac (680:680:680) (654:654:654))
        (PORT datad (693:693:693) (673:673:673))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2105:2105:2105) (1978:1978:1978))
        (PORT ena (867:867:867) (855:855:855))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[7\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (696:696:696) (686:686:686))
        (PORT datad (258:258:258) (321:321:321))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[6\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2037:2037:2037))
        (PORT asdata (560:560:560) (575:575:575))
        (PORT clrn (2104:2104:2104) (1977:1977:1977))
        (PORT ena (871:871:871) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (740:740:740))
        (PORT datac (946:946:946) (935:935:935))
        (PORT datad (264:264:264) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[5\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (PORT ena (874:874:874) (875:875:875))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (462:462:462))
        (PORT datac (825:825:825) (860:860:860))
        (PORT datad (388:388:388) (397:397:397))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[4\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2127:2127:2127) (1994:1994:1994))
        (PORT ena (870:870:870) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (474:474:474))
        (PORT datac (827:827:827) (863:863:863))
        (PORT datad (230:230:230) (290:290:290))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[3\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2127:2127:2127) (1994:1994:1994))
        (PORT ena (991:991:991) (940:940:940))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (757:757:757))
        (PORT datab (1045:1045:1045) (1035:1035:1035))
        (PORT datad (680:680:680) (683:683:683))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[2\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (PORT ena (1005:1005:1005) (958:958:958))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (764:764:764))
        (PORT datac (790:790:790) (822:822:822))
        (PORT datad (380:380:380) (396:396:396))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2127:2127:2127) (1994:1994:1994))
        (PORT ena (870:870:870) (865:865:865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (858:858:858))
        (PORT datac (743:743:743) (749:749:749))
        (PORT datad (230:230:230) (289:289:289))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2127:2127:2127) (1994:1994:1994))
        (PORT ena (842:842:842) (833:833:833))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_005\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1069:1069:1069))
        (PORT datab (983:983:983) (958:958:958))
        (PORT datad (1004:1004:1004) (996:996:996))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[13\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1217:1217:1217))
        (PORT datab (1646:1646:1646) (1566:1566:1566))
        (PORT datac (2531:2531:2531) (2595:2595:2595))
        (PORT datad (653:653:653) (644:644:644))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[13\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (365:365:365))
        (PORT datab (978:978:978) (932:932:932))
        (PORT datad (237:237:237) (299:299:299))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[13\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (397:397:397))
        (PORT datab (1835:1835:1835) (1732:1732:1732))
        (PORT datac (1482:1482:1482) (1383:1383:1383))
        (PORT datad (345:345:345) (325:325:325))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT ena (2507:2507:2507) (2313:2313:2313))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1620:1620:1620))
        (PORT datab (960:960:960) (925:925:925))
        (PORT datac (903:903:903) (946:946:946))
        (PORT datad (932:932:932) (908:908:908))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|hbreak_enabled\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (941:941:941))
        (PORT datab (898:898:898) (839:839:839))
        (PORT datac (675:675:675) (671:671:671))
        (PORT datad (476:476:476) (522:522:522))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|hbreak_enabled)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2047:2047:2047))
        (PORT asdata (561:561:561) (577:577:577))
        (PORT clrn (2113:2113:2113) (1983:1983:1983))
        (PORT ena (1637:1637:1637) (1594:1594:1594))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|hbreak_pending_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1213:1213:1213))
        (PORT datad (222:222:222) (244:244:244))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|hbreak_pending)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|break_on_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (498:498:498))
        (PORT datab (448:448:448) (473:473:473))
        (PORT datad (652:652:652) (618:618:618))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|break_on_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|jtag_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (333:333:333))
        (PORT datad (238:238:238) (300:300:300))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|jtag_break\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (347:347:347))
        (PORT datac (399:399:399) (414:414:414))
        (PORT datad (411:411:411) (433:433:433))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|jtag_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (992:992:992) (931:931:931))
        (PORT sload (1294:1294:1294) (1314:1314:1314))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|wait_for_one_post_bret_inst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1213:1213:1213))
        (PORT datab (893:893:893) (834:834:834))
        (PORT datad (753:753:753) (753:753:753))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|wait_for_one_post_bret_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|hbreak_req\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (328:328:328))
        (PORT datab (729:729:729) (730:730:730))
        (PORT datac (232:232:232) (292:292:292))
        (PORT datad (1126:1126:1126) (1070:1070:1070))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[24\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (284:284:284))
        (PORT datab (288:288:288) (347:347:347))
        (PORT datac (1217:1217:1217) (1174:1174:1174))
        (PORT datad (1466:1466:1466) (1413:1413:1413))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (427:427:427))
        (PORT datab (343:343:343) (422:422:422))
        (PORT datac (1005:1005:1005) (997:997:997))
        (PORT datad (1049:1049:1049) (1057:1057:1057))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (1908:1908:1908))
        (PORT datab (1038:1038:1038) (990:990:990))
        (PORT datad (2406:2406:2406) (2447:2447:2447))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1128:1128:1128))
        (PORT datab (1000:1000:1000) (940:940:940))
        (PORT datac (2027:2027:2027) (1896:1896:1896))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1472:1472:1472) (1357:1357:1357))
        (PORT datac (656:656:656) (622:622:622))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2032:2032:2032))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT ena (1784:1784:1784) (1680:1680:1680))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_b_is_dst\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (478:478:478))
        (PORT datab (720:720:720) (702:702:702))
        (PORT datac (900:900:900) (875:875:875))
        (PORT datad (260:260:260) (324:324:324))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_b_is_dst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (479:479:479))
        (PORT datab (719:719:719) (702:702:702))
        (PORT datac (901:901:901) (876:876:876))
        (PORT datad (260:260:260) (325:325:325))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_b_is_dst\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (919:919:919))
        (PORT datab (294:294:294) (356:356:356))
        (PORT datac (189:189:189) (208:208:208))
        (PORT datad (185:185:185) (201:201:201))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_use_imm\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (875:875:875))
        (PORT datab (232:232:232) (250:250:250))
        (PORT datac (1030:1030:1030) (1007:1007:1007))
        (PORT datad (207:207:207) (224:224:224))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_use_imm\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (885:885:885))
        (PORT datab (604:604:604) (546:546:546))
        (PORT datac (904:904:904) (849:849:849))
        (PORT datad (2358:2358:2358) (2226:2226:2226))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_src2_use_imm)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[6\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1287:1287:1287))
        (PORT datab (1823:1823:1823) (1762:1762:1762))
        (PORT datac (2607:2607:2607) (2514:2514:2514))
        (PORT datad (952:952:952) (903:903:903))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2044:2044:2044))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2111:2111:2111) (1983:1983:1983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~39)
    (DELAY
      (ABSOLUTE
        (PORT datac (995:995:995) (978:978:978))
        (PORT datad (976:976:976) (968:968:968))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1155:1155:1155))
        (PORT datab (1069:1069:1069) (1027:1027:1027))
        (PORT datac (1559:1559:1559) (1459:1459:1459))
        (PORT datad (647:647:647) (611:611:611))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (PORT ena (2437:2437:2437) (2341:2341:2341))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1583:1583:1583) (1487:1487:1487))
        (PORT datad (1660:1660:1660) (1572:1572:1572))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src20_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1094:1094:1094))
        (PORT datab (249:249:249) (266:266:266))
        (PORT datac (2154:2154:2154) (2103:2103:2103))
        (PORT datad (838:838:838) (758:758:758))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (204:204:204))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1152:1152:1152))
        (PORT datab (1805:1805:1805) (1751:1751:1751))
        (PORT datac (1344:1344:1344) (1317:1317:1317))
        (PORT datad (1375:1375:1375) (1350:1350:1350))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (581:581:581))
        (PORT datab (744:744:744) (700:700:700))
        (PORT datad (639:639:639) (590:590:590))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (577:577:577))
        (PORT datab (276:276:276) (337:337:337))
        (PORT datad (638:638:638) (589:589:589))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (PORT ena (870:870:870) (864:864:864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (829:829:829))
        (PORT datab (276:276:276) (337:337:337))
        (PORT datac (594:594:594) (543:543:543))
        (PORT datad (638:638:638) (589:589:589))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1968:1968:1968))
        (PORT ena (1358:1358:1358) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (681:681:681))
        (PORT datab (644:644:644) (630:630:630))
        (PORT datac (593:593:593) (542:542:542))
        (PORT datad (637:637:637) (588:588:588))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (849:849:849))
        (PORT datab (230:230:230) (248:248:248))
        (PORT datac (930:930:930) (906:906:906))
        (PORT datad (389:389:389) (375:375:375))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (250:250:250))
        (PORT datac (278:278:278) (356:356:356))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2092:2092:2092) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_022\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (366:366:366))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (362:362:362))
        (PORT datab (1237:1237:1237) (1148:1148:1148))
        (PORT datac (1109:1109:1109) (1019:1019:1019))
        (PORT datad (1102:1102:1102) (1004:1004:1004))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1005:1005:1005))
        (PORT datab (1378:1378:1378) (1350:1350:1350))
        (PORT datac (983:983:983) (936:936:936))
        (PORT datad (896:896:896) (832:832:832))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1034:1034:1034))
        (PORT datab (1062:1062:1062) (1022:1022:1022))
        (PORT datac (2066:2066:2066) (1924:1924:1924))
        (PORT datad (679:679:679) (640:640:640))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1051:1051:1051))
        (PORT datab (718:718:718) (675:675:675))
        (PORT datac (653:653:653) (618:618:618))
        (PORT datad (845:845:845) (770:770:770))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (338:338:338))
        (PORT datab (282:282:282) (345:345:345))
        (PORT datac (641:641:641) (600:600:600))
        (PORT datad (266:266:266) (338:338:338))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (815:815:815))
        (PORT datab (642:642:642) (580:580:580))
        (PORT datac (849:849:849) (788:788:788))
        (PORT datad (182:182:182) (199:199:199))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (820:820:820))
        (PORT datab (710:710:710) (677:677:677))
        (PORT datac (360:360:360) (335:335:335))
        (PORT datad (897:897:897) (818:818:818))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (858:858:858))
        (PORT datab (910:910:910) (838:838:838))
        (PORT datac (378:378:378) (361:361:361))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_read_nxt)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (910:910:910))
        (PORT datab (1399:1399:1399) (1281:1281:1281))
        (PORT datad (452:452:452) (474:474:474))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|uav_read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1214:1214:1214) (1188:1188:1188))
        (PORT datad (261:261:261) (327:327:327))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (666:666:666))
        (PORT datab (812:812:812) (789:789:789))
        (PORT datac (781:781:781) (805:805:805))
        (PORT datad (750:750:750) (764:764:764))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|fifo_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (970:970:970))
        (PORT datab (934:934:934) (867:867:867))
        (PORT datac (279:279:279) (343:343:343))
        (PORT datad (391:391:391) (375:375:375))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (270:270:270))
        (PORT datac (463:463:463) (498:498:498))
        (PORT datad (939:939:939) (925:925:925))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1964:1964:1964))
        (PORT ena (1033:1033:1033) (990:990:990))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (903:903:903))
        (PORT datab (288:288:288) (347:347:347))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1964:1964:1964))
        (PORT ena (1033:1033:1033) (990:990:990))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2018:2018:2018))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2093:2093:2093) (1964:1964:1964))
        (PORT ena (1033:1033:1033) (990:990:990))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (667:667:667))
        (PORT datab (980:980:980) (965:965:965))
        (PORT datac (675:675:675) (657:657:657))
        (PORT datad (680:680:680) (665:665:665))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (743:743:743))
        (PORT datab (680:680:680) (669:669:669))
        (PORT datac (439:439:439) (461:461:461))
        (PORT datad (693:693:693) (677:677:677))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (360:360:360))
        (PORT datab (1273:1273:1273) (1194:1194:1194))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2095:2095:2095) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|wr_rfifo)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (481:481:481))
        (PORT datad (440:440:440) (457:457:457))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1038:1038:1038) (982:982:982))
        (PORT datad (1018:1018:1018) (1000:1000:1000))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2104:2104:2104) (1973:1973:1973))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (1908:1908:1908))
        (PORT datab (1360:1360:1360) (1285:1285:1285))
        (PORT datac (233:233:233) (294:294:294))
        (PORT datad (3398:3398:3398) (3414:3414:3414))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (985:985:985))
        (PORT datab (983:983:983) (937:937:937))
        (PORT datac (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (531:531:531))
        (PORT datab (2542:2542:2542) (2380:2380:2380))
        (PORT datac (1703:1703:1703) (1592:1592:1592))
        (PORT datad (593:593:593) (550:550:550))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT ena (2091:2091:2091) (1954:1954:1954))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_logic_op\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1029:1029:1029))
        (PORT datab (660:660:660) (614:614:614))
        (PORT datac (1813:1813:1813) (1739:1739:1739))
        (PORT datad (926:926:926) (872:872:872))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_logic_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[12\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (782:782:782))
        (PORT datab (1280:1280:1280) (1213:1213:1213))
        (PORT datac (1782:1782:1782) (1750:1750:1750))
        (PORT datad (644:644:644) (637:637:637))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[12\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1043:1043:1043))
        (PORT datab (232:232:232) (251:251:251))
        (PORT datad (571:571:571) (518:518:518))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1028:1028:1028) (1012:1012:1012))
        (PORT clrn (2119:2119:2119) (1988:1988:1988))
        (PORT sclr (2310:2310:2310) (2238:2238:2238))
        (PORT sload (1581:1581:1581) (1609:1609:1609))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1233:1233:1233))
        (PORT datac (1271:1271:1271) (1248:1248:1248))
        (PORT datad (1321:1321:1321) (1290:1290:1290))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1473:1473:1473))
        (PORT datab (1010:1010:1010) (968:968:968))
        (PORT datac (2101:2101:2101) (2027:2027:2027))
        (PORT datad (699:699:699) (678:678:678))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (1135:1135:1135) (1028:1028:1028))
        (PORT datac (1837:1837:1837) (1730:1730:1730))
        (PORT datad (741:741:741) (719:719:719))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|grant\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (717:717:717))
        (PORT datab (926:926:926) (865:865:865))
        (PORT datad (238:238:238) (300:300:300))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2025:2025:2025))
        (PORT asdata (728:728:728) (711:711:711))
        (PORT clrn (2105:2105:2105) (1977:1977:1977))
        (PORT ena (901:901:901) (904:904:904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (711:711:711))
        (PORT datab (2439:2439:2439) (2333:2333:2333))
        (PORT datac (674:674:674) (665:665:665))
        (PORT datad (2591:2591:2591) (2471:2471:2471))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|av_readdata_pre\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2105:2105:2105) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (914:914:914))
        (PORT datab (1428:1428:1428) (1320:1320:1320))
        (PORT datac (853:853:853) (783:783:783))
        (PORT datad (710:710:710) (679:679:679))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[15\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1045:1045:1045))
        (PORT datab (2097:2097:2097) (2120:2120:2120))
        (PORT datac (391:391:391) (411:411:411))
        (PORT datad (695:695:695) (663:663:663))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[15\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (326:326:326))
        (PORT datac (1523:1523:1523) (1436:1436:1436))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[15\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (432:432:432))
        (PORT datab (1537:1537:1537) (1451:1451:1451))
        (PORT datac (1721:1721:1721) (1612:1612:1612))
        (PORT datad (1184:1184:1184) (1086:1086:1086))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2032:2032:2032))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1982:1982:1982))
        (PORT ena (1830:1830:1830) (1719:1719:1719))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1786:1786:1786) (1683:1683:1683))
        (PORT datab (2031:2031:2031) (1972:1972:1972))
        (PORT datac (964:964:964) (935:935:935))
        (PORT datad (1741:1741:1741) (1659:1659:1659))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1384:1384:1384))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datad (1740:1740:1740) (1661:1661:1661))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1683:1683:1683) (1657:1657:1657))
        (PORT datac (399:399:399) (389:389:389))
        (PORT datad (1580:1580:1580) (1532:1532:1532))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (812:812:812))
        (PORT datab (220:220:220) (235:235:235))
        (PORT datac (195:195:195) (216:216:216))
        (PORT datad (435:435:435) (428:428:428))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (371:371:371))
        (PORT datab (648:648:648) (595:595:595))
        (PORT datac (546:546:546) (487:487:487))
        (PORT datad (576:576:576) (526:526:526))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_exception)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2115:2115:2115) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_sel_nxt\.10\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (744:744:744) (775:775:775))
        (PORT datad (472:472:472) (517:517:517))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (688:688:688))
        (PORT datab (750:750:750) (716:716:716))
        (PORT datac (699:699:699) (670:670:670))
        (PORT datad (851:851:851) (783:783:783))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2120:2120:2120) (1991:1991:1991))
        (PORT ena (2163:2163:2163) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2452:2452:2452) (2362:2362:2362))
        (PORT datab (1578:1578:1578) (1485:1485:1485))
        (PORT datac (1430:1430:1430) (1329:1329:1329))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (762:762:762))
        (PORT datab (732:732:732) (735:735:735))
        (PORT datac (215:215:215) (237:237:237))
        (PORT datad (1242:1242:1242) (1229:1229:1229))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1693:1693:1693) (1565:1565:1565))
        (PORT datab (1471:1471:1471) (1367:1367:1367))
        (PORT datac (208:208:208) (226:226:226))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2439:2439:2439) (2349:2349:2349))
        (PORT datab (426:426:426) (401:401:401))
        (PORT datac (400:400:400) (380:380:380))
        (PORT datad (361:361:361) (342:342:342))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2048:2048:2048) (1942:1942:1942))
        (PORT datab (1810:1810:1810) (1742:1742:1742))
        (PORT datac (1938:1938:1938) (1839:1839:1839))
        (PORT datad (1796:1796:1796) (1752:1752:1752))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1237:1237:1237) (1184:1184:1184))
        (PORT datac (1016:1016:1016) (960:960:960))
        (PORT datad (1008:1008:1008) (1009:1009:1009))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1264:1264:1264))
        (PORT datab (873:873:873) (777:777:777))
        (PORT datac (354:354:354) (330:330:330))
        (PORT datad (370:370:370) (340:340:340))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (596:596:596))
        (PORT datab (1151:1151:1151) (1042:1042:1042))
        (PORT datac (1464:1464:1464) (1394:1394:1394))
        (PORT datad (363:363:363) (342:342:342))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (909:909:909) (852:852:852))
        (PORT datac (1227:1227:1227) (1140:1140:1140))
        (PORT datad (607:607:607) (568:568:568))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src4_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (381:381:381))
        (PORT datab (1445:1445:1445) (1352:1352:1352))
        (PORT datad (944:944:944) (890:890:890))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (956:956:956))
        (PORT datab (1058:1058:1058) (1015:1015:1015))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT asdata (558:558:558) (574:574:574))
        (PORT clrn (2133:2133:2133) (2001:2001:2001))
        (PORT ena (1596:1596:1596) (1518:1518:1518))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1163:1163:1163))
        (PORT datab (959:959:959) (901:901:901))
        (PORT datac (1039:1039:1039) (1041:1041:1041))
        (PORT datad (786:786:786) (768:768:768))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1150:1150:1150))
        (PORT datab (237:237:237) (257:257:257))
        (PORT datac (1024:1024:1024) (988:988:988))
        (PORT datad (287:287:287) (359:359:359))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2107:2107:2107) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (496:496:496))
        (PORT datab (267:267:267) (325:325:325))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[5\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (1908:1908:1908))
        (PORT datab (1360:1360:1360) (1285:1285:1285))
        (PORT datac (390:390:390) (411:411:411))
        (PORT datad (2972:2972:2972) (2938:2938:2938))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1047:1047:1047))
        (PORT datab (982:982:982) (937:937:937))
        (PORT datad (185:185:185) (201:201:201))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1781:1781:1781) (1674:1674:1674))
        (PORT datab (1565:1565:1565) (1516:1516:1516))
        (PORT datac (667:667:667) (639:639:639))
        (PORT datad (841:841:841) (761:761:761))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT ena (1822:1822:1822) (1714:1714:1714))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1207:1207:1207))
        (PORT datab (773:773:773) (736:736:736))
        (PORT datac (1484:1484:1484) (1423:1423:1423))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (667:667:667))
        (PORT datab (1733:1733:1733) (1656:1656:1656))
        (PORT datac (1261:1261:1261) (1213:1213:1213))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (927:927:927))
        (PORT datab (2397:2397:2397) (2333:2333:2333))
        (PORT datac (188:188:188) (207:207:207))
        (PORT datad (883:883:883) (881:881:881))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1125:1125:1125))
        (PORT datab (698:698:698) (661:661:661))
        (PORT datad (900:900:900) (817:817:817))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2041:2041:2041))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1066:1066:1066) (1056:1056:1056))
        (PORT clrn (2120:2120:2120) (1992:1992:1992))
        (PORT sclr (1494:1494:1494) (1495:1495:1495))
        (PORT sload (1603:1603:1603) (1627:1627:1627))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1298:1298:1298) (1253:1253:1253))
        (PORT datad (1473:1473:1473) (1430:1430:1430))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1928:1928:1928) (1842:1842:1842))
        (PORT datab (929:929:929) (865:865:865))
        (PORT datac (1758:1758:1758) (1696:1696:1696))
        (PORT datad (1973:1973:1973) (1815:1815:1815))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (358:358:358))
        (PORT datab (463:463:463) (475:475:475))
        (PORT datac (872:872:872) (797:797:797))
        (PORT datad (401:401:401) (426:426:426))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2094:2094:2094) (1965:1965:1965))
        (PORT ena (1024:1024:1024) (975:975:975))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2048:2048:2048) (1942:1942:1942))
        (PORT datab (1815:1815:1815) (1748:1748:1748))
        (PORT datac (1942:1942:1942) (1843:1843:1843))
        (PORT datad (950:950:950) (907:907:907))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2050:2050:2050) (1944:1944:1944))
        (PORT datab (1811:1811:1811) (1743:1743:1743))
        (PORT datac (1939:1939:1939) (1839:1839:1839))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (951:951:951))
        (PORT datab (747:747:747) (705:705:705))
        (PORT datac (949:949:949) (913:913:913))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (773:773:773))
        (PORT datab (613:613:613) (563:563:563))
        (PORT datac (556:556:556) (498:498:498))
        (PORT datad (340:340:340) (308:308:308))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (618:618:618))
        (PORT datab (685:685:685) (639:639:639))
        (PORT datac (2193:2193:2193) (2081:2081:2081))
        (PORT datad (247:247:247) (307:307:307))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (797:797:797))
        (PORT datab (1698:1698:1698) (1608:1608:1608))
        (PORT datac (273:273:273) (343:343:343))
        (PORT datad (1143:1143:1143) (1054:1054:1054))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (674:674:674))
        (PORT datab (221:221:221) (236:236:236))
        (PORT datac (587:587:587) (540:540:540))
        (PORT datad (658:658:658) (625:625:625))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (950:950:950))
        (PORT datab (249:249:249) (268:268:268))
        (PORT datac (1940:1940:1940) (1840:1840:1840))
        (PORT datad (896:896:896) (876:876:876))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (1722:1722:1722))
        (PORT datab (992:992:992) (926:926:926))
        (PORT datac (922:922:922) (867:867:867))
        (PORT datad (852:852:852) (814:814:814))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (911:911:911) (850:850:850))
        (PORT datac (907:907:907) (840:840:840))
        (PORT datad (372:372:372) (352:352:352))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1121:1121:1121))
        (PORT datab (934:934:934) (872:872:872))
        (PORT datac (636:636:636) (620:620:620))
        (PORT datad (1736:1736:1736) (1656:1656:1656))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (812:812:812))
        (PORT datab (923:923:923) (845:845:845))
        (PORT datac (896:896:896) (837:837:837))
        (PORT datad (2335:2335:2335) (2242:2242:2242))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (395:395:395))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (409:409:409) (396:396:396))
        (PORT datad (182:182:182) (199:199:199))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (593:593:593))
        (PORT datab (928:928:928) (853:853:853))
        (PORT datac (806:806:806) (732:732:732))
        (PORT datad (331:331:331) (306:306:306))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (809:809:809))
        (PORT datab (692:692:692) (650:650:650))
        (PORT datac (661:661:661) (627:627:627))
        (PORT datad (892:892:892) (831:831:831))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1781:1781:1781) (1674:1674:1674))
        (PORT datab (981:981:981) (936:936:936))
        (PORT datac (1319:1319:1319) (1252:1252:1252))
        (PORT datad (1957:1957:1957) (1872:1872:1872))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (563:563:563))
        (PORT datab (667:667:667) (602:602:602))
        (PORT datac (1068:1068:1068) (973:973:973))
        (PORT datad (869:869:869) (810:810:810))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (250:250:250))
        (PORT datab (904:904:904) (835:835:835))
        (PORT datac (869:869:869) (792:792:792))
        (PORT datad (672:672:672) (633:633:633))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (561:561:561))
        (PORT datab (1190:1190:1190) (1107:1107:1107))
        (PORT datac (600:600:600) (538:538:538))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (347:347:347))
        (PORT datad (267:267:267) (340:340:340))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (250:250:250))
        (PORT datab (691:691:691) (653:653:653))
        (PORT datac (874:874:874) (806:806:806))
        (PORT datad (842:842:842) (769:769:769))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (888:888:888))
        (PORT datab (1343:1343:1343) (1210:1210:1210))
        (PORT datac (594:594:594) (557:557:557))
        (PORT datad (270:270:270) (339:339:339))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|i_read_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (392:392:392))
        (PORT datab (1344:1344:1344) (1211:1211:1211))
        (PORT datac (592:592:592) (555:555:555))
        (PORT datad (913:913:913) (843:843:843))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2145:2145:2145) (2055:2055:2055))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal14\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2083:2083:2083) (1986:1986:1986))
        (PORT datac (2273:2273:2273) (2134:2134:2134))
        (PORT datad (1423:1423:1423) (1371:1371:1371))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (997:997:997))
        (PORT datab (742:742:742) (700:700:700))
        (PORT datac (707:707:707) (694:694:694))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (916:916:916))
        (PORT datab (423:423:423) (400:400:400))
        (PORT datac (1797:1797:1797) (1702:1702:1702))
        (PORT datad (663:663:663) (625:625:625))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (382:382:382))
        (PORT datac (585:585:585) (535:535:535))
        (PORT datad (635:635:635) (580:580:580))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1104:1104:1104))
        (PORT datab (1989:1989:1989) (1870:1870:1870))
        (PORT datac (2404:2404:2404) (2317:2317:2317))
        (PORT datad (362:362:362) (343:343:343))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (688:688:688))
        (PORT datab (585:585:585) (535:535:535))
        (PORT datac (373:373:373) (355:355:355))
        (PORT datad (952:952:952) (898:898:898))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1796:1796:1796) (1721:1721:1721))
        (PORT datab (958:958:958) (898:898:898))
        (PORT datac (956:956:956) (893:893:893))
        (PORT datad (1215:1215:1215) (1164:1164:1164))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (1253:1253:1253) (1203:1203:1203))
        (PORT datac (829:829:829) (761:761:761))
        (PORT datad (1149:1149:1149) (1072:1072:1072))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (407:407:407))
        (PORT datab (383:383:383) (364:364:364))
        (PORT datac (591:591:591) (535:535:535))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (794:794:794))
        (PORT datab (670:670:670) (666:666:666))
        (PORT datac (2154:2154:2154) (2104:2104:2104))
        (PORT datad (213:213:213) (233:233:233))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (612:612:612))
        (PORT datab (696:696:696) (658:658:658))
        (PORT datad (341:341:341) (323:323:323))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2438:2438:2438) (2348:2348:2348))
        (PORT datab (1987:1987:1987) (1867:1867:1867))
        (PORT datac (1469:1469:1469) (1386:1386:1386))
        (PORT datad (359:359:359) (341:341:341))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1265:1265:1265))
        (PORT datab (794:794:794) (802:802:802))
        (PORT datac (666:666:666) (630:630:630))
        (PORT datad (370:370:370) (340:340:340))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1382:1382:1382))
        (PORT datab (798:798:798) (801:801:801))
        (PORT datac (1075:1075:1075) (1079:1079:1079))
        (PORT datad (1248:1248:1248) (1219:1219:1219))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1083:1083:1083))
        (PORT datab (1444:1444:1444) (1352:1352:1352))
        (PORT datac (692:692:692) (649:649:649))
        (PORT datad (739:739:739) (749:749:749))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (960:960:960))
        (PORT datab (448:448:448) (467:467:467))
        (PORT datac (1465:1465:1465) (1396:1396:1396))
        (PORT datad (420:420:420) (450:450:450))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (391:391:391))
        (PORT datab (384:384:384) (366:366:366))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (618:618:618) (587:587:587))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (754:754:754))
        (PORT datab (426:426:426) (401:401:401))
        (PORT datac (888:888:888) (819:819:819))
        (PORT datad (906:906:906) (878:878:878))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (239:239:239))
        (PORT datab (607:607:607) (547:547:547))
        (PORT datac (558:558:558) (518:518:518))
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (242:242:242))
        (PORT datab (221:221:221) (236:236:236))
        (PORT datac (573:573:573) (523:523:523))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (348:348:348))
        (PORT datab (221:221:221) (237:237:237))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (634:634:634) (595:595:595))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_agent\|cp_valid)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2142:2142:2142) (2052:2052:2052))
        (PORT datac (289:289:289) (362:362:362))
        (PORT datad (271:271:271) (339:339:339))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src2_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1550:1550:1550) (1450:1450:1450))
        (PORT datab (935:935:935) (873:873:873))
        (PORT datac (1523:1523:1523) (1462:1462:1462))
        (PORT datad (1305:1305:1305) (1282:1282:1282))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1177:1177:1177))
        (PORT datab (703:703:703) (662:662:662))
        (PORT datac (1521:1521:1521) (1452:1452:1452))
        (PORT datad (1247:1247:1247) (1202:1202:1202))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1978:1978:1978))
        (PORT ena (898:898:898) (895:895:895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2105:2105:2105) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (961:961:961))
        (PORT datad (295:295:295) (368:368:368))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2038:2038:2038))
        (PORT asdata (559:559:559) (575:575:575))
        (PORT clrn (2105:2105:2105) (1978:1978:1978))
        (PORT ena (850:850:850) (844:844:844))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_002\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (325:325:325))
        (PORT datad (422:422:422) (448:448:448))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2763:2763:2763) (2803:2803:2803))
        (PORT datab (1023:1023:1023) (971:971:971))
        (PORT datac (1508:1508:1508) (1405:1405:1405))
        (PORT datad (229:229:229) (288:288:288))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (399:399:399))
        (PORT datac (1214:1214:1214) (1141:1141:1141))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (955:955:955))
        (PORT datab (1181:1181:1181) (1086:1086:1086))
        (PORT datac (1704:1704:1704) (1593:1593:1593))
        (PORT datad (591:591:591) (549:549:549))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2110:2110:2110) (1981:1981:1981))
        (PORT ena (2091:2091:2091) (1954:1954:1954))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_st\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1047:1047:1047))
        (PORT datab (1274:1274:1274) (1213:1213:1213))
        (PORT datac (1059:1059:1059) (1067:1067:1067))
        (PORT datad (1313:1313:1313) (1295:1295:1295))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_st)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1977:1977:1977))
        (PORT sclr (1359:1359:1359) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_waiting_for_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_waiting_for_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (902:902:902))
        (PORT datab (227:227:227) (244:244:244))
        (PORT datad (451:451:451) (474:474:474))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (803:803:803))
        (PORT datab (221:221:221) (236:236:236))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (1200:1200:1200) (1147:1147:1147))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (908:908:908))
        (PORT datab (473:473:473) (488:488:488))
        (PORT datac (190:190:190) (209:209:209))
        (PORT datad (449:449:449) (471:471:471))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (918:918:918) (882:882:882))
        (PORT datad (1391:1391:1391) (1373:1373:1373))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (337:337:337))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (618:618:618) (682:682:682))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (PORT sload (2130:2130:2130) (2096:2096:2096))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (274:274:274) (335:335:335))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (621:621:621) (686:686:686))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (PORT sload (2130:2130:2130) (2096:2096:2096))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (341:341:341))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1004:1004:1004) (993:993:993))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (PORT sload (2130:2130:2130) (2096:2096:2096))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (339:339:339))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1013:1013:1013) (998:998:998))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (PORT sload (2130:2130:2130) (2096:2096:2096))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (338:338:338))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2038:2038:2038))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (834:834:834) (865:865:865))
        (PORT clrn (2117:2117:2117) (1987:1987:1987))
        (PORT sload (2130:2130:2130) (2096:2096:2096))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (340:340:340))
        (PORT datab (275:275:275) (336:336:336))
        (PORT datac (1490:1490:1490) (1405:1405:1405))
        (PORT datad (238:238:238) (300:300:300))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (240:240:240))
        (PORT datab (274:274:274) (335:335:335))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (237:237:237) (299:299:299))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1109:1109:1109))
        (PORT datab (1656:1656:1656) (1637:1637:1637))
        (PORT datac (213:213:213) (235:235:235))
        (PORT datad (1180:1180:1180) (1101:1101:1101))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_valid_from_R\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1714:1714:1714) (1601:1601:1601))
        (PORT datad (1527:1527:1527) (1455:1455:1455))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_valid_from_R)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1986:1986:1986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (329:329:329) (416:416:416))
        (PORT datad (1528:1528:1528) (1456:1456:1456))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2037:2037:2037))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2117:2117:2117) (1986:1986:1986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|i_read_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1697:1697:1697) (1586:1586:1586))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|i_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (395:395:395))
        (PORT datab (1341:1341:1341) (1207:1207:1207))
        (PORT datac (595:595:595) (558:558:558))
        (PORT datad (912:912:912) (841:841:841))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2021:2021:2021))
        (PORT asdata (605:605:605) (663:663:663))
        (PORT clrn (2100:2100:2100) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_new_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2037:2037:2037))
        (PORT asdata (2249:2249:2249) (2105:2105:2105))
        (PORT clrn (2115:2115:2115) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_stall)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (905:905:905))
        (PORT datab (479:479:479) (495:495:495))
        (PORT datad (1133:1133:1133) (1045:1045:1045))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_write)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2029:2029:2029))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2106:2106:2106) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1605:1605:1605) (1599:1599:1599))
        (PORT datac (472:472:472) (501:501:501))
        (PORT datad (1536:1536:1536) (1473:1473:1473))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (243:243:243) (258:258:258))
        (PORT datac (665:665:665) (631:631:631))
        (PORT datad (205:205:205) (221:221:221))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entries\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (965:965:965))
        (PORT datab (270:270:270) (289:289:289))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entries\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2124:2124:2124) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector34\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (536:536:536))
        (PORT datab (1084:1084:1084) (1053:1053:1053))
        (PORT datac (982:982:982) (936:936:936))
        (PORT datad (302:302:302) (380:380:380))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1072:1072:1072))
        (PORT datab (1057:1057:1057) (1036:1036:1036))
        (PORT datac (965:965:965) (949:949:949))
        (PORT datad (650:650:650) (611:611:611))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector26\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (932:932:932))
        (PORT datab (710:710:710) (667:667:667))
        (PORT datad (430:430:430) (456:456:456))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000000100)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (1997:1997:1997))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1981:1981:1981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (483:483:483) (502:502:502))
        (PORT datac (458:458:458) (482:482:482))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (916:916:916))
        (PORT datab (729:729:729) (736:736:736))
        (PORT datac (716:716:716) (724:724:724))
        (PORT datad (1010:1010:1010) (1002:1002:1002))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector33\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (508:508:508))
        (PORT datab (1101:1101:1101) (1102:1102:1102))
        (PORT datac (205:205:205) (230:230:230))
        (PORT datad (965:965:965) (942:942:942))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector33\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (771:771:771) (740:740:740))
        (PORT datac (748:748:748) (759:759:759))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector33\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1063:1063:1063))
        (PORT datac (271:271:271) (339:339:339))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector33\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (775:775:775) (744:744:744))
        (PORT datac (377:377:377) (362:362:362))
        (PORT datad (841:841:841) (777:777:777))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_next\.000000001)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2001:2001:2001))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2116:2116:2116) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector24\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (619:619:619))
        (PORT datab (701:701:701) (668:668:668))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000000001)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2001:2001:2001))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2116:2116:2116) (1985:1985:1985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (803:803:803))
        (PORT datab (1326:1326:1326) (1301:1301:1301))
        (PORT datad (691:691:691) (696:696:696))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|ack_refresh_request)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (1997:1997:1997))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2113:2113:2113) (1982:1982:1982))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_request\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2254:2254:2254) (2135:2135:2135))
        (PORT datab (1325:1325:1325) (1300:1300:1300))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_request)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (1997:1997:1997))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2113:2113:2113) (1982:1982:1982))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (845:845:845) (886:886:886))
        (PORT datad (290:290:290) (365:365:365))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector32\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (267:267:267))
        (PORT datab (992:992:992) (950:950:950))
        (PORT datac (978:978:978) (924:924:924))
        (PORT datad (727:727:727) (706:706:706))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2122:2122:2122) (1992:1992:1992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector41\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1185:1185:1185))
        (PORT datab (1091:1091:1091) (1061:1061:1061))
        (PORT datac (985:985:985) (940:940:940))
        (PORT datad (235:235:235) (263:263:263))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector41\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (756:756:756) (716:716:716))
        (PORT datac (774:774:774) (794:794:794))
        (PORT datad (236:236:236) (264:264:264))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|f_pop)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2124:2124:2124) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (376:376:376))
        (PORT datab (274:274:274) (300:300:300))
        (PORT datad (1043:1043:1043) (1013:1013:1013))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_address)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2124:2124:2124) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[58\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2240:2240:2240) (2243:2243:2243))
        (PORT datab (1216:1216:1216) (1158:1158:1158))
        (PORT datac (2063:2063:2063) (1937:1937:1937))
        (PORT datad (1200:1200:1200) (1159:1159:1159))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1955:1955:1955) (1852:1852:1852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1138:1138:1138) (1024:1024:1024))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2137:2137:2137) (2021:2021:2021))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[56\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1172:1172:1172) (1177:1177:1177))
        (PORT datac (713:713:713) (720:720:720))
        (PORT datad (226:226:226) (284:284:284))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_cs_n\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (274:274:274))
        (PORT datab (288:288:288) (347:347:347))
        (PORT datac (3524:3524:3524) (3398:3398:3398))
        (PORT datad (723:723:723) (700:700:700))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_cs_n\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (926:926:926))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (220:220:220) (241:241:241))
        (PORT datad (3483:3483:3483) (3353:3353:3353))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_cs_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[57\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (935:935:935))
        (PORT datab (1348:1348:1348) (1296:1296:1296))
        (PORT datac (1956:1956:1956) (2001:2001:2001))
        (PORT datad (968:968:968) (945:945:945))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2044:2044:2044))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2449:2449:2449) (2300:2300:2300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2021:2021:2021))
        (PORT asdata (1730:1730:1730) (1697:1697:1697))
        (PORT ena (1825:1825:1825) (1730:1730:1730))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[55\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1072:1072:1072) (1057:1057:1057))
        (PORT datac (1528:1528:1528) (1469:1469:1469))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[56\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1502:1502:1502))
        (PORT datab (2146:2146:2146) (2135:2135:2135))
        (PORT datac (934:934:934) (894:894:894))
        (PORT datad (918:918:918) (898:898:898))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2053:2053:2053))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2422:2422:2422) (2265:2265:2265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1393:1393:1393) (1291:1291:1291))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2113:2113:2113) (1992:1992:1992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[54\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1762:1762:1762) (1685:1685:1685))
        (PORT datab (1068:1068:1068) (1052:1052:1052))
        (PORT datad (661:661:661) (663:663:663))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1568:1568:1568) (1476:1476:1476))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1568:1568:1568) (1476:1476:1476))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (270:270:270) (330:330:330))
        (PORT datac (1389:1389:1389) (1270:1270:1270))
        (PORT datad (619:619:619) (606:606:606))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1639:1639:1639) (1574:1574:1574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (239:239:239))
        (PORT datab (1247:1247:1247) (1202:1202:1202))
        (PORT datac (634:634:634) (596:596:596))
        (PORT datad (405:405:405) (421:421:421))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[54\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1051:1051:1051))
        (PORT datab (1523:1523:1523) (1552:1552:1552))
        (PORT datac (1782:1782:1782) (1726:1726:1726))
        (PORT datad (1041:1041:1041) (1024:1024:1024))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1648:1648:1648) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (877:877:877) (790:790:790))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2137:2137:2137) (2021:2021:2021))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[52\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1175:1175:1175) (1180:1180:1180))
        (PORT datac (697:697:697) (712:712:712))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1639:1639:1639) (1574:1574:1574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[55\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1062:1062:1062))
        (PORT datab (1524:1524:1524) (1553:1553:1553))
        (PORT datac (1782:1782:1782) (1726:1726:1726))
        (PORT datad (1888:1888:1888) (1842:1842:1842))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1648:1648:1648) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (841:841:841) (775:775:775))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2137:2137:2137) (2021:2021:2021))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[53\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1179:1179:1179) (1185:1185:1185))
        (PORT datac (666:666:666) (682:682:682))
        (PORT datad (229:229:229) (288:288:288))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1639:1639:1639) (1574:1574:1574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (453:453:453))
        (PORT datab (221:221:221) (237:237:237))
        (PORT datac (405:405:405) (421:421:421))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1880:1880:1880) (1790:1790:1790))
        (PORT datab (1531:1531:1531) (1557:1557:1557))
        (PORT datac (974:974:974) (958:958:958))
        (PORT datad (1204:1204:1204) (1140:1140:1140))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2492:2492:2492) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (884:884:884) (807:807:807))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2077:2077:2077) (1957:1957:1957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[51\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (925:925:925))
        (PORT datab (1177:1177:1177) (1183:1183:1183))
        (PORT datac (626:626:626) (609:609:609))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[52\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1883:1883:1883) (1793:1793:1793))
        (PORT datab (1528:1528:1528) (1554:1554:1554))
        (PORT datac (968:968:968) (950:950:950))
        (PORT datad (1026:1026:1026) (1009:1009:1009))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2492:2492:2492) (2358:2358:2358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (885:885:885) (819:819:819))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2137:2137:2137) (2021:2021:2021))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[50\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1180:1180:1180) (1186:1186:1186))
        (PORT datac (902:902:902) (876:876:876))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1639:1639:1639) (1574:1574:1574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1639:1639:1639) (1574:1574:1574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (403:403:403) (419:419:419))
        (PORT datad (1018:1018:1018) (1005:1005:1005))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[50\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2100:2100:2100) (1971:1971:1971))
        (PORT datab (1518:1518:1518) (1510:1510:1510))
        (PORT datac (2204:2204:2204) (2210:2210:2210))
        (PORT datad (984:984:984) (975:975:975))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (185:185:185) (201:201:201))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1500:1500:1500) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1955:1955:1955) (1852:1852:1852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[48\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1012:1012:1012))
        (PORT datab (1064:1064:1064) (1045:1045:1045))
        (PORT datac (799:799:799) (822:822:822))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[51\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1593:1593:1593))
        (PORT datab (1859:1859:1859) (1762:1762:1762))
        (PORT datac (1267:1267:1267) (1225:1225:1225))
        (PORT datad (971:971:971) (958:958:958))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2669:2669:2669) (2486:2486:2486))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1135:1135:1135) (1052:1052:1052))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2088:2088:2088) (1965:1965:1965))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[49\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1292:1292:1292) (1230:1230:1230))
        (PORT datac (798:798:798) (821:821:821))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1317:1317:1317) (1261:1261:1261))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1317:1317:1317) (1261:1261:1261))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (845:845:845))
        (PORT datab (271:271:271) (332:332:332))
        (PORT datac (352:352:352) (328:328:328))
        (PORT datad (247:247:247) (307:307:307))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[49\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1123:1123:1123))
        (PORT datab (1346:1346:1346) (1294:1294:1294))
        (PORT datac (1958:1958:1958) (2004:2004:2004))
        (PORT datad (901:901:901) (942:942:942))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2044:2044:2044))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2449:2449:2449) (2300:2300:2300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (885:885:885) (827:827:827))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2077:2077:2077) (1957:1957:1957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[47\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1145:1145:1145) (1148:1148:1148))
        (PORT datac (1164:1164:1164) (1182:1182:1182))
        (PORT datad (671:671:671) (669:669:669))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1869:1869:1869) (1756:1756:1756))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[48\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1050:1050:1050))
        (PORT datab (1520:1520:1520) (1549:1549:1549))
        (PORT datac (1784:1784:1784) (1728:1728:1728))
        (PORT datad (1503:1503:1503) (1440:1440:1440))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1648:1648:1648) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (843:843:843) (758:758:758))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1516:1516:1516) (1423:1423:1423))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[46\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1147:1147:1147) (1151:1151:1151))
        (PORT datac (695:695:695) (711:711:711))
        (PORT datad (607:607:607) (595:595:595))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1869:1869:1869) (1756:1756:1756))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (548:548:548))
        (PORT datab (271:271:271) (331:331:331))
        (PORT datac (253:253:253) (315:315:315))
        (PORT datad (342:342:342) (320:320:320))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[59\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1604:1604:1604) (1581:1581:1581))
        (PORT datab (1522:1522:1522) (1551:1551:1551))
        (PORT datac (1782:1782:1782) (1727:1727:1727))
        (PORT datad (1210:1210:1210) (1172:1172:1172))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1648:1648:1648) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1393:1393:1393) (1298:1298:1298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1540:1540:1540) (1457:1457:1457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[57\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (749:749:749))
        (PORT datac (1146:1146:1146) (1085:1085:1085))
        (PORT datad (1009:1009:1009) (997:997:997))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1537:1537:1537))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[47\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1589:1589:1589))
        (PORT datab (1858:1858:1858) (1761:1761:1761))
        (PORT datac (1274:1274:1274) (1250:1250:1250))
        (PORT datad (1305:1305:1305) (1283:1283:1283))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2669:2669:2669) (2486:2486:2486))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT asdata (1279:1279:1279) (1203:1203:1203))
        (PORT ena (2077:2077:2077) (1957:1957:1957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[45\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1265:1265:1265) (1211:1211:1211))
        (PORT datac (706:706:706) (714:714:714))
        (PORT datad (687:687:687) (691:691:691))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1537:1537:1537))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (451:451:451))
        (PORT datab (1670:1670:1670) (1511:1511:1511))
        (PORT datac (195:195:195) (216:216:216))
        (PORT datad (246:246:246) (306:306:306))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1001:1001:1001))
        (PORT datab (1030:1030:1030) (1007:1007:1007))
        (PORT datac (1011:1011:1011) (1013:1013:1013))
        (PORT datad (987:987:987) (977:977:977))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT asdata (1043:1043:1043) (1009:1009:1009))
        (PORT ena (2077:2077:2077) (1957:1957:1957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2043:2043:2043))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1937:1937:1937) (1850:1850:1850))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[44\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1036:1036:1036) (1024:1024:1024))
        (PORT datad (1927:1927:1927) (1887:1887:1887))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_addr\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (683:683:683) (661:661:661))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1537:1537:1537))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1639:1639:1639))
        (PORT datab (273:273:273) (334:334:334))
        (PORT datac (678:678:678) (655:655:655))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (905:905:905))
        (PORT datab (963:963:963) (896:896:896))
        (PORT datac (186:186:186) (205:205:205))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (239:239:239))
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (878:878:878) (788:788:788))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_next\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1093:1093:1093) (1063:1063:1063))
        (PORT datac (295:295:295) (365:365:365))
        (PORT datad (299:299:299) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector35\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (703:703:703))
        (PORT datab (1109:1109:1109) (1111:1111:1111))
        (PORT datac (746:746:746) (757:757:757))
        (PORT datad (264:264:264) (330:330:330))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector35\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1001:1001:1001))
        (PORT datad (244:244:244) (308:308:308))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_next\.000010000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2127:2127:2127) (1997:1997:1997))
        (PORT sclr (1518:1518:1518) (1576:1576:1576))
        (PORT ena (842:842:842) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1243:1243:1243))
        (PORT datab (683:683:683) (654:654:654))
        (PORT datac (1743:1743:1743) (1668:1668:1668))
        (PORT datad (660:660:660) (627:627:627))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000010000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2005:2005:2005))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2108:2108:2108) (1975:1975:1975))
        (PORT ena (1338:1338:1338) (1282:1282:1282))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[0\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1310:1310:1310))
        (PORT datad (2318:2318:2318) (2266:2266:2266))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT asdata (562:562:562) (578:578:578))
        (PORT ena (1545:1545:1545) (1452:1452:1452))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[0\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1006:1006:1006))
        (PORT datac (429:429:429) (450:450:450))
        (PORT datad (614:614:614) (596:596:596))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1570:1570:1570) (1483:1483:1483))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector146\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1383:1383:1383))
        (PORT datab (267:267:267) (325:325:325))
        (PORT datac (812:812:812) (845:845:845))
        (PORT datad (226:226:226) (285:285:285))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_data\[11\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (372:372:372))
        (PORT datab (271:271:271) (297:297:297))
        (PORT datac (1011:1011:1011) (993:993:993))
        (PORT datad (1042:1042:1042) (1011:1011:1011))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector146\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (243:243:243))
        (PORT datab (948:948:948) (899:899:899))
        (PORT datac (360:360:360) (336:336:336))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (1990:1990:1990))
        (PORT d (4635:4635:4635) (4483:4483:4483))
        (PORT clrn (2257:2257:2257) (2183:2183:2183))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2061:2061:2061))
        (PORT d (2852:2852:2852) (2863:2863:2863))
        (PORT aload (2296:2296:2296) (2223:2223:2223))
        (PORT sload (6889:6889:6889) (7409:7409:7409))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1593:1593:1593) (1526:1526:1526))
        (PORT datad (2323:2323:2323) (2273:2273:2273))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1545:1545:1545) (1452:1452:1452))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (454:454:454))
        (PORT datac (994:994:994) (975:975:975))
        (PORT datad (417:417:417) (433:433:433))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[1\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1570:1570:1570) (1483:1483:1483))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector145\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1383:1383:1383))
        (PORT datab (424:424:424) (442:442:442))
        (PORT datac (816:816:816) (849:849:849))
        (PORT datad (392:392:392) (411:411:411))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector145\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (945:945:945) (895:895:895))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (1990:1990:1990))
        (PORT d (4523:4523:4523) (4330:4330:4330))
        (PORT clrn (2257:2257:2257) (2183:2183:2183))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2061:2061:2061))
        (PORT d (2852:2852:2852) (2863:2863:2863))
        (PORT aload (2296:2296:2296) (2223:2223:2223))
        (PORT sload (6889:6889:6889) (7409:7409:7409))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (2366:2366:2366) (2306:2306:2306))
        (PORT datad (1651:1651:1651) (1610:1610:1610))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1545:1545:1545) (1452:1452:1452))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (637:637:637))
        (PORT datac (991:991:991) (972:972:972))
        (PORT datad (417:417:417) (437:437:437))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[2\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1570:1570:1570) (1483:1483:1483))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector144\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1382:1382:1382))
        (PORT datab (266:266:266) (325:325:325))
        (PORT datac (810:810:810) (842:842:842))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector144\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (365:365:365))
        (PORT datab (944:944:944) (894:894:894))
        (PORT datac (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (1997:1997:1997))
        (PORT d (6498:6498:6498) (6138:6138:6138))
        (PORT clrn (2266:2266:2266) (2193:2193:2193))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2068:2068:2068))
        (PORT d (3291:3291:3291) (3372:3372:3372))
        (PORT aload (2305:2305:2305) (2233:2233:2233))
        (PORT sload (6430:6430:6430) (6892:6892:6892))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[3\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1849:1849:1849) (1769:1769:1769))
        (PORT datad (2321:2321:2321) (2270:2270:2270))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT asdata (560:560:560) (576:576:576))
        (PORT ena (1545:1545:1545) (1452:1452:1452))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[3\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (463:463:463) (473:473:473))
        (PORT datac (992:992:992) (974:974:974))
        (PORT datad (394:394:394) (416:416:416))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1570:1570:1570) (1483:1483:1483))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector143\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1383:1383:1383))
        (PORT datab (269:269:269) (327:327:327))
        (PORT datac (811:811:811) (844:844:844))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector143\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (244:244:244))
        (PORT datab (949:949:949) (900:900:900))
        (PORT datac (356:356:356) (330:330:330))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (1997:1997:1997))
        (PORT d (2922:2922:2922) (2959:2959:2959))
        (PORT clrn (2264:2264:2264) (2190:2190:2190))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2068:2068:2068))
        (PORT d (2727:2727:2727) (2707:2707:2707))
        (PORT aload (2303:2303:2303) (2230:2230:2230))
        (PORT sload (5937:5937:5937) (6347:6347:6347))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[4\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2123:2123:2123) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2369:2369:2369) (2310:2310:2310))
        (PORT datad (1868:1868:1868) (1803:1803:1803))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1545:1545:1545) (1452:1452:1452))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[4\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (1025:1025:1025) (988:988:988))
        (PORT datac (645:645:645) (642:642:642))
        (PORT datad (688:688:688) (692:692:692))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1577:1577:1577) (1487:1487:1487))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector142\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1317:1317:1317))
        (PORT datab (268:268:268) (326:326:326))
        (PORT datac (399:399:399) (415:415:415))
        (PORT datad (672:672:672) (674:674:674))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector142\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (683:683:683) (633:633:633))
        (PORT datac (190:190:190) (208:208:208))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (1997:1997:1997))
        (PORT d (6548:6548:6548) (6120:6120:6120))
        (PORT clrn (2264:2264:2264) (2190:2190:2190))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2068:2068:2068))
        (PORT d (2727:2727:2727) (2707:2707:2707))
        (PORT aload (2303:2303:2303) (2230:2230:2230))
        (PORT sload (5937:5937:5937) (6347:6347:6347))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (2363:2363:2363) (2303:2303:2303))
        (PORT datad (1654:1654:1654) (1613:1613:1613))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT asdata (560:560:560) (576:576:576))
        (PORT ena (1545:1545:1545) (1452:1452:1452))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (672:672:672) (654:654:654))
        (PORT datac (988:988:988) (968:968:968))
        (PORT datad (618:618:618) (604:604:604))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1617:1617:1617) (1540:1540:1540))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[5\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2124:2124:2124) (1991:1991:1991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector141\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1519:1519:1519))
        (PORT datab (267:267:267) (325:325:325))
        (PORT datac (1223:1223:1223) (1181:1181:1181))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector141\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (962:962:962) (904:904:904))
        (PORT datac (353:353:353) (326:326:326))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (1997:1997:1997))
        (PORT d (6860:6860:6860) (6658:6658:6658))
        (PORT clrn (2264:2264:2264) (2190:2190:2190))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2068:2068:2068))
        (PORT d (3079:3079:3079) (3136:3136:3136))
        (PORT aload (2303:2303:2303) (2230:2230:2230))
        (PORT sload (6208:6208:6208) (6651:6651:6651))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (2328:2328:2328) (2267:2267:2267))
        (PORT datad (1734:1734:1734) (1646:1646:1646))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (185:185:185) (201:201:201))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1540:1540:1540) (1457:1457:1457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1753:1753:1753) (1638:1638:1638))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (722:722:722))
        (PORT datab (1029:1029:1029) (1018:1018:1018))
        (PORT datac (686:686:686) (695:695:695))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1562:1562:1562) (1474:1474:1474))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[6\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector140\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (449:449:449))
        (PORT datab (266:266:266) (324:324:324))
        (PORT datac (1655:1655:1655) (1633:1633:1633))
        (PORT datad (1043:1043:1043) (1036:1036:1036))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector140\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (910:910:910) (859:859:859))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (1997:1997:1997))
        (PORT d (4536:4536:4536) (4451:4451:4451))
        (PORT clrn (2264:2264:2264) (2190:2190:2190))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2068:2068:2068))
        (PORT d (3079:3079:3079) (3136:3136:3136))
        (PORT aload (2303:2303:2303) (2230:2230:2230))
        (PORT sload (6208:6208:6208) (6651:6651:6651))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[7\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2124:2124:2124) (1991:1991:1991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (2329:2329:2329) (2268:2268:2268))
        (PORT datad (1340:1340:1340) (1326:1326:1326))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1540:1540:1540) (1457:1457:1457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1753:1753:1753) (1638:1638:1638))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (489:489:489))
        (PORT datac (994:994:994) (975:975:975))
        (PORT datad (622:622:622) (603:603:603))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1617:1617:1617) (1540:1540:1540))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector139\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (329:329:329))
        (PORT datab (1261:1261:1261) (1214:1214:1214))
        (PORT datac (1531:1531:1531) (1484:1484:1484))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector139\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (243:243:243))
        (PORT datab (959:959:959) (901:901:901))
        (PORT datac (544:544:544) (478:478:478))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (1997:1997:1997))
        (PORT d (3347:3347:3347) (3290:3290:3290))
        (PORT clrn (2266:2266:2266) (2193:2193:2193))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2068:2068:2068))
        (PORT d (3291:3291:3291) (3372:3372:3372))
        (PORT aload (2305:2305:2305) (2233:2233:2233))
        (PORT sload (6430:6430:6430) (6892:6892:6892))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[8\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2124:2124:2124) (1991:1991:1991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (743:743:743) (751:751:751))
        (PORT datad (1671:1671:1671) (1624:1624:1624))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1610:1610:1610) (1529:1529:1529))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (201:201:201))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2077:2077:2077) (1957:1957:1957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1201:1201:1201))
        (PORT datac (990:990:990) (971:971:971))
        (PORT datad (1214:1214:1214) (1161:1161:1161))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1617:1617:1617) (1540:1540:1540))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector138\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (442:442:442))
        (PORT datab (1261:1261:1261) (1215:1215:1215))
        (PORT datac (1530:1530:1530) (1483:1483:1483))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector138\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (362:362:362))
        (PORT datab (966:966:966) (908:908:908))
        (PORT datac (591:591:591) (525:525:525))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (1989:1989:1989))
        (PORT d (2398:2398:2398) (2362:2362:2362))
        (PORT clrn (2256:2256:2256) (2182:2182:2182))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2060:2060:2060))
        (PORT d (2958:2958:2958) (2956:2956:2956))
        (PORT aload (2295:2295:2295) (2222:2222:2222))
        (PORT sload (5739:5739:5739) (6100:6100:6100))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (473:473:473) (503:503:503))
        (PORT datad (701:701:701) (708:708:708))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2021:2021:2021))
        (PORT asdata (1397:1397:1397) (1355:1355:1355))
        (PORT ena (1825:1825:1825) (1730:1730:1730))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2287:2287:2287) (2178:2178:2178))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[9\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1068:1068:1068) (1052:1052:1052))
        (PORT datac (230:230:230) (291:291:291))
        (PORT datad (712:712:712) (716:716:716))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[9\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2124:2124:2124) (1991:1991:1991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1568:1568:1568) (1476:1476:1476))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector137\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (330:330:330))
        (PORT datab (1260:1260:1260) (1214:1214:1214))
        (PORT datac (1531:1531:1531) (1484:1484:1484))
        (PORT datad (925:925:925) (891:891:891))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector137\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (881:881:881) (810:810:810))
        (PORT datac (189:189:189) (208:208:208))
        (PORT datad (920:920:920) (865:865:865))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (1972:1972:1972))
        (PORT d (4776:4776:4776) (4554:4554:4554))
        (PORT clrn (2239:2239:2239) (2165:2165:2165))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2043:2043:2043))
        (PORT d (2736:2736:2736) (2773:2773:2773))
        (PORT aload (2278:2278:2278) (2205:2205:2205))
        (PORT sload (5064:5064:5064) (5355:5355:5355))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[10\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1663:1663:1663))
        (PORT datad (1033:1033:1033) (1018:1018:1018))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1610:1610:1610) (1529:1529:1529))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (203:203:203))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2077:2077:2077) (1957:1957:1957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (1045:1045:1045) (1024:1024:1024))
        (PORT datac (973:973:973) (967:967:967))
        (PORT datad (992:992:992) (988:988:988))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1562:1562:1562) (1474:1474:1474))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector136\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1670:1670:1670))
        (PORT datab (1089:1089:1089) (1074:1074:1074))
        (PORT datac (232:232:232) (292:292:292))
        (PORT datad (648:648:648) (642:642:642))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector136\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (237:237:237))
        (PORT datac (909:909:909) (859:859:859))
        (PORT datad (186:186:186) (203:203:203))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (1974:1974:1974))
        (PORT d (2553:2553:2553) (2568:2568:2568))
        (PORT clrn (2241:2241:2241) (2168:2168:2168))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2045:2045:2045))
        (PORT d (2712:2712:2712) (2787:2787:2787))
        (PORT aload (2280:2280:2280) (2208:2208:2208))
        (PORT sload (5046:5046:5046) (5335:5335:5335))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[11\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (908:908:908) (875:875:875))
        (PORT datad (1670:1670:1670) (1623:1623:1623))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (948:948:948) (889:889:889))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1825:1825:1825) (1730:1730:1730))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1610:1610:1610) (1529:1529:1529))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (328:328:328))
        (PORT datab (1071:1071:1071) (1056:1056:1056))
        (PORT datac (982:982:982) (961:961:961))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1568:1568:1568) (1476:1476:1476))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector135\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (328:328:328))
        (PORT datab (1089:1089:1089) (1075:1075:1075))
        (PORT datac (1658:1658:1658) (1636:1636:1636))
        (PORT datad (657:657:657) (632:632:632))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector135\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (236:236:236))
        (PORT datac (913:913:913) (862:862:862))
        (PORT datad (350:350:350) (330:330:330))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (1974:1974:1974))
        (PORT d (3982:3982:3982) (3892:3892:3892))
        (PORT clrn (2241:2241:2241) (2168:2168:2168))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2045:2045:2045))
        (PORT d (2712:2712:2712) (2787:2787:2787))
        (PORT aload (2280:2280:2280) (2208:2208:2208))
        (PORT sload (5046:5046:5046) (5335:5335:5335))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[12\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1589:1589:1589))
        (PORT datad (2284:2284:2284) (2231:2231:2231))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1540:1540:1540) (1457:1457:1457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1753:1753:1753) (1638:1638:1638))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (753:753:753))
        (PORT datab (1034:1034:1034) (1024:1024:1024))
        (PORT datad (917:917:917) (890:890:890))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1562:1562:1562) (1474:1474:1474))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector134\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1671:1671:1671))
        (PORT datab (1089:1089:1089) (1074:1074:1074))
        (PORT datac (232:232:232) (293:293:293))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector134\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (237:237:237))
        (PORT datac (910:910:910) (860:860:860))
        (PORT datad (618:618:618) (572:572:572))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (1989:1989:1989))
        (PORT d (2787:2787:2787) (2772:2772:2772))
        (PORT clrn (2256:2256:2256) (2182:2182:2182))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2060:2060:2060))
        (PORT d (2958:2958:2958) (2956:2956:2956))
        (PORT aload (2295:2295:2295) (2222:2222:2222))
        (PORT sload (5739:5739:5739) (6100:6100:6100))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (2336:2336:2336) (2276:2276:2276))
        (PORT datad (1778:1778:1778) (1691:1691:1691))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (182:182:182) (199:199:199))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1540:1540:1540) (1457:1457:1457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1753:1753:1753) (1638:1638:1638))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[13\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (703:703:703))
        (PORT datab (1035:1035:1035) (1025:1025:1025))
        (PORT datad (393:393:393) (413:413:413))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1562:1562:1562) (1474:1474:1474))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[13\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector133\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1667:1667:1667))
        (PORT datab (435:435:435) (446:446:446))
        (PORT datac (233:233:233) (294:294:294))
        (PORT datad (1041:1041:1041) (1035:1035:1035))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector133\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (238:238:238))
        (PORT datac (913:913:913) (863:863:863))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (1981:1981:1981))
        (PORT d (4776:4776:4776) (4643:4643:4643))
        (PORT clrn (2248:2248:2248) (2174:2174:2174))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2052:2052:2052))
        (PORT d (2935:2935:2935) (2936:2936:2936))
        (PORT aload (2287:2287:2287) (2214:2214:2214))
        (PORT sload (5485:5485:5485) (5813:5813:5813))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1662:1662:1662))
        (PORT datad (989:989:989) (972:972:972))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1610:1610:1610) (1529:1529:1529))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (185:185:185) (201:201:201))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2077:2077:2077) (1957:1957:1957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (1054:1054:1054) (1032:1032:1032))
        (PORT datac (649:649:649) (646:646:646))
        (PORT datad (1005:1005:1005) (992:992:992))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1577:1577:1577) (1487:1487:1487))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[14\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2123:2123:2123) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector132\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1318:1318:1318))
        (PORT datab (713:713:713) (714:714:714))
        (PORT datac (387:387:387) (406:406:406))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector132\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datab (679:679:679) (629:629:629))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (1981:1981:1981))
        (PORT d (3685:3685:3685) (3655:3655:3655))
        (PORT clrn (2248:2248:2248) (2174:2174:2174))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2052:2052:2052))
        (PORT d (2935:2935:2935) (2936:2936:2936))
        (PORT aload (2287:2287:2287) (2214:2214:2214))
        (PORT sload (5485:5485:5485) (5813:5813:5813))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[15\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2017:2017:2017))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2123:2123:2123) (1991:1991:1991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (1674:1674:1674) (1630:1630:1630))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (966:966:966) (911:911:911))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1825:1825:1825) (1730:1730:1730))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1621:1621:1621) (1536:1536:1536))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[15\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (441:441:441))
        (PORT datab (1070:1070:1070) (1054:1054:1054))
        (PORT datac (1216:1216:1216) (1156:1156:1156))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1568:1568:1568) (1476:1476:1476))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector131\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1038:1038:1038))
        (PORT datab (267:267:267) (325:325:325))
        (PORT datac (902:902:902) (872:872:872))
        (PORT datad (1495:1495:1495) (1439:1439:1439))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector131\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (741:741:741) (701:701:701))
        (PORT datac (858:858:858) (795:795:795))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (1997:1997:1997))
        (PORT d (3802:3802:3802) (3667:3667:3667))
        (PORT clrn (2264:2264:2264) (2190:2190:2190))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2068:2068:2068))
        (PORT d (2965:2965:2965) (2962:2962:2962))
        (PORT aload (2303:2303:2303) (2230:2230:2230))
        (PORT sload (6083:6083:6083) (6487:6487:6487))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (1801:1801:1801) (1706:1706:1706))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT asdata (724:724:724) (705:705:705))
        (PORT ena (1500:1500:1500) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2767:2767:2767) (2596:2596:2596))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[16\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (734:734:734) (732:732:732))
        (PORT datac (1077:1077:1077) (1071:1071:1071))
        (PORT datad (875:875:875) (852:852:852))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1639:1639:1639) (1574:1574:1574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[16\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2123:2123:2123) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector130\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1318:1318:1318))
        (PORT datab (713:713:713) (714:714:714))
        (PORT datac (1189:1189:1189) (1134:1134:1134))
        (PORT datad (229:229:229) (288:288:288))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector130\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (671:671:671) (621:621:621))
        (PORT datac (189:189:189) (207:207:207))
        (PORT datad (928:928:928) (874:874:874))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (1976:1976:1976))
        (PORT d (4361:4361:4361) (4151:4151:4151))
        (PORT clrn (2243:2243:2243) (2169:2169:2169))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2047:2047:2047))
        (PORT d (2902:2902:2902) (2992:2992:2992))
        (PORT aload (2282:2282:2282) (2209:2209:2209))
        (PORT sload (5239:5239:5239) (5541:5541:5541))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1514:1514:1514))
        (PORT datac (1673:1673:1673) (1630:1630:1630))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1621:1621:1621) (1536:1536:1536))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2015:2015:2015))
        (PORT asdata (1865:1865:1865) (1761:1761:1761))
        (PORT ena (2096:2096:2096) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[17\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (755:755:755) (750:750:750))
        (PORT datac (1361:1361:1361) (1346:1346:1346))
        (PORT datad (226:226:226) (285:285:285))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1551:1551:1551) (1462:1462:1462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[17\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2124:2124:2124) (1991:1991:1991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector129\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1185:1185:1185))
        (PORT datab (1260:1260:1260) (1213:1213:1213))
        (PORT datac (1532:1532:1532) (1486:1486:1486))
        (PORT datad (230:230:230) (289:289:289))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector129\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (960:960:960) (902:902:902))
        (PORT datac (891:891:891) (818:818:818))
        (PORT datad (185:185:185) (202:202:202))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (1979:1979:1979))
        (PORT d (3258:3258:3258) (3198:3198:3198))
        (PORT clrn (2246:2246:2246) (2172:2172:2172))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2050:2050:2050))
        (PORT d (2917:2917:2917) (2915:2915:2915))
        (PORT aload (2285:2285:2285) (2212:2212:2212))
        (PORT sload (5297:5297:5297) (5606:5606:5606))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1959:1959:1959) (1904:1904:1904))
        (PORT datad (2286:2286:2286) (2234:2234:2234))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1540:1540:1540) (1457:1457:1457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1753:1753:1753) (1638:1638:1638))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[18\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (737:737:737))
        (PORT datab (717:717:717) (714:714:714))
        (PORT datad (733:733:733) (735:735:735))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2014:2014:2014))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1573:1573:1573) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[18\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2014:2014:2014))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector128\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1524:1524:1524))
        (PORT datab (732:732:732) (736:736:736))
        (PORT datac (396:396:396) (411:411:411))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector128\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (240:240:240))
        (PORT datac (621:621:621) (584:584:584))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (1979:1979:1979))
        (PORT d (3078:3078:3078) (3047:3047:3047))
        (PORT clrn (2246:2246:2246) (2172:2172:2172))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_18)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2050:2050:2050))
        (PORT d (2917:2917:2917) (2915:2915:2915))
        (PORT aload (2285:2285:2285) (2212:2212:2212))
        (PORT sload (5297:5297:5297) (5606:5606:5606))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2011:2011:2011) (1941:1941:1941))
        (PORT datac (906:906:906) (881:881:881))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1254:1254:1254) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (959:959:959) (913:913:913))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2096:2096:2096) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[19\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (762:762:762) (759:759:759))
        (PORT datac (1241:1241:1241) (1181:1181:1181))
        (PORT datad (230:230:230) (289:289:289))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1551:1551:1551) (1462:1462:1462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[19\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2123:2123:2123) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (475:475:475))
        (PORT datab (661:661:661) (635:635:635))
        (PORT datac (707:707:707) (713:713:713))
        (PORT datad (1520:1520:1520) (1475:1475:1475))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector127\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (671:671:671) (620:620:620))
        (PORT datac (344:344:344) (324:324:324))
        (PORT datad (363:363:363) (339:339:339))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (1979:1979:1979))
        (PORT d (4245:4245:4245) (4068:4068:4068))
        (PORT clrn (2246:2246:2246) (2172:2172:2172))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_19)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2050:2050:2050))
        (PORT d (2917:2917:2917) (2915:2915:2915))
        (PORT aload (2285:2285:2285) (2212:2212:2212))
        (PORT sload (5297:5297:5297) (5606:5606:5606))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (1598:1598:1598) (1524:1524:1524))
        (PORT datad (1476:1476:1476) (1417:1417:1417))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2015:2015:2015))
        (PORT asdata (1734:1734:1734) (1618:1618:1618))
        (PORT ena (2096:2096:2096) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2027:2027:2027))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1306:1306:1306) (1245:1245:1245))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[20\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (330:330:330))
        (PORT datab (763:763:763) (760:760:760))
        (PORT datac (1182:1182:1182) (1149:1149:1149))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1551:1551:1551) (1462:1462:1462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[20\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2014:2014:2014))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector126\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1523:1523:1523))
        (PORT datab (732:732:732) (737:737:737))
        (PORT datac (425:425:425) (445:445:445))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector126\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (237:237:237))
        (PORT datac (622:622:622) (585:585:585))
        (PORT datad (588:588:588) (528:528:528))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (1981:1981:1981))
        (PORT d (4084:4084:4084) (3919:3919:3919))
        (PORT clrn (2248:2248:2248) (2174:2174:2174))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_20)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2052:2052:2052))
        (PORT d (2935:2935:2935) (2936:2936:2936))
        (PORT aload (2287:2287:2287) (2214:2214:2214))
        (PORT sload (5485:5485:5485) (5813:5813:5813))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (2371:2371:2371) (2312:2312:2312))
        (PORT datad (1915:1915:1915) (1838:1838:1838))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1545:1545:1545) (1452:1452:1452))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[21\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (903:903:903))
        (PORT datac (647:647:647) (644:644:644))
        (PORT datad (699:699:699) (703:703:703))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1577:1577:1577) (1487:1487:1487))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[21\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2123:2123:2123) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector125\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1521:1521:1521))
        (PORT datab (465:465:465) (480:480:480))
        (PORT datac (706:706:706) (712:712:712))
        (PORT datad (395:395:395) (418:418:418))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector125\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (386:386:386))
        (PORT datab (676:676:676) (626:626:626))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (1981:1981:1981))
        (PORT d (2986:2986:2986) (2911:2911:2911))
        (PORT clrn (2248:2248:2248) (2174:2174:2174))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_21)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2052:2052:2052))
        (PORT d (2935:2935:2935) (2936:2936:2936))
        (PORT aload (2287:2287:2287) (2214:2214:2214))
        (PORT sload (5485:5485:5485) (5813:5813:5813))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2020:2020:2020) (1965:1965:1965))
        (PORT datad (1252:1252:1252) (1202:1202:1202))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2022:2022:2022))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1887:1887:1887) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (683:683:683) (651:651:651))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2096:2096:2096) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[22\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (760:760:760) (756:756:756))
        (PORT datac (936:936:936) (898:898:898))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1551:1551:1551) (1462:1462:1462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[22\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2123:2123:2123) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector124\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1571:1571:1571) (1521:1521:1521))
        (PORT datab (266:266:266) (324:324:324))
        (PORT datac (704:704:704) (710:710:710))
        (PORT datad (399:399:399) (421:421:421))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector124\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (683:683:683) (632:632:632))
        (PORT datac (374:374:374) (356:356:356))
        (PORT datad (348:348:348) (319:319:319))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (1992:1992:1992))
        (PORT d (2586:2586:2586) (2495:2495:2495))
        (PORT clrn (2260:2260:2260) (2185:2185:2185))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_22)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2063:2063:2063))
        (PORT d (2967:2967:2967) (2965:2965:2965))
        (PORT aload (2299:2299:2299) (2225:2225:2225))
        (PORT sload (5895:5895:5895) (6280:6280:6280))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (1527:1527:1527) (1464:1464:1464))
        (PORT datad (2319:2319:2319) (2267:2267:2267))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT asdata (559:559:559) (574:574:574))
        (PORT ena (1545:1545:1545) (1452:1452:1452))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[23\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (922:922:922))
        (PORT datab (718:718:718) (726:726:726))
        (PORT datac (651:651:651) (648:648:648))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1577:1577:1577) (1487:1487:1487))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[23\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2123:2123:2123) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector123\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1318:1318:1318))
        (PORT datab (712:712:712) (713:713:713))
        (PORT datac (232:232:232) (292:292:292))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector123\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (675:675:675) (624:624:624))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (341:341:341) (318:318:318))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (1992:1992:1992))
        (PORT d (3203:3203:3203) (3198:3198:3198))
        (PORT clrn (2260:2260:2260) (2185:2185:2185))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_23)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2063:2063:2063))
        (PORT d (2967:2967:2967) (2965:2965:2965))
        (PORT aload (2299:2299:2299) (2225:2225:2225))
        (PORT sload (5895:5895:5895) (6280:6280:6280))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (350:350:350))
        (PORT datad (991:991:991) (970:970:970))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (680:680:680) (651:651:651))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2077:2077:2077) (1957:1957:1957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2043:2043:2043))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1937:1937:1937) (1850:1850:1850))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[24\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1288:1288:1288))
        (PORT datab (720:720:720) (717:717:717))
        (PORT datad (1492:1492:1492) (1436:1436:1436))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2014:2014:2014))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1573:1573:1573) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[24\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2014:2014:2014))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector122\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (477:477:477))
        (PORT datab (734:734:734) (738:738:738))
        (PORT datac (231:231:231) (292:292:292))
        (PORT datad (1522:1522:1522) (1477:1477:1477))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector122\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (235:235:235))
        (PORT datac (626:626:626) (589:589:589))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (1974:1974:1974))
        (PORT d (3436:3436:3436) (3435:3435:3435))
        (PORT clrn (2241:2241:2241) (2168:2168:2168))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_24)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2045:2045:2045))
        (PORT d (2712:2712:2712) (2787:2787:2787))
        (PORT aload (2280:2280:2280) (2208:2208:2208))
        (PORT sload (5046:5046:5046) (5335:5335:5335))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[25\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2014:2014:2014))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (1976:1976:1976) (1907:1907:1907))
        (PORT datad (1312:1312:1312) (1278:1278:1278))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2024:2024:2024))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1254:1254:1254) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT asdata (1021:1021:1021) (983:983:983))
        (PORT ena (2077:2077:2077) (1957:1957:1957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[25\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1000:1000:1000))
        (PORT datab (758:758:758) (754:754:754))
        (PORT datad (1221:1221:1221) (1180:1180:1180))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1551:1551:1551) (1462:1462:1462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector121\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (435:435:435))
        (PORT datab (266:266:266) (324:324:324))
        (PORT datac (705:705:705) (711:711:711))
        (PORT datad (1521:1521:1521) (1475:1475:1475))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector121\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (416:416:416) (390:390:390))
        (PORT datac (624:624:624) (587:587:587))
        (PORT datad (369:369:369) (345:345:345))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (1995:1995:1995))
        (PORT d (3821:3821:3821) (3695:3695:3695))
        (PORT clrn (2263:2263:2263) (2188:2188:2188))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_25)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2066:2066:2066))
        (PORT d (2959:2959:2959) (2957:2957:2957))
        (PORT aload (2302:2302:2302) (2228:2228:2228))
        (PORT sload (6096:6096:6096) (6512:6512:6512))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (506:506:506))
        (PORT datac (989:989:989) (961:961:961))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (675:675:675) (646:646:646))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2077:2077:2077) (1957:1957:1957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1940:1940:1940) (1854:1854:1854))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[26\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1221:1221:1221))
        (PORT datab (715:715:715) (711:711:711))
        (PORT datad (1530:1530:1530) (1490:1490:1490))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2014:2014:2014))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1573:1573:1573) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[26\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2014:2014:2014))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector120\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (613:613:613))
        (PORT datab (735:735:735) (739:739:739))
        (PORT datac (231:231:231) (291:291:291))
        (PORT datad (1521:1521:1521) (1476:1476:1476))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector120\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (243:243:243))
        (PORT datac (625:625:625) (588:588:588))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (1972:1972:1972))
        (PORT d (5986:5986:5986) (5820:5820:5820))
        (PORT clrn (2239:2239:2239) (2165:2165:2165))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_26)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2043:2043:2043))
        (PORT d (2736:2736:2736) (2773:2773:2773))
        (PORT aload (2278:2278:2278) (2205:2205:2205))
        (PORT sload (5064:5064:5064) (5355:5355:5355))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT datac (1800:1800:1800) (1705:1705:1705))
        (PORT datad (241:241:241) (305:305:305))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT asdata (1707:1707:1707) (1577:1577:1577))
        (PORT ena (2137:2137:2137) (2021:2021:2021))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2767:2767:2767) (2596:2596:2596))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[27\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (1177:1177:1177) (1183:1183:1183))
        (PORT datac (231:231:231) (292:292:292))
        (PORT datad (910:910:910) (897:897:897))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1639:1639:1639) (1574:1574:1574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[27\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2016:2016:2016))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2123:2123:2123) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector119\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1520:1520:1520))
        (PORT datab (1079:1079:1079) (1058:1058:1058))
        (PORT datac (707:707:707) (712:712:712))
        (PORT datad (423:423:423) (445:445:445))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector119\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (976:976:976) (917:917:917))
        (PORT datac (348:348:348) (321:321:321))
        (PORT datad (635:635:635) (585:585:585))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (1992:1992:1992))
        (PORT d (4003:4003:4003) (3835:3835:3835))
        (PORT clrn (2260:2260:2260) (2185:2185:2185))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_27)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2063:2063:2063))
        (PORT d (2967:2967:2967) (2965:2965:2965))
        (PORT aload (2299:2299:2299) (2225:2225:2225))
        (PORT sload (5895:5895:5895) (6280:6280:6280))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (1875:1875:1875) (1793:1793:1793))
        (PORT datad (2285:2285:2285) (2232:2232:2232))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1753:1753:1753) (1638:1638:1638))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1540:1540:1540) (1457:1457:1457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[28\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (719:719:719) (716:716:716))
        (PORT datac (898:898:898) (869:869:869))
        (PORT datad (704:704:704) (710:710:710))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2014:2014:2014))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1573:1573:1573) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[28\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2014:2014:2014))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2121:2121:2121) (1992:1992:1992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector118\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (330:330:330))
        (PORT datab (731:731:731) (735:735:735))
        (PORT datac (231:231:231) (291:291:291))
        (PORT datad (1523:1523:1523) (1479:1479:1479))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector118\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (361:361:361))
        (PORT datac (621:621:621) (583:583:583))
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (1991:1991:1991))
        (PORT d (2670:2670:2670) (2604:2604:2604))
        (PORT clrn (2258:2258:2258) (2184:2184:2184))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_28)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2062:2062:2062))
        (PORT d (3114:3114:3114) (3135:3135:3135))
        (PORT aload (2297:2297:2297) (2224:2224:2224))
        (PORT sload (5723:5723:5723) (6083:6083:6083))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[29\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (989:989:989) (961:961:961))
        (PORT datad (920:920:920) (899:899:899))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1940:1940:1940) (1854:1854:1854))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2025:2025:2025))
        (PORT asdata (1271:1271:1271) (1208:1208:1208))
        (PORT ena (2077:2077:2077) (1957:1957:1957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[29\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (1072:1072:1072) (1057:1057:1057))
        (PORT datac (1014:1014:1014) (1007:1007:1007))
        (PORT datad (966:966:966) (954:954:954))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1568:1568:1568) (1476:1476:1476))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector117\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (330:330:330))
        (PORT datab (1117:1117:1117) (1024:1024:1024))
        (PORT datac (1650:1650:1650) (1627:1627:1627))
        (PORT datad (1041:1041:1041) (1035:1035:1035))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector117\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (421:421:421) (397:397:397))
        (PORT datac (913:913:913) (863:863:863))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (1977:1977:1977))
        (PORT d (3639:3639:3639) (3557:3557:3557))
        (PORT clrn (2245:2245:2245) (2170:2170:2170))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_29)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2048:2048:2048))
        (PORT d (2341:2341:2341) (2334:2334:2334))
        (PORT aload (2284:2284:2284) (2210:2210:2210))
        (PORT sload (4763:4763:4763) (5022:5022:5022))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1431:1431:1431) (1414:1414:1414))
        (PORT datad (2288:2288:2288) (2237:2237:2237))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1753:1753:1753) (1638:1638:1638))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2020:2020:2020))
        (PORT asdata (561:561:561) (577:577:577))
        (PORT ena (1540:1540:1540) (1457:1457:1457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[30\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (483:483:483))
        (PORT datac (992:992:992) (973:973:973))
        (PORT datad (416:416:416) (434:434:434))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1617:1617:1617) (1540:1540:1540))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[30\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2124:2124:2124) (1991:1991:1991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector116\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1516:1516:1516))
        (PORT datab (1263:1263:1263) (1217:1217:1217))
        (PORT datac (389:389:389) (408:408:408))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector116\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (961:961:961) (904:904:904))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (1977:1977:1977))
        (PORT d (2340:2340:2340) (2378:2378:2378))
        (PORT clrn (2245:2245:2245) (2170:2170:2170))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_30)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2048:2048:2048))
        (PORT d (2341:2341:2341) (2334:2334:2334))
        (PORT aload (2284:2284:2284) (2210:2210:2210))
        (PORT sload (4763:4763:4763) (5022:5022:5022))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT datac (1674:1674:1674) (1631:1631:1631))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1621:1621:1621) (1536:1536:1536))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2026:2026:2026))
        (PORT asdata (1294:1294:1294) (1226:1226:1226))
        (PORT ena (2113:2113:2113) (1992:1992:1992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[31\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1022:1022:1022))
        (PORT datab (688:688:688) (685:685:685))
        (PORT datac (995:995:995) (976:976:976))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[31\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1570:1570:1570) (1483:1483:1483))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector115\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1383:1383:1383))
        (PORT datab (266:266:266) (324:324:324))
        (PORT datac (817:817:817) (850:850:850))
        (PORT datad (382:382:382) (399:399:399))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector115\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (941:941:941) (891:891:891))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (184:184:184) (200:200:200))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (1977:1977:1977))
        (PORT d (5227:5227:5227) (5058:5058:5058))
        (PORT clrn (2245:2245:2245) (2170:2170:2170))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_31)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2048:2048:2048))
        (PORT d (2341:2341:2341) (2334:2334:2334))
        (PORT aload (2284:2284:2284) (2210:2210:2210))
        (PORT sload (4763:4763:4763) (5022:5022:5022))
        (IOPATH (posedge clk) q (640:640:640) (658:658:658))
        (IOPATH (posedge aload) q (536:536:536) (554:554:554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (SETUP sload (posedge clk) (123:123:123))
      (SETUP asdata (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (116:116:116))
      (HOLD sload (posedge clk) (116:116:116))
      (HOLD asdata (posedge clk) (116:116:116))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (979:979:979))
        (PORT datab (1349:1349:1349) (1297:1297:1297))
        (PORT datac (1953:1953:1953) (1998:1998:1998))
        (PORT datad (956:956:956) (944:944:944))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2044:2044:2044))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2449:2449:2449) (2300:2300:2300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1192:1192:1192) (1105:1105:1105))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2113:2113:2113) (1992:1992:1992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[36\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1283:1283:1283) (1234:1234:1234))
        (PORT datac (1090:1090:1090) (1087:1087:1087))
        (PORT datad (227:227:227) (285:285:285))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_addr\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (369:369:369))
        (PORT datab (287:287:287) (346:346:346))
        (PORT datac (984:984:984) (939:939:939))
        (PORT datad (348:348:348) (329:329:329))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2021:2021:2021))
        (PORT asdata (1707:1707:1707) (1673:1673:1673))
        (PORT clrn (2126:2126:2126) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1643:1643:1643) (1568:1568:1568))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector112\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1004:1004:1004))
        (PORT datab (1080:1080:1080) (1054:1054:1054))
        (PORT datac (1295:1295:1295) (1237:1237:1237))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector112\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (798:798:798))
        (PORT datab (630:630:630) (578:578:578))
        (PORT datac (1007:1007:1007) (964:964:964))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_addr\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (689:689:689))
        (PORT datab (236:236:236) (257:257:257))
        (PORT datac (746:746:746) (757:757:757))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (1991:1991:1991))
        (PORT d (4619:4619:4619) (4371:4371:4371))
        (PORT clrn (2258:2258:2258) (2184:2184:2184))
        (PORT sload (4328:4328:4328) (4101:4101:4101))
        (PORT ena (4730:4730:4730) (4545:4545:4545))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP sload (posedge clk) (93:93:93))
      (SETUP asdata (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD sload (posedge clk) (101:101:101))
      (HOLD asdata (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1830:1830:1830) (1754:1754:1754))
        (PORT datab (1030:1030:1030) (1007:1007:1007))
        (PORT datac (1052:1052:1052) (1063:1063:1063))
        (PORT datad (981:981:981) (954:954:954))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2043:2043:2043))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1937:1937:1937) (1850:1850:1850))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT asdata (1039:1039:1039) (1003:1003:1003))
        (PORT ena (1516:1516:1516) (1423:1423:1423))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[37\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1144:1144:1144) (1148:1148:1148))
        (PORT datac (713:713:713) (722:722:722))
        (PORT datad (226:226:226) (285:285:285))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1869:1869:1869) (1756:1756:1756))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector111\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1087:1087:1087))
        (PORT datab (1319:1319:1319) (1265:1265:1265))
        (PORT datac (990:990:990) (948:948:948))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector111\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (466:466:466))
        (PORT datab (1028:1028:1028) (981:981:981))
        (PORT datac (352:352:352) (326:326:326))
        (PORT datad (567:567:567) (518:518:518))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (1992:1992:1992))
        (PORT d (4221:4221:4221) (4117:4117:4117))
        (PORT clrn (2260:2260:2260) (2185:2185:2185))
        (PORT sload (4302:4302:4302) (4077:4077:4077))
        (PORT ena (5212:5212:5212) (4989:4989:4989))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP sload (posedge clk) (93:93:93))
      (SETUP asdata (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD sload (posedge clk) (101:101:101))
      (HOLD asdata (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2100:2100:2100) (1972:1972:1972))
        (PORT datab (1520:1520:1520) (1471:1471:1471))
        (PORT datac (2204:2204:2204) (2211:2211:2211))
        (PORT datad (1351:1351:1351) (1322:1322:1322))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1500:1500:1500) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1955:1955:1955) (1852:1852:1852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[38\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (1150:1150:1150) (1154:1154:1154))
        (PORT datac (684:684:684) (681:681:681))
        (PORT datad (702:702:702) (706:706:706))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1869:1869:1869) (1756:1756:1756))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector110\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1086:1086:1086))
        (PORT datab (1321:1321:1321) (1267:1267:1267))
        (PORT datac (989:989:989) (946:946:946))
        (PORT datad (226:226:226) (284:284:284))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector110\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (396:396:396))
        (PORT datab (220:220:220) (235:235:235))
        (PORT datac (991:991:991) (948:948:948))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (1989:1989:1989))
        (PORT d (4935:4935:4935) (4766:4766:4766))
        (PORT clrn (2256:2256:2256) (2182:2182:2182))
        (PORT sload (4550:4550:4550) (4292:4292:4292))
        (PORT ena (4997:4997:4997) (4801:4801:4801))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP sload (posedge clk) (93:93:93))
      (SETUP asdata (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD sload (posedge clk) (101:101:101))
      (HOLD asdata (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2238:2238:2238) (2242:2242:2242))
        (PORT datab (1301:1301:1301) (1256:1256:1256))
        (PORT datac (2062:2062:2062) (1936:1936:1936))
        (PORT datad (1449:1449:1449) (1390:1390:1390))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2028:2028:2028))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1955:1955:1955) (1852:1852:1852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (938:938:938) (882:882:882))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1516:1516:1516) (1423:1423:1423))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[39\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1145:1145:1145) (1149:1149:1149))
        (PORT datac (701:701:701) (706:706:706))
        (PORT datad (387:387:387) (403:403:403))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1869:1869:1869) (1756:1756:1756))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector109\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1088:1088:1088))
        (PORT datab (1317:1317:1317) (1263:1263:1263))
        (PORT datac (993:993:993) (950:950:950))
        (PORT datad (647:647:647) (636:636:636))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector109\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (241:241:241))
        (PORT datab (716:716:716) (706:706:706))
        (PORT datac (993:993:993) (951:951:951))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (1989:1989:1989))
        (PORT d (2914:2914:2914) (2936:2936:2936))
        (PORT clrn (2256:2256:2256) (2182:2182:2182))
        (PORT sload (4550:4550:4550) (4292:4292:4292))
        (PORT ena (4997:4997:4997) (4801:4801:4801))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP sload (posedge clk) (93:93:93))
      (SETUP asdata (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD sload (posedge clk) (101:101:101))
      (HOLD asdata (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (975:975:975))
        (PORT datab (1348:1348:1348) (1296:1296:1296))
        (PORT datac (1955:1955:1955) (2000:2000:2000))
        (PORT datad (1473:1473:1473) (1455:1455:1455))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2044:2044:2044))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2449:2449:2449) (2300:2300:2300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1196:1196:1196) (1111:1111:1111))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2088:2088:2088) (1965:1965:1965))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[40\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1503:1503:1503))
        (PORT datab (267:267:267) (325:325:325))
        (PORT datac (791:791:791) (813:813:813))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1317:1317:1317) (1261:1261:1261))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector108\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (720:720:720))
        (PORT datab (1083:1083:1083) (1038:1038:1038))
        (PORT datac (233:233:233) (295:295:295))
        (PORT datad (342:342:342) (322:322:322))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector108\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (824:824:824))
        (PORT datab (1078:1078:1078) (1033:1033:1033))
        (PORT datac (189:189:189) (208:208:208))
        (PORT datad (239:239:239) (301:301:301))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (1997:1997:1997))
        (PORT d (4585:4585:4585) (4396:4396:4396))
        (PORT clrn (2247:2247:2247) (2175:2175:2175))
        (PORT sload (4284:4284:4284) (4123:4123:4123))
        (PORT ena (5127:5127:5127) (4959:4959:4959))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP sload (posedge clk) (93:93:93))
      (SETUP asdata (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD sload (posedge clk) (101:101:101))
      (HOLD asdata (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (840:840:840))
        (PORT datab (1834:1834:1834) (1770:1770:1770))
        (PORT datac (765:765:765) (762:762:762))
        (PORT datad (1781:1781:1781) (1733:1733:1733))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2169:2169:2169) (2043:2043:2043))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2021:2021:2021))
        (PORT asdata (1846:1846:1846) (1740:1740:1740))
        (PORT ena (2088:2088:2088) (1965:1965:1965))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[41\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1070:1070:1070))
        (PORT datac (793:793:793) (816:816:816))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1317:1317:1317) (1261:1261:1261))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector107\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (726:726:726))
        (PORT datab (221:221:221) (237:237:237))
        (PORT datac (392:392:392) (411:411:411))
        (PORT datad (1035:1035:1035) (996:996:996))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector107\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1272:1272:1272))
        (PORT datab (469:469:469) (484:484:484))
        (PORT datac (1311:1311:1311) (1283:1283:1283))
        (PORT datad (632:632:632) (593:593:593))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (1997:1997:1997))
        (PORT d (3570:3570:3570) (3502:3502:3502))
        (PORT clrn (2247:2247:2247) (2175:2175:2175))
        (PORT sload (4263:4263:4263) (4103:4103:4103))
        (PORT ena (5422:5422:5422) (5239:5239:5239))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP sload (posedge clk) (93:93:93))
      (SETUP asdata (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD sload (posedge clk) (101:101:101))
      (HOLD asdata (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (840:840:840))
        (PORT datab (780:780:780) (787:787:787))
        (PORT datac (1226:1226:1226) (1189:1189:1189))
        (PORT datad (1952:1952:1952) (1916:1916:1916))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2026:2026:2026))
        (PORT asdata (1075:1075:1075) (1043:1043:1043))
        (PORT ena (2113:2113:2113) (1992:1992:1992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2169:2169:2169) (2043:2043:2043))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[42\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (327:327:327))
        (PORT datac (1086:1086:1086) (1083:1083:1083))
        (PORT datad (908:908:908) (885:885:885))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1643:1643:1643) (1568:1568:1568))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector106\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1005:1005:1005))
        (PORT datab (1080:1080:1080) (1055:1055:1055))
        (PORT datac (1294:1294:1294) (1237:1237:1237))
        (PORT datad (228:228:228) (287:287:287))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector106\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1008:1008:1008))
        (PORT datab (221:221:221) (236:236:236))
        (PORT datac (402:402:402) (427:427:427))
        (PORT datad (343:343:343) (322:322:322))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (1997:1997:1997))
        (PORT d (4330:4330:4330) (4159:4159:4159))
        (PORT clrn (2264:2264:2264) (2190:2190:2190))
        (PORT sload (4132:4132:4132) (3907:3907:3907))
        (PORT ena (5087:5087:5087) (4917:4917:4917))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP sload (posedge clk) (93:93:93))
      (SETUP asdata (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD sload (posedge clk) (101:101:101))
      (HOLD asdata (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1241:1241:1241))
        (PORT datab (780:780:780) (787:787:787))
        (PORT datac (1591:1591:1591) (1561:1561:1561))
        (PORT datad (780:780:780) (793:793:793))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (912:912:912) (853:853:853))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2113:2113:2113) (1992:1992:1992))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2042:2042:2042))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2169:2169:2169) (2043:2043:2043))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[43\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (323:323:323))
        (PORT datac (1088:1088:1088) (1085:1085:1085))
        (PORT datad (685:685:685) (694:694:694))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2026:2026:2026))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1643:1643:1643) (1568:1568:1568))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector105\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1009:1009:1009))
        (PORT datab (1081:1081:1081) (1056:1056:1056))
        (PORT datac (1292:1292:1292) (1234:1234:1234))
        (PORT datad (622:622:622) (594:594:594))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector105\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (239:239:239))
        (PORT datab (221:221:221) (237:237:237))
        (PORT datac (1014:1014:1014) (972:972:972))
        (PORT datad (396:396:396) (420:420:420))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (1997:1997:1997))
        (PORT d (2771:2771:2771) (2845:2845:2845))
        (PORT clrn (2264:2264:2264) (2190:2190:2190))
        (PORT sload (4132:4132:4132) (3907:3907:3907))
        (PORT ena (5087:5087:5087) (4917:4917:4917))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP sload (posedge clk) (93:93:93))
      (SETUP asdata (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD sload (posedge clk) (101:101:101))
      (HOLD asdata (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector104\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1317:1317:1317))
        (PORT datab (1079:1079:1079) (1053:1053:1053))
        (PORT datad (399:399:399) (422:422:422))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector104\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (988:988:988))
        (PORT datab (1284:1284:1284) (1230:1230:1230))
        (PORT datac (283:283:283) (356:356:356))
        (PORT datad (290:290:290) (365:365:365))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (1972:1972:1972))
        (PORT d (4534:4534:4534) (4425:4425:4425))
        (PORT clrn (2239:2239:2239) (2165:2165:2165))
        (PORT ena (4976:4976:4976) (4777:4777:4777))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector103\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (731:731:731) (729:729:729))
        (PORT datac (1243:1243:1243) (1204:1204:1204))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector103\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1002:1002:1002))
        (PORT datab (318:318:318) (388:388:388))
        (PORT datac (979:979:979) (955:955:955))
        (PORT datad (293:293:293) (366:366:366))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (1974:1974:1974))
        (PORT d (3598:3598:3598) (3444:3444:3444))
        (PORT clrn (2241:2241:2241) (2168:2168:2168))
        (PORT ena (4971:4971:4971) (4772:4772:4772))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector102\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (828:828:828))
        (PORT datab (982:982:982) (958:958:958))
        (PORT datad (407:407:407) (425:425:425))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector102\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (894:894:894))
        (PORT datab (318:318:318) (387:387:387))
        (PORT datac (979:979:979) (955:955:955))
        (PORT datad (292:292:292) (366:366:366))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (1985:1985:1985))
        (PORT d (4024:4024:4024) (3918:3918:3918))
        (PORT clrn (2252:2252:2252) (2178:2178:2178))
        (PORT ena (4677:4677:4677) (4487:4487:4487))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector101\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (883:883:883))
        (PORT datad (954:954:954) (945:945:945))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector101\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1498:1498:1498))
        (PORT datab (330:330:330) (404:404:404))
        (PORT datac (978:978:978) (955:955:955))
        (PORT datad (1038:1038:1038) (987:987:987))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (1990:1990:1990))
        (PORT d (3990:3990:3990) (3941:3941:3941))
        (PORT clrn (2257:2257:2257) (2183:2183:2183))
        (PORT ena (4370:4370:4370) (4180:4180:4180))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector114\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (698:698:698))
        (PORT datab (1032:1032:1032) (1022:1022:1022))
        (PORT datac (677:677:677) (654:654:654))
        (PORT datad (238:238:238) (300:300:300))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|WideOr16\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (387:387:387))
        (PORT datac (1032:1032:1032) (1034:1034:1034))
        (PORT datad (291:291:291) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_bank\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (1987:1987:1987))
        (PORT d (5673:5673:5673) (5429:5429:5429))
        (PORT clrn (2254:2254:2254) (2180:2180:2180))
        (PORT ena (5500:5500:5500) (5099:5099:5099))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector113\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (698:698:698))
        (PORT datab (1029:1029:1029) (1019:1019:1019))
        (PORT datac (193:193:193) (215:215:215))
        (PORT datad (392:392:392) (410:410:410))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_bank\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (1997:1997:1997))
        (PORT d (6331:6331:6331) (6121:6121:6121))
        (PORT clrn (2264:2264:2264) (2190:2190:2190))
        (PORT ena (6258:6258:6258) (5793:5793:5793))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (986:986:986))
        (PORT datab (1107:1107:1107) (1108:1108:1108))
        (PORT datac (703:703:703) (709:709:709))
        (PORT datad (243:243:243) (308:308:308))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (985:985:985))
        (PORT datab (300:300:300) (364:364:364))
        (PORT datac (704:704:704) (709:709:709))
        (PORT datad (264:264:264) (329:329:329))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (431:431:431))
        (PORT datad (283:283:283) (348:348:348))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_cmd\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2112:2112:2112) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (957:957:957))
        (PORT datab (1101:1101:1101) (1102:1102:1102))
        (PORT datac (1029:1029:1029) (1024:1024:1024))
        (PORT datad (439:439:439) (467:467:467))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector19\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (242:242:242))
        (PORT datab (222:222:222) (237:237:237))
        (PORT datac (1220:1220:1220) (1162:1162:1162))
        (PORT datad (183:183:183) (199:199:199))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (1987:1987:1987))
        (PORT d (2665:2665:2665) (2846:2846:2846))
        (PORT aload (2272:2272:2272) (2204:2204:2204))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (posedge aload) q (599:599:599) (588:588:588))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (1987:1987:1987))
        (PORT d (4402:4402:4402) (4726:4726:4726))
        (PORT aload (2272:2272:2272) (2204:2204:2204))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (posedge aload) q (599:599:599) (588:588:588))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (1985:1985:1985))
        (PORT d (4552:4552:4552) (4927:4927:4927))
        (PORT aload (2270:2270:2270) (2202:2202:2202))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (posedge aload) q (599:599:599) (588:588:588))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (1985:1985:1985))
        (PORT d (4470:4470:4470) (4751:4751:4751))
        (PORT aload (2270:2270:2270) (2202:2202:2202))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (posedge aload) q (599:599:599) (588:588:588))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1067:1067:1067) (1063:1063:1063))
        (PORT datac (390:390:390) (375:375:375))
        (PORT datad (910:910:910) (881:881:881))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (182:182:182) (198:198:198))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2101:2101:2101) (1990:1990:1990))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2287:2287:2287) (2178:2178:2178))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[32\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (713:713:713) (713:713:713))
        (PORT datac (794:794:794) (816:816:816))
        (PORT datad (704:704:704) (705:705:705))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_dqm\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1317:1317:1317) (1261:1261:1261))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector150\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (722:722:722))
        (PORT datab (266:266:266) (324:324:324))
        (PORT datac (785:785:785) (794:794:794))
        (PORT datad (545:545:545) (492:492:492))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_dqm\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (1994:1994:1994))
        (PORT d (4831:4831:4831) (4629:4629:4629))
        (PORT clrn (2262:2262:2262) (2187:2187:2187))
        (PORT ena (5982:5982:5982) (5528:5528:5528))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1030:1030:1030))
        (PORT datab (798:798:798) (802:802:802))
        (PORT datac (389:389:389) (374:374:374))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2287:2287:2287) (2178:2178:2178))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2021:2021:2021))
        (PORT asdata (1645:1645:1645) (1571:1571:1571))
        (PORT ena (2088:2088:2088) (1965:1965:1965))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[33\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (737:737:737))
        (PORT datac (793:793:793) (816:816:816))
        (PORT datad (229:229:229) (288:288:288))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_dqm\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2021:2021:2021))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1317:1317:1317) (1261:1261:1261))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector149\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (725:725:725))
        (PORT datab (670:670:670) (668:668:668))
        (PORT datac (783:783:783) (792:792:792))
        (PORT datad (183:183:183) (200:200:200))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_dqm\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (1997:1997:1997))
        (PORT d (2519:2519:2519) (2504:2504:2504))
        (PORT clrn (2264:2264:2264) (2190:2190:2190))
        (PORT ena (3863:3863:3863) (3686:3686:3686))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1067:1067:1067))
        (PORT datab (799:799:799) (803:803:803))
        (PORT datac (389:389:389) (374:374:374))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2287:2287:2287) (2178:2178:2178))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT asdata (559:559:559) (574:574:574))
        (PORT ena (2101:2101:2101) (1990:1990:1990))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[34\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (761:761:761) (757:757:757))
        (PORT datac (1094:1094:1094) (1095:1095:1095))
        (PORT datad (1241:1241:1241) (1200:1200:1200))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_dqm\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2015:2015:2015))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1551:1551:1551) (1462:1462:1462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector148\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (741:741:741))
        (PORT datab (632:632:632) (569:569:569))
        (PORT datac (189:189:189) (207:207:207))
        (PORT datad (391:391:391) (411:411:411))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_dqm\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2001:2001:2001))
        (PORT d (3923:3923:3923) (3817:3817:3817))
        (PORT clrn (2268:2268:2268) (2194:2194:2194))
        (PORT ena (3237:3237:3237) (3067:3067:3067))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|comb\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1038:1038:1038) (1037:1037:1037))
        (PORT datac (388:388:388) (373:373:373))
        (PORT datad (909:909:909) (880:880:880))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT asdata (558:558:558) (574:574:574))
        (PORT ena (2101:2101:2101) (1990:1990:1990))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2039:2039:2039))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2287:2287:2287) (2178:2178:2178))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[35\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1361:1361:1361) (1317:1317:1317))
        (PORT datac (708:708:708) (715:715:715))
        (PORT datad (1314:1314:1314) (1295:1295:1295))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_dqm\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2019:2019:2019))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1537:1537:1537))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector147\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (699:699:699))
        (PORT datab (1031:1031:1031) (1021:1021:1021))
        (PORT datac (189:189:189) (208:208:208))
        (PORT datad (389:389:389) (410:410:410))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_dqm\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (1972:1972:1972))
        (PORT d (2392:2392:2392) (2441:2441:2441))
        (PORT clrn (2239:2239:2239) (2165:2165:2165))
        (PORT ena (4953:4953:4953) (4632:4632:4632))
        (IOPATH (posedge clk) q (705:705:705) (694:694:694))
        (IOPATH (negedge clrn) q (857:857:857) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (1286:1286:1286) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (926:926:926) (905:905:905))
      )
    )
  )
)
