<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>【UVM项目实战】异步fifo—uvm项目结构以及uvm环境搭建 | ElemenX-king</title><meta name="author" content="Elemen"><meta name="copyright" content="Elemen"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="ffffff"><meta name="description" content="一、异步FIFO1.1 异步FIFO的定义异步时序设计指的是在设计中有两个或以上的时钟， 且时钟之间是同频不同相或不同频率的关系。而异步时序设计的关键就是把数据或控制信号正确地进行跨时钟域传输。一个异步 FIFO 一般由如下部分组成：  Memory, 作为数据的存储器； 写逻辑部分，主要负责产生写信号和地址； 读逻辑部分，主要负责产生读信号和地址； 地址比较部分，主要负责产生 FIFO">
<meta property="og:type" content="article">
<meta property="og:title" content="【UVM项目实战】异步fifo—uvm项目结构以及uvm环境搭建">
<meta property="og:url" content="https://www.elemenx-king.xyz/2025/04/24/d18911f2be8e/index.html">
<meta property="og:site_name" content="ElemenX-king">
<meta property="og:description" content="一、异步FIFO1.1 异步FIFO的定义异步时序设计指的是在设计中有两个或以上的时钟， 且时钟之间是同频不同相或不同频率的关系。而异步时序设计的关键就是把数据或控制信号正确地进行跨时钟域传输。一个异步 FIFO 一般由如下部分组成：  Memory, 作为数据的存储器； 写逻辑部分，主要负责产生写信号和地址； 读逻辑部分，主要负责产生读信号和地址； 地址比较部分，主要负责产生 FIFO">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://www.elemenx-king.xyz/img/cover/cover4.png">
<meta property="article:published_time" content="2025-04-24T12:35:16.000Z">
<meta property="article:modified_time" content="2025-04-28T01:58:33.950Z">
<meta property="article:author" content="Elemen">
<meta property="article:tag" content="UVM">
<meta property="article:tag" content="简单ic模块">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://www.elemenx-king.xyz/img/cover/cover4.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "【UVM项目实战】异步fifo—uvm项目结构以及uvm环境搭建",
  "url": "https://www.elemenx-king.xyz/2025/04/24/d18911f2be8e/",
  "image": "https://www.elemenx-king.xyz/img/cover/cover4.png",
  "datePublished": "2025-04-24T12:35:16.000Z",
  "dateModified": "2025-04-28T01:58:33.950Z",
  "author": [
    {
      "@type": "Person",
      "name": "Elemen",
      "url": "https://www.elemenx-king.xyz/"
    }
  ]
}</script><link rel="shortcut icon" href="/img/favicon_cat.ico"><link rel="canonical" href="https://www.elemenx-king.xyz/2025/04/24/d18911f2be8e/index.html"><link rel="preconnect" href="//unpkg.com"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://unpkg.com/@fortawesome/fontawesome-free/css/all.min.css"><link rel="stylesheet" href="https://unpkg.com/@fancyapps/ui/dist/fancybox/fancybox.css" media="print" onload="this.media='all'"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!true && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#2c1a28')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.json","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"未找到符合您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":260,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: true,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":150,"languages":{"author":"作者: Elemen","link":"链接: ","source":"来源: ElemenX-king","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://unpkg.com/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: true,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '【UVM项目实战】异步fifo—uvm项目结构以及uvm环境搭建',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><link rel="stylesheet" href="/css/custom.css" media="defer" onload="this.media='all'"><link rel="stylesheet" href="/css/universe.css"><!-- hexo injector head_end start --><link rel="stylesheet" href="https://www.elemenx-king.xyz/css/runtime.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://npm.elemecdn.com/hexo-butterfly-tag-plugins-plus@latest/lib/assets/font-awesome-animation.min.css" media="defer" onload="this.media='all'"><link rel="stylesheet" href="https://npm.elemecdn.com/hexo-butterfly-tag-plugins-plus@latest/lib/tag_plugins.css" media="defer" onload="this.media='all'"><script src="https://npm.elemecdn.com/hexo-butterfly-tag-plugins-plus@latest/lib/assets/carousel-touch.js"></script><!-- hexo injector head_end end --><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg" style="background-image: url(https://www.elemenx-king.xyz/img/back/sky_1.png);"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/img/black_cat.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">5</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">2</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">1</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><span class="site-page group"><i class="fa-fw fas fa-archive"></i><span> 索引</span><i class="fas fa-chevron-down"></i></span><ul class="menus_item_child"><li><a class="site-page child" href="/archives/"><i class="fa-fw fa fa-calendar"></i><span> 归档</span></a></li><li><a class="site-page child" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></li><li><a class="site-page child" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></li></ul></div><div class="menus_item"><span class="site-page group"><i class="fa-fw fa fa-thumbs-up"></i><span> 推荐</span><i class="fas fa-chevron-down"></i></span><ul class="menus_item_child"><li><a class="site-page child" href="/video/"><i class="fa-fw fa fa-video-camera"></i><span> 视频</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/love/"><i class="fa-fw fa fa-heartbeat"></i><span> 恋爱</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(/img/cover/cover4.png);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><img class="site-icon" src="/img/black_cat_a.png" alt="Logo"><span class="site-name">ElemenX-king</span></a><a class="nav-page-title" href="/"><span class="site-name">【UVM项目实战】异步fifo—uvm项目结构以及uvm环境搭建</span></a></span><div id="menus"><div id="search-button"><span class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></span></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><span class="site-page group"><i class="fa-fw fas fa-archive"></i><span> 索引</span><i class="fas fa-chevron-down"></i></span><ul class="menus_item_child"><li><a class="site-page child" href="/archives/"><i class="fa-fw fa fa-calendar"></i><span> 归档</span></a></li><li><a class="site-page child" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></li><li><a class="site-page child" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></li></ul></div><div class="menus_item"><span class="site-page group"><i class="fa-fw fa fa-thumbs-up"></i><span> 推荐</span><i class="fas fa-chevron-down"></i></span><ul class="menus_item_child"><li><a class="site-page child" href="/video/"><i class="fa-fw fa fa-video-camera"></i><span> 视频</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/love/"><i class="fa-fw fa fa-heartbeat"></i><span> 恋爱</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">【UVM项目实战】异步fifo—uvm项目结构以及uvm环境搭建</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-04-24T12:35:16.000Z" title="发表于 2025-04-24 20:35:16">2025-04-24</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-04-28T01:58:33.950Z" title="更新于 2025-04-28 09:58:33">2025-04-28</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/UVM%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/">UVM学习笔记</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">总字数:</span><span class="word-count">5.3k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>22分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><div id="post-outdate-notice" data="{&quot;limitDay&quot;:365,&quot;messagePrev&quot;:&quot;It has been&quot;,&quot;messageNext&quot;:&quot;days since the last update, the content of the article may be outdated.&quot;,&quot;postUpdate&quot;:&quot;2025-04-28 09:58:33&quot;}" hidden></div>
<meta name="referrer" content="no-referrer"/>

<hr>
<h1 id="一、异步FIFO"><a href="#一、异步FIFO" class="headerlink" title="一、异步FIFO"></a>一、异步FIFO</h1><h2 id="1-1-异步FIFO的定义"><a href="#1-1-异步FIFO的定义" class="headerlink" title="1.1 异步FIFO的定义"></a>1.1 异步FIFO的定义</h2><p>异步时序设计指的是在设计中有两个或以上的时钟， 且时钟之间是同频不同相或不同频率的关系。而异步时序设计的关键就是把数据或控制信号正确地进行跨时钟域传输。<br>一个异步 FIFO 一般由如下部分组成：</p>
<ol>
<li>Memory, 作为数据的存储器；</li>
<li>写逻辑部分，主要负责产生写信号和地址；</li>
<li>读逻辑部分，主要负责产生读信号和地址；</li>
<li>地址比较部分，主要负责产生 FIFO 空、满的标志。</li>
</ol>
<p>跟普通的FIFO相比，异步FIFO实际上多了读写地址的跨时钟域同步的逻辑，以及两个时钟域中读写信号的比较逻辑。</p>
<h2 id="1-2-亚稳态"><a href="#1-2-亚稳态" class="headerlink" title="1.2 亚稳态"></a>1.2 亚稳态</h2><p>每一个触发器都有其规定的建立(setup)和保持(hold)时间参数, 在这个时间参数内， 输入信号在时钟的上升沿是不允许发生变的。 如果在信号的建立时间中对其进行采样， 得到的结果将是不可预知的，即亚稳态。<br>为了避免亚稳态。采用双锁存器可以改善这一问题：</p>
<div align=center>
<img src="https://i-blog.csdnimg.cn/direct/2baa7c0ec4d34b0898632a98a496aeb4.png" height=200 >
</div>

<blockquote>
<p>时钟域B两级同步的寄存器跟时钟域A的输出寄存器之间不能有组合逻辑。组合逻辑电路各个输入信号的不一致性以及组合逻辑内部路径的延时时间不一样，运算后的信号存在毛刺。</p>
</blockquote>
<div align=center>
<img src="https://i-blog.csdnimg.cn/direct/6551b7182ffc4bfe803bac643edf13ae.png" height=350 >
</div>

<h2 id="1-3-异步FIFO关键技术一"><a href="#1-3-异步FIFO关键技术一" class="headerlink" title="1.3 异步FIFO关键技术一"></a>1.3 异步FIFO关键技术一</h2><p>这里用到了一个很重要的概念“回卷”，通常判断读写的地址是否相同来判断空和满，这里使用回卷技术，在深度为8的fifo中多一位来代表回卷位，当fifo溢出之后，回卷位会被置1，当读时钟和写时钟的回卷位不同而其他位相同时，表示fifo已经满，因为写地址在溢出后的位置，而读时钟在溢出前。</p>
<div align=center>
<img src="https://i-blog.csdnimg.cn/direct/a0029cec78fe4ec993238e0739c0064a.png" height=350 >
</div>

<h2 id="1-3-异步FIFO关键技术二"><a href="#1-3-异步FIFO关键技术二" class="headerlink" title="1.3 异步FIFO关键技术二"></a>1.3 异步FIFO关键技术二</h2><p>将满和将空信号实际上表示更加保守的满和空信号。基本思路是，设定一个间隔值，当读写地址之间的间隔小于或等于该间隔就产生将空或将满信号。<br>对于异步FIFO而言，由于同步过来的地址信号都是格雷码表示的，我们不能直接用格雷码去判断上述的这个间隔，所以需要先对接受到的格雷码进行解码变为二进制，再和当前时钟域下的另一个地址进行将满和将空的生成。</p>
<h2 id="1-4-FIFO逻辑图"><a href="#1-4-FIFO逻辑图" class="headerlink" title="1.4 FIFO逻辑图"></a>1.4 FIFO逻辑图</h2><div align=center>
<img src="https://i-blog.csdnimg.cn/direct/0a4a6e4dbd0341698fd987fc684078a3.png" height=350 >
</div>

<hr>
<h1 id="二、UVM结构"><a href="#二、UVM结构" class="headerlink" title="二、UVM结构"></a>二、UVM结构</h1><p>该项目的UVM包括以下几个文件：<br>fifo_if.sv<br>fifo_case0.sv<br>base_test.sv<br>top_tb.sv<br>fifo_driver.sv<br>fifo_model.sv<br>fifo_transaction.sv<br>fifo_in_monitor.sv<br>fifo_env.sv<br>fifo_scoreboard.sv<br>fifo_chk_rst.sv<br>fifo_in_sequencer.sv<br>fifo_in_agent.sv<br>my_env.sv<br>fifo_out_monitor.sv<br>fifo_out_agent.sv<br>下面是本次UVM的整体框架：</p>
<div align=center>
<img src="https://i-blog.csdnimg.cn/direct/3fcbbca3eb824342acaeb8c10e15c992.png" height=300 >
</div>

<p>现在对每一个文件进行解释。</p>
<h2 id="2-1-interface"><a href="#2-1-interface" class="headerlink" title="2.1 interface"></a>2.1 interface</h2><p>该文件主要是用于连接DUT的物理信号与UVM的事件信号，起主要是在top_tb中进行定义和连接，然后通过<code>uvm_config_db</code>进行定点发送。<br><figure class="highlight java"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br></pre></td><td class="code"><pre><span class="line">`ifndef FIFO_IF__SV</span><br><span class="line">`define FIFO_IF__SV</span><br><span class="line"></span><br><span class="line"><span class="comment">// 括号里面是时钟信号</span></span><br><span class="line"><span class="keyword">interface</span> <span class="title class_">fifo_if</span>(input wclk, input rclk, input wreset_b, input rreset_b);</span><br><span class="line">    logic write,read;</span><br><span class="line">	logic [<span class="number">31</span> : <span class="number">0</span>] wdata;</span><br><span class="line">	logic [<span class="number">31</span> : <span class="number">0</span>] rdata;</span><br><span class="line">    wire  wfull,rempty; <span class="comment">// logic</span></span><br><span class="line">    <span class="comment">/***********时钟约束************/</span></span><br><span class="line">    <span class="comment">// wdata为inout</span></span><br><span class="line">    clocking ckw @(posedge wclk);</span><br><span class="line">		input  wfull;</span><br><span class="line">		inout  write;</span><br><span class="line">		inout  wdata;</span><br><span class="line">	endclocking</span><br><span class="line">    <span class="comment">// wdata为input</span></span><br><span class="line">    clocking ckim @(posedge wclk);</span><br><span class="line">		input wfull;              </span><br><span class="line">		inout  write;             </span><br><span class="line">		input  wdata;</span><br><span class="line">	endclocking</span><br><span class="line">    <span class="comment">// </span></span><br><span class="line">    clocking ckom @(posedge rclk);</span><br><span class="line">		input  rempty;</span><br><span class="line">		inout  read;</span><br><span class="line">		input  rdata;</span><br><span class="line">	endclocking</span><br><span class="line">    <span class="comment">/***********方向约束************/</span></span><br><span class="line">    <span class="comment">// 普通模式</span></span><br><span class="line">    modport <span class="title function_">DUT</span><span class="params">(</span></span><br><span class="line"><span class="params">		input write,</span></span><br><span class="line"><span class="params">		input read,</span></span><br><span class="line"><span class="params">		input wdata,</span></span><br><span class="line"><span class="params">		output rdata,</span></span><br><span class="line"><span class="params">		output wfull,</span></span><br><span class="line"><span class="params">		output rempty</span></span><br><span class="line"><span class="params">	)</span>;</span><br><span class="line">    <span class="comment">// 读取模式</span></span><br><span class="line">    modport <span class="title function_">DRV</span><span class="params">(</span></span><br><span class="line"><span class="params">		clocking ckw,</span></span><br><span class="line"><span class="params">		input read,</span></span><br><span class="line"><span class="params">		input rdata,</span></span><br><span class="line"><span class="params">		input rempty</span></span><br><span class="line"><span class="params">	)</span>;</span><br><span class="line">    </span><br><span class="line">    modport <span class="title function_">OMON</span><span class="params">(</span></span><br><span class="line"><span class="params">		clocking ckom,</span></span><br><span class="line"><span class="params">		input wfull,</span></span><br><span class="line"><span class="params">		input write,</span></span><br><span class="line"><span class="params">		input wdata</span></span><br><span class="line"><span class="params">	)</span>;</span><br><span class="line">endinterface <span class="comment">//interfacename</span></span><br><span class="line"></span><br><span class="line">`endif</span><br></pre></td></tr></table></figure><br>clocking主要是定义每个logic信号的方向，同时制定该信号同步的时钟域。括号里信号的作用是控制 clocking 块内的所有信号的同步时序。时钟信号 的上升沿会触发对这些信号的<strong>采样或更新</strong>。<br>modport的作用是定义了一个接口的访问模式，指定了如何访问时钟块 ckw 和接口中的信号。具体来说，它允许从外部访问 read、rdata 和 rempty 信号，并且会在时钟块 ckw 中进行同步。</p>
<h2 id="2-2-transaction"><a href="#2-2-transaction" class="headerlink" title="2.2 transaction"></a>2.2 transaction</h2><p>transaction主要是用于对信号进行打包操作，本项目只有一个输入data_in，因此只需要生成一个随机数据。同时基于约束并注册（这是基本操作）。<br><figure class="highlight java"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line">`ifndef FIFO_TRANSACTION__SV</span><br><span class="line">`define FIFO_TRANSACTION__SV</span><br><span class="line"></span><br><span class="line"><span class="keyword">class</span> <span class="title class_">fifo_transaction</span> <span class="keyword">extends</span> <span class="title class_">uvm_sequence_item</span>;</span><br><span class="line">    <span class="comment">// 产生的随机数据</span></span><br><span class="line">    rand bit[<span class="number">31</span>:<span class="number">0</span>] data_in[];</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 约束</span></span><br><span class="line">	constraint data_in_c &#123;</span><br><span class="line">		soft data_in.size inside &#123;[<span class="number">1</span>:<span class="number">300</span>]&#125;;</span><br><span class="line">	&#125;</span><br><span class="line">    <span class="comment">// 将数据加入注册</span></span><br><span class="line">	`uvm_object_utils_begin(fifo_transaction)</span><br><span class="line">		`uvm_field_array_int(data_in,UVM_ALL_ON)</span><br><span class="line">	`uvm_object_utils_end</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 构造函数</span></span><br><span class="line">	function <span class="title function_">new</span><span class="params">(string name = <span class="string">&quot;fifo_transaction&quot;</span>)</span>;</span><br><span class="line">		<span class="built_in">super</span>.new(name);</span><br><span class="line">	endfunction</span><br><span class="line">endclass</span><br><span class="line">`endif</span><br></pre></td></tr></table></figure></p>
<h2 id="2-3-driver"><a href="#2-3-driver" class="headerlink" title="2.3 driver"></a>2.3 driver</h2><p>驱动器是UVM中的核心，代码如下所示：<br><figure class="highlight java"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br></pre></td><td class="code"><pre><span class="line">`ifndef FIFO_DRIVER__SV</span><br><span class="line">`define FIFO_DRIVER__SV</span><br><span class="line"></span><br><span class="line"><span class="keyword">class</span> <span class="title class_">fifo_driver</span> <span class="keyword">extends</span> <span class="title class_">uvm_driver</span>#(fifo_transaction);</span><br><span class="line">    virtual fifo_if vif;</span><br><span class="line">    <span class="comment">//define 功能覆盖率 是否达到 空 满 状态</span></span><br><span class="line">		covergroup cov_label;</span><br><span class="line">			option.per_instance = <span class="number">1</span>;</span><br><span class="line">			option.auto_bin_max = <span class="number">2</span>;</span><br><span class="line">			coverpoint vif.wfull;</span><br><span class="line">			coverpoint vif.rempty;</span><br><span class="line">		endgroup</span><br><span class="line">    <span class="comment">// 注册</span></span><br><span class="line">    `uvm_component_utils(fifo_driver)</span><br><span class="line">    <span class="comment">// 构造函数</span></span><br><span class="line">    function <span class="title function_">new</span><span class="params">(string name = <span class="string">&quot;fifo_driver&quot;</span>, uvm_component parent = <span class="literal">null</span>)</span>;</span><br><span class="line">       <span class="built_in">super</span>.new(name, parent);</span><br><span class="line">       cov_label = <span class="keyword">new</span>(); <span class="comment">// 创建覆盖率</span></span><br><span class="line">    endfunction</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 初始化函数</span></span><br><span class="line">    virtual function <span class="keyword">void</span> <span class="title function_">build_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">		<span class="built_in">super</span>.build_phase(phase);</span><br><span class="line">		<span class="keyword">if</span>(!uvm_config_db#(virtual fifo_if)::get(<span class="built_in">this</span>,<span class="string">&quot;&quot;</span>,<span class="string">&quot;vif&quot;</span>,vif))</span><br><span class="line">			`uvm_fatal(<span class="string">&quot;fifo_driver&quot;</span>,<span class="string">&quot;virtual interface must be set for vif!!!&quot;</span>)</span><br><span class="line">	endfunction</span><br><span class="line"></span><br><span class="line">    extern task <span class="title function_">main_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">    extern task <span class="title function_">drive_one_pkt</span><span class="params">(fifo_transaction tr)</span>;</span><br><span class="line">endclass</span><br><span class="line"></span><br><span class="line">task fifo_driver::main_phase(uvm_phase phase);</span><br><span class="line">	`uvm_info(<span class="string">&quot;fifo_driver&quot;</span>,<span class="string">&quot;begin!&quot;</span>,UVM_LOW)</span><br><span class="line">	<span class="keyword">while</span>(<span class="number">1</span>) begin</span><br><span class="line">		seq_item_port.get_next_item(req); <span class="comment">// 开始</span></span><br><span class="line">		drive_one_pkt(req);</span><br><span class="line">		seq_item_port.item_done(); <span class="comment">// 结束</span></span><br><span class="line">	end</span><br><span class="line">endtask</span><br><span class="line"></span><br><span class="line">task fifo_driver::drive_one_pkt(fifo_transaction tr);</span><br><span class="line">	<span class="type">int</span> data_size,j;</span><br><span class="line">	data_size = tr.data_in.size();</span><br><span class="line">	`uvm_info(<span class="string">&quot;fifo_driver&quot;</span>,<span class="string">&quot;begin to drive one pkt&quot;</span>,UVM_LOW)</span><br><span class="line">	<span class="keyword">for</span>(<span class="type">int</span> <span class="variable">i</span> <span class="operator">=</span> <span class="number">0</span>; i &lt; data_size; i++) begin</span><br><span class="line">		@(vif.ckw); <span class="comment">// 表示ckw中的内容发生变化</span></span><br><span class="line">		<span class="keyword">if</span>((!vif.ckw.wfull) &amp;&amp; (vif.ckw.write == <span class="number">1</span>)) begin </span><br><span class="line">			cov_label.sample(); </span><br><span class="line">			vif.ckw.wdata &lt;= tr.data_in[i];</span><br><span class="line">			`uvm_info(<span class="string">&quot;fifo_driver&quot;</span>,$sformatf(<span class="string">&quot;%0d number is sent,number is %0h&quot;</span>,j++,vif.ckw.wdata),UVM_LOW) </span><br><span class="line">		end  </span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>((!vif.ckw.wfull) &amp;&amp; (vif.ckw.write == <span class="number">0</span>)) begin</span><br><span class="line">			vif.ckw.write &lt;= <span class="number">1</span>;</span><br><span class="line">			i--;</span><br><span class="line">		end </span><br><span class="line">		<span class="keyword">else</span> begin <span class="comment">// 满了</span></span><br><span class="line">			vif.ckw.write &lt;= <span class="number">0</span>;</span><br><span class="line">			i--;</span><br><span class="line">		end</span><br><span class="line">	end  </span><br><span class="line">endtask</span><br><span class="line"></span><br><span class="line">`endif</span><br></pre></td></tr></table></figure><br><code>关于覆盖率这里我们先不做介绍，后续会单独做期来讲解覆盖率</code></p>
<p>需要注意几点，首先在初始化函数中使用<code>uvm_config_db</code>来获取DUT信号，用于对DUT的信号进行写入与读取。<br>其次是在main_phase中，使用driver自带的端口<code>seq_item_port</code>来获得一个包（就是刚才说的随机数据），这个端口会在agent中进行连接，来源就是sequencer，然后将包中的信息发送到DUT上。<br>最后就是在drive_one_pkt中，使用<code>@(vif.ckw);</code>来捕获时钟上升沿，然后通过wfull和write的状态来决定是否发送数据。</p>
<blockquote>
<p>可以看到，write和wdata信号均有写入和读取的操作，因此在ckw中设置为inout信号</p>
</blockquote>
<h2 id="2-4-moniter"><a href="#2-4-moniter" class="headerlink" title="2.4 moniter"></a>2.4 moniter</h2><p>moniter的作用在于接受DUT的信息，有在输入和输出都有一个moniter。<br><figure class="highlight java"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br></pre></td><td class="code"><pre><span class="line">`ifndef FIFO_IN_MONITOR__SV</span><br><span class="line">`define FIFO_IN_MONITOR__SV</span><br><span class="line"><span class="keyword">class</span> <span class="title class_">fifo_in_monitor</span> <span class="keyword">extends</span> <span class="title class_">uvm_monitor</span>;</span><br><span class="line">   virtual fifo_if vif;</span><br><span class="line"></span><br><span class="line">   uvm_analysis_port #(fifo_transaction)  ap;</span><br><span class="line">   <span class="comment">// 注册</span></span><br><span class="line">   `uvm_component_utils(fifo_in_monitor)</span><br><span class="line">   <span class="comment">// 构造函数</span></span><br><span class="line">   function <span class="title function_">new</span><span class="params">(string name = <span class="string">&quot;fifo_in_monitor&quot;</span>, uvm_component parent = <span class="literal">null</span>)</span>;</span><br><span class="line">      <span class="built_in">super</span>.new(name, parent);</span><br><span class="line">   endfunction</span><br><span class="line">   <span class="comment">// 初始化函数</span></span><br><span class="line">   virtual function <span class="keyword">void</span> <span class="title function_">build_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">      <span class="built_in">super</span>.build_phase(phase);</span><br><span class="line">      <span class="keyword">if</span>(!uvm_config_db#(virtual fifo_if)::get(<span class="built_in">this</span>, <span class="string">&quot;&quot;</span>, <span class="string">&quot;vif&quot;</span>, vif))</span><br><span class="line">         `uvm_fatal(<span class="string">&quot;fifo_in_monitor&quot;</span>, <span class="string">&quot;virtual interface must be set for vif!!!&quot;</span>)</span><br><span class="line">      ap = <span class="keyword">new</span>(<span class="string">&quot;ap&quot;</span>, <span class="built_in">this</span>);</span><br><span class="line">   endfunction</span><br><span class="line"></span><br><span class="line">   extern virtual task <span class="title function_">main_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">   extern task <span class="title function_">collect_one_pkt</span><span class="params">(fifo_transaction tr)</span>;</span><br><span class="line">endclass</span><br><span class="line"></span><br><span class="line">task fifo_in_monitor::main_phase(uvm_phase phase);</span><br><span class="line">	fifo_transaction tr;</span><br><span class="line">	repeat(<span class="number">2</span>) <span class="type">begin</span></span><br><span class="line">		<span class="variable">tr</span> <span class="operator">=</span> <span class="keyword">new</span>(<span class="string">&quot;tr&quot;</span>);</span><br><span class="line">		#<span class="number">4.001</span>;</span><br><span class="line">		collect_one_pkt(tr);</span><br><span class="line">		ap.write(tr);</span><br><span class="line">	end</span><br><span class="line">endtask</span><br><span class="line"></span><br><span class="line">task fifo_in_monitor::collect_one_pkt(fifo_transaction tr);</span><br><span class="line">	<span class="type">int</span> j,k;</span><br><span class="line">	`uvm_info(<span class="string">&quot;in_monitor&quot;</span>,<span class="string">&quot;begin to collect one pkt&quot;</span>,UVM_LOW) </span><br><span class="line">	<span class="keyword">while</span>(<span class="number">1</span>) begin </span><br><span class="line">		@(vif.ckim);  </span><br><span class="line">		<span class="keyword">if</span>((!vif.ckim.wfull) &amp;&amp; (vif.ckim.write == <span class="number">1</span>)) begin <span class="comment">// 符合要求</span></span><br><span class="line">			tr.data_in[j] = vif.ckim.wdata;</span><br><span class="line">			`uvm_info(<span class="string">&quot;in_monitor&quot;</span>,$sformatf(<span class="string">&quot;%0d number is received,number is %0h&quot;</span>,k++,vif.ckim.wdata),UVM_LOW)</span><br><span class="line">			<span class="keyword">if</span>(j == <span class="number">199</span>)  <span class="keyword">break</span>;   <span class="comment">//seq1 发送200个数据 </span></span><br><span class="line">			j++;</span><br><span class="line">		end </span><br><span class="line">	end</span><br><span class="line">	`uvm_info(<span class="string">&quot;in_monitor&quot;</span>,<span class="string">&quot;end collect one pkt&quot;</span>,UVM_LOW)</span><br><span class="line">	<span class="comment">//tr.print();</span></span><br><span class="line">endtask</span><br><span class="line"></span><br><span class="line">`endif</span><br></pre></td></tr></table></figure><br>与driver一样，也要使用<code>uvm_config_db</code>来获取DUT信号。<br>但是这里定义了一个<code>uvm_analysis_port</code>端口其作用就是把接收到的数据transcation发送出。<br>这里的<code>#4.001</code>大概率是为了等待刚刚发送的数据发送，<em>这里挖一个坑</em>。<br>后面的collect_one_pkt与前面相同，当符合要求后将wdata读到data_in中，但是这里使用的是ckim，原因如上所示。<br>输出的out_moniter与输入有两个区别，一个是没有<code>#4.001</code>，第二个就是使用的读时钟块ckom以及传输的是rdata。</p>
<h2 id="2-5-sequencer"><a href="#2-5-sequencer" class="headerlink" title="2.5 sequencer"></a>2.5 sequencer</h2><p>sequencer相当于sequence的下手，用于帮sequence传递数据的。<br><figure class="highlight java"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">`ifndef FIFO_SEQUENCER__SV</span><br><span class="line">`define FIFO_SEQUENCER__SV</span><br><span class="line"></span><br><span class="line"><span class="keyword">class</span> <span class="title class_">fifo_sequencer</span> <span class="keyword">extends</span> <span class="title class_">uvm_sequencer</span> #(fifo_transaction);</span><br><span class="line">   `uvm_component_utils(fifo_sequencer)</span><br><span class="line">	function <span class="title function_">new</span><span class="params">(string name = <span class="string">&quot;fifo_sequencer&quot;</span>,uvm_component parent = <span class="literal">null</span>)</span>;</span><br><span class="line">		<span class="built_in">super</span>.new(name,parent);</span><br><span class="line">	endfunction</span><br><span class="line">	</span><br><span class="line">	task <span class="title function_">main_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">		`uvm_info(<span class="string">&quot;fifo_sequencer&quot;</span>,<span class="string">&quot;main_phase begin&quot;</span>,UVM_LOW)</span><br><span class="line">	endtask</span><br><span class="line">endclass</span><br><span class="line"></span><br><span class="line">`endif</span><br></pre></td></tr></table></figure><br>代码里没有要讲的，仅仅就定义了一下自己。</p>
<h2 id="2-6-agent"><a href="#2-6-agent" class="headerlink" title="2.6 agent"></a>2.6 agent</h2><p>agent的作用仅仅就是将三巨头sequencer、driver和monitor进行连接。</p>
<figure class="highlight java"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line">`ifndef FIFO_IN_AGENT__SV</span><br><span class="line">`define FIFO_IN_AGENT__SV</span><br><span class="line"></span><br><span class="line"><span class="keyword">class</span> <span class="title class_">fifo_in_agent</span> <span class="keyword">extends</span> <span class="title class_">uvm_agent</span> ;</span><br><span class="line">   <span class="comment">// 三巨头</span></span><br><span class="line">   fifo_sequencer       sqr;</span><br><span class="line">   fifo_driver          drv;</span><br><span class="line">   fifo_in_monitor      mon;</span><br><span class="line">   </span><br><span class="line">   uvm_analysis_port #(fifo_transaction)  ap; <span class="comment">// 指向外面</span></span><br><span class="line">   `uvm_component_utils(fifo_in_agent)</span><br><span class="line"></span><br><span class="line">   function <span class="title function_">new</span><span class="params">(string name = <span class="string">&quot;fifo_in_agent&quot;</span>, uvm_component parent)</span>;</span><br><span class="line">      <span class="built_in">super</span>.new(name, parent);</span><br><span class="line">   endfunction </span><br><span class="line">   </span><br><span class="line">   extern virtual function <span class="keyword">void</span> <span class="title function_">build_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">   extern virtual function <span class="keyword">void</span> <span class="title function_">connect_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">endclass</span><br><span class="line"></span><br><span class="line">function <span class="keyword">void</span> fifo_in_agent::build_phase(uvm_phase phase);</span><br><span class="line">	<span class="built_in">super</span>.build_phase(phase);</span><br><span class="line">	<span class="keyword">if</span>(is_active == UVM_ACTIVE) <span class="type">begin</span></span><br><span class="line">		<span class="variable">drv</span> <span class="operator">=</span> fifo_driver::type_id::create(<span class="string">&quot;i_drv&quot;</span>,<span class="built_in">this</span>);</span><br><span class="line">		sqr = fifo_sequencer::type_id::create(<span class="string">&quot;i_sqr&quot;</span>,<span class="built_in">this</span>); </span><br><span class="line">	<span class="type">end</span></span><br><span class="line">	<span class="variable">mon</span> <span class="operator">=</span> fifo_in_monitor::type_id::create(<span class="string">&quot;i_mon&quot;</span>,<span class="built_in">this</span>);</span><br><span class="line">endfunction</span><br><span class="line"></span><br><span class="line">function <span class="keyword">void</span> fifo_in_agent::connect_phase(uvm_phase phase);</span><br><span class="line">	<span class="built_in">super</span>.connect_phase(phase);</span><br><span class="line">	<span class="keyword">if</span>(is_active == UVM_ACTIVE) begin</span><br><span class="line">		drv.seq_item_port.connect(sqr.seq_item_export);</span><br><span class="line">	<span class="type">end</span></span><br><span class="line">	<span class="variable">ap</span> <span class="operator">=</span> mon.ap; <span class="comment">// 调用mon的ap指针</span></span><br><span class="line">endfunction	</span><br><span class="line">`endif</span><br></pre></td></tr></table></figure>
<p>需要注意的是，这里和moniter一样定义了一个<code>uvm_analysis_port</code>端口，并且在connect_phase中使用<code>ap = mon.ap;</code>的方式将mon的ap的指针指向了该ap，实现外部直接调用mon.ap。<br><code>is_active</code>是agent的固有方法，用来区分输入和输出。但是本项目中还定义了一个out_agent，这个方法应该冗余了。在out_agent中的mon变为out_mon，其余不变。<br>在connect_phase连接中将sqr的输出与drv的输入连接，等待sqr提供数据。</p>
<h2 id="2-7-model"><a href="#2-7-model" class="headerlink" title="2.7 model"></a>2.7 model</h2><p>model按理来说应该是一个参考，用来实现与DUT相同的操作，但这里仅仅定义了两个端口，从port端口到ap。<br><figure class="highlight java"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line">`ifndef FIFO_MODEL__SV</span><br><span class="line">`define FIFO_MODEL__SV</span><br><span class="line"></span><br><span class="line"><span class="keyword">class</span> <span class="title class_">fifo_model</span> <span class="keyword">extends</span> <span class="title class_">uvm_component</span>;</span><br><span class="line">   </span><br><span class="line">   uvm_blocking_get_port #(fifo_transaction)  port;</span><br><span class="line">   uvm_analysis_port #(fifo_transaction)  ap;</span><br><span class="line"></span><br><span class="line">   extern function <span class="title function_">new</span><span class="params">(string name, uvm_component parent)</span>;</span><br><span class="line">   extern function <span class="keyword">void</span> <span class="title function_">build_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">   extern virtual  task <span class="title function_">main_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line"></span><br><span class="line">   `uvm_component_utils(fifo_model)</span><br><span class="line">endclass </span><br><span class="line"></span><br><span class="line">function fifo_model::<span class="keyword">new</span>(string name, uvm_component parent);</span><br><span class="line">   <span class="built_in">super</span>.new(name, parent);</span><br><span class="line">endfunction </span><br><span class="line"></span><br><span class="line">function <span class="keyword">void</span> fifo_model::build_phase(uvm_phase phase);</span><br><span class="line">   <span class="built_in">super</span>.build_phase(phase);</span><br><span class="line">   port = <span class="keyword">new</span>(<span class="string">&quot;port&quot;</span>, <span class="built_in">this</span>);</span><br><span class="line">   ap = <span class="keyword">new</span>(<span class="string">&quot;ap&quot;</span>, <span class="built_in">this</span>);</span><br><span class="line">endfunction</span><br><span class="line"></span><br><span class="line">task fifo_model::main_phase(uvm_phase phase);</span><br><span class="line">   fifo_transaction tr;</span><br><span class="line">   fifo_transaction new_tr;</span><br><span class="line">   <span class="built_in">super</span>.main_phase(phase);</span><br><span class="line">   <span class="keyword">while</span>(<span class="number">1</span>) begin</span><br><span class="line">      port.get(tr);</span><br><span class="line">      new_tr = <span class="keyword">new</span>(<span class="string">&quot;new_tr&quot;</span>);</span><br><span class="line">      new_tr.copy(tr);</span><br><span class="line">      `uvm_info(<span class="string">&quot;fifo_model&quot;</span>, <span class="string">&quot;get one transaction, copy and print it:&quot;</span>, UVM_LOW)</span><br><span class="line">      new_tr.print();</span><br><span class="line">      ap.write(new_tr);</span><br><span class="line">   end</span><br><span class="line">endtask</span><br><span class="line">`endif</span><br></pre></td></tr></table></figure></p>
<h2 id="2-8-scoreboard"><a href="#2-8-scoreboard" class="headerlink" title="2.8 scoreboard"></a>2.8 scoreboard</h2><p>scoreboard用于收集来自agent以及model的数据。<br><figure class="highlight java"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br></pre></td><td class="code"><pre><span class="line">`ifndef FIFO_SCOREBOARD__SV</span><br><span class="line">`define FIFO_SCOREBOARD__SV</span><br><span class="line"><span class="keyword">class</span> <span class="title class_">fifo_scoreboard</span> <span class="keyword">extends</span> <span class="title class_">uvm_scoreboard</span>;</span><br><span class="line">   fifo_transaction  expect_queue[$];</span><br><span class="line">   uvm_blocking_get_port #(fifo_transaction)  exp_port;</span><br><span class="line">   uvm_blocking_get_port #(fifo_transaction)  act_port;</span><br><span class="line">   `uvm_component_utils(fifo_scoreboard)</span><br><span class="line"></span><br><span class="line">   extern function <span class="title function_">new</span><span class="params">(string name, uvm_component parent = <span class="literal">null</span>)</span>;</span><br><span class="line">   extern virtual function <span class="keyword">void</span> <span class="title function_">build_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">   extern virtual task <span class="title function_">main_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">endclass </span><br><span class="line"></span><br><span class="line">function fifo_scoreboard::<span class="keyword">new</span>(string name, <span class="type">uvm_component</span> <span class="variable">parent</span> <span class="operator">=</span> <span class="literal">null</span>);</span><br><span class="line">   <span class="built_in">super</span>.new(name, parent);</span><br><span class="line">endfunction </span><br><span class="line"></span><br><span class="line">function <span class="keyword">void</span> fifo_scoreboard::build_phase(uvm_phase phase);</span><br><span class="line">   <span class="built_in">super</span>.build_phase(phase);</span><br><span class="line">   exp_port = <span class="keyword">new</span>(<span class="string">&quot;exp_port&quot;</span>, <span class="built_in">this</span>);</span><br><span class="line">   act_port = <span class="keyword">new</span>(<span class="string">&quot;act_port&quot;</span>, <span class="built_in">this</span>);</span><br><span class="line">endfunction </span><br><span class="line"></span><br><span class="line">task fifo_scoreboard::main_phase(uvm_phase phase);</span><br><span class="line">   fifo_transaction  get_expect,  get_actual, tmp_tran;</span><br><span class="line">   bit result;</span><br><span class="line"> </span><br><span class="line">   <span class="built_in">super</span>.main_phase(phase);</span><br><span class="line">   fork </span><br><span class="line">      <span class="title function_">while</span> <span class="params">(<span class="number">1</span>)</span> begin</span><br><span class="line">         exp_port.get(get_expect);</span><br><span class="line">         expect_queue.push_back(get_expect);</span><br><span class="line">      end</span><br><span class="line">      <span class="title function_">while</span> <span class="params">(<span class="number">1</span>)</span> begin</span><br><span class="line">         act_port.get(get_actual);</span><br><span class="line">         <span class="keyword">if</span>(expect_queue.size() &gt; <span class="number">0</span>) <span class="type">begin</span></span><br><span class="line">            <span class="variable">tmp_tran</span> <span class="operator">=</span> expect_queue.pop_front();</span><br><span class="line">            result = get_actual.compare(tmp_tran);</span><br><span class="line">            <span class="keyword">if</span>(result) begin </span><br><span class="line">               `uvm_info(<span class="string">&quot;fifo_scoreboard&quot;</span>, <span class="string">&quot;Compare SUCCESSFULLY&quot;</span>, UVM_LOW);</span><br><span class="line">            end</span><br><span class="line">            <span class="keyword">else</span> begin</span><br><span class="line">               `uvm_error(<span class="string">&quot;fifo_scoreboard&quot;</span>, <span class="string">&quot;Compare FAILED&quot;</span>);</span><br><span class="line">               $display(<span class="string">&quot;the expect pkt is&quot;</span>);</span><br><span class="line">               tmp_tran.print();</span><br><span class="line">               $display(<span class="string">&quot;the actual pkt is&quot;</span>);</span><br><span class="line">               get_actual.print();</span><br><span class="line">            end</span><br><span class="line">         end</span><br><span class="line">         <span class="keyword">else</span> begin</span><br><span class="line">            `uvm_error(<span class="string">&quot;fifo_scoreboard&quot;</span>, <span class="string">&quot;Received from DUT, while Expect Queue is empty&quot;</span>);</span><br><span class="line">            $display(<span class="string">&quot;the unexpected pkt is&quot;</span>);</span><br><span class="line">            get_actual.print();</span><br><span class="line">         end </span><br><span class="line">      end</span><br><span class="line">   join</span><br><span class="line">endtask</span><br><span class="line">`endif</span><br></pre></td></tr></table></figure><br>这里定义了两个接受端口，分别是exp_port以及act_port，其中exp_port来自fifo_model的输入，表示参考的数据。act_port来自o_agt，表示DUT的输出值。将这两个数值进行比较，从而判断程序是否发生错误。</p>
<h2 id="2-9-env"><a href="#2-9-env" class="headerlink" title="2.9 env"></a>2.9 env</h2><p>env是整个UVM最接近顶层的存在，其主要包括三个部分：agent、model以及scoreboard。<br><figure class="highlight java"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br></pre></td><td class="code"><pre><span class="line">`ifndef MY_ENV__SV</span><br><span class="line">`define MY_ENV__SV</span><br><span class="line"></span><br><span class="line"><span class="keyword">class</span> <span class="title class_">my_env</span> <span class="keyword">extends</span> <span class="title class_">uvm_env</span>;</span><br><span class="line">   fifo_in_agent     i_agt;</span><br><span class="line">   fifo_out_agent    o_agt;</span><br><span class="line">   fifo_model        mdl;</span><br><span class="line">   fifo_scoreboard   scb;</span><br><span class="line">   </span><br><span class="line">   uvm_tlm_analysis_fifo #(fifo_transaction) agt_scb_fifo;</span><br><span class="line">   uvm_tlm_analysis_fifo #(fifo_transaction) agt_mdl_fifo;</span><br><span class="line">   uvm_tlm_analysis_fifo #(fifo_transaction) mdl_scb_fifo;</span><br><span class="line">   </span><br><span class="line">   function <span class="title function_">new</span><span class="params">(string name = <span class="string">&quot;my_env&quot;</span>, uvm_component parent)</span>;</span><br><span class="line">      <span class="built_in">super</span>.new(name, parent);</span><br><span class="line">   endfunction</span><br><span class="line"></span><br><span class="line">   virtual function <span class="keyword">void</span> <span class="title function_">build_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">      <span class="built_in">super</span>.build_phase(phase);</span><br><span class="line">      i_agt = fifo_in_agent::type_id::create(<span class="string">&quot;i_agt&quot;</span>, <span class="built_in">this</span>);</span><br><span class="line">      o_agt = fifo_out_agent::type_id::create(<span class="string">&quot;o_agt&quot;</span>, <span class="built_in">this</span>);</span><br><span class="line">      i_agt.is_active = UVM_ACTIVE;</span><br><span class="line">      o_agt.is_active = UVM_PASSIVE;</span><br><span class="line">      mdl = fifo_model::type_id::create(<span class="string">&quot;mdl&quot;</span>, <span class="built_in">this</span>);</span><br><span class="line">      scb = fifo_scoreboard::type_id::create(<span class="string">&quot;scb&quot;</span>, <span class="built_in">this</span>);</span><br><span class="line">      agt_scb_fifo = <span class="keyword">new</span>(<span class="string">&quot;agt_scb_fifo&quot;</span>, <span class="built_in">this</span>);</span><br><span class="line">      agt_mdl_fifo = <span class="keyword">new</span>(<span class="string">&quot;agt_mdl_fifo&quot;</span>, <span class="built_in">this</span>);</span><br><span class="line">      mdl_scb_fifo = <span class="keyword">new</span>(<span class="string">&quot;mdl_scb_fifo&quot;</span>, <span class="built_in">this</span>);</span><br><span class="line">   endfunction</span><br><span class="line"></span><br><span class="line">   extern virtual function <span class="keyword">void</span> <span class="title function_">connect_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">   </span><br><span class="line">   `uvm_component_utils(my_env)</span><br><span class="line">endclass</span><br><span class="line"></span><br><span class="line">function <span class="keyword">void</span> my_env::connect_phase(uvm_phase phase);</span><br><span class="line">   <span class="built_in">super</span>.connect_phase(phase);</span><br><span class="line">   i_agt.ap.connect(agt_mdl_fifo.analysis_export);</span><br><span class="line">   mdl.port.connect(agt_mdl_fifo.blocking_get_export);</span><br><span class="line">   mdl.ap.connect(mdl_scb_fifo.analysis_export);</span><br><span class="line">   scb.exp_port.connect(mdl_scb_fifo.blocking_get_export);</span><br><span class="line">   o_agt.ap.connect(agt_scb_fifo.analysis_export);</span><br><span class="line">   scb.act_port.connect(agt_scb_fifo.blocking_get_export); </span><br><span class="line">endfunction</span><br><span class="line"></span><br><span class="line">`endif</span><br></pre></td></tr></table></figure><br>这里面共定义了三个fifo，用来构建三者之间数据的缓冲，具体传输方向如下所示：<br>fifo_model -&gt; mdl_scb_fifo -&gt; fifo_scoreboard<br>fifo_out_agent-&gt; agt_scb_fifo-&gt; fifo_scoreboard<br>fifo_in_agent -&gt; agt_scb_fifo -&gt; fifo_model<br>从这里看也看到，在fifo_model 中传递的数据，其实是来自于fifo_in_agent ，当然，最为fifo输入和输出的数据确实是相同的。</p>
<h2 id="2-10-base-test"><a href="#2-10-base-test" class="headerlink" title="2.10 base_test"></a>2.10 base_test</h2><p>base_test才是UVM真正的顶层，他的主要作用很简单，除了例化一个env之外，还可以进行项目错误的统计工作。<br><figure class="highlight java"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line">`ifndef BASE_TEST__SV</span><br><span class="line">`define BASE_TEST__SV</span><br><span class="line"></span><br><span class="line"><span class="keyword">class</span> <span class="title class_">base_test</span> <span class="keyword">extends</span> <span class="title class_">uvm_test</span>;</span><br><span class="line">   my_env         env;</span><br><span class="line">   </span><br><span class="line">   function <span class="title function_">new</span><span class="params">(string name = <span class="string">&quot;base_test&quot;</span>, uvm_component parent = <span class="literal">null</span>)</span>;</span><br><span class="line">      <span class="built_in">super</span>.new(name,parent);</span><br><span class="line">   endfunction</span><br><span class="line">   </span><br><span class="line">   extern virtual function <span class="keyword">void</span> <span class="title function_">build_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">   extern virtual function <span class="keyword">void</span> <span class="title function_">report_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">   `uvm_component_utils(base_test)</span><br><span class="line">endclass</span><br><span class="line"></span><br><span class="line">function <span class="keyword">void</span> base_test::build_phase(uvm_phase phase);</span><br><span class="line">   <span class="built_in">super</span>.build_phase(phase);</span><br><span class="line">   env  =  my_env::type_id::create(<span class="string">&quot;env&quot;</span>, <span class="built_in">this</span>);</span><br><span class="line">endfunction</span><br><span class="line"></span><br><span class="line">function <span class="keyword">void</span> base_test::report_phase(uvm_phase phase);</span><br><span class="line">   uvm_report_server server;</span><br><span class="line">   <span class="type">int</span> err_num;</span><br><span class="line">   <span class="built_in">super</span>.report_phase(phase);</span><br><span class="line"></span><br><span class="line">   server = get_report_server();</span><br><span class="line">   err_num = server.get_severity_count(UVM_ERROR);</span><br><span class="line"></span><br><span class="line">   <span class="keyword">if</span> (err_num != <span class="number">0</span>) begin</span><br><span class="line">      $display(<span class="string">&quot;TEST CASE FAILED&quot;</span>);</span><br><span class="line">   end</span><br><span class="line">   <span class="keyword">else</span> begin</span><br><span class="line">      $display(<span class="string">&quot;TEST CASE PASSED&quot;</span>);</span><br><span class="line">   end</span><br><span class="line">endfunction</span><br><span class="line"></span><br><span class="line">`endif</span><br></pre></td></tr></table></figure><br>在report_phase中定义了一个<code>uvm_report_server</code>用于检测错误，根据错误的数目输出验证通过与否。</p>
<h2 id="2-11-case-sequence"><a href="#2-11-case-sequence" class="headerlink" title="2.11 case_sequence"></a>2.11 case_sequence</h2><p>这个相当于独立于整个UVM树之外的一个部分，用于产生激励信号。<br><figure class="highlight java"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line">`ifndef FIFO_CASE0__SV</span><br><span class="line">`define FIFO_CASE0__SV</span><br><span class="line"></span><br><span class="line"><span class="keyword">class</span> <span class="title class_">case0_sequence</span> <span class="keyword">extends</span> <span class="title class_">uvm_sequence</span> #(fifo_transaction);</span><br><span class="line">	fifo_transaction trans;</span><br><span class="line">	`uvm_object_utils(case0_sequence)</span><br><span class="line"></span><br><span class="line">	function <span class="title function_">new</span><span class="params">(string name = <span class="string">&quot;case0_sequence&quot;</span>)</span>;</span><br><span class="line">		<span class="built_in">super</span>.new(name);</span><br><span class="line">	endfunction</span><br><span class="line"></span><br><span class="line">	virtual task <span class="title function_">body</span><span class="params">()</span>;</span><br><span class="line">		repeat(<span class="number">2</span>) begin</span><br><span class="line">			`uvm_info(<span class="string">&quot;case0_sequence&quot;</span>,<span class="string">&quot;generate one transaction!&quot;</span>,UVM_LOW)</span><br><span class="line">			`uvm_do_with(trans,&#123;trans.data_in.size == <span class="number">200</span>;&#125;)</span><br><span class="line">		end</span><br><span class="line">	endtask</span><br><span class="line">endclass</span><br><span class="line"></span><br><span class="line"><span class="keyword">class</span> <span class="title class_">test_case0</span> <span class="keyword">extends</span> <span class="title class_">base_test</span>;</span><br><span class="line">	`uvm_component_utils(test_case0)</span><br><span class="line"></span><br><span class="line">	function <span class="title function_">new</span><span class="params">(string name = <span class="string">&quot;test_case0&quot;</span>, uvm_component parent = <span class="literal">null</span>)</span>;</span><br><span class="line">		<span class="built_in">super</span>.new(name,parent);</span><br><span class="line">	endfunction</span><br><span class="line"></span><br><span class="line">	function <span class="keyword">void</span> <span class="title function_">build_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">		<span class="built_in">super</span>.build_phase(phase);</span><br><span class="line">	endfunction</span><br><span class="line">	</span><br><span class="line">	task <span class="title function_">main_phase</span><span class="params">(uvm_phase phase)</span>;</span><br><span class="line">		case0_sequence seq;</span><br><span class="line">		phase.raise_objection(<span class="built_in">this</span>);</span><br><span class="line">		#<span class="number">4</span>;  </span><br><span class="line">		seq = case0_sequence::type_id::create(<span class="string">&quot;l_seq&quot;</span>);</span><br><span class="line">		`uvm_info(<span class="string">&quot;case0_sequence&quot;</span>,<span class="string">&quot;case1_sequence begin&quot;</span>,UVM_LOW)</span><br><span class="line">		seq.start(env.i_agt.sqr);</span><br><span class="line">		#<span class="number">3000</span>;</span><br><span class="line">		phase.drop_objection(<span class="built_in">this</span>);</span><br><span class="line">	endtask</span><br><span class="line">endclass</span><br><span class="line"></span><br><span class="line">`endif</span><br></pre></td></tr></table></figure><br>在这里，使用<code>uvm_do_with</code>宏的方法实现将特定的数据传输到sequencer。但这里值得注意的是，在下面定义了一个从属于base_test的类test_case0 ，其也是UVM树的一部分，是从属于base_test的，因此与env的关系很近，但是这里其作用仅仅就是建立一个case0_sequence 并且运行，同时还是用<code>phase.raise_objection(this)</code>与<code>phase.drop_objection(this)</code>定义整个sequence事件的开始与结束。在这里指定了<code>env.i_agt.sqr</code>为发射的地点。</p>
<h2 id="2-12-top-tb"><a href="#2-12-top-tb" class="headerlink" title="2.12 top_tb"></a>2.12 top_tb</h2><p>这就是最终的tb文件，代码如下，具体就不说了，无非就是例化初始化之类的操作，以及保存波形。</p>
<blockquote>
<p>这里挖一个坑，针对这里<code>asyn_fifo_chk_rst</code>还没了解清楚。</p>
</blockquote>
<figure class="highlight java"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br></pre></td><td class="code"><pre><span class="line">`timescale 1ns/1ps</span><br><span class="line">`include <span class="string">&quot;uvm_macros.svh&quot;</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">import</span> asyn_fifo_chk_rst::*;</span><br><span class="line"><span class="keyword">import</span> uvm_pkg::*;</span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> <span class="title function_">top_tb</span><span class="params">()</span>;</span><br><span class="line"></span><br><span class="line">logic wclk,rclk,wreset_b,rreset_b;</span><br><span class="line"></span><br><span class="line">fifo_if <span class="title function_">my_if</span><span class="params">(wclk,rclk,wreset_b,rreset_b)</span>;</span><br><span class="line"></span><br><span class="line">fifo_top <span class="title function_">DUT</span></span><br><span class="line"><span class="params">(</span></span><br><span class="line"><span class="params">	.wclk		   (wclk)</span>,</span><br><span class="line">	.rclk		   (rclk),</span><br><span class="line">	.wreset_b	(wreset_b),     <span class="comment">//wrst_n -&gt; wreset_b</span></span><br><span class="line">	.rreset_b	(rreset_b),	    <span class="comment">//rrst_n -&gt; rreset_b</span></span><br><span class="line">	.write		(my_if.write),	<span class="comment">//winc -&gt; write</span></span><br><span class="line">	.read		   (my_if.read),	<span class="comment">//rinc -&gt; read</span></span><br><span class="line">	.wdata		(my_if.wdata),</span><br><span class="line">	.wfull		(my_if.wfull),</span><br><span class="line">	.rempty		(my_if.rempty),</span><br><span class="line">	.rdata		(my_if.rdata)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">fifo_rst_mon fifo_rst_mon1;</span><br><span class="line">fifo_chk_rst fifo_chk_rst1;</span><br><span class="line">event reset_e_w;</span><br><span class="line">event reset_e_r;</span><br><span class="line"></span><br><span class="line">initial <span class="type">begin</span></span><br><span class="line">	<span class="variable">wclk</span> <span class="operator">=</span> <span class="number">0</span>;</span><br><span class="line">	rclk = <span class="number">0</span>;</span><br><span class="line">	wreset_b = <span class="number">1</span>;</span><br><span class="line">	rreset_b = <span class="number">1</span>;</span><br><span class="line">	#<span class="number">2</span> </span><br><span class="line">   wreset_b = <span class="number">0</span>;</span><br><span class="line">	rreset_b = <span class="number">0</span>;</span><br><span class="line">	my_if.write = <span class="number">0</span>;</span><br><span class="line">	my_if.read = <span class="number">0</span>;</span><br><span class="line">	#<span class="number">2</span> </span><br><span class="line">   wreset_b = <span class="number">1</span>;</span><br><span class="line">	rreset_b = <span class="number">1</span>;</span><br><span class="line">end</span><br><span class="line">	</span><br><span class="line">always #<span class="number">1</span> wclk = ~wclk;</span><br><span class="line">always #<span class="number">3</span> rclk = ~rclk;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 参数传递</span></span><br><span class="line">initial begin</span><br><span class="line">	uvm_config_db#(virtual fifo_if)::set(<span class="literal">null</span>,<span class="string">&quot;uvm_test_top.env.i_agt.i_drv&quot;</span>,<span class="string">&quot;vif&quot;</span>,my_if);</span><br><span class="line">	uvm_config_db#(virtual fifo_if)::set(<span class="literal">null</span>,<span class="string">&quot;uvm_test_top.env.i_agt.i_mon&quot;</span>,<span class="string">&quot;vif&quot;</span>,my_if);</span><br><span class="line">	uvm_config_db#(virtual fifo_if)::set(<span class="literal">null</span>,<span class="string">&quot;uvm_test_top.env.o_agt.o_mon&quot;</span>,<span class="string">&quot;vif&quot;</span>,my_if);</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line"><span class="comment">// 参考？</span></span><br><span class="line">initial <span class="type">begin</span></span><br><span class="line">	<span class="variable">fifo_rst_mon1</span> <span class="operator">=</span> <span class="keyword">new</span>(reset_e_w,reset_e_r);</span><br><span class="line">	fifo_chk_rst1 = <span class="keyword">new</span>(reset_e_w,reset_e_r);</span><br><span class="line">	fifo_rst_mon1.my_if6 = my_if;</span><br><span class="line">	fifo_chk_rst1.my_if7 = my_if;</span><br><span class="line">	fork</span><br><span class="line">		fifo_rst_mon1.run();</span><br><span class="line">		fifo_chk_rst1.run();</span><br><span class="line">	join</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">initial begin</span><br><span class="line">	$fsdbDumpfile(<span class="string">&quot;tb.fsdb&quot;</span>);</span><br><span class="line">	$fsdbDumpvars;</span><br><span class="line">	$fsdbDumpon;</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">initial begin</span><br><span class="line">   <span class="title function_">run_test</span><span class="params">(<span class="string">&quot;test_case0&quot;</span>)</span>;</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h1 id="三、UVM仿真环境的搭建"><a href="#三、UVM仿真环境的搭建" class="headerlink" title="三、UVM仿真环境的搭建"></a>三、UVM仿真环境的搭建</h1><p>这里我简单说一下，因为在环境搭建的过程中踩了很多坑，在网上的教程很乱，也没有一个完美的答案，这里就介绍一下我搭建UVM的结构图：</p>
<div align=center>
<img src="https://i-blog.csdnimg.cn/direct/922427ad5a5945d795bb6a1a480a8062.png" height=500 >
</div>

<p>可以看出，我这里建立了三个文件夹，有源码DUT部分，存放仿真文件以及启动文件的sim还有存放tb文件和uvm文件的testbench文件。最重要的就是启动文件filelist和Makefile的编写。</p>
<h2 id="3-1-Makefile文件的编写"><a href="#3-1-Makefile文件的编写" class="headerlink" title="3.1 Makefile文件的编写"></a>3.1 Makefile文件的编写</h2><p>先给出我的Makefile文件：<br><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line">.PHONY:file vcs sim verdi clean</span><br><span class="line"></span><br><span class="line">VCS = vcs -full64 -cpp g++<span class="number">-4.8</span> -cc gcc<span class="number">-4.8</span> \</span><br><span class="line">	-LDFLAGS -Wl,--no-as-needed \</span><br><span class="line">	-f filelist.f \</span><br><span class="line">	-timescale=<span class="number">1</span>ns/<span class="number">1</span>ps \</span><br><span class="line">	-R \</span><br><span class="line">	-debug_acc+all \</span><br><span class="line">	+define+FSDB \</span><br><span class="line">	-lca -kdb \</span><br><span class="line">	-ntb_opts uvm<span class="number">-1.1</span> \</span><br><span class="line">	-sverilog \</span><br><span class="line">	+v2k \</span><br><span class="line">	|tee vcs.<span class="built_in">log</span></span><br><span class="line">	</span><br><span class="line">file:</span><br><span class="line">	find ../ -name <span class="string">&quot;*.v&quot;</span> -o -name <span class="string">&quot;*.sv&quot;</span> &gt; file.f</span><br><span class="line">	</span><br><span class="line">vcs:</span><br><span class="line">	$&#123;VCS&#125;</span><br><span class="line"></span><br><span class="line">sim:</span><br><span class="line">	./simv -gui |tee sim.<span class="built_in">log</span> &amp;</span><br><span class="line"></span><br><span class="line">verdi:</span><br><span class="line">	verdi -f filelist.f -sv -ssf tb.fsdb &amp;</span><br><span class="line"></span><br><span class="line">clean:</span><br><span class="line">	rm -rf csrc verdiLog simv.daidir \</span><br><span class="line">	novas.* \</span><br><span class="line">	vc_hdrs.h \</span><br><span class="line">	simv \</span><br><span class="line">	*.key \</span><br><span class="line">	*.fsdb \</span><br><span class="line">	*.<span class="built_in">log</span> \</span><br><span class="line">	inter.vpd \</span><br><span class="line">	DVEfiles</span><br></pre></td></tr></table></figure><br>这里包括了五个部分，分别是file、vcs、sim、verdi以及clean。我分开来介绍：</p>
<ul>
<li>file：<br>这个主要是用于生成filelist文件，但也不全是filelist，因为该脚本只能获取所有的.v和.sv文件，在filelist中的编写不仅仅要包含这个，而且还有uvm包的文件，并且这些文件的先后顺序有严格的要求，这个后面讲解。</li>
<li><p>vcs：<br>这个主要是启动vcs对所有的文件进行编译，在Makefile中添加了很多附加选项，这些选项都是能够让vcs正常运行的选项，你可以使用<code>vcs help</code>来获取vcs命令手册，里面解释了所有符号的意义以及用法。</p>
<figure class="highlight py"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment"># 指定使用 VCS (Verilog Compiler Simulator) 进行仿真编译</span></span><br><span class="line">VCS = vcs -full64 -cpp g++-<span class="number">4.8</span> -cc gcc-<span class="number">4.8</span> \</span><br><span class="line">	<span class="comment"># -full64: 使用 64 位编译选项，适用于 64 位操作系统</span></span><br><span class="line">	<span class="comment"># -cpp g++-4.8: 指定 C++ 编译器使用 g++ 版本 4.8</span></span><br><span class="line">	<span class="comment"># -cc gcc-4.8: 指定 C 编译器使用 gcc 版本 4.8</span></span><br><span class="line">	-LDFLAGS -Wl,--no-<span class="keyword">as</span>-needed \</span><br><span class="line">	<span class="comment"># -LDFLAGS: 启用链接器的标志</span></span><br><span class="line">	<span class="comment"># -Wl,--no-as-needed: 在链接时告诉链接器不要自动移除未使用的库</span></span><br><span class="line">	-f filelist.f \</span><br><span class="line">	<span class="comment"># -f filelist.f: 指定仿真源文件列表，filelist.f 是一个包含所有待编译文件的文件列表</span></span><br><span class="line">	-timescale=1ns/1ps \</span><br><span class="line">	<span class="comment"># -timescale=1ns/1ps: 设置仿真时间尺度为 1ns（纳秒）/ 1ps（皮秒）</span></span><br><span class="line">	-R \</span><br><span class="line">	<span class="comment"># -R: 启用调试和恢复功能</span></span><br><span class="line">	-debug_acc+<span class="built_in">all</span> \</span><br><span class="line">	<span class="comment"># -debug_acc+all: 启用所有的调试访问器，允许调试仿真时查看所有信号和变量</span></span><br><span class="line">	+define+FSDB \</span><br><span class="line">	<span class="comment"># +define+FSDB: 定义一个名为 FSDB 的宏，通常用于控制 FSDB 文件（仿真波形文件）的输出</span></span><br><span class="line">	-lca -kdb \</span><br><span class="line">	<span class="comment"># -lca: 启用 LCA (Library Coverage Analysis)，用于库覆盖分析</span></span><br><span class="line">	<span class="comment"># -kdb: 启用 KDB (Kernel Debugger)，为调试目的启用内核调试功能</span></span><br><span class="line">	-ntb_opts uvm-<span class="number">1.1</span> \</span><br><span class="line">	<span class="comment"># -ntb_opts uvm-1.1: 启用与 UVM 1.1 兼容的 NTB（Native Testbench）选项，适用于 UVM（Universal Verification Methodology）验证环境</span></span><br><span class="line">	-sverilog \</span><br><span class="line">	<span class="comment"># -sverilog: 启用 SystemVerilog 编译支持</span></span><br><span class="line">	+v2k \</span><br><span class="line">	<span class="comment"># +v2k: 启用 Verilog-2001（V2K）编译选项</span></span><br><span class="line">	|tee vcs.log</span><br><span class="line">	<span class="comment"># |tee vcs.log: 使用 tee 命令将 VCS 编译过程的输出同时显示在终端并保存到 vcs.log 文件中</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>sim：用来使用vcs自带的仿真工具生成波形，这里我没用过。</p>
</li>
<li>verdi：用来查看fsdb的波形文件，这个是我最常用的，通过这个可以很方便的对波形进行追溯，调试起来很容易。</li>
<li>clean：用来删除生成了的文件。</li>
</ul>
<p>以防有人不会用Makefile，说一下他的用法。在Makefile文件所在的目录打开终端，使用<code>make [指令]</code>的方式来运行，Makefile本质来说就是将指令进行了一个打包，我这里运行<code>verdi -f filelist.f -sv -ssf tb.fsdb &amp;</code>和<code>make verdi</code>的效果是一样的。</p>
<h2 id="3-2-filelist文件的编写"><a href="#3-2-filelist文件的编写" class="headerlink" title="3.2 filelist文件的编写"></a>3.2 filelist文件的编写</h2><p>下面是我针对本项目编写的filelist文件。<br><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line">+incdir+$UVM_HOME/src</span><br><span class="line">$UVM_HOME/src/uvm_pkg.sv</span><br><span class="line"></span><br><span class="line">../testbench/fifo_if.sv</span><br><span class="line">../testbench/fifo_transaction.sv</span><br><span class="line">../testbench/fifo_driver.sv</span><br><span class="line">../testbench/fifo_in_sequencer.sv</span><br><span class="line">../testbench/fifo_in_monitor.sv</span><br><span class="line">../testbench/fifo_out_monitor.sv</span><br><span class="line">../testbench/fifo_in_agent.sv</span><br><span class="line">../testbench/fifo_out_agent.sv</span><br><span class="line">../testbench/fifo_model.sv</span><br><span class="line">../testbench/fifo_scoreboard.sv</span><br><span class="line">../testbench/my_env.sv</span><br><span class="line">../testbench/fifo_chk_rst.sv</span><br><span class="line">../testbench/base_test.sv</span><br><span class="line">../testbench/fifo_case0.sv</span><br><span class="line">../testbench/top_tb.sv</span><br><span class="line"></span><br><span class="line">../DUT/pointer.v</span><br><span class="line">../DUT/sync.v</span><br><span class="line">../DUT/fifo_top.v</span><br><span class="line">../DUT/memory.v</span><br><span class="line">../DUT/comparator.v</span><br></pre></td></tr></table></figure><br>可以分为三个部分，首先是前两行的<code>+incdir+$UVM_HOME/src</code>和<code>$UVM_HOME/src/uvm_pkg.sv</code>，第一句话表示将<code>$UVM_HOME/src</code>中的所有文件加入到编译列表中，这个文件里基本上是所有uvm库所需要的文件，什么uvm_env呀之类的就是这里定义。然后<code>uvm_pkg.sv</code>相当于是所有文件的核心实现，在tob_tb中，只需要调用<code>import uvm_pkg::*;</code>便可以将所有uvm包含进来。</p>
<blockquote>
<p>$UVM_HOME表示的是一个宏定义，在Lunix中主目录的<code>.bashrc</code>中定义，我这里的原话是<code>export UVM_HOME=/home/wxm/uvm_study/uvm-1.1d</code><br>后面紧接着是testbench中的文件，注意一定要先写testbench再写dut，以防报错。然后在testbench内部也要按照顺序，从独立到树枝再到树根的顺序，比如献血interface和transaction，再从树枝的dirver开始写到树根base_case。因为在UVM编译的过程中是从上到下的顺序，如果你先编译base_case，编译器会报错说找不到env。最后就是top_tb以及其余的DUT文件。<br>但是貌似DUT文件没有内部顺序</p>
</blockquote>
<h2 id="3-3-另辟蹊径"><a href="#3-3-另辟蹊径" class="headerlink" title="3.3 另辟蹊径"></a>3.3 另辟蹊径</h2><p>还有一个别的方法，你只需要写两个文件就可以：一个是<code>top_tb.sv</code>;另一个是<code>fifo_top.v</code>，前提是你需要在这两个文件里面把其余所有的文件include一遍，就像这样：<br><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">`include &quot;../testbench/my_driver.sv&quot;</span><br><span class="line">`include &quot;../testbench/my_model.sv&quot;</span><br><span class="line">...</span><br></pre></td></tr></table></figure><br>因为你的Makefile和filelist以及终端运行的位置都在sim文件夹，而其他文件在testbench和dut文件夹，因此你在include的时候需要以sim文件夹为根目录，使用<code>../</code>回到上一级，再使用<code>/testbench/XXX.sv</code>来调用这些文件。这样操作就不需要在filelist中调整顺序了。</p>
<hr>
<h1 id="总结"><a href="#总结" class="headerlink" title="总结"></a>总结</h1><p>总而言之，这是一个很好的练习UVM的项目，因为其与《UVM实战》这本书的内容大差不差，很多在结构上都有相似的地方，我希望从这个项目为起点，依次加深我对IC验证这一领域的认识。后面我会对该项目的波形图进行研究，并通过调整UVM代码实现一些不一样的功能。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://www.elemenx-king.xyz">Elemen</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://www.elemenx-king.xyz/2025/04/24/d18911f2be8e/">https://www.elemenx-king.xyz/2025/04/24/d18911f2be8e/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="https://www.elemenx-king.xyz" target="_blank">ElemenX-king</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/UVM/">UVM</a><a class="post-meta__tags" href="/tags/%E7%AE%80%E5%8D%95ic%E6%A8%A1%E5%9D%97/">简单ic模块</a></div><div class="post-share"><div class="addtoany"><div class="a2a_kit a2a_kit_size_32 a2a_default_style"><a class="a2a_button_wechat"></a><a class="a2a_button_sina_weibo"></a><a class="a2a_button_email"></a><a class="a2a_button_copy_link"></a><a class="a2a_dd" target="_blank" rel="noopener" href="https://www.addtoany.com/share"></a></div></div><script async="async" src="https://static.addtoany.com/menu/page.js"></script></div></div><div class="post-reward"><div class="reward-button"><i class="fas fa-qrcode"></i>赞助</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="/img/wechat.jpg" target="_blank"><img class="post-qr-code-img" src="/img/wechat.jpg" alt="wechat"/></a><div class="post-qr-code-desc">wechat</div></li></ul></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related full-width" href="/2025/04/16/130da575206a/" title="【UVM学习笔记】UVM验证平台的运行—Phase以及objection"><img class="cover" src="/img/cover/cover6.png" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">【UVM学习笔记】UVM验证平台的运行—Phase以及objection</div></div><div class="info-2"><div class="info-item-1">   一、phase机制1.1 task phase与function phaseUVM中的phase，按照其是否消耗仿真时间的特性，可以分成两大类,一类是function phase，如build_phase、connect_phase等，这些phase都不耗费仿真时间，通过函数来实现；另外一类是task phase，如run_phase等，它们耗费仿真时间，通过任务来实现。灰色背景所示的是task phase，其他为function phase。     值得注意的是，task...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2025/04/16/675312ec1441/" title="【UVM学习笔记】UVM基础—一文告诉你UVM的组成部分"><img class="cover" src="/img/cover/cover1.png" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-04-16</div><div class="info-item-2">【UVM学习笔记】UVM基础—一文告诉你UVM的组成部分</div></div><div class="info-2"><div class="info-item-1">   一、Driver驱动器这段代码是用 SystemVerilog 编写的一个基于 UVM（Universal Verification Methodology）的驱动器（driver）组件，名为 my_driver。它继承自 uvm_driver 类，用于在验证环境中驱动 DUT（Design Under Test，被测设计）的输入信号。下面我将逐步解释这段代码的结构和功能。 1.1 整体结构代码分为两个主要部分：  类定义部分：定义了 my_driver 类，包括构造函数和一个外部声明的任务（main_phase）。 任务实现部分：实现了 main_phase 任务，负责具体的信号驱动逻辑。  此外，代码使用 ifndef 和 define 宏来防止重复包含。 1.2...</div></div></div></a><a class="pagination-related" href="/2025/04/16/7fdd63537fc6/" title="【UVM学习笔记】UVM中的“类”"><img class="cover" src="/img/cover/cover2.png" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-04-16</div><div class="info-item-2">【UVM学习笔记】UVM中的“类”</div></div><div class="info-2"><div class="info-item-1">   一、UVM派生结构在上一篇博客讲述了UVM的结构，大家可以发现所有的结构分为两大类，一个是uvm_component，另一个是uvm_object。uvm_object是UVM中最基本的类,读者能想到的几乎所有的类都继承自uvm_object，包括uvm_component。uvm_component有两大特性是uvm_object所没有的，一是通过在new的时候指定parent参数来形成一种树形的组织结构，二是有phase的自动执行特点。下面是整个UVM类的派生图：     1.1...</div></div></div></a><a class="pagination-related" href="/2025/04/16/130da575206a/" title="【UVM学习笔记】UVM验证平台的运行—Phase以及objection"><img class="cover" src="/img/cover/cover6.png" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-04-16</div><div class="info-item-2">【UVM学习笔记】UVM验证平台的运行—Phase以及objection</div></div><div class="info-2"><div class="info-item-1">   一、phase机制1.1 task phase与function phaseUVM中的phase，按照其是否消耗仿真时间的特性，可以分成两大类,一类是function phase，如build_phase、connect_phase等，这些phase都不耗费仿真时间，通过函数来实现；另外一类是task phase，如run_phase等，它们耗费仿真时间，通过任务来实现。灰色背景所示的是task phase，其他为function phase。     值得注意的是，task...</div></div></div></a><a class="pagination-related" href="/2025/04/16/e224389c0e0d/" title="【UVM学习笔记】更加灵活的UVM—通信"><img class="cover" src="/img/cover/cover5.png" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-04-16</div><div class="info-item-2">【UVM学习笔记】更加灵活的UVM—通信</div></div><div class="info-2"><div class="info-item-1">   一、TLM是什么？TLM是Transaction Level Modeling(事务级建模)的缩写。所谓transaction...</div></div></div></a></div></div><hr class="custom-hr"/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div id="giscus-wrap"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/black_cat.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">Elemen</div><div class="author-info-description">电子科技大学研究生👨‍🎓 努力生活☀️、努力提升📚、努力热爱💗</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">5</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">2</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">1</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/ElemenX-king"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/ElemenX-king" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="mailto:wangximeng2636@163.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a><a class="social-icon" href="https://www.douyin.com/user/MS4wLjABAAAA6ZvET1XSmd1dE9hyqdFF7H0sQ9tplLmwz45ZdGBnaB8?from_tab_name=main&amp;showTab=post" target="_blank" title="tiktok"><i class="fab fa-tiktok"></i></a><a class="social-icon" href="https://space.bilibili.com/379687140?spm_id_from=333.337.0.0" target="_blank" title="bilibili"><i class="fab fa-bilibili"></i></a><a class="social-icon" href="https://blog.csdn.net/Sn_Mn?ops_request_misc=%7B%22request%5Fid%22%3A%22a6e8416f889cd7542f0fbf83141f50e7%22%2C%22scm%22%3A%2220140713.130064515..%22%7D&amp;request_id=a6e8416f889cd7542f0fbf83141f50e7&amp;biz_id=206&amp;utm_medium=distribute.pc_search_result.none-task-user-null-1-150328636-null-null.nonecase&amp;utm_term=ElemenX-king&amp;spm=1018.2226.3001.4351" target="_blank" title="csdn"><i class="fas fa-c"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">该网站现在还是测试版本，欢迎大家加我的QQ:3238281044反馈意见😄😄</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%B8%80%E3%80%81%E5%BC%82%E6%AD%A5FIFO"><span class="toc-text">一、异步FIFO</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#1-1-%E5%BC%82%E6%AD%A5FIFO%E7%9A%84%E5%AE%9A%E4%B9%89"><span class="toc-text">1.1 异步FIFO的定义</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-2-%E4%BA%9A%E7%A8%B3%E6%80%81"><span class="toc-text">1.2 亚稳态</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-3-%E5%BC%82%E6%AD%A5FIFO%E5%85%B3%E9%94%AE%E6%8A%80%E6%9C%AF%E4%B8%80"><span class="toc-text">1.3 异步FIFO关键技术一</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-3-%E5%BC%82%E6%AD%A5FIFO%E5%85%B3%E9%94%AE%E6%8A%80%E6%9C%AF%E4%BA%8C"><span class="toc-text">1.3 异步FIFO关键技术二</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-4-FIFO%E9%80%BB%E8%BE%91%E5%9B%BE"><span class="toc-text">1.4 FIFO逻辑图</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%BA%8C%E3%80%81UVM%E7%BB%93%E6%9E%84"><span class="toc-text">二、UVM结构</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#2-1-interface"><span class="toc-text">2.1 interface</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-2-transaction"><span class="toc-text">2.2 transaction</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-3-driver"><span class="toc-text">2.3 driver</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-4-moniter"><span class="toc-text">2.4 moniter</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-5-sequencer"><span class="toc-text">2.5 sequencer</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-6-agent"><span class="toc-text">2.6 agent</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-7-model"><span class="toc-text">2.7 model</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-8-scoreboard"><span class="toc-text">2.8 scoreboard</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-9-env"><span class="toc-text">2.9 env</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-10-base-test"><span class="toc-text">2.10 base_test</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-11-case-sequence"><span class="toc-text">2.11 case_sequence</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-12-top-tb"><span class="toc-text">2.12 top_tb</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%B8%89%E3%80%81UVM%E4%BB%BF%E7%9C%9F%E7%8E%AF%E5%A2%83%E7%9A%84%E6%90%AD%E5%BB%BA"><span class="toc-text">三、UVM仿真环境的搭建</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#3-1-Makefile%E6%96%87%E4%BB%B6%E7%9A%84%E7%BC%96%E5%86%99"><span class="toc-text">3.1 Makefile文件的编写</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#3-2-filelist%E6%96%87%E4%BB%B6%E7%9A%84%E7%BC%96%E5%86%99"><span class="toc-text">3.2 filelist文件的编写</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#3-3-%E5%8F%A6%E8%BE%9F%E8%B9%8A%E5%BE%84"><span class="toc-text">3.3 另辟蹊径</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%80%BB%E7%BB%93"><span class="toc-text">总结</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2025/04/24/d18911f2be8e/" title="【UVM项目实战】异步fifo—uvm项目结构以及uvm环境搭建"><img src="/img/cover/cover4.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【UVM项目实战】异步fifo—uvm项目结构以及uvm环境搭建"/></a><div class="content"><a class="title" href="/2025/04/24/d18911f2be8e/" title="【UVM项目实战】异步fifo—uvm项目结构以及uvm环境搭建">【UVM项目实战】异步fifo—uvm项目结构以及uvm环境搭建</a><time datetime="2025-04-28T01:58:33.950Z" title="更新于 2025-04-28 09:58:33">2025-04-28</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/04/16/675312ec1441/" title="【UVM学习笔记】UVM基础—一文告诉你UVM的组成部分"><img src="/img/cover/cover1.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【UVM学习笔记】UVM基础—一文告诉你UVM的组成部分"/></a><div class="content"><a class="title" href="/2025/04/16/675312ec1441/" title="【UVM学习笔记】UVM基础—一文告诉你UVM的组成部分">【UVM学习笔记】UVM基础—一文告诉你UVM的组成部分</a><time datetime="2025-04-23T09:24:43.100Z" title="更新于 2025-04-23 17:24:43">2025-04-23</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/04/16/130da575206a/" title="【UVM学习笔记】UVM验证平台的运行—Phase以及objection"><img src="/img/cover/cover6.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【UVM学习笔记】UVM验证平台的运行—Phase以及objection"/></a><div class="content"><a class="title" href="/2025/04/16/130da575206a/" title="【UVM学习笔记】UVM验证平台的运行—Phase以及objection">【UVM学习笔记】UVM验证平台的运行—Phase以及objection</a><time datetime="2025-04-18T07:15:16.600Z" title="更新于 2025-04-18 15:15:16">2025-04-18</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/04/16/e224389c0e0d/" title="【UVM学习笔记】更加灵活的UVM—通信"><img src="/img/cover/cover5.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【UVM学习笔记】更加灵活的UVM—通信"/></a><div class="content"><a class="title" href="/2025/04/16/e224389c0e0d/" title="【UVM学习笔记】更加灵活的UVM—通信">【UVM学习笔记】更加灵活的UVM—通信</a><time datetime="2025-04-18T07:15:16.281Z" title="更新于 2025-04-18 15:15:16">2025-04-18</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/04/16/7fdd63537fc6/" title="【UVM学习笔记】UVM中的“类”"><img src="/img/cover/cover2.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【UVM学习笔记】UVM中的“类”"/></a><div class="content"><a class="title" href="/2025/04/16/7fdd63537fc6/" title="【UVM学习笔记】UVM中的“类”">【UVM学习笔记】UVM中的“类”</a><time datetime="2025-04-18T07:15:15.840Z" title="更新于 2025-04-18 15:15:15">2025-04-18</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2025 By Elemen</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="前往评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://unpkg.com/@fancyapps/ui/dist/fancybox/fancybox.umd.js"></script><script src="https://unpkg.com/instant.page/instantpage.js" type="module"></script><div class="js-pjax"><script>(() => {
  const isShuoshuo = GLOBAL_CONFIG_SITE.pageType === 'shuoshuo'
  const option = null

  const getGiscusTheme = theme => theme === 'dark' ? 'dark' : 'light'

  const createScriptElement = config => {
    const ele = document.createElement('script')
    Object.entries(config).forEach(([key, value]) => {
      ele.setAttribute(key, value)
    })
    return ele
  }

  const loadGiscus = (el = document, key) => {
    const mappingConfig = isShuoshuo
      ? { 'data-mapping': 'specific', 'data-term': key }
      : { 'data-mapping': (option && option['data-mapping']) || 'pathname' }

    const giscusConfig = {
      src: 'https://giscus.app/client.js',
      'data-repo': 'ElemenX-king/giscus_demo',
      'data-repo-id': 'R_kgDOOZ_kdw',
      'data-category-id': 'DIC_kwDOOZ_kd84CpHn9',
      'data-theme': getGiscusTheme(document.documentElement.getAttribute('data-theme')),
      'data-reactions-enabled': '1',
      crossorigin: 'anonymous',
      async: true,
      ...option,
      ...mappingConfig
    }

    const scriptElement = createScriptElement(giscusConfig)

    el.querySelector('#giscus-wrap').appendChild(scriptElement)

    if (isShuoshuo) {
      window.shuoshuoComment.destroyGiscus = () => {
        if (el.children.length) {
          el.innerHTML = ''
          el.classList.add('no-comment')
        }
      }
    }
  }

  const changeGiscusTheme = theme => {
    const iframe = document.querySelector('#giscus-wrap iframe')
    if (iframe) {
      const message = {
        giscus: {
          setConfig: {
            theme: getGiscusTheme(theme)
          }
        }
      }
      iframe.contentWindow.postMessage(message, 'https://giscus.app')
    }
  }

  btf.addGlobalFn('themeChange', changeGiscusTheme, 'giscus')

  if (isShuoshuo) {
    'Giscus' === 'Giscus'
      ? window.shuoshuoComment = { loadComment: loadGiscus }
      : window.loadOtherComment = loadGiscus
    return
  }

  if ('Giscus' === 'Giscus' || !false) {
    if (false) btf.loadComment(document.getElementById('giscus-wrap'), loadGiscus)
    else loadGiscus()
  } else {
    window.loadOtherComment = loadGiscus
  }
})()</script></div><script defer src="/js/light.js"></script><canvas id="universe"></canvas><script defer src="/js/universe.js"></script><script defer src="/js/cursor.js"></script><script async src="//npm.elemecdn.com/pace-js@1.2.4/pace.min.js"></script><script src="https://unpkg.com/butterfly-extsrc/dist/activate-power-mode.min.js"></script><script>POWERMODE.colorful = true;
POWERMODE.shake = true;
POWERMODE.mobile = false;
document.body.addEventListener('input', POWERMODE);
</script><script id="click-heart" src="https://unpkg.com/butterfly-extsrc/dist/click-heart.min.js" async="async" mobile="false"></script><script src="https://unpkg.com/pjax/pjax.min.js"></script><script>(() => {
  const pjaxSelectors = ["meta[property=\"og:image\"]","meta[property=\"og:title\"]","meta[property=\"og:url\"]","meta[property=\"og:description\"]","link[rel=\"canonical\"]","head > title","#config-diff","#body-wrap","#rightside-config-hide","#rightside-config-show",".js-pjax"]

  window.pjax = new Pjax({
    elements: 'a:not([target="_blank"])',
    selectors: pjaxSelectors,
    cacheBust: false,
    analytics: false,
    scrollRestoration: false
  })

  const triggerPjaxFn = (val) => {
    if (!val) return
    Object.values(val).forEach(fn => fn())
  }

  document.addEventListener('pjax:send', () => {
    // removeEventListener
    btf.removeGlobalFnEvent('pjaxSendOnce')
    btf.removeGlobalFnEvent('themeChange')

    // reset readmode
    const $bodyClassList = document.body.classList
    if ($bodyClassList.contains('read-mode')) $bodyClassList.remove('read-mode')

    triggerPjaxFn(window.globalFn.pjaxSend)
  })

  document.addEventListener('pjax:complete', () => {
    btf.removeGlobalFnEvent('pjaxCompleteOnce')
    document.querySelectorAll('script[data-pjax]').forEach(item => {
      const newScript = document.createElement('script')
      const content = item.text || item.textContent || item.innerHTML || ""
      Array.from(item.attributes).forEach(attr => newScript.setAttribute(attr.name, attr.value))
      newScript.appendChild(document.createTextNode(content))
      item.parentNode.replaceChild(newScript, item)
    })

    triggerPjaxFn(window.globalFn.pjaxComplete)
  })

  document.addEventListener('pjax:error', e => {
    if (e.request.status === 404) {
      const usePjax = true
      false 
        ? (usePjax ? pjax.loadUrl('/404.html') : window.location.href = '/404.html')
        : window.location.href = e.request.responseURL
    }
  })
})()</script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="text-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div><!-- hexo injector body_end start --><script data-pjax>
  function butterfly_footer_beautify_injector_config(){
    var parent_div_git = document.getElementById('footer-wrap');
    var item_html = '<div id="workboard"></div><p id="ghbdages"><a class="github-badge" target="_blank" href="https://hexo.io/" style="margin-inline:5px" data-title="博客框架为Hexo_v7.3.0" title=""><img src="https://img.shields.io/badge/Frame-Hexo-blue?style=flat&amp;logo=hexo" alt=""/></a><a class="github-badge" target="_blank" href="https://butterfly.js.org/" style="margin-inline:5px" data-title="主题版本Butterfly_v4.3.1" title=""><img src="https://img.shields.io/badge/Theme-Butterfly-6513df?style=flat&amp;logo=bitdefender" alt=""/></a><a class="github-badge" target="_blank" href="https://vercel.com/" style="margin-inline:5px" data-title="本站采用多线部署，主线路托管于Vercel" title=""><img src="https://img.shields.io/badge/Hosted-Vercel-brightgreen?style=flat&amp;logo=Vercel" alt=""/></a><a class="github-badge" target="_blank" href="https://github.com/" style="margin-inline:5px" data-title="本站项目由Github托管" title=""><img src="https://img.shields.io/badge/Source-Github-d021d6?style=flat&amp;logo=GitHub" alt=""/></a><a class="github-badge" target="_blank" href="http://creativecommons.org/licenses/by-nc-sa/4.0/" style="margin-inline:5px" data-title="本站采用知识共享署名-非商业性使用-相同方式共享4.0国际许可协议进行许可" title=""><img src="https://img.shields.io/badge/Copyright-BY--NC--SA%204.0-d42328?style=flat&amp;logo=Claris" alt=""/></a></p>';
    console.log('已挂载butterfly_footer_beautify')
    parent_div_git.insertAdjacentHTML("beforeend",item_html)
    }
  var elist = 'null'.split(',');
  var cpage = location.pathname;
  var epage = 'all';
  var flag = 0;

  for (var i=0;i<elist.length;i++){
    if (cpage.includes(elist[i])){
      flag++;
    }
  }

  if ((epage ==='all')&&(flag == 0)){
    butterfly_footer_beautify_injector_config();
  }
  else if (epage === cpage){
    butterfly_footer_beautify_injector_config();
  }
  </script><script async src="https://www.elemenx-king.xyz/js/runtime.js"></script><script async src="//at.alicdn.com/t/font_2032782_8d5kxvn09md.js"></script><!-- hexo injector body_end end --><script async>window.onload=function(){var a=document.createElement('script'),b=document.getElementsByTagName('script')[0];a.type='text/javascript',a.async=!0,a.src='/sw-register.js?v='+Date.now(),b.parentNode.insertBefore(a,b)};</script></body></html>