Analysis & Synthesis report for all_test
Fri Jan 29 12:37:46 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |all_test|pres_state
  9. State Machine - |all_test|id_thermo_test_wrapper:id_thermo_test|current_state
 10. State Machine - |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|wb_ps
 11. State Machine - |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|ctrl_ps
 12. State Machine - |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|pres_state
 13. State Machine - |all_test|slot_id_test_wrapper:slot_test|current_state
 14. State Machine - |all_test|dip_switch_test_wrapper:dip_test|current_state
 15. State Machine - |all_test|dip_switch_test_wrapper:dip_test|dip_switch:dip|present_state
 16. State Machine - |all_test|rs232_tx:tx0|pres_state
 17. State Machine - |all_test|rs232_rx:rx0|pres_state
 18. Registers Removed During Synthesis
 19. General Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated
 22. Source assignments for rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer
 23. Source assignments for rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer
 24. Parameter Settings for User Entity Instance: all_test_pll:clk0|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: rs232_rx:rx0|counter:sample_counter
 26. Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_sample
 27. Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_buffer
 28. Parameter Settings for User Entity Instance: rs232_rx:rx0|reg:data_buffer
 29. Parameter Settings for User Entity Instance: rs232_tx:tx0|counter:bit_counter
 30. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer
 31. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage
 32. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer
 33. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer
 34. Parameter Settings for User Entity Instance: rs232_tx:tx0|shift_reg:tx_buffer
 35. Parameter Settings for User Entity Instance: reg:cmdchar1
 36. Parameter Settings for User Entity Instance: reg:cmdchar2
 37. Parameter Settings for User Entity Instance: counter:tx_char_counter
 38. Parameter Settings for User Entity Instance: dip_switch_test_wrapper:dip_test|dip_switch:dip
 39. Parameter Settings for User Entity Instance: shift_reg:dip_reg
 40. Parameter Settings for User Entity Instance: slot_id_test_wrapper:slot_test
 41. Parameter Settings for User Entity Instance: shift_reg:slot_reg
 42. Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master
 43. Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|shift_reg:tx_data_reg
 44. Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|shift_reg:rx_data_reg
 45. Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|binary_counter:bit_counter
 46. Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|binary_counter:timer_counter
 47. Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|counter:byte_counter
 48. Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data0
 49. Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data1
 50. Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data2
 51. Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data3
 52. Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data4
 53. Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data5
 54. Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:thermo_data0
 55. Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:thermo_data1
 56. Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|reg:temp_storage
 57. altpll Parameter Settings by Entity Instance
 58. altsyncram Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:thermo_data0"
 60. Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data5"
 61. Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data4"
 62. Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|counter:byte_counter"
 63. Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|binary_counter:timer_counter"
 64. Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|binary_counter:bit_counter"
 65. Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|shift_reg:rx_data_reg"
 66. Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|shift_reg:tx_data_reg"
 67. Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master"
 68. Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test"
 69. Port Connectivity Checks: "shift_reg:slot_reg"
 70. Port Connectivity Checks: "slot_id_test_wrapper:slot_test|bp_slot_id:slot_id_test"
 71. Port Connectivity Checks: "shift_reg:dip_reg"
 72. Port Connectivity Checks: "dip_switch_test_wrapper:dip_test|dip_switch:dip"
 73. Port Connectivity Checks: "counter:tx_char_counter"
 74. Port Connectivity Checks: "reg:cmdchar1"
 75. Port Connectivity Checks: "rs232_tx:tx0|shift_reg:tx_buffer"
 76. Port Connectivity Checks: "rs232_tx:tx0|fifo:data_buffer"
 77. Port Connectivity Checks: "rs232_tx:tx0|counter:bit_counter"
 78. Port Connectivity Checks: "rs232_tx:tx0"
 79. Port Connectivity Checks: "rs232_rx:rx0|shift_reg:rx_buffer"
 80. Port Connectivity Checks: "rs232_rx:rx0|shift_reg:rx_sample"
 81. Port Connectivity Checks: "rs232_rx:rx0|counter:sample_counter"
 82. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Jan 29 12:37:46 2010         ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Full Version ;
; Revision Name               ; all_test                                      ;
; Top-level Entity Name       ; all_test                                      ;
; Family                      ; Stratix                                       ;
; Total logic elements        ; 743                                           ;
; Total pins                  ; 14                                            ;
; Total virtual pins          ; 0                                             ;
; Total memory bits           ; 512                                           ;
; DSP block 9-bit elements    ; 0                                             ;
; Total PLLs                  ; 1                                             ;
; Total DLLs                  ; 0                                             ;
+-----------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP1S10F780C5       ;                    ;
; Top-level entity name                                        ; all_test           ; all_test           ;
; Family name                                                  ; Stratix            ; Stratix            ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ;
+------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+
; ../../../library/sys_param/source/rtl/command_pack.vhd     ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/command_pack.vhd              ;
; ../../../library/sys_param/source/rtl/data_types_pack.vhd  ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/data_types_pack.vhd           ;
; ../../../library/sys_param/source/rtl/wishbone_pack.vhd    ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/wishbone_pack.vhd             ;
; ../../../library/components/source/rtl/component_pack.vhd  ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/component_pack.vhd           ;
; ../../../library/components/source/rtl/binary_counter.vhd  ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/binary_counter.vhd           ;
; ../../../library/components/source/rtl/counter.vhd         ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/counter.vhd                  ;
; ../../../library/components/source/rtl/one_wire_master.vhd ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/one_wire_master.vhd          ;
; ../../../library/components/source/rtl/reg.vhd             ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/reg.vhd                      ;
; ../../../library/components/source/rtl/fifo.vhd            ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/fifo.vhd                     ;
; ../../all_cards/source/rtl/all_cards_pack.vhd              ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/all_cards/source/rtl/all_cards_pack.vhd          ;
; ../../../library/components/source/rtl/shift_reg.vhd       ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/shift_reg.vhd                ;
; ../../id_thermo/source/rtl/id_thermo.vhd                   ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/id_thermo/source/rtl/id_thermo.vhd               ;
; ../../id_thermo/source/tb/id_thermo_test_wrapper.vhd       ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/id_thermo/source/tb/id_thermo_test_wrapper.vhd   ;
; ../../slot_id/source/rtl/slot_id.vhd                       ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/slot_id/source/rtl/slot_id.vhd                   ;
; ../../slot_id/source/tb/slot_id_test_wrapper.vhd           ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/slot_id/source/tb/slot_id_test_wrapper.vhd       ;
; ../../dip_switch/source/rtl/dip_switch_pack.vhd            ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/dip_switch/source/rtl/dip_switch_pack.vhd        ;
; ../../dip_switch/source/rtl/dip_switch.vhd                 ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/dip_switch/source/rtl/dip_switch.vhd             ;
; ../../dip_switch/source/tb/dip_switch_test_wrapper.vhd     ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/dip_switch/source/tb/dip_switch_test_wrapper.vhd ;
; ../../async/source/rtl/async_pack.vhd                      ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/async/source/rtl/async_pack.vhd                  ;
; ../../async/source/rtl/ascii_pack.vhd                      ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/async/source/rtl/ascii_pack.vhd                  ;
; ../../async/source/rtl/rs232_rx.vhd                        ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/async/source/rtl/rs232_rx.vhd                    ;
; ../../frame_timing/source/rtl/frame_timing_pack.vhd        ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_pack.vhd    ;
; ../../async/source/rtl/rs232_tx.vhd                        ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/async/source/rtl/rs232_tx.vhd                    ;
; ../source/all_test_pll.vhd                                 ; yes             ; User Wizard-Generated File   ; C:/mce/cards/all_cards/test/source/all_test_pll.vhd                     ;
; ../source/all_test.vhd                                     ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/test/source/all_test.vhd                         ;
; altpll.tdf                                                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altpll.tdf                 ;
; aglobal90.inc                                              ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc              ;
; stratix_pll.inc                                            ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_pll.inc            ;
; stratixii_pll.inc                                          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratixii_pll.inc          ;
; cycloneii_pll.inc                                          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/cycloneii_pll.inc          ;
; altsyncram.tdf                                             ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf             ;
; stratix_ram_block.inc                                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc      ;
; lpm_mux.inc                                                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc                ;
; lpm_decode.inc                                             ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc             ;
; a_rdenreg.inc                                              ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc              ;
; altrom.inc                                                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altrom.inc                 ;
; altram.inc                                                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altram.inc                 ;
; altdpram.inc                                               ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc               ;
; altqpram.inc                                               ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altqpram.inc               ;
; db/altsyncram_7nb1.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/all_cards/test/synth/db/altsyncram_7nb1.tdf                ;
; lpm_counter.tdf                                            ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf            ;
; lpm_constant.inc                                           ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc           ;
; lpm_add_sub.inc                                            ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc            ;
; cmpconst.inc                                               ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/cmpconst.inc               ;
; lpm_compare.inc                                            ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc            ;
; lpm_counter.inc                                            ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc            ;
; dffeea.inc                                                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/dffeea.inc                 ;
; alt_synch_counter.inc                                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter.inc      ;
; alt_synch_counter_f.inc                                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter_f.inc    ;
; alt_counter_f10ke.inc                                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.inc      ;
; alt_counter_stratix.inc                                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_stratix.inc    ;
; db/cntr_ivi.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/all_cards/test/synth/db/cntr_ivi.tdf                       ;
+------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                   ;
+---------------------------------------------+-------------------------------------------------+
; Resource                                    ; Usage                                           ;
+---------------------------------------------+-------------------------------------------------+
; Total logic elements                        ; 743                                             ;
;     -- Combinational with no register       ; 412                                             ;
;     -- Register only                        ; 85                                              ;
;     -- Combinational with a register        ; 246                                             ;
;                                             ;                                                 ;
; Logic element usage by number of LUT inputs ;                                                 ;
;     -- 4 input functions                    ; 374                                             ;
;     -- 3 input functions                    ; 143                                             ;
;     -- 2 input functions                    ; 134                                             ;
;     -- 1 input functions                    ; 5                                               ;
;     -- 0 input functions                    ; 2                                               ;
;                                             ;                                                 ;
; Logic elements by mode                      ;                                                 ;
;     -- normal mode                          ; 686                                             ;
;     -- arithmetic mode                      ; 57                                              ;
;     -- qfbk mode                            ; 0                                               ;
;     -- register cascade mode                ; 0                                               ;
;     -- synchronous clear/load mode          ; 58                                              ;
;     -- asynchronous clear/load mode         ; 325                                             ;
;                                             ;                                                 ;
; Total registers                             ; 331                                             ;
; Total logic cells in carry chains           ; 63                                              ;
; I/O pins                                    ; 14                                              ;
; Total memory bits                           ; 512                                             ;
; Total PLLs                                  ; 1                                               ;
; Maximum fan-out node                        ; all_test_pll:clk0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 339                                             ;
; Total fan-out                               ; 3392                                            ;
; Average fan-out                             ; 4.43                                            ;
+---------------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                          ; Library Name ;
+----------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; |all_test                                    ; 743 (167)   ; 331          ; 512         ; 0            ; 0       ; 0         ; 0         ; 14   ; 0            ; 412 (101)    ; 85 (0)            ; 246 (66)         ; 63 (0)          ; 0 (0)      ; |all_test                                                                                                                    ; work         ;
;    |all_test_pll:clk0|                       ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |all_test|all_test_pll:clk0                                                                                                  ; work         ;
;       |altpll:altpll_component|              ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |all_test|all_test_pll:clk0|altpll:altpll_component                                                                          ; work         ;
;    |counter:tx_char_counter|                 ; 9 (9)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |all_test|counter:tx_char_counter                                                                                            ; work         ;
;    |dip_switch_test_wrapper:dip_test|        ; 9 (6)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (0)             ; 7 (5)            ; 0 (0)           ; 0 (0)      ; |all_test|dip_switch_test_wrapper:dip_test                                                                                   ; work         ;
;       |dip_switch:dip|                       ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |all_test|dip_switch_test_wrapper:dip_test|dip_switch:dip                                                                    ; work         ;
;    |id_thermo_test_wrapper:id_thermo_test|   ; 215 (7)     ; 148          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 67 (3)       ; 57 (0)            ; 91 (4)           ; 18 (0)          ; 0 (0)      ; |all_test|id_thermo_test_wrapper:id_thermo_test                                                                              ; work         ;
;       |id_thermo:id_thermo_test|             ; 176 (37)    ; 112          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 64 (20)      ; 57 (2)            ; 55 (15)          ; 18 (0)          ; 0 (0)      ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test                                                     ; work         ;
;          |counter:byte_counter|              ; 6 (6)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|counter:byte_counter                                ; work         ;
;          |one_wire_master:master|            ; 87 (49)     ; 45           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 42 (41)      ; 9 (0)             ; 36 (8)           ; 18 (0)          ; 0 (0)      ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master                              ; work         ;
;             |binary_counter:bit_counter|     ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|binary_counter:bit_counter   ; work         ;
;             |binary_counter:timer_counter|   ; 18 (18)     ; 18           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; 18 (18)         ; 0 (0)      ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|binary_counter:timer_counter ; work         ;
;             |shift_reg:rx_data_reg|          ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|shift_reg:rx_data_reg        ; work         ;
;             |shift_reg:tx_data_reg|          ; 9 (9)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|shift_reg:tx_data_reg        ; work         ;
;          |reg:id_data0|                      ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data0                                        ; work         ;
;          |reg:id_data1|                      ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data1                                        ; work         ;
;          |reg:id_data2|                      ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data2                                        ; work         ;
;          |reg:id_data3|                      ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data3                                        ; work         ;
;          |reg:thermo_data0|                  ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:thermo_data0                                    ; work         ;
;          |reg:thermo_data1|                  ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:thermo_data1                                    ; work         ;
;       |reg:temp_storage|                     ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; 0 (0)      ; |all_test|id_thermo_test_wrapper:id_thermo_test|reg:temp_storage                                                             ; work         ;
;    |reg:cmdchar2|                            ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |all_test|reg:cmdchar2                                                                                                       ; work         ;
;    |rs232_rx:rx0|                            ; 236 (132)   ; 37           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 199 (128)    ; 9 (1)             ; 28 (3)           ; 13 (0)          ; 0 (0)      ; |all_test|rs232_rx:rx0                                                                                                       ; work         ;
;       |counter:sample_counter|               ; 17 (17)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |all_test|rs232_rx:rx0|counter:sample_counter                                                                                ; work         ;
;       |reg:data_buffer|                      ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |all_test|rs232_rx:rx0|reg:data_buffer                                                                                       ; work         ;
;       |shift_reg:rx_buffer|                  ; 30 (30)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |all_test|rs232_rx:rx0|shift_reg:rx_buffer                                                                                   ; work         ;
;       |shift_reg:rx_sample|                  ; 49 (49)     ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |all_test|rs232_rx:rx0|shift_reg:rx_sample                                                                                   ; work         ;
;    |rs232_tx:tx0|                            ; 80 (33)     ; 40           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 40 (29)      ; 1 (1)             ; 39 (3)           ; 25 (0)          ; 0 (0)      ; |all_test|rs232_tx:tx0                                                                                                       ; work         ;
;       |counter:bit_counter|                  ; 17 (17)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |all_test|rs232_tx:tx0|counter:bit_counter                                                                                   ; work         ;
;       |fifo:data_buffer|                     ; 20 (8)      ; 13           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 13 (1)           ; 12 (0)          ; 0 (0)      ; |all_test|rs232_tx:tx0|fifo:data_buffer                                                                                      ; work         ;
;          |altsyncram:fifo_storage|           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |all_test|rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage                                                              ; work         ;
;             |altsyncram_7nb1:auto_generated| ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |all_test|rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated                               ; work         ;
;          |lpm_counter:read_pointer|          ; 6 (0)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |all_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer                                                             ; work         ;
;             |cntr_ivi:auto_generated|        ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |all_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer|cntr_ivi:auto_generated                                     ; work         ;
;          |lpm_counter:write_pointer|         ; 6 (0)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |all_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer                                                            ; work         ;
;             |cntr_ivi:auto_generated|        ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |all_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer|cntr_ivi:auto_generated                                    ; work         ;
;       |shift_reg:tx_buffer|                  ; 10 (10)     ; 10           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 0 (0)           ; 0 (0)      ; |all_test|rs232_tx:tx0|shift_reg:tx_buffer                                                                                   ; work         ;
;    |shift_reg:dip_reg|                       ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |all_test|shift_reg:dip_reg                                                                                                  ; work         ;
;    |shift_reg:slot_reg|                      ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |all_test|shift_reg:slot_reg                                                                                                 ; work         ;
;    |slot_id_test_wrapper:slot_test|          ; 12 (8)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 9 (5)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |all_test|slot_id_test_wrapper:slot_test                                                                                     ; work         ;
;       |bp_slot_id:slot_id_test|              ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |all_test|slot_id_test_wrapper:slot_test|bp_slot_id:slot_id_test                                                             ; work         ;
+----------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |all_test|pres_state                                                                                                                                                                                                                                                                                                                  ;
+-----------------------+--------------------+----------------------+------------------+--------------------+--------------------+----------------------+-------------------+---------------------+-----------------------+--------------------+--------------------+---------------------+--------------------+---------------------+------------------+
; Name                  ; pres_state.TX_TEMP ; pres_state.READ_TEMP ; pres_state.TX_ID ; pres_state.READ_ID ; pres_state.TX_SLOT ; pres_state.READ_SLOT ; pres_state.TX_DIP ; pres_state.READ_DIP ; pres_state.TOGGLE_LED ; pres_state.RX_CMD2 ; pres_state.RX_CMD1 ; pres_state.TX_ERROR ; pres_state.TX_IDLE ; pres_state.TX_RESET ; pres_state.RESET ;
+-----------------------+--------------------+----------------------+------------------+--------------------+--------------------+----------------------+-------------------+---------------------+-----------------------+--------------------+--------------------+---------------------+--------------------+---------------------+------------------+
; pres_state.RESET      ; 0                  ; 0                    ; 0                ; 0                  ; 0                  ; 0                    ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 0                ;
; pres_state.TX_RESET   ; 0                  ; 0                    ; 0                ; 0                  ; 0                  ; 0                    ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 1                   ; 1                ;
; pres_state.TX_IDLE    ; 0                  ; 0                    ; 0                ; 0                  ; 0                  ; 0                    ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                   ; 1                  ; 0                   ; 1                ;
; pres_state.TX_ERROR   ; 0                  ; 0                    ; 0                ; 0                  ; 0                  ; 0                    ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 1                   ; 0                  ; 0                   ; 1                ;
; pres_state.RX_CMD1    ; 0                  ; 0                    ; 0                ; 0                  ; 0                  ; 0                    ; 0                 ; 0                   ; 0                     ; 0                  ; 1                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.RX_CMD2    ; 0                  ; 0                    ; 0                ; 0                  ; 0                  ; 0                    ; 0                 ; 0                   ; 0                     ; 1                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.TOGGLE_LED ; 0                  ; 0                    ; 0                ; 0                  ; 0                  ; 0                    ; 0                 ; 0                   ; 1                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.READ_DIP   ; 0                  ; 0                    ; 0                ; 0                  ; 0                  ; 0                    ; 0                 ; 1                   ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.TX_DIP     ; 0                  ; 0                    ; 0                ; 0                  ; 0                  ; 0                    ; 1                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.READ_SLOT  ; 0                  ; 0                    ; 0                ; 0                  ; 0                  ; 1                    ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.TX_SLOT    ; 0                  ; 0                    ; 0                ; 0                  ; 1                  ; 0                    ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.READ_ID    ; 0                  ; 0                    ; 0                ; 1                  ; 0                  ; 0                    ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.TX_ID      ; 0                  ; 0                    ; 1                ; 0                  ; 0                  ; 0                    ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.READ_TEMP  ; 0                  ; 1                    ; 0                ; 0                  ; 0                  ; 0                    ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.TX_TEMP    ; 1                  ; 0                    ; 0                ; 0                  ; 0                  ; 0                    ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
+-----------------------+--------------------+----------------------+------------------+--------------------+--------------------+----------------------+-------------------+---------------------+-----------------------+--------------------+--------------------+---------------------+--------------------+---------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |all_test|id_thermo_test_wrapper:id_thermo_test|current_state                                       ;
+-------------------------+--------------------+-------------------------+-----------------------+--------------------+
; Name                    ; current_state.DONE ; current_state.READ_TEMP ; current_state.READ_ID ; current_state.IDLE ;
+-------------------------+--------------------+-------------------------+-----------------------+--------------------+
; current_state.IDLE      ; 0                  ; 0                       ; 0                     ; 0                  ;
; current_state.READ_ID   ; 0                  ; 0                       ; 1                     ; 1                  ;
; current_state.READ_TEMP ; 0                  ; 1                       ; 0                     ; 1                  ;
; current_state.DONE      ; 1                  ; 0                       ; 0                     ; 1                  ;
+-------------------------+--------------------+-------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|wb_ps ;
+-----------------+----------------+-----------------+---------------+---------------------------+
; Name            ; wb_ps.WB_ERROR ; wb_ps.SEND_TEMP ; wb_ps.SEND_ID ; wb_ps.WB_IDLE             ;
+-----------------+----------------+-----------------+---------------+---------------------------+
; wb_ps.WB_IDLE   ; 0              ; 0               ; 0             ; 0                         ;
; wb_ps.SEND_ID   ; 0              ; 0               ; 1             ; 1                         ;
; wb_ps.SEND_TEMP ; 0              ; 1               ; 0             ; 1                         ;
; wb_ps.WB_ERROR  ; 1              ; 0               ; 0             ; 1                         ;
+-----------------+----------------+-----------------+---------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|ctrl_ps                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------------------+-----------------------------+-------------------------+---------------------+--------------------+--------------------------+-------------------------+---------------------+----------------+-------------------------+---------------------+-------------------+
; Name                        ; ctrl_ps.SET_VALID_FLAG ; ctrl_ps.GET_TEMP ; ctrl_ps.PHASE3_READ_SCRATCH ; ctrl_ps.PHASE3_SKIP_ROM ; ctrl_ps.PHASE3_INIT ; ctrl_ps.GET_STATUS ; ctrl_ps.PHASE2_CONVERT_T ; ctrl_ps.PHASE2_SKIP_ROM ; ctrl_ps.PHASE2_INIT ; ctrl_ps.GET_ID ; ctrl_ps.PHASE1_READ_ROM ; ctrl_ps.PHASE1_INIT ; ctrl_ps.CTRL_IDLE ;
+-----------------------------+------------------------+------------------+-----------------------------+-------------------------+---------------------+--------------------+--------------------------+-------------------------+---------------------+----------------+-------------------------+---------------------+-------------------+
; ctrl_ps.CTRL_IDLE           ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 0                 ;
; ctrl_ps.PHASE1_INIT         ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 1                   ; 1                 ;
; ctrl_ps.PHASE1_READ_ROM     ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 1                       ; 0                   ; 1                 ;
; ctrl_ps.GET_ID              ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 1              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE2_INIT         ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 1                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE2_SKIP_ROM     ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 1                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE2_CONVERT_T    ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 1                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.GET_STATUS          ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 1                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE3_INIT         ; 0                      ; 0                ; 0                           ; 0                       ; 1                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE3_SKIP_ROM     ; 0                      ; 0                ; 0                           ; 1                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE3_READ_SCRATCH ; 0                      ; 0                ; 1                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.GET_TEMP            ; 0                      ; 1                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.SET_VALID_FLAG      ; 1                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
+-----------------------------+------------------------+------------------+-----------------------------+-------------------------+---------------------+--------------------+--------------------------+-------------------------+---------------------+----------------+-------------------------+---------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|pres_state                                                                                   ;
+-----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------+
; Name                  ; pres_state.READ_DONE ; pres_state.WRITE_DONE ; pres_state.INIT_DONE ; pres_state.READ_SLOT ; pres_state.WRITE_SLOT ; pres_state.INIT_REPLY ; pres_state.INIT_PULSE ; pres_state.IDLE ;
+-----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------+
; pres_state.IDLE       ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 0               ;
; pres_state.INIT_PULSE ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 1                     ; 1               ;
; pres_state.INIT_REPLY ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 1                     ; 0                     ; 1               ;
; pres_state.WRITE_SLOT ; 0                    ; 0                     ; 0                    ; 0                    ; 1                     ; 0                     ; 0                     ; 1               ;
; pres_state.READ_SLOT  ; 0                    ; 0                     ; 0                    ; 1                    ; 0                     ; 0                     ; 0                     ; 1               ;
; pres_state.INIT_DONE  ; 0                    ; 0                     ; 1                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1               ;
; pres_state.WRITE_DONE ; 0                    ; 1                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1               ;
; pres_state.READ_DONE  ; 1                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1               ;
+-----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |all_test|slot_id_test_wrapper:slot_test|current_state            ;
+--------------------+--------------------+--------------------+--------------------+
; Name               ; current_state.DONE ; current_state.READ ; current_state.IDLE ;
+--------------------+--------------------+--------------------+--------------------+
; current_state.IDLE ; 0                  ; 0                  ; 0                  ;
; current_state.READ ; 0                  ; 1                  ; 1                  ;
; current_state.DONE ; 1                  ; 0                  ; 1                  ;
+--------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |all_test|dip_switch_test_wrapper:dip_test|current_state          ;
+--------------------+--------------------+--------------------+--------------------+
; Name               ; current_state.DONE ; current_state.READ ; current_state.IDLE ;
+--------------------+--------------------+--------------------+--------------------+
; current_state.IDLE ; 0                  ; 0                  ; 0                  ;
; current_state.READ ; 0                  ; 1                  ; 1                  ;
; current_state.DONE ; 1                  ; 0                  ; 1                  ;
+--------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |all_test|dip_switch_test_wrapper:dip_test|dip_switch:dip|present_state         ;
+---------------------------+--------------------+---------------------------+--------------------+
; Name                      ; present_state.DONE ; present_state.SEND_PACKET ; present_state.IDLE ;
+---------------------------+--------------------+---------------------------+--------------------+
; present_state.IDLE        ; 0                  ; 0                         ; 0                  ;
; present_state.SEND_PACKET ; 0                  ; 1                         ; 1                  ;
; present_state.DONE        ; 1                  ; 0                         ; 1                  ;
+---------------------------+--------------------+---------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |all_test|rs232_tx:tx0|pres_state                                         ;
+------------------+-----------------+-----------------+------------------+-----------------+
; Name             ; pres_state.DONE ; pres_state.SEND ; pres_state.SETUP ; pres_state.IDLE ;
+------------------+-----------------+-----------------+------------------+-----------------+
; pres_state.IDLE  ; 0               ; 0               ; 0                ; 0               ;
; pres_state.SETUP ; 0               ; 0               ; 1                ; 1               ;
; pres_state.SEND  ; 0               ; 1               ; 0                ; 1               ;
; pres_state.DONE  ; 1               ; 0               ; 0                ; 1               ;
+------------------+-----------------+-----------------+------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |all_test|rs232_rx:rx0|pres_state                       ;
+------------------+------------------+-----------------+-----------------+
; Name             ; pres_state.READY ; pres_state.RECV ; pres_state.IDLE ;
+------------------+------------------+-----------------+-----------------+
; pres_state.IDLE  ; 0                ; 0               ; 0               ;
; pres_state.RECV  ; 0                ; 1               ; 1               ;
; pres_state.READY ; 1                ; 0               ; 1               ;
+------------------+------------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+-------------------------------------------------------------------------------+--------------------+
; Register name                                                                 ; Reason for Removal ;
+-------------------------------------------------------------------------------+--------------------+
; rs232_rx:rx0|shift_reg:rx_buffer|reg[0]                                       ; Lost fanout        ;
; id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|wb_ps.WB_ERROR ; Lost fanout        ;
; Total Number of Removed Registers = 2                                         ;                    ;
+-------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 331   ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 36    ;
; Number of registers using Asynchronous Clear ; 325   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 234   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |all_test|shift_reg:slot_reg|reg[1]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |all_test|rs232_tx:tx0|shift_reg:tx_buffer|reg[4]                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |all_test|rs232_rx:rx0|shift_reg:rx_buffer|reg[9]                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |all_test|rs232_rx:rx0|shift_reg:rx_sample|reg[1]                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|counter:byte_counter|count[0]       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |all_test|rs232_tx:tx0|counter:bit_counter|count[3]                                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |all_test|rs232_rx:rx0|counter:sample_counter|count[10]                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |all_test|counter:tx_char_counter|count[5]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|wb_ns.WB_IDLE                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|id1_ld                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|thermo1_ld                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |all_test|id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|next_state~4 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |all_test|Selector22                                                                                         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |all_test|Selector15                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer ;
+---------------------------+-------+------+-------------------------------------+
; Assignment                ; Value ; From ; To                                  ;
+---------------------------+-------+------+-------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                   ;
+---------------------------+-------+------+-------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer ;
+---------------------------+-------+------+------------------------------------+
; Assignment                ; Value ; From ; To                                 ;
+---------------------------+-------+------+------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                  ;
+---------------------------+-------+------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_test_pll:clk0|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------+
; Parameter Name                ; Value             ; Type                               ;
+-------------------------------+-------------------+------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                            ;
; PLL_TYPE                      ; AUTO              ; Untyped                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                            ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                            ;
; LOCK_LOW                      ; 1                 ; Untyped                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                            ;
; SKIP_VCO                      ; OFF               ; Untyped                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                            ;
; BANDWIDTH                     ; 0                 ; Untyped                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                            ;
; SPREAD_FREQUENCY              ; 0                 ; Signed Integer                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                            ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                            ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                            ;
; VCO_MIN                       ; 0                 ; Untyped                            ;
; VCO_MAX                       ; 0                 ; Untyped                            ;
; VCO_CENTER                    ; 0                 ; Untyped                            ;
; PFD_MIN                       ; 0                 ; Untyped                            ;
; PFD_MAX                       ; 0                 ; Untyped                            ;
; M_INITIAL                     ; 0                 ; Untyped                            ;
; M                             ; 0                 ; Untyped                            ;
; N                             ; 1                 ; Untyped                            ;
; M2                            ; 1                 ; Untyped                            ;
; N2                            ; 1                 ; Untyped                            ;
; SS                            ; 1                 ; Untyped                            ;
; C0_HIGH                       ; 0                 ; Untyped                            ;
; C1_HIGH                       ; 0                 ; Untyped                            ;
; C2_HIGH                       ; 0                 ; Untyped                            ;
; C3_HIGH                       ; 0                 ; Untyped                            ;
; C4_HIGH                       ; 0                 ; Untyped                            ;
; C5_HIGH                       ; 0                 ; Untyped                            ;
; C6_HIGH                       ; 0                 ; Untyped                            ;
; C7_HIGH                       ; 0                 ; Untyped                            ;
; C8_HIGH                       ; 0                 ; Untyped                            ;
; C9_HIGH                       ; 0                 ; Untyped                            ;
; C0_LOW                        ; 0                 ; Untyped                            ;
; C1_LOW                        ; 0                 ; Untyped                            ;
; C2_LOW                        ; 0                 ; Untyped                            ;
; C3_LOW                        ; 0                 ; Untyped                            ;
; C4_LOW                        ; 0                 ; Untyped                            ;
; C5_LOW                        ; 0                 ; Untyped                            ;
; C6_LOW                        ; 0                 ; Untyped                            ;
; C7_LOW                        ; 0                 ; Untyped                            ;
; C8_LOW                        ; 0                 ; Untyped                            ;
; C9_LOW                        ; 0                 ; Untyped                            ;
; C0_INITIAL                    ; 0                 ; Untyped                            ;
; C1_INITIAL                    ; 0                 ; Untyped                            ;
; C2_INITIAL                    ; 0                 ; Untyped                            ;
; C3_INITIAL                    ; 0                 ; Untyped                            ;
; C4_INITIAL                    ; 0                 ; Untyped                            ;
; C5_INITIAL                    ; 0                 ; Untyped                            ;
; C6_INITIAL                    ; 0                 ; Untyped                            ;
; C7_INITIAL                    ; 0                 ; Untyped                            ;
; C8_INITIAL                    ; 0                 ; Untyped                            ;
; C9_INITIAL                    ; 0                 ; Untyped                            ;
; C0_MODE                       ; BYPASS            ; Untyped                            ;
; C1_MODE                       ; BYPASS            ; Untyped                            ;
; C2_MODE                       ; BYPASS            ; Untyped                            ;
; C3_MODE                       ; BYPASS            ; Untyped                            ;
; C4_MODE                       ; BYPASS            ; Untyped                            ;
; C5_MODE                       ; BYPASS            ; Untyped                            ;
; C6_MODE                       ; BYPASS            ; Untyped                            ;
; C7_MODE                       ; BYPASS            ; Untyped                            ;
; C8_MODE                       ; BYPASS            ; Untyped                            ;
; C9_MODE                       ; BYPASS            ; Untyped                            ;
; C0_PH                         ; 0                 ; Untyped                            ;
; C1_PH                         ; 0                 ; Untyped                            ;
; C2_PH                         ; 0                 ; Untyped                            ;
; C3_PH                         ; 0                 ; Untyped                            ;
; C4_PH                         ; 0                 ; Untyped                            ;
; C5_PH                         ; 0                 ; Untyped                            ;
; C6_PH                         ; 0                 ; Untyped                            ;
; C7_PH                         ; 0                 ; Untyped                            ;
; C8_PH                         ; 0                 ; Untyped                            ;
; C9_PH                         ; 0                 ; Untyped                            ;
; L0_HIGH                       ; 1                 ; Untyped                            ;
; L1_HIGH                       ; 1                 ; Untyped                            ;
; G0_HIGH                       ; 1                 ; Untyped                            ;
; G1_HIGH                       ; 1                 ; Untyped                            ;
; G2_HIGH                       ; 1                 ; Untyped                            ;
; G3_HIGH                       ; 1                 ; Untyped                            ;
; E0_HIGH                       ; 1                 ; Untyped                            ;
; E1_HIGH                       ; 1                 ; Untyped                            ;
; E2_HIGH                       ; 1                 ; Untyped                            ;
; E3_HIGH                       ; 1                 ; Untyped                            ;
; L0_LOW                        ; 1                 ; Untyped                            ;
; L1_LOW                        ; 1                 ; Untyped                            ;
; G0_LOW                        ; 1                 ; Untyped                            ;
; G1_LOW                        ; 1                 ; Untyped                            ;
; G2_LOW                        ; 1                 ; Untyped                            ;
; G3_LOW                        ; 1                 ; Untyped                            ;
; E0_LOW                        ; 1                 ; Untyped                            ;
; E1_LOW                        ; 1                 ; Untyped                            ;
; E2_LOW                        ; 1                 ; Untyped                            ;
; E3_LOW                        ; 1                 ; Untyped                            ;
; L0_INITIAL                    ; 1                 ; Untyped                            ;
; L1_INITIAL                    ; 1                 ; Untyped                            ;
; G0_INITIAL                    ; 1                 ; Untyped                            ;
; G1_INITIAL                    ; 1                 ; Untyped                            ;
; G2_INITIAL                    ; 1                 ; Untyped                            ;
; G3_INITIAL                    ; 1                 ; Untyped                            ;
; E0_INITIAL                    ; 1                 ; Untyped                            ;
; E1_INITIAL                    ; 1                 ; Untyped                            ;
; E2_INITIAL                    ; 1                 ; Untyped                            ;
; E3_INITIAL                    ; 1                 ; Untyped                            ;
; L0_MODE                       ; BYPASS            ; Untyped                            ;
; L1_MODE                       ; BYPASS            ; Untyped                            ;
; G0_MODE                       ; BYPASS            ; Untyped                            ;
; G1_MODE                       ; BYPASS            ; Untyped                            ;
; G2_MODE                       ; BYPASS            ; Untyped                            ;
; G3_MODE                       ; BYPASS            ; Untyped                            ;
; E0_MODE                       ; BYPASS            ; Untyped                            ;
; E1_MODE                       ; BYPASS            ; Untyped                            ;
; E2_MODE                       ; BYPASS            ; Untyped                            ;
; E3_MODE                       ; BYPASS            ; Untyped                            ;
; L0_PH                         ; 0                 ; Untyped                            ;
; L1_PH                         ; 0                 ; Untyped                            ;
; G0_PH                         ; 0                 ; Untyped                            ;
; G1_PH                         ; 0                 ; Untyped                            ;
; G2_PH                         ; 0                 ; Untyped                            ;
; G3_PH                         ; 0                 ; Untyped                            ;
; E0_PH                         ; 0                 ; Untyped                            ;
; E1_PH                         ; 0                 ; Untyped                            ;
; E2_PH                         ; 0                 ; Untyped                            ;
; E3_PH                         ; 0                 ; Untyped                            ;
; M_PH                          ; 0                 ; Untyped                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; INTENDED_DEVICE_FAMILY        ; Stratix           ; Untyped                            ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                            ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                            ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                            ;
; DEVICE_FAMILY                 ; Stratix           ; Untyped                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                     ;
+-------------------------------+-------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|counter:sample_counter ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; max            ; 4339  ; Signed Integer                                          ;
; step_size      ; 1     ; Signed Integer                                          ;
; wrap_around    ; '0'   ; Enumerated                                              ;
; up_counter     ; '1'   ; Enumerated                                              ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_sample ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_buffer ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 10    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|reg:data_buffer ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|counter:bit_counter ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; max            ; 4339  ; Signed Integer                                       ;
; step_size      ; 1     ; Signed Integer                                       ;
; wrap_around    ; '0'   ; Enumerated                                           ;
; up_counter     ; '1'   ; Enumerated                                           ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                    ;
; addr_width     ; 6     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 1                    ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; DEVICE_FAMILY                      ; Stratix              ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_7nb1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer ;
+------------------------+-------------------+---------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                    ;
+------------------------+-------------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                          ;
; LPM_WIDTH              ; 6                 ; Signed Integer                                          ;
; LPM_DIRECTION          ; UP                ; Untyped                                                 ;
; LPM_MODULUS            ; 0                 ; Untyped                                                 ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                 ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                 ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                 ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                 ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                      ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                      ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                 ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                 ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                 ;
; CBXI_PARAMETER         ; cntr_ivi          ; Untyped                                                 ;
+------------------------+-------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer ;
+------------------------+-------------------+--------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                   ;
+------------------------+-------------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                         ;
; LPM_WIDTH              ; 6                 ; Signed Integer                                         ;
; LPM_DIRECTION          ; UP                ; Untyped                                                ;
; LPM_MODULUS            ; 0                 ; Untyped                                                ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                     ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                     ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                ;
; CBXI_PARAMETER         ; cntr_ivi          ; Untyped                                                ;
+------------------------+-------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|shift_reg:tx_buffer ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 10    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:cmdchar1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:cmdchar2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:tx_char_counter ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; max            ; 70    ; Signed Integer                              ;
; step_size      ; 1     ; Signed Integer                              ;
; wrap_around    ; '0'   ; Enumerated                                  ;
; up_counter     ; '1'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dip_switch_test_wrapper:dip_test|dip_switch:dip ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_reg:dip_reg ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 2     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slot_id_test_wrapper:slot_test ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; slot_id_bits   ; 4     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_reg:slot_reg ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; width          ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; tristate       ; INTERNAL ; String                                                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|shift_reg:tx_data_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|shift_reg:rx_data_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|binary_counter:bit_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|binary_counter:timer_counter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 18    ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|counter:byte_counter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; max            ; 9     ; Signed Integer                                                                                          ;
; step_size      ; 1     ; Signed Integer                                                                                          ;
; wrap_around    ; '1'   ; Enumerated                                                                                              ;
; up_counter     ; '1'   ; Enumerated                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data5 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:thermo_data0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:thermo_data1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo_test_wrapper:id_thermo_test|reg:temp_storage ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; all_test_pll:clk0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 1                                                     ;
; Entity Instance                           ; rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 1                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 8                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:thermo_data0"           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data5"         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|reg:id_data4"         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|counter:byte_counter" ;
+---------+-------+----------+------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------+
; count_i ; Input ; Info     ; Stuck at GND                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|binary_counter:timer_counter" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; ena_i   ; Input ; Info     ; Stuck at VCC                                                                                                      ;
; up_i    ; Input ; Info     ; Stuck at VCC                                                                                                      ;
; load_i  ; Input ; Info     ; Stuck at GND                                                                                                      ;
; count_i ; Input ; Info     ; Stuck at GND                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|binary_counter:bit_counter" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; up_i    ; Input ; Info     ; Stuck at VCC                                                                                                    ;
; load_i  ; Input ; Info     ; Stuck at GND                                                                                                    ;
; count_i ; Input ; Info     ; Stuck at GND                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|shift_reg:rx_data_reg" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; load_i     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; clr_i      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; shr_i      ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; serial_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
; parallel_i ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|shift_reg:tx_data_reg" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; clr_i      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; shr_i      ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; serial_i   ; Input  ; Info     ; Stuck at GND                                                                                           ;
; parallel_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master"      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; slave_data_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave_wren_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test"                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dat_i        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; addr_i[6..5] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; addr_i[3..2] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; tga_i        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; we_i         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; err_o        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shift_reg:slot_reg"                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clr_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; shr_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; serial_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; parallel_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slot_id_test_wrapper:slot_test|bp_slot_id:slot_id_test"                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dat_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr_i[6..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr_i[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr_i[1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; tga_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; we_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; err_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dat_o[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shift_reg:dip_reg"                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clr_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; shr_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; serial_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; parallel_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dip_switch_test_wrapper:dip_test|dip_switch:dip"                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; addr_i[6..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr_i[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; dat_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; dat_o[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tga_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; we_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; rty_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "counter:tx_char_counter" ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; count_i ; Input ; Info     ; Stuck at GND           ;
+---------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:cmdchar1"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_tx:tx0|shift_reg:tx_buffer"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clr_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; shr_i         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; serial_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; parallel_i[9] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; parallel_i[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; parallel_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_tx:tx0|fifo:data_buffer"                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clear_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; error_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; used_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "rs232_tx:tx0|counter:bit_counter" ;
+---------+-------+----------+---------------------------------+
; Port    ; Type  ; Severity ; Details                         ;
+---------+-------+----------+---------------------------------+
; count_i ; Input ; Info     ; Stuck at GND                    ;
+---------+-------+----------+---------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "rs232_tx:tx0"   ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; dat_i[7] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_rx:rx0|shift_reg:rx_buffer"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; load_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; shr_i         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; serial_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; parallel_o[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_o[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_rx:rx0|shift_reg:rx_sample"                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; load_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; shr_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; serial_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "rs232_rx:rx0|counter:sample_counter" ;
+---------+-------+----------+------------------------------------+
; Port    ; Type  ; Severity ; Details                            ;
+---------+-------+----------+------------------------------------+
; count_i ; Input ; Info     ; Stuck at GND                       ;
+---------+-------+----------+------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Jan 29 12:37:39 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off all_test -c all_test
Info: Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file c:/altera/90/quartus/bin/assignment_defaults.qdf
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/command_pack.vhd
    Info: Found design unit 1: command_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/data_types_pack.vhd
    Info: Found design unit 1: data_types_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/general_pack.vhd
    Info: Found design unit 1: general_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/wishbone_pack.vhd
    Info: Found design unit 1: wishbone_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/components/source/rtl/component_pack.vhd
    Info: Found design unit 1: component_pack
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/us_timer.vhd
    Info: Found design unit 1: us_timer-behav
    Info: Found entity 1: us_timer
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/binary_counter.vhd
    Info: Found design unit 1: binary_counter-behav
    Info: Found entity 1: binary_counter
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter.vhd
    Info: Found design unit 1: counter-behav
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter_xstep.vhd
    Info: Found design unit 1: counter_xstep-behav
    Info: Found entity 1: counter_xstep
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/hex2ascii.vhd
    Info: Found design unit 1: hex2ascii-behav
    Info: Found entity 1: hex2ascii
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/lfsr.vhd
    Info: Found design unit 1: lfsr-behav
    Info: Found entity 1: lfsr
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/ns_timer.vhd
    Info: Found design unit 1: ns_timer-rtl
    Info: Found entity 1: ns_timer
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/one_wire_master.vhd
    Info: Found design unit 1: one_wire_master-behav
    Info: Found entity 1: one_wire_master
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/reg.vhd
    Info: Found design unit 1: reg-behav
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/fifo.vhd
    Info: Found design unit 1: fifo-rtl
    Info: Found entity 1: fifo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/serial_crc.vhd
    Info: Found design unit 1: serial_crc-behav
    Info: Found entity 1: serial_crc
Info: Found 1 design units, including 0 entities, in source file ../../all_cards/source/rtl/all_cards_pack.vhd
    Info: Found design unit 1: all_cards_pack
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/shift_reg.vhd
    Info: Found design unit 1: shift_reg-behav
    Info: Found entity 1: shift_reg
Info: Found 2 design units, including 1 entities, in source file ../../id_thermo/source/rtl/id_thermo.vhd
    Info: Found design unit 1: id_thermo-behav
    Info: Found entity 1: id_thermo
Info: Found 2 design units, including 1 entities, in source file ../../id_thermo/source/tb/id_thermo_test_wrapper.vhd
    Info: Found design unit 1: id_thermo_test_wrapper-rtl
    Info: Found entity 1: id_thermo_test_wrapper
Info: Found 1 design units, including 0 entities, in source file ../../slot_id/source/rtl/slot_id_pack.vhd
    Info: Found design unit 1: slot_id_pack
Info: Found 2 design units, including 1 entities, in source file ../../slot_id/source/rtl/slot_id.vhd
    Info: Found design unit 1: bp_slot_id-rtl
    Info: Found entity 1: bp_slot_id
Info: Found 2 design units, including 1 entities, in source file ../../slot_id/source/tb/slot_id_test_wrapper.vhd
    Info: Found design unit 1: slot_id_test_wrapper-rtl
    Info: Found entity 1: slot_id_test_wrapper
Info: Found 1 design units, including 0 entities, in source file ../../dip_switch/source/rtl/dip_switch_pack.vhd
    Info: Found design unit 1: dip_switch_pack
Info: Found 2 design units, including 1 entities, in source file ../../dip_switch/source/rtl/dip_switch.vhd
    Info: Found design unit 1: dip_switch-behav
    Info: Found entity 1: dip_switch
Info: Found 2 design units, including 1 entities, in source file ../../dip_switch/source/tb/dip_switch_test_wrapper.vhd
    Info: Found design unit 1: dip_switch_test_wrapper-rtl
    Info: Found entity 1: dip_switch_test_wrapper
Info: Found 1 design units, including 0 entities, in source file ../../async/source/rtl/async_pack.vhd
    Info: Found design unit 1: async_pack
Info: Found 2 design units, including 0 entities, in source file ../../async/source/rtl/ascii_pack.vhd
    Info: Found design unit 1: ascii_pack
    Info: Found design unit 2: ascii_pack-body
Info: Found 2 design units, including 1 entities, in source file ../../async/source/rtl/rs232_rx.vhd
    Info: Found design unit 1: rs232_rx-rtl
    Info: Found entity 1: rs232_rx
Info: Found 1 design units, including 0 entities, in source file ../../frame_timing/source/rtl/frame_timing_pack.vhd
    Info: Found design unit 1: frame_timing_pack
Info: Found 2 design units, including 1 entities, in source file ../../async/source/rtl/rs232_tx.vhd
    Info: Found design unit 1: rs232_tx-rtl
    Info: Found entity 1: rs232_tx
Info: Found 2 design units, including 1 entities, in source file ../source/all_test_pll.vhd
    Info: Found design unit 1: all_test_pll-SYN
    Info: Found entity 1: all_test_pll
Info: Found 2 design units, including 1 entities, in source file ../source/all_test.vhd
    Info: Found design unit 1: all_test-rtl
    Info: Found entity 1: all_test
Warning: Can't analyze file -- file C:/mce/cards/all_cards/test/source/all_test_pack.vhd is missing
Warning: Can't analyze file -- file C:/mce/cards/library/sys_param/source/rtl/frame_timing_pack.vhd is missing
Info: Elaborating entity "all_test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at all_test.vhd(125): object "cmd1" assigned a value but never read
Warning (10492): VHDL Process Statement warning at all_test.vhd(335): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "all_test_pll" for hierarchy "all_test_pll:clk0"
Info: Elaborating entity "altpll" for hierarchy "all_test_pll:clk0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "all_test_pll:clk0|altpll:altpll_component"
Info: Instantiated megafunction "all_test_pll:clk0|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "clk0_time_delay" = "0"
    Info: Parameter "spread_frequency" = "0"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "clk0_phase_shift" = "0"
Info: Elaborating entity "rs232_rx" for hierarchy "rs232_rx:rx0"
Info: Elaborating entity "counter" for hierarchy "rs232_rx:rx0|counter:sample_counter"
Info: Elaborating entity "shift_reg" for hierarchy "rs232_rx:rx0|shift_reg:rx_sample"
Info: Elaborating entity "shift_reg" for hierarchy "rs232_rx:rx0|shift_reg:rx_buffer"
Info: Elaborating entity "reg" for hierarchy "rs232_rx:rx0|reg:data_buffer"
Info: Elaborating entity "rs232_tx" for hierarchy "rs232_tx:tx0"
Info: Elaborating entity "fifo" for hierarchy "rs232_tx:tx0|fifo:data_buffer"
Info: Elaborating entity "altsyncram" for hierarchy "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage"
Info: Elaborated megafunction instantiation "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage"
Info: Instantiated megafunction "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "6"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "6"
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Stratix"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7nb1.tdf
    Info: Found entity 1: altsyncram_7nb1
Info: Elaborating entity "altsyncram_7nb1" for hierarchy "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer"
Info: Elaborated megafunction instantiation "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer"
Info: Instantiated megafunction "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_DIRECTION" = "UP"
Info: Found 1 design units, including 1 entities, in source file db/cntr_ivi.tdf
    Info: Found entity 1: cntr_ivi
Info: Elaborating entity "cntr_ivi" for hierarchy "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer|cntr_ivi:auto_generated"
Info: Elaborating entity "counter" for hierarchy "counter:tx_char_counter"
Info: Elaborating entity "dip_switch_test_wrapper" for hierarchy "dip_switch_test_wrapper:dip_test"
Warning (10036): Verilog HDL or VHDL warning at dip_switch_test_wrapper.vhd(90): object "rty_i" assigned a value but never read
Warning (10492): VHDL Process Statement warning at dip_switch_test_wrapper.vhd(186): signal "data_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "dip_switch" for hierarchy "dip_switch_test_wrapper:dip_test|dip_switch:dip"
Info: Elaborating entity "shift_reg" for hierarchy "shift_reg:dip_reg"
Info: Elaborating entity "slot_id_test_wrapper" for hierarchy "slot_id_test_wrapper:slot_test"
Warning (10492): VHDL Process Statement warning at slot_id_test_wrapper.vhd(208): signal "data_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "bp_slot_id" for hierarchy "slot_id_test_wrapper:slot_test|bp_slot_id:slot_id_test"
Info: Elaborating entity "shift_reg" for hierarchy "shift_reg:slot_reg"
Info: Elaborating entity "id_thermo_test_wrapper" for hierarchy "id_thermo_test_wrapper:id_thermo_test"
Info: Elaborating entity "id_thermo" for hierarchy "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test"
Info: Elaborating entity "one_wire_master" for hierarchy "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master"
Warning (10873): Using initial value X (don't care) for net "slave_data_o" at one_wire_master.vhd(79)
Warning (10873): Using initial value X (don't care) for net "slave_wren_o" at one_wire_master.vhd(80)
Info: Elaborating entity "shift_reg" for hierarchy "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|shift_reg:tx_data_reg"
Info: Elaborating entity "binary_counter" for hierarchy "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|binary_counter:bit_counter"
Info: Elaborating entity "binary_counter" for hierarchy "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|one_wire_master:master|binary_counter:timer_counter"
Info: Elaborating entity "counter" for hierarchy "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|counter:byte_counter"
Info: Elaborating entity "reg" for hierarchy "id_thermo_test_wrapper:id_thermo_test|reg:temp_storage"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "rs232_rx:rx0|shift_reg:rx_buffer|reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "id_thermo_test_wrapper:id_thermo_test|id_thermo:id_thermo_test|wb_ps.WB_ERROR" lost all its fanouts during netlist optimizations.
Info: Implemented 766 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 4 output pins
    Info: Implemented 1 bidirectional pins
    Info: Implemented 743 logic cells
    Info: Implemented 8 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Fri Jan 29 12:37:47 2010
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:06


