 
****************************************
Report : qor
Design : pe_tile_new_unq1
Version: L-2016.03-SP5-5
Date   : Tue Oct  1 03:41:32 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              30.00
  Critical Path Length:          1.67
  Critical Path Slack:          -0.07
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -2.10
  No. of Violating Paths:       80.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         29
  Hierarchical Port Count:       2637
  Leaf Cell Count:               4522
  Buf/Inv Cell Count:            1003
  Buf Cell Count:                 304
  Inv Cell Count:                 699
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4082
  Sequential Cell Count:          440
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4290.400856
  Noncombinational Area:  2143.083658
  Buf/Inv Area:            967.377611
  Total Buffer Area:           479.81
  Total Inverter Area:         487.57
  Macro/Black Box Area:    505.209617
  Net Area:                  0.000000
  Net XLength        :       34030.40
  Net YLength        :       32962.18
  -----------------------------------
  Cell Area:              6938.694131
  Design Area:            6938.694131
  Net Length        :        66992.58


  Design Rules
  -----------------------------------
  Total Number of Nets:          5568
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: r6cad-tsmc40r.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               24.53
  -----------------------------------------
  Overall Compile Time:               42.57
  Overall Compile Wall Clock Time:    44.02

  --------------------------------------------------------------------

  Design  WNS: 0.07  TNS: 2.10  Number of Violating Paths: 80


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
