<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>registers.h source code [linux-4.14.y/drivers/dma/ioat/registers.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/drivers/dma/ioat/registers.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>drivers</a>/<a href='..'>dma</a>/<a href='./'>ioat</a>/<a href='registers.h.html'>registers.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2004 - 2009 Intel Corporation. All rights reserved.</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="5">5</th><td><i> * under the terms of the GNU General Public License as published by the Free</i></td></tr>
<tr><th id="6">6</th><td><i> * Software Foundation; either version 2 of the License, or (at your option)</i></td></tr>
<tr><th id="7">7</th><td><i> * any later version.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * This program is distributed in the hope that it will be useful, but WITHOUT</i></td></tr>
<tr><th id="10">10</th><td><i> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</i></td></tr>
<tr><th id="11">11</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</i></td></tr>
<tr><th id="12">12</th><td><i> * more details.</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * The full GNU General Public License is included in this distribution in the</i></td></tr>
<tr><th id="15">15</th><td><i> * file called COPYING.</i></td></tr>
<tr><th id="16">16</th><td><i> */</i></td></tr>
<tr><th id="17">17</th><td><u>#<span data-ppcond="17">ifndef</span> <span class="macro" data-ref="_M/_IOAT_REGISTERS_H_">_IOAT_REGISTERS_H_</span></u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/_IOAT_REGISTERS_H_" data-ref="_M/_IOAT_REGISTERS_H_">_IOAT_REGISTERS_H_</dfn></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/IOAT_PCI_DMACTRL_OFFSET" data-ref="_M/IOAT_PCI_DMACTRL_OFFSET">IOAT_PCI_DMACTRL_OFFSET</dfn>			0x48</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/IOAT_PCI_DMACTRL_DMA_EN" data-ref="_M/IOAT_PCI_DMACTRL_DMA_EN">IOAT_PCI_DMACTRL_DMA_EN</dfn>			0x00000001</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/IOAT_PCI_DMACTRL_MSI_EN" data-ref="_M/IOAT_PCI_DMACTRL_MSI_EN">IOAT_PCI_DMACTRL_MSI_EN</dfn>			0x00000002</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/IOAT_PCI_DEVICE_ID_OFFSET" data-ref="_M/IOAT_PCI_DEVICE_ID_OFFSET">IOAT_PCI_DEVICE_ID_OFFSET</dfn>		0x02</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/IOAT_PCI_DMAUNCERRSTS_OFFSET" data-ref="_M/IOAT_PCI_DMAUNCERRSTS_OFFSET">IOAT_PCI_DMAUNCERRSTS_OFFSET</dfn>		0x148</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/IOAT_PCI_CHANERR_INT_OFFSET" data-ref="_M/IOAT_PCI_CHANERR_INT_OFFSET">IOAT_PCI_CHANERR_INT_OFFSET</dfn>		0x180</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/IOAT_PCI_CHANERRMASK_INT_OFFSET" data-ref="_M/IOAT_PCI_CHANERRMASK_INT_OFFSET">IOAT_PCI_CHANERRMASK_INT_OFFSET</dfn>		0x184</u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/* PCIe config registers */</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/* EXPCAPID + N */</i></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/IOAT_DEVCTRL_OFFSET" data-ref="_M/IOAT_DEVCTRL_OFFSET">IOAT_DEVCTRL_OFFSET</dfn>			0x8</u></td></tr>
<tr><th id="33">33</th><td><i>/* relaxed ordering enable */</i></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/IOAT_DEVCTRL_ROE" data-ref="_M/IOAT_DEVCTRL_ROE">IOAT_DEVCTRL_ROE</dfn>			0x10</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/* MMIO Device Registers */</i></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCNT_OFFSET" data-ref="_M/IOAT_CHANCNT_OFFSET">IOAT_CHANCNT_OFFSET</dfn>			0x00	/*  8-bit */</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/IOAT_XFERCAP_OFFSET" data-ref="_M/IOAT_XFERCAP_OFFSET">IOAT_XFERCAP_OFFSET</dfn>			0x01	/*  8-bit */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/IOAT_XFERCAP_4KB" data-ref="_M/IOAT_XFERCAP_4KB">IOAT_XFERCAP_4KB</dfn>			12</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/IOAT_XFERCAP_8KB" data-ref="_M/IOAT_XFERCAP_8KB">IOAT_XFERCAP_8KB</dfn>			13</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/IOAT_XFERCAP_16KB" data-ref="_M/IOAT_XFERCAP_16KB">IOAT_XFERCAP_16KB</dfn>			14</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/IOAT_XFERCAP_32KB" data-ref="_M/IOAT_XFERCAP_32KB">IOAT_XFERCAP_32KB</dfn>			15</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/IOAT_XFERCAP_32GB" data-ref="_M/IOAT_XFERCAP_32GB">IOAT_XFERCAP_32GB</dfn>			0</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/IOAT_GENCTRL_OFFSET" data-ref="_M/IOAT_GENCTRL_OFFSET">IOAT_GENCTRL_OFFSET</dfn>			0x02	/*  8-bit */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/IOAT_GENCTRL_DEBUG_EN" data-ref="_M/IOAT_GENCTRL_DEBUG_EN">IOAT_GENCTRL_DEBUG_EN</dfn>			0x01</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/IOAT_INTRCTRL_OFFSET" data-ref="_M/IOAT_INTRCTRL_OFFSET">IOAT_INTRCTRL_OFFSET</dfn>			0x03	/*  8-bit */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/IOAT_INTRCTRL_MASTER_INT_EN" data-ref="_M/IOAT_INTRCTRL_MASTER_INT_EN">IOAT_INTRCTRL_MASTER_INT_EN</dfn>		0x01	/* Master Interrupt Enable */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/IOAT_INTRCTRL_INT_STATUS" data-ref="_M/IOAT_INTRCTRL_INT_STATUS">IOAT_INTRCTRL_INT_STATUS</dfn>		0x02	/* ATTNSTATUS -or- Channel Int */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/IOAT_INTRCTRL_INT" data-ref="_M/IOAT_INTRCTRL_INT">IOAT_INTRCTRL_INT</dfn>			0x04	/* INT_STATUS -and- MASTER_INT_EN */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/IOAT_INTRCTRL_MSIX_VECTOR_CONTROL" data-ref="_M/IOAT_INTRCTRL_MSIX_VECTOR_CONTROL">IOAT_INTRCTRL_MSIX_VECTOR_CONTROL</dfn>	0x08	/* Enable all MSI-X vectors */</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/IOAT_ATTNSTATUS_OFFSET" data-ref="_M/IOAT_ATTNSTATUS_OFFSET">IOAT_ATTNSTATUS_OFFSET</dfn>			0x04	/* Each bit is a channel */</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/IOAT_VER_OFFSET" data-ref="_M/IOAT_VER_OFFSET">IOAT_VER_OFFSET</dfn>				0x08	/*  8-bit */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/IOAT_VER_MAJOR_MASK" data-ref="_M/IOAT_VER_MAJOR_MASK">IOAT_VER_MAJOR_MASK</dfn>			0xF0</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/IOAT_VER_MINOR_MASK" data-ref="_M/IOAT_VER_MINOR_MASK">IOAT_VER_MINOR_MASK</dfn>			0x0F</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/GET_IOAT_VER_MAJOR" data-ref="_M/GET_IOAT_VER_MAJOR">GET_IOAT_VER_MAJOR</dfn>(x)			(((x) &amp; IOAT_VER_MAJOR_MASK) &gt;&gt; 4)</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/GET_IOAT_VER_MINOR" data-ref="_M/GET_IOAT_VER_MINOR">GET_IOAT_VER_MINOR</dfn>(x)			((x) &amp; IOAT_VER_MINOR_MASK)</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/IOAT_PERPORTOFFSET_OFFSET" data-ref="_M/IOAT_PERPORTOFFSET_OFFSET">IOAT_PERPORTOFFSET_OFFSET</dfn>		0x0A	/* 16-bit */</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/IOAT_INTRDELAY_OFFSET" data-ref="_M/IOAT_INTRDELAY_OFFSET">IOAT_INTRDELAY_OFFSET</dfn>			0x0C	/* 16-bit */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/IOAT_INTRDELAY_MASK" data-ref="_M/IOAT_INTRDELAY_MASK">IOAT_INTRDELAY_MASK</dfn>			0x3FFF	/* Interrupt Delay Time */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/IOAT_INTRDELAY_COALESE_SUPPORT" data-ref="_M/IOAT_INTRDELAY_COALESE_SUPPORT">IOAT_INTRDELAY_COALESE_SUPPORT</dfn>		0x8000	/* Interrupt Coalescing Supported */</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/IOAT_DEVICE_STATUS_OFFSET" data-ref="_M/IOAT_DEVICE_STATUS_OFFSET">IOAT_DEVICE_STATUS_OFFSET</dfn>		0x0E	/* 16-bit */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/IOAT_DEVICE_STATUS_DEGRADED_MODE" data-ref="_M/IOAT_DEVICE_STATUS_DEGRADED_MODE">IOAT_DEVICE_STATUS_DEGRADED_MODE</dfn>	0x0001</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/IOAT_DEVICE_MMIO_RESTRICTED" data-ref="_M/IOAT_DEVICE_MMIO_RESTRICTED">IOAT_DEVICE_MMIO_RESTRICTED</dfn>		0x0002</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/IOAT_DEVICE_MEMORY_BYPASS" data-ref="_M/IOAT_DEVICE_MEMORY_BYPASS">IOAT_DEVICE_MEMORY_BYPASS</dfn>		0x0004</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/IOAT_DEVICE_ADDRESS_REMAPPING" data-ref="_M/IOAT_DEVICE_ADDRESS_REMAPPING">IOAT_DEVICE_ADDRESS_REMAPPING</dfn>		0x0008</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/IOAT_DMA_CAP_OFFSET" data-ref="_M/IOAT_DMA_CAP_OFFSET">IOAT_DMA_CAP_OFFSET</dfn>			0x10	/* 32-bit */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/IOAT_CAP_PAGE_BREAK" data-ref="_M/IOAT_CAP_PAGE_BREAK">IOAT_CAP_PAGE_BREAK</dfn>			0x00000001</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/IOAT_CAP_CRC" data-ref="_M/IOAT_CAP_CRC">IOAT_CAP_CRC</dfn>				0x00000002</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/IOAT_CAP_SKIP_MARKER" data-ref="_M/IOAT_CAP_SKIP_MARKER">IOAT_CAP_SKIP_MARKER</dfn>			0x00000004</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/IOAT_CAP_DCA" data-ref="_M/IOAT_CAP_DCA">IOAT_CAP_DCA</dfn>				0x00000010</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/IOAT_CAP_CRC_MOVE" data-ref="_M/IOAT_CAP_CRC_MOVE">IOAT_CAP_CRC_MOVE</dfn>			0x00000020</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/IOAT_CAP_FILL_BLOCK" data-ref="_M/IOAT_CAP_FILL_BLOCK">IOAT_CAP_FILL_BLOCK</dfn>			0x00000040</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/IOAT_CAP_APIC" data-ref="_M/IOAT_CAP_APIC">IOAT_CAP_APIC</dfn>				0x00000080</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/IOAT_CAP_XOR" data-ref="_M/IOAT_CAP_XOR">IOAT_CAP_XOR</dfn>				0x00000100</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/IOAT_CAP_PQ" data-ref="_M/IOAT_CAP_PQ">IOAT_CAP_PQ</dfn>				0x00000200</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/IOAT_CAP_DWBES" data-ref="_M/IOAT_CAP_DWBES">IOAT_CAP_DWBES</dfn>				0x00002000</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/IOAT_CAP_RAID16SS" data-ref="_M/IOAT_CAP_RAID16SS">IOAT_CAP_RAID16SS</dfn>			0x00020000</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANNEL_MMIO_SIZE" data-ref="_M/IOAT_CHANNEL_MMIO_SIZE">IOAT_CHANNEL_MMIO_SIZE</dfn>			0x80	/* Each Channel MMIO space is this size */</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/* DMA Channel Registers */</i></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCTRL_OFFSET" data-ref="_M/IOAT_CHANCTRL_OFFSET">IOAT_CHANCTRL_OFFSET</dfn>			0x00	/* 16-bit Channel Control Register */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCTRL_CHANNEL_PRIORITY_MASK" data-ref="_M/IOAT_CHANCTRL_CHANNEL_PRIORITY_MASK">IOAT_CHANCTRL_CHANNEL_PRIORITY_MASK</dfn>	0xF000</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/IOAT3_CHANCTRL_COMPL_DCA_EN" data-ref="_M/IOAT3_CHANCTRL_COMPL_DCA_EN">IOAT3_CHANCTRL_COMPL_DCA_EN</dfn>		0x0200</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCTRL_CHANNEL_IN_USE" data-ref="_M/IOAT_CHANCTRL_CHANNEL_IN_USE">IOAT_CHANCTRL_CHANNEL_IN_USE</dfn>		0x0100</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCTRL_DESCRIPTOR_ADDR_SNOOP_CONTROL" data-ref="_M/IOAT_CHANCTRL_DESCRIPTOR_ADDR_SNOOP_CONTROL">IOAT_CHANCTRL_DESCRIPTOR_ADDR_SNOOP_CONTROL</dfn>	0x0020</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCTRL_ERR_INT_EN" data-ref="_M/IOAT_CHANCTRL_ERR_INT_EN">IOAT_CHANCTRL_ERR_INT_EN</dfn>		0x0010</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCTRL_ANY_ERR_ABORT_EN" data-ref="_M/IOAT_CHANCTRL_ANY_ERR_ABORT_EN">IOAT_CHANCTRL_ANY_ERR_ABORT_EN</dfn>		0x0008</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCTRL_ERR_COMPLETION_EN" data-ref="_M/IOAT_CHANCTRL_ERR_COMPLETION_EN">IOAT_CHANCTRL_ERR_COMPLETION_EN</dfn>		0x0004</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCTRL_INT_REARM" data-ref="_M/IOAT_CHANCTRL_INT_REARM">IOAT_CHANCTRL_INT_REARM</dfn>			0x0001</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCTRL_RUN" data-ref="_M/IOAT_CHANCTRL_RUN">IOAT_CHANCTRL_RUN</dfn>			(IOAT_CHANCTRL_INT_REARM |\</u></td></tr>
<tr><th id="101">101</th><td><u>						 IOAT_CHANCTRL_ERR_INT_EN |\</u></td></tr>
<tr><th id="102">102</th><td><u>						 IOAT_CHANCTRL_ERR_COMPLETION_EN |\</u></td></tr>
<tr><th id="103">103</th><td><u>						 IOAT_CHANCTRL_ANY_ERR_ABORT_EN)</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/IOAT_DMA_COMP_OFFSET" data-ref="_M/IOAT_DMA_COMP_OFFSET">IOAT_DMA_COMP_OFFSET</dfn>			0x02	/* 16-bit DMA channel compatibility */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/IOAT_DMA_COMP_V1" data-ref="_M/IOAT_DMA_COMP_V1">IOAT_DMA_COMP_V1</dfn>			0x0001	/* Compatibility with DMA version 1 */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/IOAT_DMA_COMP_V2" data-ref="_M/IOAT_DMA_COMP_V2">IOAT_DMA_COMP_V2</dfn>			0x0002	/* Compatibility with DMA version 2 */</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANSTS_OFFSET" data-ref="_M/IOAT_CHANSTS_OFFSET">IOAT_CHANSTS_OFFSET</dfn>		0x08	/* 64-bit Channel Status Register */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANSTS_COMPLETED_DESCRIPTOR_ADDR" data-ref="_M/IOAT_CHANSTS_COMPLETED_DESCRIPTOR_ADDR">IOAT_CHANSTS_COMPLETED_DESCRIPTOR_ADDR</dfn>	(~0x3fULL)</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANSTS_SOFT_ERR" data-ref="_M/IOAT_CHANSTS_SOFT_ERR">IOAT_CHANSTS_SOFT_ERR</dfn>			0x10ULL</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANSTS_UNAFFILIATED_ERR" data-ref="_M/IOAT_CHANSTS_UNAFFILIATED_ERR">IOAT_CHANSTS_UNAFFILIATED_ERR</dfn>		0x8ULL</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANSTS_STATUS" data-ref="_M/IOAT_CHANSTS_STATUS">IOAT_CHANSTS_STATUS</dfn>	0x7ULL</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANSTS_ACTIVE" data-ref="_M/IOAT_CHANSTS_ACTIVE">IOAT_CHANSTS_ACTIVE</dfn>	0x0</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANSTS_DONE" data-ref="_M/IOAT_CHANSTS_DONE">IOAT_CHANSTS_DONE</dfn>	0x1</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANSTS_SUSPENDED" data-ref="_M/IOAT_CHANSTS_SUSPENDED">IOAT_CHANSTS_SUSPENDED</dfn>	0x2</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANSTS_HALTED" data-ref="_M/IOAT_CHANSTS_HALTED">IOAT_CHANSTS_HALTED</dfn>	0x3</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHAN_DMACOUNT_OFFSET" data-ref="_M/IOAT_CHAN_DMACOUNT_OFFSET">IOAT_CHAN_DMACOUNT_OFFSET</dfn>	0x06    /* 16-bit DMA Count register */</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/IOAT_DCACTRL_OFFSET" data-ref="_M/IOAT_DCACTRL_OFFSET">IOAT_DCACTRL_OFFSET</dfn>         0x30   /* 32 bit Direct Cache Access Control Register */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/IOAT_DCACTRL_CMPL_WRITE_ENABLE" data-ref="_M/IOAT_DCACTRL_CMPL_WRITE_ENABLE">IOAT_DCACTRL_CMPL_WRITE_ENABLE</dfn> 0x10000</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/IOAT_DCACTRL_TARGET_CPU_MASK" data-ref="_M/IOAT_DCACTRL_TARGET_CPU_MASK">IOAT_DCACTRL_TARGET_CPU_MASK</dfn>   0xFFFF /* APIC ID */</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i>/* CB DCA Memory Space Registers */</i></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/IOAT_DCAOFFSET_OFFSET" data-ref="_M/IOAT_DCAOFFSET_OFFSET">IOAT_DCAOFFSET_OFFSET</dfn>       0x14</u></td></tr>
<tr><th id="129">129</th><td><i>/* CB_BAR + IOAT_DCAOFFSET value */</i></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/IOAT_DCA_VER_OFFSET" data-ref="_M/IOAT_DCA_VER_OFFSET">IOAT_DCA_VER_OFFSET</dfn>         0x00</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/IOAT_DCA_VER_MAJOR_MASK" data-ref="_M/IOAT_DCA_VER_MAJOR_MASK">IOAT_DCA_VER_MAJOR_MASK</dfn>     0xF0</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/IOAT_DCA_VER_MINOR_MASK" data-ref="_M/IOAT_DCA_VER_MINOR_MASK">IOAT_DCA_VER_MINOR_MASK</dfn>     0x0F</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/IOAT_DCA_COMP_OFFSET" data-ref="_M/IOAT_DCA_COMP_OFFSET">IOAT_DCA_COMP_OFFSET</dfn>        0x02</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/IOAT_DCA_COMP_V1" data-ref="_M/IOAT_DCA_COMP_V1">IOAT_DCA_COMP_V1</dfn>            0x1</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/IOAT_FSB_CAPABILITY_OFFSET" data-ref="_M/IOAT_FSB_CAPABILITY_OFFSET">IOAT_FSB_CAPABILITY_OFFSET</dfn>  0x04</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/IOAT_FSB_CAPABILITY_PREFETCH" data-ref="_M/IOAT_FSB_CAPABILITY_PREFETCH">IOAT_FSB_CAPABILITY_PREFETCH</dfn>    0x1</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/IOAT_PCI_CAPABILITY_OFFSET" data-ref="_M/IOAT_PCI_CAPABILITY_OFFSET">IOAT_PCI_CAPABILITY_OFFSET</dfn>  0x06</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/IOAT_PCI_CAPABILITY_MEMWR" data-ref="_M/IOAT_PCI_CAPABILITY_MEMWR">IOAT_PCI_CAPABILITY_MEMWR</dfn>   0x1</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/IOAT_FSB_CAP_ENABLE_OFFSET" data-ref="_M/IOAT_FSB_CAP_ENABLE_OFFSET">IOAT_FSB_CAP_ENABLE_OFFSET</dfn>  0x08</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/IOAT_FSB_CAP_ENABLE_PREFETCH" data-ref="_M/IOAT_FSB_CAP_ENABLE_PREFETCH">IOAT_FSB_CAP_ENABLE_PREFETCH</dfn>    0x1</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/IOAT_PCI_CAP_ENABLE_OFFSET" data-ref="_M/IOAT_PCI_CAP_ENABLE_OFFSET">IOAT_PCI_CAP_ENABLE_OFFSET</dfn>  0x0A</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/IOAT_PCI_CAP_ENABLE_MEMWR" data-ref="_M/IOAT_PCI_CAP_ENABLE_MEMWR">IOAT_PCI_CAP_ENABLE_MEMWR</dfn>   0x1</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/IOAT_APICID_TAG_MAP_OFFSET" data-ref="_M/IOAT_APICID_TAG_MAP_OFFSET">IOAT_APICID_TAG_MAP_OFFSET</dfn>  0x0C</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/IOAT_APICID_TAG_MAP_TAG0" data-ref="_M/IOAT_APICID_TAG_MAP_TAG0">IOAT_APICID_TAG_MAP_TAG0</dfn>    0x0000000F</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/IOAT_APICID_TAG_MAP_TAG0_SHIFT" data-ref="_M/IOAT_APICID_TAG_MAP_TAG0_SHIFT">IOAT_APICID_TAG_MAP_TAG0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/IOAT_APICID_TAG_MAP_TAG1" data-ref="_M/IOAT_APICID_TAG_MAP_TAG1">IOAT_APICID_TAG_MAP_TAG1</dfn>    0x000000F0</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/IOAT_APICID_TAG_MAP_TAG1_SHIFT" data-ref="_M/IOAT_APICID_TAG_MAP_TAG1_SHIFT">IOAT_APICID_TAG_MAP_TAG1_SHIFT</dfn> 4</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/IOAT_APICID_TAG_MAP_TAG2" data-ref="_M/IOAT_APICID_TAG_MAP_TAG2">IOAT_APICID_TAG_MAP_TAG2</dfn>    0x00000F00</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/IOAT_APICID_TAG_MAP_TAG2_SHIFT" data-ref="_M/IOAT_APICID_TAG_MAP_TAG2_SHIFT">IOAT_APICID_TAG_MAP_TAG2_SHIFT</dfn> 8</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/IOAT_APICID_TAG_MAP_TAG3" data-ref="_M/IOAT_APICID_TAG_MAP_TAG3">IOAT_APICID_TAG_MAP_TAG3</dfn>    0x0000F000</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/IOAT_APICID_TAG_MAP_TAG3_SHIFT" data-ref="_M/IOAT_APICID_TAG_MAP_TAG3_SHIFT">IOAT_APICID_TAG_MAP_TAG3_SHIFT</dfn> 12</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/IOAT_APICID_TAG_MAP_TAG4" data-ref="_M/IOAT_APICID_TAG_MAP_TAG4">IOAT_APICID_TAG_MAP_TAG4</dfn>    0x000F0000</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/IOAT_APICID_TAG_MAP_TAG4_SHIFT" data-ref="_M/IOAT_APICID_TAG_MAP_TAG4_SHIFT">IOAT_APICID_TAG_MAP_TAG4_SHIFT</dfn> 16</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/IOAT_APICID_TAG_CB2_VALID" data-ref="_M/IOAT_APICID_TAG_CB2_VALID">IOAT_APICID_TAG_CB2_VALID</dfn>   0x8080808080</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/IOAT_DCA_GREQID_OFFSET" data-ref="_M/IOAT_DCA_GREQID_OFFSET">IOAT_DCA_GREQID_OFFSET</dfn>      0x10</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/IOAT_DCA_GREQID_SIZE" data-ref="_M/IOAT_DCA_GREQID_SIZE">IOAT_DCA_GREQID_SIZE</dfn>        0x04</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/IOAT_DCA_GREQID_MASK" data-ref="_M/IOAT_DCA_GREQID_MASK">IOAT_DCA_GREQID_MASK</dfn>        0xFFFF</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/IOAT_DCA_GREQID_IGNOREFUN" data-ref="_M/IOAT_DCA_GREQID_IGNOREFUN">IOAT_DCA_GREQID_IGNOREFUN</dfn>   0x10000000</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/IOAT_DCA_GREQID_VALID" data-ref="_M/IOAT_DCA_GREQID_VALID">IOAT_DCA_GREQID_VALID</dfn>       0x20000000</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/IOAT_DCA_GREQID_LASTID" data-ref="_M/IOAT_DCA_GREQID_LASTID">IOAT_DCA_GREQID_LASTID</dfn>      0x80000000</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/IOAT3_CSI_CAPABILITY_OFFSET" data-ref="_M/IOAT3_CSI_CAPABILITY_OFFSET">IOAT3_CSI_CAPABILITY_OFFSET</dfn> 0x08</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/IOAT3_CSI_CAPABILITY_PREFETCH" data-ref="_M/IOAT3_CSI_CAPABILITY_PREFETCH">IOAT3_CSI_CAPABILITY_PREFETCH</dfn>    0x1</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/IOAT3_PCI_CAPABILITY_OFFSET" data-ref="_M/IOAT3_PCI_CAPABILITY_OFFSET">IOAT3_PCI_CAPABILITY_OFFSET</dfn> 0x0A</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/IOAT3_PCI_CAPABILITY_MEMWR" data-ref="_M/IOAT3_PCI_CAPABILITY_MEMWR">IOAT3_PCI_CAPABILITY_MEMWR</dfn>  0x1</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/IOAT3_CSI_CONTROL_OFFSET" data-ref="_M/IOAT3_CSI_CONTROL_OFFSET">IOAT3_CSI_CONTROL_OFFSET</dfn>    0x0C</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/IOAT3_CSI_CONTROL_PREFETCH" data-ref="_M/IOAT3_CSI_CONTROL_PREFETCH">IOAT3_CSI_CONTROL_PREFETCH</dfn>  0x1</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/IOAT3_PCI_CONTROL_OFFSET" data-ref="_M/IOAT3_PCI_CONTROL_OFFSET">IOAT3_PCI_CONTROL_OFFSET</dfn>    0x0E</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/IOAT3_PCI_CONTROL_MEMWR" data-ref="_M/IOAT3_PCI_CONTROL_MEMWR">IOAT3_PCI_CONTROL_MEMWR</dfn>     0x1</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/IOAT3_APICID_TAG_MAP_OFFSET" data-ref="_M/IOAT3_APICID_TAG_MAP_OFFSET">IOAT3_APICID_TAG_MAP_OFFSET</dfn> 0x10</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/IOAT3_APICID_TAG_MAP_OFFSET_LOW" data-ref="_M/IOAT3_APICID_TAG_MAP_OFFSET_LOW">IOAT3_APICID_TAG_MAP_OFFSET_LOW</dfn>  0x10</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/IOAT3_APICID_TAG_MAP_OFFSET_HIGH" data-ref="_M/IOAT3_APICID_TAG_MAP_OFFSET_HIGH">IOAT3_APICID_TAG_MAP_OFFSET_HIGH</dfn> 0x14</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/IOAT3_DCA_GREQID_OFFSET" data-ref="_M/IOAT3_DCA_GREQID_OFFSET">IOAT3_DCA_GREQID_OFFSET</dfn>     0x02</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/IOAT1_CHAINADDR_OFFSET" data-ref="_M/IOAT1_CHAINADDR_OFFSET">IOAT1_CHAINADDR_OFFSET</dfn>		0x0C	/* 64-bit Descriptor Chain Address Register */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/IOAT2_CHAINADDR_OFFSET" data-ref="_M/IOAT2_CHAINADDR_OFFSET">IOAT2_CHAINADDR_OFFSET</dfn>		0x10	/* 64-bit Descriptor Chain Address Register */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHAINADDR_OFFSET" data-ref="_M/IOAT_CHAINADDR_OFFSET">IOAT_CHAINADDR_OFFSET</dfn>(ver)		((ver) &lt; IOAT_VER_2_0 \</u></td></tr>
<tr><th id="190">190</th><td><u>						? IOAT1_CHAINADDR_OFFSET : IOAT2_CHAINADDR_OFFSET)</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/IOAT1_CHAINADDR_OFFSET_LOW" data-ref="_M/IOAT1_CHAINADDR_OFFSET_LOW">IOAT1_CHAINADDR_OFFSET_LOW</dfn>	0x0C</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/IOAT2_CHAINADDR_OFFSET_LOW" data-ref="_M/IOAT2_CHAINADDR_OFFSET_LOW">IOAT2_CHAINADDR_OFFSET_LOW</dfn>	0x10</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHAINADDR_OFFSET_LOW" data-ref="_M/IOAT_CHAINADDR_OFFSET_LOW">IOAT_CHAINADDR_OFFSET_LOW</dfn>(ver)		((ver) &lt; IOAT_VER_2_0 \</u></td></tr>
<tr><th id="194">194</th><td><u>						? IOAT1_CHAINADDR_OFFSET_LOW : IOAT2_CHAINADDR_OFFSET_LOW)</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/IOAT1_CHAINADDR_OFFSET_HIGH" data-ref="_M/IOAT1_CHAINADDR_OFFSET_HIGH">IOAT1_CHAINADDR_OFFSET_HIGH</dfn>	0x10</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/IOAT2_CHAINADDR_OFFSET_HIGH" data-ref="_M/IOAT2_CHAINADDR_OFFSET_HIGH">IOAT2_CHAINADDR_OFFSET_HIGH</dfn>	0x14</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHAINADDR_OFFSET_HIGH" data-ref="_M/IOAT_CHAINADDR_OFFSET_HIGH">IOAT_CHAINADDR_OFFSET_HIGH</dfn>(ver)		((ver) &lt; IOAT_VER_2_0 \</u></td></tr>
<tr><th id="198">198</th><td><u>						? IOAT1_CHAINADDR_OFFSET_HIGH : IOAT2_CHAINADDR_OFFSET_HIGH)</u></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/IOAT1_CHANCMD_OFFSET" data-ref="_M/IOAT1_CHANCMD_OFFSET">IOAT1_CHANCMD_OFFSET</dfn>		0x14	/*  8-bit DMA Channel Command Register */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/IOAT2_CHANCMD_OFFSET" data-ref="_M/IOAT2_CHANCMD_OFFSET">IOAT2_CHANCMD_OFFSET</dfn>		0x04	/*  8-bit DMA Channel Command Register */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCMD_OFFSET" data-ref="_M/IOAT_CHANCMD_OFFSET">IOAT_CHANCMD_OFFSET</dfn>(ver)		((ver) &lt; IOAT_VER_2_0 \</u></td></tr>
<tr><th id="203">203</th><td><u>						? IOAT1_CHANCMD_OFFSET : IOAT2_CHANCMD_OFFSET)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCMD_RESET" data-ref="_M/IOAT_CHANCMD_RESET">IOAT_CHANCMD_RESET</dfn>			0x20</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCMD_RESUME" data-ref="_M/IOAT_CHANCMD_RESUME">IOAT_CHANCMD_RESUME</dfn>			0x10</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCMD_ABORT" data-ref="_M/IOAT_CHANCMD_ABORT">IOAT_CHANCMD_ABORT</dfn>			0x08</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCMD_SUSPEND" data-ref="_M/IOAT_CHANCMD_SUSPEND">IOAT_CHANCMD_SUSPEND</dfn>			0x04</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCMD_APPEND" data-ref="_M/IOAT_CHANCMD_APPEND">IOAT_CHANCMD_APPEND</dfn>			0x02</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCMD_START" data-ref="_M/IOAT_CHANCMD_START">IOAT_CHANCMD_START</dfn>			0x01</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCMP_OFFSET" data-ref="_M/IOAT_CHANCMP_OFFSET">IOAT_CHANCMP_OFFSET</dfn>			0x18	/* 64-bit Channel Completion Address Register */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCMP_OFFSET_LOW" data-ref="_M/IOAT_CHANCMP_OFFSET_LOW">IOAT_CHANCMP_OFFSET_LOW</dfn>			0x18</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANCMP_OFFSET_HIGH" data-ref="_M/IOAT_CHANCMP_OFFSET_HIGH">IOAT_CHANCMP_OFFSET_HIGH</dfn>		0x1C</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/IOAT_CDAR_OFFSET" data-ref="_M/IOAT_CDAR_OFFSET">IOAT_CDAR_OFFSET</dfn>			0x20	/* 64-bit Current Descriptor Address Register */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/IOAT_CDAR_OFFSET_LOW" data-ref="_M/IOAT_CDAR_OFFSET_LOW">IOAT_CDAR_OFFSET_LOW</dfn>			0x20</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/IOAT_CDAR_OFFSET_HIGH" data-ref="_M/IOAT_CDAR_OFFSET_HIGH">IOAT_CDAR_OFFSET_HIGH</dfn>			0x24</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_OFFSET" data-ref="_M/IOAT_CHANERR_OFFSET">IOAT_CHANERR_OFFSET</dfn>			0x28	/* 32-bit Channel Error Register */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_SRC_ADDR_ERR" data-ref="_M/IOAT_CHANERR_SRC_ADDR_ERR">IOAT_CHANERR_SRC_ADDR_ERR</dfn>	0x0001</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_DEST_ADDR_ERR" data-ref="_M/IOAT_CHANERR_DEST_ADDR_ERR">IOAT_CHANERR_DEST_ADDR_ERR</dfn>	0x0002</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_NEXT_ADDR_ERR" data-ref="_M/IOAT_CHANERR_NEXT_ADDR_ERR">IOAT_CHANERR_NEXT_ADDR_ERR</dfn>	0x0004</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_NEXT_DESC_ALIGN_ERR" data-ref="_M/IOAT_CHANERR_NEXT_DESC_ALIGN_ERR">IOAT_CHANERR_NEXT_DESC_ALIGN_ERR</dfn>	0x0008</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_CHAIN_ADDR_VALUE_ERR" data-ref="_M/IOAT_CHANERR_CHAIN_ADDR_VALUE_ERR">IOAT_CHANERR_CHAIN_ADDR_VALUE_ERR</dfn>	0x0010</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_CHANCMD_ERR" data-ref="_M/IOAT_CHANERR_CHANCMD_ERR">IOAT_CHANERR_CHANCMD_ERR</dfn>		0x0020</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_CHIPSET_UNCORRECTABLE_DATA_INTEGRITY_ERR" data-ref="_M/IOAT_CHANERR_CHIPSET_UNCORRECTABLE_DATA_INTEGRITY_ERR">IOAT_CHANERR_CHIPSET_UNCORRECTABLE_DATA_INTEGRITY_ERR</dfn>	0x0040</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_DMA_UNCORRECTABLE_DATA_INTEGRITY_ERR" data-ref="_M/IOAT_CHANERR_DMA_UNCORRECTABLE_DATA_INTEGRITY_ERR">IOAT_CHANERR_DMA_UNCORRECTABLE_DATA_INTEGRITY_ERR</dfn>	0x0080</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_READ_DATA_ERR" data-ref="_M/IOAT_CHANERR_READ_DATA_ERR">IOAT_CHANERR_READ_DATA_ERR</dfn>		0x0100</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_WRITE_DATA_ERR" data-ref="_M/IOAT_CHANERR_WRITE_DATA_ERR">IOAT_CHANERR_WRITE_DATA_ERR</dfn>		0x0200</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_CONTROL_ERR" data-ref="_M/IOAT_CHANERR_CONTROL_ERR">IOAT_CHANERR_CONTROL_ERR</dfn>	0x0400</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_LENGTH_ERR" data-ref="_M/IOAT_CHANERR_LENGTH_ERR">IOAT_CHANERR_LENGTH_ERR</dfn>	0x0800</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_COMPLETION_ADDR_ERR" data-ref="_M/IOAT_CHANERR_COMPLETION_ADDR_ERR">IOAT_CHANERR_COMPLETION_ADDR_ERR</dfn>	0x1000</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_INT_CONFIGURATION_ERR" data-ref="_M/IOAT_CHANERR_INT_CONFIGURATION_ERR">IOAT_CHANERR_INT_CONFIGURATION_ERR</dfn>	0x2000</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_SOFT_ERR" data-ref="_M/IOAT_CHANERR_SOFT_ERR">IOAT_CHANERR_SOFT_ERR</dfn>			0x4000</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_UNAFFILIATED_ERR" data-ref="_M/IOAT_CHANERR_UNAFFILIATED_ERR">IOAT_CHANERR_UNAFFILIATED_ERR</dfn>		0x8000</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_XOR_P_OR_CRC_ERR" data-ref="_M/IOAT_CHANERR_XOR_P_OR_CRC_ERR">IOAT_CHANERR_XOR_P_OR_CRC_ERR</dfn>		0x10000</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_XOR_Q_ERR" data-ref="_M/IOAT_CHANERR_XOR_Q_ERR">IOAT_CHANERR_XOR_Q_ERR</dfn>			0x20000</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_DESCRIPTOR_COUNT_ERR" data-ref="_M/IOAT_CHANERR_DESCRIPTOR_COUNT_ERR">IOAT_CHANERR_DESCRIPTOR_COUNT_ERR</dfn>	0x40000</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_HANDLE_MASK" data-ref="_M/IOAT_CHANERR_HANDLE_MASK">IOAT_CHANERR_HANDLE_MASK</dfn> (IOAT_CHANERR_XOR_P_OR_CRC_ERR | IOAT_CHANERR_XOR_Q_ERR)</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_RECOVER_MASK" data-ref="_M/IOAT_CHANERR_RECOVER_MASK">IOAT_CHANERR_RECOVER_MASK</dfn> (IOAT_CHANERR_READ_DATA_ERR | \</u></td></tr>
<tr><th id="242">242</th><td><u>				   IOAT_CHANERR_WRITE_DATA_ERR)</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/IOAT_CHANERR_MASK_OFFSET" data-ref="_M/IOAT_CHANERR_MASK_OFFSET">IOAT_CHANERR_MASK_OFFSET</dfn>		0x2C	/* 32-bit Channel Error Register */</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><u>#<span data-ppcond="17">endif</span> /* _IOAT_REGISTERS_H_ */</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='dca.c.html'>linux-4.14.y/drivers/dma/ioat/dca.c</a><br/>Generated on <em>2018-Aug-01</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
