set_property SRC_FILE_INFO {cfile:/home/guan/Xilinx/Project/HLS_IP_AND_DDR/DDR_IP/solution1/impl/verilog/ddr_hls_test.xdc rfile:../../../../../ddr_hls_test.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name ap_clk -waveform {0.000 5.000} [get_ports ap_clk]
