

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Mon Aug 12 18:55:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1033|     1033|  6.520 us|  6.520 us|  1033|  1033|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |     1031|     1031|         9|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     280|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     280|    156|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |uitofp_32ns_32_7_no_dsp_1_U1  |uitofp_32ns_32_7_no_dsp_1  |        0|   0|  0|   0|    0|
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                         |                           |        0|   0|  0|   0|    0|
    +------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_124_p2    |         +|   0|  0|  12|          11|           1|
    |icmp_ln26_fu_118_p2   |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_1_fu_171_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_2_fu_183_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_3_fu_223_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_4_fu_229_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_5_fu_235_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_fu_177_p2    |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  38|          29|          21|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_conv11_i1730_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_i_2                |   9|          2|   11|         22|
    |conv11_i1730_fu_62                  |   9|          2|   16|         32|
    |i_fu_58                             |   9|          2|   11|         22|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  54|         12|   56|        112|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |conv11_i1730_fu_62                |  16|   0|   16|          0|
    |conv2_reg_339                     |  32|   0|   32|          0|
    |conv_reg_334                      |  32|   0|   32|          0|
    |i_2_reg_300                       |  11|   0|   11|          0|
    |i_fu_58                           |  11|   0|   11|          0|
    |icmp_ln26_reg_305                 |   1|   0|    1|          0|
    |lshr_ln11_3_reg_309               |  15|   0|   15|          0|
    |or_ln11_1_reg_319                 |  16|   0|   16|          0|
    |xor_ln11_2_reg_314                |   1|   0|    1|          0|
    |i_2_reg_300                       |  64|  32|   11|          0|
    |icmp_ln26_reg_305                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 280|  64|  164|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_86_p_din0         |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_86_p_dout0        |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_86_p_ce           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|dysq_address0            |  out|   10|   ap_memory|                           dysq|         array|
|dysq_ce0                 |  out|    1|   ap_memory|                           dysq|         array|
|dysq_we0                 |  out|    1|   ap_memory|                           dysq|         array|
|dysq_d0                  |  out|   32|   ap_memory|                           dysq|         array|
|y_address0               |  out|   10|   ap_memory|                              y|         array|
|y_ce0                    |  out|    1|   ap_memory|                              y|         array|
|y_we0                    |  out|    1|   ap_memory|                              y|         array|
|y_d0                     |  out|   32|   ap_memory|                              y|         array|
|conv11_i1730_out         |  out|   16|      ap_vld|               conv11_i1730_out|       pointer|
|conv11_i1730_out_ap_vld  |  out|    1|      ap_vld|               conv11_i1730_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------+--------------+

