/*******************************************************************************
* @file  app.c
* @brief 
*******************************************************************************
* # License
* <b>Copyright 2023 Silicon Laboratories Inc. www.silabs.com</b>
*******************************************************************************
*
* The licensor of this software is Silicon Laboratories Inc. Your use of this
* software is governed by the terms of Silicon Labs Master Software License
* Agreement (MSLA) available at
* www.silabs.com/about-us/legal/master-software-license-agreement. This
* software is distributed to you in Source Code format and is governed by the
* sections of the MSLA applicable to Source Code.
*
******************************************************************************/
/*************************************************************************
 *
 */

/*================================================================================
 * @brief : This file contains example application for BLE Heart Rate Profile
 * @section Description :
 * This application demonstrates how to configure Heart rate as GATT server in
 * BLE peripheral mode and explains how to do indicate operation with GATT server
 * from connected remote device using GATT client.
 =================================================================================*/

/**
 * Include files
 * */
//! SL Wi-Fi SDK includes
#include "sl_board_configuration.h"
#include "sl_constants.h"
#include "sl_wifi.h"
#include "sl_wifi_callback_framework.h"
#include "cmsis_os2.h"
//! BLE include file to refer BLE APIs
#include <string.h>
#include <stdio.h>

#include "ble_config.h"
#include "rsi_ble.h"
#include "rsi_ble_apis.h"
#include "rsi_ble_common_config.h"
#include "rsi_bt_common.h"
#include "rsi_bt_common_apis.h"
#include "rsi_common_apis.h"
#include "sl_si91x_usart.h"
#include "rsi_debug.h"
#include "sl_si91x_hal_soc_soft_reset.h"
#include "sl_si91x_driver.h"
#include "sl_si91x_clock_manager.h"
#ifdef FW_LOGGING_ENABLE
//! Firmware logging includes
#include "sl_fw_logging.h"
#endif

#define UART_READING_HCI_PKT_TYPE    0
#define UART_READING_HCI_OPCODE      1
#define UART_READING_HCI_LEN         2
#define UART_RECEIVING_ACTUAL_PACKET 3
#define USART0_INT_PRI               5
// !Event from UART and Firmware
#define RSI_APP_EVENT_UART 0
#define RSI_APP_EVENT_RCP  1

#define BUFFER_SIZE 1024

#define BAUD_VALUE 115200

#define INTF_PLL_CLK ((uint32_t)(80000000)) // 80MHz default Interface PLL Clock as source to UART
#define SOC_PLL_CLK  ((uint32_t)(80000000)) // 80MHz default SoC PLL Clock as source to Processor

#ifdef FW_LOGGING_ENABLE
//! Memory length of driver updated for firmware logging
#define BT_GLOBAL_BUFF_LEN (15000 + (FW_LOG_QUEUE_SIZE * MAX_FW_LOG_MSG_LEN))
//! Memory length for driver
#define BT_GLOBAL_BUFF_LEN 15000
#endif

#ifdef FW_LOGGING_ENABLE
/*=======================================================================*/
//!    Firmware logging configurations
/*=======================================================================*/
//! Firmware logging task defines
#define RSI_FW_TASK_STACK_SIZE (512 * 2)
#define RSI_FW_TASK_PRIORITY   2
//! Firmware logging variables
extern rsi_semaphore_handle_t fw_log_app_sem;
rsi_task_handle_t fw_log_task_handle = NULL;
//! Firmware logging prototypes
void sl_fw_log_callback(uint8_t *log_message, uint16_t log_message_length);
void sl_fw_log_task(void);
#endif
/*=======================================================================*/
//!    Powersave configurations
/*=======================================================================*/
#define ENABLE_POWER_SAVE 0 //! Set to 1 for powersave mode

#if ENABLE_POWER_SAVE
//! Power Save Profile Mode
#define PSP_MODE RSI_SLEEP_MODE_2
//! Power Save Profile type
#define PSP_TYPE RSI_MAX_PSP
sl_wifi_performance_profile_t wifi_profile = { .profile = ASSOCIATED_POWER_SAVE_LOW_LATENCY };
#endif

#define MAX_UART_RX_QUEUE_SIZE 30
#define ADD_TO_LIST(list, new_desc) \
  {                                 \
    list->pkt_cnt++;                \
    if (list->tail == NULL) {       \
      list->head = new_desc;        \
    } else {                        \
      list->tail->next = new_desc;  \
    }                               \
    list->tail       = new_desc;    \
    list->tail->next = NULL;        \
  }

#define DEL_FROM_LIST(list)        \
  {                                \
    if (list->pkt_cnt == 0)        \
      while (1)                    \
        ;                          \
    list->pkt_cnt--;               \
    list->head = list->head->next; \
    if (list->head == NULL) {      \
      list->tail = NULL;           \
    }                              \
  }

/* uart */
typedef struct rx_uart_pkt_s {
  struct rx_uart_pkt_s *next;
  uint8_t tx_buf[400];
  uint8_t pkt_in_use;
  uint16_t cmd_len;
} rx_uart_pkt_t;

typedef struct rx_uart_queue_s {
  rx_uart_pkt_t *head;
  rx_uart_pkt_t *tail;
  uint32_t pkt_cnt;
} rx_uart_queue_t;

rx_uart_queue_t g_uart_rx_queue;
rx_uart_pkt_t g_uart_rx_pkt[MAX_UART_RX_QUEUE_SIZE];

/* uart */
extern ARM_DRIVER_USART Driver_USART0;

static ARM_DRIVER_USART *USARTdrv = &Driver_USART0;

ARM_USART_CAPABILITIES drv_capabilities;

ARM_USART_STATUS status;

static uint32_t ble_app_event_map;
static uint8_t uart_rx_in_progress;
osSemaphoreId_t ble_main_task_sem;
static uint32_t ble_app_event_map;
static uint32_t ble_app_event_map1;

volatile uint32_t read_tx_cnt = 0;
volatile uint32_t read_rx_cnt = 0;

uint8_t rx_buffer[BUFFER_SIZE];

uint8_t uart_rx_state = UART_READING_HCI_PKT_TYPE;
uint8_t uart_tx_done  = 0;
uint8_t pkt_len       = 0;
uint16_t cmd_length   = 0;
uint8_t dummy_tx      = 0;
rsi_data_packet_t rsi_data_packet;
void ARM_USART_SignalEvent(uint32_t event);
static const sl_wifi_device_configuration_t config = {
  .boot_option = LOAD_NWP_FW,
  .mac_address = NULL,
  .band        = SL_SI91X_WIFI_BAND_2_4GHZ,
  .region_code = US,
  .boot_config = { .oper_mode = SL_SI91X_CLIENT_MODE,
                   .coex_mode = SL_SI91X_WLAN_BLE_MODE,
#ifdef SLI_SI91X_MCU_INTERFACE
                   .feature_bit_map = (SL_SI91X_FEAT_WPS_DISABLE | RSI_FEATURE_BIT_MAP),
#else
                   .feature_bit_map            = RSI_FEATURE_BIT_MAP,
#endif
#if RSI_TCP_IP_BYPASS
                   .tcp_ip_feature_bit_map = RSI_TCP_IP_FEATURE_BIT_MAP,
#else
                   .tcp_ip_feature_bit_map     = (RSI_TCP_IP_FEATURE_BIT_MAP | SL_SI91X_TCP_IP_FEAT_EXTENSION_VALID),
#endif
                   .custom_feature_bit_map = (SL_SI91X_CUSTOM_FEAT_EXTENTION_VALID | RSI_CUSTOM_FEATURE_BIT_MAP),
                   .ext_custom_feature_bit_map =
                     (SL_SI91X_EXT_FEAT_LOW_POWER_MODE | MEMORY_CONFIG | SL_SI91X_EXT_FEAT_XTAL_CLK
                      | SL_SI91X_EXT_FEAT_FRONT_END_SWITCH_PINS_ULP_GPIO_4_5_0
                      | SL_SI91X_EXT_FEAT_BT_CUSTOM_FEAT_ENABLE),
                   .bt_feature_bit_map = (RSI_BT_FEATURE_BITMAP),
#ifdef RSI_PROCESS_MAX_RX_DATA
                   .ext_tcp_ip_feature_bit_map = (RSI_EXT_TCPIP_FEATURE_BITMAP | SL_SI91X_CONFIG_FEAT_EXTENTION_VALID
                                                  | SL_SI91X_EXT_TCP_MAX_RECV_LENGTH),
#else
                   .ext_tcp_ip_feature_bit_map = (RSI_EXT_TCPIP_FEATURE_BITMAP | SL_SI91X_CONFIG_FEAT_EXTENTION_VALID),
#endif
                   //!ENABLE_BLE_PROTOCOL in bt_feature_bit_map
                   .ble_feature_bit_map =
                     ((SL_SI91X_BLE_MAX_NBR_PERIPHERALS(RSI_BLE_MAX_NBR_PERIPHERALS)
                       | SL_SI91X_BLE_MAX_NBR_CENTRALS(RSI_BLE_MAX_NBR_CENTRALS)
                       | SL_SI91X_BLE_MAX_NBR_ATT_SERV(RSI_BLE_MAX_NBR_ATT_SERV)
                       | SL_SI91X_BLE_MAX_NBR_ATT_REC(RSI_BLE_MAX_NBR_ATT_REC))
                      | SL_SI91X_FEAT_BLE_CUSTOM_FEAT_EXTENTION_VALID | SL_SI91X_BLE_PWR_INX(RSI_BLE_PWR_INX)
                      | SL_SI91X_BLE_PWR_SAVE_OPTIONS(RSI_BLE_PWR_SAVE_OPTIONS)
                      | SL_SI91X_916_BLE_COMPATIBLE_FEAT_ENABLE
#if RSI_BLE_GATT_ASYNC_ENABLE
                      | SL_SI91X_BLE_GATT_ASYNC_ENABLE
#endif
                      ),

                   .ble_ext_feature_bit_map =
                     ((SL_SI91X_BLE_NUM_CONN_EVENTS(RSI_BLE_NUM_CONN_EVENTS)
                       | SL_SI91X_BLE_NUM_REC_BYTES(RSI_BLE_NUM_REC_BYTES))
#if RSI_BLE_INDICATE_CONFIRMATION_FROM_HOST
                      | SL_SI91X_BLE_INDICATE_CONFIRMATION_FROM_HOST //indication response from app
#endif
#if RSI_BLE_MTU_EXCHANGE_FROM_HOST
                      | SL_SI91X_BLE_MTU_EXCHANGE_FROM_HOST //MTU Exchange request initiation from app
#endif
#if RSI_BLE_SET_SCAN_RESP_DATA_FROM_HOST
                      | (SL_SI91X_BLE_SET_SCAN_RESP_DATA_FROM_HOST) //Set SCAN Resp Data from app
#endif
#if RSI_BLE_DISABLE_CODED_PHY_FROM_HOST
                      | (SL_SI91X_BLE_DISABLE_CODED_PHY_FROM_HOST) //Disable Coded PHY from app
#endif
#if BLE_SIMPLE_GATT
                      | SL_SI91X_BLE_GATT_INIT
#endif
#if RSI_BLE_ENABLE_ADV_EXTN
                      | SL_SI91X_BLE_ENABLE_ADV_EXTN
#endif
#if RSI_BLE_AE_MAX_ADV_SETS
                      | SL_SI91X_BLE_AE_MAX_ADV_SETS(RSI_BLE_AE_MAX_ADV_SETS)
#endif
                        ),
                   .config_feature_bit_map = (SL_SI91X_FEAT_SLEEP_GPIO_SEL_BITMAP | SL_SI91X_ENABLE_ENHANCED_MAX_PSP
                                              | RSI_CONFIG_FEATURE_BITMAP) }
};

const osThreadAttr_t thread_attributes = {
  .name       = "application_thread",
  .attr_bits  = 0,
  .cb_mem     = 0,
  .cb_size    = 0,
  .stack_mem  = 0,
  .stack_size = 3072,
  .priority   = 0,
  .tz_module  = 0,
  .reserved   = 0,
};

void Read_Capabilities(void)
{
  drv_capabilities = USARTdrv->GetCapabilities();
}

void rsi_ble_app_init_events()
{
  ble_app_event_map = 0;
  return;
}

void rsi_ble_app_set_event(uint32_t event_num)
{

  if (event_num < 32) {
    ble_app_event_map |= BIT(event_num);
  } else {
    ble_app_event_map1 |= BIT((event_num - 32));
  }

  if (ble_main_task_sem) {
    osSemaphoreRelease(ble_main_task_sem);
  }
  return;
}

/*==============================================*/
/**
 * @fn         rsi_ble_app_clear_event
 * @brief      clears the specific event.
 * @param[in]  event_num, specific event number.
 * @return     none.
 * @section description
 * This function is used to clear the specific event.
 */
static void rsi_ble_app_clear_event(uint32_t event_num)
{

  if (event_num < 32) {
    ble_app_event_map &= ~BIT(event_num);
  }

  return;
}

/*==============================================*/
/**
 * @fn         rsi_ble_app_get_event
 * @brief      returns the first set event based on priority
 * @param[in]  none.
 * @return     int32_t
 *             > 0  = event number
 *             -1   = not received any event
 * @section description
 * This function returns the highest priority event among all the set events
 */
static int32_t rsi_ble_app_get_event(void)
{
  uint32_t ix;

  for (ix = 0; ix < 64; ix++) {
    if (ix < 32) {
      if (ble_app_event_map & (1 << ix)) {
        return ix;
      }
    } else {
      if (ble_app_event_map1 & (1 << (ix - 32))) {
        return ix;
      }
    }
  }

  return (-1);
}

void rsi_ble_on_rcp_resp_rcvd(uint16_t status, rsi_ble_event_rcp_rcvd_info_t *resp_buf)
{
  UNUSED_PARAMETER(status);
  uint8_t ii;
  rx_uart_queue_t *rx_queue = &g_uart_rx_queue;
  rx_uart_pkt_t *rx_pkt     = NULL;

  for (ii = 0; ii < MAX_UART_RX_QUEUE_SIZE; ii++) {
    rx_pkt = &g_uart_rx_pkt[ii];

    if (rx_pkt != NULL) {
      if (rx_pkt->pkt_in_use == 0) {
        rx_pkt->pkt_in_use = 1;
        memcpy(rx_pkt->tx_buf, (resp_buf->data - 12), 1);
        switch (rx_pkt->tx_buf[0]) {
          case HCI_EVENT_PKT:
            rx_pkt->cmd_len = (uint16_t)resp_buf->data[1];
            rx_pkt->cmd_len += 2;
            break;
          case HCI_ACLDATA_PKT:
          case HCI_SCODATA_PKT:
            rx_pkt->cmd_len = *(uint16_t *)&resp_buf->data[2];
            rx_pkt->cmd_len += 4;
            break;
        }
        memcpy(&rx_pkt->tx_buf[1], resp_buf->data, rx_pkt->cmd_len);
        __disable_irq();

        ADD_TO_LIST(rx_queue, rx_pkt);
        __enable_irq();

        rsi_ble_app_set_event(RSI_APP_EVENT_RCP);
        return;
      }
    }
  }

  //Pkt dropped;
  return;
}

void get_pkt_length()
{
  if (rx_buffer[0] == HCI_COMMAND_PKT) {
    rx_buffer[3] = (uint8_t)cmd_length;
    pkt_len++;
  } else {
    *(uint16_t *)&rx_buffer[3] = cmd_length;
    pkt_len += 2;
  }
}

void read_user_packet(void)
{
  uint8_t *rx_ptr = rx_buffer;
  UNUSED_PARAMETER(rx_ptr);
  switch (uart_rx_state) {
    case UART_READING_HCI_PKT_TYPE: {
      pkt_len++;
      USARTdrv->Receive(&rx_buffer[1], 2);
      uart_rx_state = UART_READING_HCI_OPCODE;
    } break;
    case UART_READING_HCI_OPCODE: {
      pkt_len += 2;
      if (rx_buffer[0] == HCI_COMMAND_PKT) {
        USARTdrv->Receive(&cmd_length, 1);
        uart_rx_state = UART_READING_HCI_LEN;
      } else {
        USARTdrv->Receive(&cmd_length, 2);
        uart_rx_state = UART_READING_HCI_LEN;
      }
    } break;
    case UART_READING_HCI_LEN: {
      get_pkt_length();
      if (cmd_length == 0) {
        uart_rx_state = UART_READING_HCI_PKT_TYPE;
        uart_tx_done  = 1;
#if RSI_BT_RESET
        /* checking the HCI-RESET command */
        if (*(uint32_t *)rx_buffer == HCI_RESET_COMMAND) {
          sl_si91x_soc_nvic_reset();
        } else
#endif
        {
          rsi_ble_app_set_event(RSI_APP_EVENT_UART);
        }
      } else {
        USARTdrv->Receive(&rx_buffer[pkt_len], cmd_length);
        uart_rx_state = UART_RECEIVING_ACTUAL_PACKET;
      }
    } break;
    case UART_RECEIVING_ACTUAL_PACKET: {
      uart_rx_state = UART_READING_HCI_PKT_TYPE;
      uart_tx_done  = 1;
      rsi_ble_app_set_event(RSI_APP_EVENT_UART);
    } break;
  }
}

void ARM_USART_SignalEvent(uint32_t event)
{
  // Mask to get only the usart events,
  // bits 30-31 gives the instance from which this event occurred
  event &= (USART_EVENT_MASK);

  switch (event) {
    case SL_USART_EVENT_SEND_COMPLETE:
      read_tx_cnt         = USARTdrv->GetTxCount();
      uart_rx_in_progress = 0;
      if (!dummy_tx) {
        rx_uart_queue_t *rx_queue = &g_uart_rx_queue;
        rx_uart_pkt_t *rx_pkt     = rx_queue->head;
        if (rx_pkt != NULL) {
          rx_pkt->pkt_in_use = 0;
          DEL_FROM_LIST(rx_queue);
        }
        if (g_uart_rx_queue.pkt_cnt) {
          rsi_ble_app_set_event(RSI_APP_EVENT_RCP);
        }
      } else {
        dummy_tx = 0;
      }
      break;
    case SL_USART_EVENT_RECEIVE_COMPLETE:
      read_tx_cnt = USARTdrv->GetTxCount();
      read_user_packet();
      break;
    case SL_USART_EVENT_TRANSFER_COMPLETE:
      break;
    case SL_USART_EVENT_TX_COMPLETE:
      break;
    case SL_USART_EVENT_TX_UNDERFLOW:
      break;
    case SL_USART_EVENT_RX_OVERFLOW:
      break;
    case ARM_USART_EVENT_RX_TIMEOUT:
      break;
    case ARM_USART_EVENT_RX_BREAK:
      break;
    case ARM_USART_EVENT_RX_FRAMING_ERROR:
      break;
    case ARM_USART_EVENT_RX_PARITY_ERROR:
      break;
    case ARM_USART_EVENT_CTS:
      break;
    case ARM_USART_EVENT_DSR:
      break;
    case ARM_USART_EVENT_DCD:
      break;
    case ARM_USART_EVENT_RI:
      break;
  }
}

static void rsi_data_tx_send()
{
  memcpy(&rsi_data_packet.data[0], rx_buffer, (cmd_length + pkt_len));
  pkt_len = 0;
  rsi_bt_driver_send_cmd(RSI_BLE_REQ_HCI_RAW, &rsi_data_packet, NULL);
}

// Function to configure clock on powerup
static void core_and_pll_clock_update(void)
{
  // Core Clock runs at 80MHz SOC PLL Clock
  sl_si91x_clock_manager_m4_set_core_clk(M4_SOCPLLCLK, SOC_PLL_CLK);

  // All peripherals' source to be set to Interface PLL Clock
  // and it runs at 80MHz
  sl_si91x_clock_manager_set_pll_freq(INTF_PLL, INTF_PLL_CLK, PLL_REF_CLK_VAL_XTAL);
}

/*******************************************************************************
 * USART Example Initialization function
 ******************************************************************************/
int32_t rsi_ble_app_init_uart(void)
{
  int32_t status = 0;
  // Configures the system default clock and power configurations
  SystemCoreClockUpdate();

  core_and_pll_clock_update();

  // Read capabilities of UART
  Read_Capabilities();

  // Initialized board UART
  DEBUGINIT();

  // Initialize UART(Enable Clock)
  status = USARTdrv->Initialize(ARM_USART_SignalEvent);
  if (status != ARM_DRIVER_OK) {
    return status;
  }

  // Power up the UART peripheral
  status = USARTdrv->PowerControl(ARM_POWER_FULL);
  if (status != ARM_DRIVER_OK) {
    return status;
  }

  // Enable Receiver and Transmitter lines
  status = USARTdrv->Control(ARM_USART_CONTROL_TX, 1);
  if (status != ARM_DRIVER_OK) {
    return status;
  }

  status = USARTdrv->Control(ARM_USART_CONTROL_RX, 1);
  if (status != ARM_DRIVER_OK) {
    return status;
  }

  // Configure the UART to 256000 Bits/sec
  status = USARTdrv->Control(ARM_USART_MODE_ASYNCHRONOUS | ARM_USART_DATA_BITS_8 | ARM_USART_PARITY_NONE
                               | ARM_USART_STOP_BITS_1 | ARM_USART_FLOW_CONTROL_NONE,
                             BAUD_VALUE);
  if (status != ARM_DRIVER_OK) {
    return status;
  }
  return status;
}

uint8_t tx_buf_dummy[7] = { 0x04, 0x0E, 0x04, 0x01, 0x03, 0x0C, 0x00 };
void rsi_ble_hci_raw_task(void *argument)
{
  UNUSED_PARAMETER(argument);
  sl_status_t status     = 0;
  int32_t temp_event_map = 0;
#if RSI_BT_RESET
  uint32_t reg_read = 0;
  /* checking the bit(5) in MCU_STORAGE_REG2 to know the WWD reset source */
  reg_read = *(volatile uint32_t *)(0x24048138);
  DEBUGOUT("\n Reset reason : 0x%ld \n", reg_read);
  if (reg_read & BIT(5)) {
    //! If we are sending response immediately for hci reset command remote device not able to understand it. So adding the delay.
    USARTdrv->Send(tx_buf_dummy, (tx_buf_dummy[2] + 3));
    /* clearing bit(5) in MCU_STORAGE_REG2 */
    *(volatile uint32_t *)(0x24048138) &= ~BIT(5);
    uart_rx_in_progress = 1;
    dummy_tx            = 1;
  }
#endif

#ifdef FW_LOGGING_ENABLE
  //Fw log component level
  sl_fw_log_level_t fw_component_log_level;
#endif

  status = sl_wifi_init(&config, NULL, sl_wifi_default_event_handler);
  if (status != SL_STATUS_OK) {
    LOG_PRINT("\r\nWi-Fi Initialization Failed, Error Code : 0x%lX\r\n", status);
    return;
  } else {
    LOG_PRINT("\r\n Wi-Fi Initialization Successful\n");
  }

#ifdef FW_LOGGING_ENABLE
  //! Set log levels for firmware components
  sl_set_fw_component_log_levels(&fw_component_log_level);

  //! Configure firmware logging
  status = sl_fw_log_configure(FW_LOG_ENABLE,
                               FW_TSF_GRANULARITY_US,
                               &fw_component_log_level,
                               FW_LOG_BUFFER_SIZE,
                               sl_fw_log_callback);
  if (status != RSI_SUCCESS) {
    LOG_PRINT("\r\n Firmware Logging Init Failed\r\n");
  }
  //! Create firmware logging semaphore
  rsi_semaphore_create(&fw_log_app_sem, 0);
  //! Create firmware logging task
  rsi_task_create((rsi_task_function_t)sl_fw_log_task,
                  (uint8_t *)"fw_log_task",
                  RSI_FW_TASK_STACK_SIZE,
                  NULL,
                  RSI_FW_TASK_PRIORITY,
                  &fw_log_task_handle);
#endif
#if RSI_SET_REGION_SUPPORT && !SL_SI91X_ACX_MODULE
  status = sl_si91x_set_device_region(0, 0, 4);
  if (status != RSI_SUCCESS) {
    LOG_PRINT("\r\nSet Region Failed, Error Code : %ld\r\n", status);
    return;
  } else {
    LOG_PRINT("\r\nSet Region Success\r\n");
  }
#endif

  rsi_ble_enhanced_gap_extended_register_callbacks(RSI_BLE_ON_RCP_EVENT, (void *)rsi_ble_on_rcp_resp_rcvd);

  //! create ble main task if ble protocol is selected
  ble_main_task_sem = osSemaphoreNew(1, 0, NULL);

  //! initialize the event map
  rsi_ble_app_init_events();

  // Receives data
  status = USARTdrv->Receive(&rx_buffer[0], 1);
  if (status != ARM_DRIVER_OK) {
    return;
  }
  while (1) {
    //! checking for received events
    temp_event_map = rsi_ble_app_get_event();
    if (temp_event_map == RSI_FAILURE) {
      //! if events are not received, loop will be continued
      if (ble_main_task_sem) {
        osSemaphoreAcquire(ble_main_task_sem, osWaitForever);
      }
      continue;
    }
    switch (temp_event_map) {
      case RSI_APP_EVENT_UART: {
        rsi_ble_app_clear_event(RSI_APP_EVENT_UART);
        rsi_data_tx_send();
      } break;
      case RSI_APP_EVENT_RCP: {
        __disable_irq();
        rx_uart_queue_t *rx_queue = &g_uart_rx_queue;
        if ((rx_queue->pkt_cnt) && (uart_rx_in_progress == 0)) {
          rx_uart_pkt_t *rx_pkt = rx_queue->head;
          if (rx_pkt != NULL) {
            USARTdrv->Send(rx_pkt->tx_buf, (rx_pkt->cmd_len + 1));
            uart_rx_in_progress = 1;
          }
        }
        rsi_ble_app_clear_event(RSI_APP_EVENT_RCP);
        __enable_irq();
      } break;
    }
    if (uart_tx_done == 1) {
      uart_tx_done = 0;
      // Receives data
      status = USARTdrv->Receive(&rx_buffer[0], 1);
      if (status != ARM_DRIVER_OK) {
        return;
      }
    }
  }
}

/***************************************************************************/ /**
 * Initialize application.
 ******************************************************************************/
void app_init(const void *unused)
{
  UNUSED_PARAMETER(unused);
  rsi_ble_app_init_uart();
  osThreadNew((osThreadFunc_t)rsi_ble_hci_raw_task, NULL, &thread_attributes);
}

/***************************************************************************/ /**
 * App ticking function.
 ******************************************************************************/
void app_process_action(void)
{
}
