INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital IC Design/Projects/MIPS/MIPS/MIPS.sim/sim_1/synth/func/xsim/MIPS_TB_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital IC Design/Projects/MIPS/MIPS/MIPS.srcs/sources_1/imports/MIPS/CTRL_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital IC Design/Projects/MIPS/MIPS/MIPS.srcs/sources_1/imports/MIPS/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
WARNING: [VRFC 10-2845] overwriting previous definition of module MIPS [D:/Digital IC Design/Projects/MIPS/MIPS/MIPS.srcs/sources_1/imports/MIPS/MIPS.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital IC Design/Projects/MIPS/MIPS/MIPS.srcs/sources_1/imports/MIPS/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital IC Design/Projects/MIPS/MIPS/MIPS.srcs/sources_1/imports/MIPS/instraction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instraction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital IC Design/Projects/MIPS/MIPS/MIPS.srcs/sources_1/imports/MIPS/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital IC Design/Projects/MIPS/MIPS/MIPS.srcs/sources_1/imports/MIPS/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Digital IC Design/Projects/MIPS/MIPS/MIPS.srcs/sim_1/imports/MIPS/MIPS_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_TB
