# Wolv Z1 CPU core #

Wolv Z1 CPU core supports currently only riscv32-imcb instruction set architecture and is implemented with 3-stage pipeline and Neumann bus architecture.

## Dhrystone Benchmark ##
| Cycles | Dhrystone/s/MHz | DMIPS/s/MHz | Iteration |
| ------ | --------------- | ----------- | --------- |
|    477 |            2096 |        1.19 |      1000 |

## Coremark Benchmark ##
| Cycles | Iteration/s/MHz | Iteration |
| ------ | --------------- | --------- |
| 366319 |            2.73 |        10 |

Documentation will be expanded in the future.
