
../clases/2_clase/ciaa//psf1/out/psf1.elf:     file format elf32-littlearm
../clases/2_clase/ciaa//psf1/out/psf1.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000381

Program Header:
0x70000001 off    0x00011eb0 vaddr 0x1a001eb0 paddr 0x1a001eb0 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010048 vaddr 0x10000048 paddr 0x10000048 align 2**16
         filesz 0x00000000 memsz 0x00000428 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00001eb8 memsz 0x00001eb8 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a001eb8 align 2**16
         filesz 0x00000048 memsz 0x00000048 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001eac  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000048  10000000  1a001eb8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020048  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020048  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020048  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
  6 .bss          00000428  10000048  10000048  00010048  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020048  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020048  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020048  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
 11 .init_array   00000004  1a001eac  1a001eac  00011eac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a001eb0  1a001eb0  00011eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  00020048  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  00020048  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  00020048  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  00020048  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
 18 .noinit       00000000  10000470  10000470  00020048  2**2
                  CONTENTS
 19 .debug_info   0001a33b  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00003af0  00000000  00000000  0003a383  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000928  00000000  00000000  0003de73  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 000008e8  00000000  00000000  0003e79b  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000c9c1  00000000  00000000  0003f083  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   0000aee3  00000000  00000000  0004ba44  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    00027baa  00000000  00000000  00056927  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      000000d5  00000000  00000000  0007e4d1  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000037  00000000  00000000  0007e5a6  2**0
                  CONTENTS, READONLY
 28 .debug_frame  0000166c  00000000  00000000  0007e5e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_loc    00006976  00000000  00000000  0007fc4c  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000048 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a001eac l    d  .init_array	00000000 .init_array
1a001eb0 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000470 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 psf.c
00000000 l    df *ABS*	00000000 board.c
1a00040c l     F .text	00000044 Board_LED_Init
1a000450 l     F .text	00000040 Board_TEC_Init
1a000490 l     F .text	00000040 Board_GPIO_Init
1a0004d0 l     F .text	00000030 Board_ADC_Init
1a000500 l     F .text	00000038 Board_SPI_Init
1a000538 l     F .text	00000024 Board_I2C_Init
1a001c00 l     O .text	00000008 GpioButtons
1a001c08 l     O .text	0000000c GpioLeds
1a001c14 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a001c2c l     O .text	00000004 InitClkStates
1a001c30 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a000668 l     F .text	0000002c Chip_UART_GetIndex
1a001ca4 l     O .text	00000008 UART_BClock
1a001cac l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a000810 l     F .text	00000014 Chip_ADC_GetClockIndex
1a000824 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0009ec l     F .text	000000a4 pll_calc_divs
1a000a90 l     F .text	0000010c pll_get_frac
1a000b9c l     F .text	0000004c Chip_Clock_FindBaseClock
1a000e10 l     F .text	00000022 Chip_Clock_GetDivRate
1000004c l     O .bss	00000008 audio_usb_pll_freq
1a001cc0 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a001d2c l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a001108 l     F .text	00000014 Chip_SSP_GetClockIndex
1a00111c l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000000 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000038 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_uart.c
1a001d74 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 sapi_tick.c
10000054 l     O .bss	00000004 callBackFuncParams
10000058 l     O .bss	00000008 tickCounter
10000060 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_adc.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a001544 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10000064 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 system.c
00000000 l    df *ABS*	00000000 
1a001eb0 l       .init_array	00000000 __init_array_end
1a001eac l       .bss_RAM5	00000000 __preinit_array_end
1a001eac l       .init_array	00000000 __init_array_start
1a001eac l       .bss_RAM5	00000000 __preinit_array_start
1a000c34 g     F .text	0000001c Chip_Clock_GetDividerSource
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a00134e g     F .text	0000001c uartWriteByteArray
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a0008bc g     F .text	00000016 Chip_ADC_DeInit
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a0005b0 g     F .text	00000008 __stdio_init
1a00017a  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a000982 g     F .text	0000000c Chip_ADC_SetResolution
1a001400 g     F .text	00000034 SysTick_Handler
1a0006e8 g     F .text	00000040 Chip_UART_SetBaud
1a00037c  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a001eb8 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
53ff750e g       *ABS*	00000000 __valid_user_code_checksum
1a001eb8 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a000eb2 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a00189c g     F .text	00000000 .hidden __aeabi_uldivmod
10000470 g       .noinit	00000000 _noinit
10000468 g     O .bss	00000004 SystemCoreClock
1a000694 g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a000864 g     F .text	00000018 readAdcVal
1a000180  w    F .text	00000002 UsageFault_Handler
1a000f64 g     F .text	0000004c Chip_Clock_GetRate
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a0005f0 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a0018cc g     F .text	000002cc .hidden __udivmoddi4
1a001bfc g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a001eb0 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a000856 g     F .text	0000000e setStartMode
1a001b9c g     F .text	00000048 __libc_init_array
1a001434 g     F .text	000000b8 adcInit
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000580 g     F .text	00000030 Board_Init
1a00040a  w    F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10000470 g       .bss	00000000 _ebss
1a00098e g     F .text	00000028 Chip_ADC_EnableChannel
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a000380 g     F .text	00000088 Reset_Handler
1a001384 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a001200 g     F .text	00000038 Chip_I2C_SetClockRate
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a000be8 g     F .text	0000004c Chip_Clock_EnableCrystal
1a0008d2 g     F .text	00000008 Chip_ADC_ReadValue
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018a g     F .text	0000001e data_init
1a000930 g     F .text	00000020 Chip_ADC_SetStartMode
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a0011dc g     F .text	00000024 Chip_I2C_Init
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a000da4 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a001dc4 g     O .text	000000e6 gpioPinsInit
1a001334 g     F .text	0000001a uartWriteByte
1a001134 g     F .text	00000012 Chip_SSP_SetClockRate
1a0017f6 g     F .text	00000016 gpioToggle
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a0014ec g     F .text	00000058 adcRead
1a000e8c g     F .text	00000026 Chip_Clock_GetBaseClock
10000048 g       .bss	00000000 _bss
1a0008da g     F .text	00000036 Chip_ADC_ReadStatus
1a000950 g     F .text	00000032 Chip_ADC_SetSampleRate
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a001146 g     F .text	0000003e Chip_SSP_SetBitRate
1a001104 g     F .text	00000002 Chip_GPIO_Init
1a001c28 g     O .text	00000004 OscRateIn
1a0012b8 g     F .text	0000007c uartInit
10000470 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
10000068 g     O .bss	00000400 adc
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a001578 g     F .text	000001ac gpioInit
1a001b98  w    F .text	00000002 .hidden __aeabi_ldiv0
1a00180c g     F .text	0000001c USB0_IRQHandler
1a000f30 g     F .text	00000034 Chip_Clock_Disable
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a000c50 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001be4 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000300 g     F .text	0000007c main
1a0001ba  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a00128c g     F .text	00000018 uartTxReady
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a000ec0 g     F .text	0000003c Chip_Clock_EnableOpts
1a000c6c g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000d24 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a001238 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a001724 g     F .text	0000006a gpioWrite
1a000408  w    F .text	00000002 _fini
1a00087c g     F .text	00000040 Chip_ADC_Init
1000046c g     O .bss	00000004 g_pUsbApi
1a0005b8 g     F .text	00000038 Board_SetupMuxing
1a000728 g     F .text	000000e8 Chip_UART_SetBaudFDR
10000040 g     O .data	00000008 tickRateMS
1a0009b6 g     F .text	00000022 Chip_ADC_SetBurstCmd
1a0001ba  w    F .text	00000002 ETH_IRQHandler
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0012a4 g     F .text	00000014 uartTxWrite
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10000470 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a001184 g     F .text	00000038 Chip_SSP_Init
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a00055c g     F .text	00000024 Board_Debug_Init
1a000910 g     F .text	00000020 Chip_ADC_Int_SetChannelCmd
10000048 g       .data	00000000 _edata
1a0011bc g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a000fb0 g     F .text	00000154 Chip_SetupCoreClock
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000040 g_pfnVectors
1a0009d8 g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a001b98  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a000efc g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a00178e g     F .text	00000068 gpioRead
1a001828 g     F .text	00000074 boardInit
10000048 g     O .bss	00000002 sample
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a00136c g     F .text	00000018 tickPowerSet
1a000e34 g     F .text	00000058 Chip_Clock_SetBaseClock
1a001270 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a00065c g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 81 03 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 0e 75 ff 53     }............u.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	01 14 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	0d 18 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a001eb8 	.word	0x1a001eb8
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000048 	.word	0x00000048
1a000120:	1a001eb8 	.word	0x1a001eb8
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a001eb8 	.word	0x1a001eb8
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a001eb8 	.word	0x1a001eb8
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a001eb8 	.word	0x1a001eb8
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000048 	.word	0x10000048
1a000154:	00000428 	.word	0x00000428
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <data_init>:
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
1a000190:	b410      	push	{r4}
1a000192:	6804      	ldr	r4, [r0, #0]
1a000194:	600c      	str	r4, [r1, #0]
1a000196:	3304      	adds	r3, #4
1a000198:	3004      	adds	r0, #4
1a00019a:	3104      	adds	r1, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	e003      	b.n	1a0001b4 <bss_init+0xc>
1a0001ac:	2200      	movs	r2, #0
1a0001ae:	6002      	str	r2, [r0, #0]
1a0001b0:	3304      	adds	r3, #4
1a0001b2:	3004      	adds	r0, #4
1a0001b4:	428b      	cmp	r3, r1
1a0001b6:	d3f9      	bcc.n	1a0001ac <bss_init+0x4>
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <main>:

#define LENGTH 512
int16_t adc [ LENGTH ];
uint16_t sample = 0;

int main ( void ) {
1a000300:	b508      	push	{r3, lr}
   boardConfig       (                          );
1a000302:	f001 fa91 	bl	1a001828 <boardInit>
   uartConfig        ( UART_USB, 460800         );
1a000306:	f44f 21e1 	mov.w	r1, #460800	; 0x70800
1a00030a:	2003      	movs	r0, #3
1a00030c:	f000 ffd4 	bl	1a0012b8 <uartInit>
   adcConfig         ( ADC_ENABLE               );
1a000310:	2000      	movs	r0, #0
1a000312:	f001 f88f 	bl	1a001434 <adcInit>
   cyclesCounterInit ( EDU_CIAA_NXP_CLOCK_SPEED );
1a000316:	4814      	ldr	r0, [pc, #80]	; (1a000368 <main+0x68>)
1a000318:	f000 ffaa 	bl	1a001270 <cyclesCounterInit>
   while(1) {
      cyclesCounterReset();
1a00031c:	2600      	movs	r6, #0
1a00031e:	4b13      	ldr	r3, [pc, #76]	; (1a00036c <main+0x6c>)
1a000320:	601e      	str	r6, [r3, #0]
      uartWriteByteArray ( UART_USB ,(uint8_t* )&adc[sample] ,sizeof(adc[0]) );
1a000322:	4c13      	ldr	r4, [pc, #76]	; (1a000370 <main+0x70>)
1a000324:	8821      	ldrh	r1, [r4, #0]
1a000326:	4d13      	ldr	r5, [pc, #76]	; (1a000374 <main+0x74>)
1a000328:	2202      	movs	r2, #2
1a00032a:	eb05 0141 	add.w	r1, r5, r1, lsl #1
1a00032e:	2003      	movs	r0, #3
1a000330:	f001 f80d 	bl	1a00134e <uartWriteByteArray>
      adc[sample] = ((int16_t )adcRead(CH1)-512);
1a000334:	4630      	mov	r0, r6
1a000336:	f001 f8d9 	bl	1a0014ec <adcRead>
1a00033a:	8823      	ldrh	r3, [r4, #0]
1a00033c:	f5a0 7000 	sub.w	r0, r0, #512	; 0x200
1a000340:	f825 0013 	strh.w	r0, [r5, r3, lsl #1]
      if ( ++sample==LENGTH ) {
1a000344:	3301      	adds	r3, #1
1a000346:	b29b      	uxth	r3, r3
1a000348:	8023      	strh	r3, [r4, #0]
1a00034a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a00034e:	d1e5      	bne.n	1a00031c <main+0x1c>
         sample = 0;
1a000350:	4623      	mov	r3, r4
1a000352:	801e      	strh	r6, [r3, #0]
         uartWriteByteArray ( UART_USB ,"header" ,6 );
1a000354:	2206      	movs	r2, #6
1a000356:	4908      	ldr	r1, [pc, #32]	; (1a000378 <main+0x78>)
1a000358:	2003      	movs	r0, #3
1a00035a:	f000 fff8 	bl	1a00134e <uartWriteByteArray>
         gpioToggle         ( LEDR                  );
1a00035e:	2028      	movs	r0, #40	; 0x28
1a000360:	f001 fa49 	bl	1a0017f6 <gpioToggle>
1a000364:	e7da      	b.n	1a00031c <main+0x1c>
1a000366:	bf00      	nop
1a000368:	0c28cb00 	.word	0x0c28cb00
1a00036c:	e0001004 	.word	0xe0001004
1a000370:	10000048 	.word	0x10000048
1a000374:	10000068 	.word	0x10000068
1a000378:	1a001bf4 	.word	0x1a001bf4

1a00037c <initialise_monitor_handles>:
1a00037c:	4770      	bx	lr
1a00037e:	Address 0x000000001a00037e is out of bounds.


1a000380 <Reset_Handler>:
1a000380:	b510      	push	{r4, lr}
1a000382:	b672      	cpsid	i
1a000384:	4b19      	ldr	r3, [pc, #100]	; (1a0003ec <Reset_Handler+0x6c>)
1a000386:	4a1a      	ldr	r2, [pc, #104]	; (1a0003f0 <Reset_Handler+0x70>)
1a000388:	601a      	str	r2, [r3, #0]
1a00038a:	3304      	adds	r3, #4
1a00038c:	4a19      	ldr	r2, [pc, #100]	; (1a0003f4 <Reset_Handler+0x74>)
1a00038e:	601a      	str	r2, [r3, #0]
1a000390:	2300      	movs	r3, #0
1a000392:	e005      	b.n	1a0003a0 <Reset_Handler+0x20>
1a000394:	4a18      	ldr	r2, [pc, #96]	; (1a0003f8 <Reset_Handler+0x78>)
1a000396:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a00039a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
1a00039e:	3301      	adds	r3, #1
1a0003a0:	2b07      	cmp	r3, #7
1a0003a2:	d9f7      	bls.n	1a000394 <Reset_Handler+0x14>
1a0003a4:	b662      	cpsie	i
1a0003a6:	4b15      	ldr	r3, [pc, #84]	; (1a0003fc <Reset_Handler+0x7c>)
1a0003a8:	e007      	b.n	1a0003ba <Reset_Handler+0x3a>
1a0003aa:	f103 040c 	add.w	r4, r3, #12
1a0003ae:	689a      	ldr	r2, [r3, #8]
1a0003b0:	6859      	ldr	r1, [r3, #4]
1a0003b2:	6818      	ldr	r0, [r3, #0]
1a0003b4:	f7ff fee9 	bl	1a00018a <data_init>
1a0003b8:	4623      	mov	r3, r4
1a0003ba:	4a11      	ldr	r2, [pc, #68]	; (1a000400 <Reset_Handler+0x80>)
1a0003bc:	4293      	cmp	r3, r2
1a0003be:	d3f4      	bcc.n	1a0003aa <Reset_Handler+0x2a>
1a0003c0:	e006      	b.n	1a0003d0 <Reset_Handler+0x50>
1a0003c2:	461c      	mov	r4, r3
1a0003c4:	6859      	ldr	r1, [r3, #4]
1a0003c6:	f854 0b08 	ldr.w	r0, [r4], #8
1a0003ca:	f7ff feed 	bl	1a0001a8 <bss_init>
1a0003ce:	4623      	mov	r3, r4
1a0003d0:	4a0c      	ldr	r2, [pc, #48]	; (1a000404 <Reset_Handler+0x84>)
1a0003d2:	4293      	cmp	r3, r2
1a0003d4:	d3f5      	bcc.n	1a0003c2 <Reset_Handler+0x42>
1a0003d6:	f000 ff2f 	bl	1a001238 <SystemInit>
1a0003da:	f001 fbdf 	bl	1a001b9c <__libc_init_array>
1a0003de:	f7ff ffcd 	bl	1a00037c <initialise_monitor_handles>
1a0003e2:	f7ff ff8d 	bl	1a000300 <main>
1a0003e6:	bf30      	wfi
1a0003e8:	e7fd      	b.n	1a0003e6 <Reset_Handler+0x66>
1a0003ea:	bf00      	nop
1a0003ec:	40053100 	.word	0x40053100
1a0003f0:	10df1000 	.word	0x10df1000
1a0003f4:	01dff7ff 	.word	0x01dff7ff
1a0003f8:	e000e280 	.word	0xe000e280
1a0003fc:	1a000114 	.word	0x1a000114
1a000400:	1a000150 	.word	0x1a000150
1a000404:	1a000178 	.word	0x1a000178

1a000408 <_fini>:
1a000408:	4770      	bx	lr

1a00040a <_init>:
1a00040a:	4770      	bx	lr

1a00040c <Board_LED_Init>:
1a00040c:	2200      	movs	r2, #0
1a00040e:	2a05      	cmp	r2, #5
1a000410:	d819      	bhi.n	1a000446 <Board_LED_Init+0x3a>
1a000412:	b470      	push	{r4, r5, r6}
1a000414:	490c      	ldr	r1, [pc, #48]	; (1a000448 <Board_LED_Init+0x3c>)
1a000416:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a00041a:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a00041e:	784c      	ldrb	r4, [r1, #1]
1a000420:	4b0a      	ldr	r3, [pc, #40]	; (1a00044c <Board_LED_Init+0x40>)
1a000422:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a000426:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a00042a:	2001      	movs	r0, #1
1a00042c:	40a0      	lsls	r0, r4
1a00042e:	4301      	orrs	r1, r0
1a000430:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
1a000434:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000438:	2100      	movs	r1, #0
1a00043a:	5519      	strb	r1, [r3, r4]
1a00043c:	3201      	adds	r2, #1
1a00043e:	2a05      	cmp	r2, #5
1a000440:	d9e8      	bls.n	1a000414 <Board_LED_Init+0x8>
1a000442:	bc70      	pop	{r4, r5, r6}
1a000444:	4770      	bx	lr
1a000446:	4770      	bx	lr
1a000448:	1a001c08 	.word	0x1a001c08
1a00044c:	400f4000 	.word	0x400f4000

1a000450 <Board_TEC_Init>:
1a000450:	2300      	movs	r3, #0
1a000452:	2b03      	cmp	r3, #3
1a000454:	d816      	bhi.n	1a000484 <Board_TEC_Init+0x34>
1a000456:	b430      	push	{r4, r5}
1a000458:	490b      	ldr	r1, [pc, #44]	; (1a000488 <Board_TEC_Init+0x38>)
1a00045a:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00045e:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000462:	784d      	ldrb	r5, [r1, #1]
1a000464:	4c09      	ldr	r4, [pc, #36]	; (1a00048c <Board_TEC_Init+0x3c>)
1a000466:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00046a:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a00046e:	2001      	movs	r0, #1
1a000470:	40a8      	lsls	r0, r5
1a000472:	ea21 0100 	bic.w	r1, r1, r0
1a000476:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
1a00047a:	3301      	adds	r3, #1
1a00047c:	2b03      	cmp	r3, #3
1a00047e:	d9eb      	bls.n	1a000458 <Board_TEC_Init+0x8>
1a000480:	bc30      	pop	{r4, r5}
1a000482:	4770      	bx	lr
1a000484:	4770      	bx	lr
1a000486:	bf00      	nop
1a000488:	1a001c00 	.word	0x1a001c00
1a00048c:	400f4000 	.word	0x400f4000

1a000490 <Board_GPIO_Init>:
1a000490:	2300      	movs	r3, #0
1a000492:	2b08      	cmp	r3, #8
1a000494:	d816      	bhi.n	1a0004c4 <Board_GPIO_Init+0x34>
1a000496:	b430      	push	{r4, r5}
1a000498:	490b      	ldr	r1, [pc, #44]	; (1a0004c8 <Board_GPIO_Init+0x38>)
1a00049a:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00049e:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0004a2:	784d      	ldrb	r5, [r1, #1]
1a0004a4:	4c09      	ldr	r4, [pc, #36]	; (1a0004cc <Board_GPIO_Init+0x3c>)
1a0004a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0004aa:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0004ae:	2001      	movs	r0, #1
1a0004b0:	40a8      	lsls	r0, r5
1a0004b2:	ea21 0100 	bic.w	r1, r1, r0
1a0004b6:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
1a0004ba:	3301      	adds	r3, #1
1a0004bc:	2b08      	cmp	r3, #8
1a0004be:	d9eb      	bls.n	1a000498 <Board_GPIO_Init+0x8>
1a0004c0:	bc30      	pop	{r4, r5}
1a0004c2:	4770      	bx	lr
1a0004c4:	4770      	bx	lr
1a0004c6:	bf00      	nop
1a0004c8:	1a001c14 	.word	0x1a001c14
1a0004cc:	400f4000 	.word	0x400f4000

1a0004d0 <Board_ADC_Init>:
1a0004d0:	b510      	push	{r4, lr}
1a0004d2:	b082      	sub	sp, #8
1a0004d4:	4c08      	ldr	r4, [pc, #32]	; (1a0004f8 <Board_ADC_Init+0x28>)
1a0004d6:	4669      	mov	r1, sp
1a0004d8:	4620      	mov	r0, r4
1a0004da:	f000 f9cf 	bl	1a00087c <Chip_ADC_Init>
1a0004de:	4a07      	ldr	r2, [pc, #28]	; (1a0004fc <Board_ADC_Init+0x2c>)
1a0004e0:	4669      	mov	r1, sp
1a0004e2:	4620      	mov	r0, r4
1a0004e4:	f000 fa34 	bl	1a000950 <Chip_ADC_SetSampleRate>
1a0004e8:	2200      	movs	r2, #0
1a0004ea:	4669      	mov	r1, sp
1a0004ec:	4620      	mov	r0, r4
1a0004ee:	f000 fa48 	bl	1a000982 <Chip_ADC_SetResolution>
1a0004f2:	b002      	add	sp, #8
1a0004f4:	bd10      	pop	{r4, pc}
1a0004f6:	bf00      	nop
1a0004f8:	400e3000 	.word	0x400e3000
1a0004fc:	00061a80 	.word	0x00061a80

1a000500 <Board_SPI_Init>:
1a000500:	b510      	push	{r4, lr}
1a000502:	4c0b      	ldr	r4, [pc, #44]	; (1a000530 <Board_SPI_Init+0x30>)
1a000504:	4620      	mov	r0, r4
1a000506:	f000 fe3d 	bl	1a001184 <Chip_SSP_Init>
1a00050a:	6863      	ldr	r3, [r4, #4]
1a00050c:	f023 0304 	bic.w	r3, r3, #4
1a000510:	6063      	str	r3, [r4, #4]
1a000512:	6823      	ldr	r3, [r4, #0]
1a000514:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000518:	f043 0307 	orr.w	r3, r3, #7
1a00051c:	6023      	str	r3, [r4, #0]
1a00051e:	4905      	ldr	r1, [pc, #20]	; (1a000534 <Board_SPI_Init+0x34>)
1a000520:	4620      	mov	r0, r4
1a000522:	f000 fe10 	bl	1a001146 <Chip_SSP_SetBitRate>
1a000526:	6863      	ldr	r3, [r4, #4]
1a000528:	f043 0302 	orr.w	r3, r3, #2
1a00052c:	6063      	str	r3, [r4, #4]
1a00052e:	bd10      	pop	{r4, pc}
1a000530:	400c5000 	.word	0x400c5000
1a000534:	000186a0 	.word	0x000186a0

1a000538 <Board_I2C_Init>:
1a000538:	b508      	push	{r3, lr}
1a00053a:	2000      	movs	r0, #0
1a00053c:	f000 fe4e 	bl	1a0011dc <Chip_I2C_Init>
1a000540:	4b04      	ldr	r3, [pc, #16]	; (1a000554 <Board_I2C_Init+0x1c>)
1a000542:	f640 0208 	movw	r2, #2056	; 0x808
1a000546:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
1a00054a:	4903      	ldr	r1, [pc, #12]	; (1a000558 <Board_I2C_Init+0x20>)
1a00054c:	2000      	movs	r0, #0
1a00054e:	f000 fe57 	bl	1a001200 <Chip_I2C_SetClockRate>
1a000552:	bd08      	pop	{r3, pc}
1a000554:	40086000 	.word	0x40086000
1a000558:	000f4240 	.word	0x000f4240

1a00055c <Board_Debug_Init>:
1a00055c:	b510      	push	{r4, lr}
1a00055e:	4c07      	ldr	r4, [pc, #28]	; (1a00057c <Board_Debug_Init+0x20>)
1a000560:	4620      	mov	r0, r4
1a000562:	f000 f897 	bl	1a000694 <Chip_UART_Init>
1a000566:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a00056a:	4620      	mov	r0, r4
1a00056c:	f000 f8dc 	bl	1a000728 <Chip_UART_SetBaudFDR>
1a000570:	2303      	movs	r3, #3
1a000572:	60e3      	str	r3, [r4, #12]
1a000574:	2301      	movs	r3, #1
1a000576:	65e3      	str	r3, [r4, #92]	; 0x5c
1a000578:	bd10      	pop	{r4, pc}
1a00057a:	bf00      	nop
1a00057c:	400c1000 	.word	0x400c1000

1a000580 <Board_Init>:
1a000580:	b508      	push	{r3, lr}
1a000582:	f7ff ffeb 	bl	1a00055c <Board_Debug_Init>
1a000586:	4809      	ldr	r0, [pc, #36]	; (1a0005ac <Board_Init+0x2c>)
1a000588:	f000 fdbc 	bl	1a001104 <Chip_GPIO_Init>
1a00058c:	f7ff ff80 	bl	1a000490 <Board_GPIO_Init>
1a000590:	f7ff ff9e 	bl	1a0004d0 <Board_ADC_Init>
1a000594:	f7ff ffb4 	bl	1a000500 <Board_SPI_Init>
1a000598:	f7ff ffce 	bl	1a000538 <Board_I2C_Init>
1a00059c:	f7ff ff36 	bl	1a00040c <Board_LED_Init>
1a0005a0:	f7ff ff56 	bl	1a000450 <Board_TEC_Init>
1a0005a4:	f000 fa18 	bl	1a0009d8 <SystemCoreClockUpdate>
1a0005a8:	bd08      	pop	{r3, pc}
1a0005aa:	bf00      	nop
1a0005ac:	400f4000 	.word	0x400f4000

1a0005b0 <__stdio_init>:
1a0005b0:	b508      	push	{r3, lr}
1a0005b2:	f7ff ffd3 	bl	1a00055c <Board_Debug_Init>
1a0005b6:	bd08      	pop	{r3, pc}

1a0005b8 <Board_SetupMuxing>:
1a0005b8:	2300      	movs	r3, #0
1a0005ba:	2b1c      	cmp	r3, #28
1a0005bc:	d812      	bhi.n	1a0005e4 <Board_SetupMuxing+0x2c>
1a0005be:	b410      	push	{r4}
1a0005c0:	4a09      	ldr	r2, [pc, #36]	; (1a0005e8 <Board_SetupMuxing+0x30>)
1a0005c2:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0005c6:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0005ca:	784a      	ldrb	r2, [r1, #1]
1a0005cc:	8848      	ldrh	r0, [r1, #2]
1a0005ce:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0005d2:	4906      	ldr	r1, [pc, #24]	; (1a0005ec <Board_SetupMuxing+0x34>)
1a0005d4:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
1a0005d8:	3301      	adds	r3, #1
1a0005da:	2b1c      	cmp	r3, #28
1a0005dc:	d9f0      	bls.n	1a0005c0 <Board_SetupMuxing+0x8>
1a0005de:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0005e2:	4770      	bx	lr
1a0005e4:	4770      	bx	lr
1a0005e6:	bf00      	nop
1a0005e8:	1a001c30 	.word	0x1a001c30
1a0005ec:	40086000 	.word	0x40086000

1a0005f0 <Board_SetupClocking>:
1a0005f0:	b510      	push	{r4, lr}
1a0005f2:	4a17      	ldr	r2, [pc, #92]	; (1a000650 <Board_SetupClocking+0x60>)
1a0005f4:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0005f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0005fc:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000600:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
1a000604:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000608:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a00060c:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000610:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
1a000614:	2201      	movs	r2, #1
1a000616:	490f      	ldr	r1, [pc, #60]	; (1a000654 <Board_SetupClocking+0x64>)
1a000618:	2006      	movs	r0, #6
1a00061a:	f000 fcc9 	bl	1a000fb0 <Chip_SetupCoreClock>
1a00061e:	2400      	movs	r4, #0
1a000620:	b14c      	cbz	r4, 1a000636 <Board_SetupClocking+0x46>
1a000622:	4b0b      	ldr	r3, [pc, #44]	; (1a000650 <Board_SetupClocking+0x60>)
1a000624:	685a      	ldr	r2, [r3, #4]
1a000626:	f022 020c 	bic.w	r2, r2, #12
1a00062a:	605a      	str	r2, [r3, #4]
1a00062c:	685a      	ldr	r2, [r3, #4]
1a00062e:	f042 0203 	orr.w	r2, r2, #3
1a000632:	605a      	str	r2, [r3, #4]
1a000634:	bd10      	pop	{r4, pc}
1a000636:	4808      	ldr	r0, [pc, #32]	; (1a000658 <Board_SetupClocking+0x68>)
1a000638:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a00063c:	2301      	movs	r3, #1
1a00063e:	788a      	ldrb	r2, [r1, #2]
1a000640:	7849      	ldrb	r1, [r1, #1]
1a000642:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000646:	f000 fbf5 	bl	1a000e34 <Chip_Clock_SetBaseClock>
1a00064a:	3401      	adds	r4, #1
1a00064c:	e7e8      	b.n	1a000620 <Board_SetupClocking+0x30>
1a00064e:	bf00      	nop
1a000650:	40043000 	.word	0x40043000
1a000654:	0c28cb00 	.word	0x0c28cb00
1a000658:	1a001c2c 	.word	0x1a001c2c

1a00065c <Board_SystemInit>:
1a00065c:	b508      	push	{r3, lr}
1a00065e:	f7ff ffab 	bl	1a0005b8 <Board_SetupMuxing>
1a000662:	f7ff ffc5 	bl	1a0005f0 <Board_SetupClocking>
1a000666:	bd08      	pop	{r3, pc}

1a000668 <Chip_UART_GetIndex>:
1a000668:	4b09      	ldr	r3, [pc, #36]	; (1a000690 <Chip_UART_GetIndex+0x28>)
1a00066a:	4298      	cmp	r0, r3
1a00066c:	d009      	beq.n	1a000682 <Chip_UART_GetIndex+0x1a>
1a00066e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a000672:	4298      	cmp	r0, r3
1a000674:	d007      	beq.n	1a000686 <Chip_UART_GetIndex+0x1e>
1a000676:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a00067a:	4298      	cmp	r0, r3
1a00067c:	d005      	beq.n	1a00068a <Chip_UART_GetIndex+0x22>
1a00067e:	2000      	movs	r0, #0
1a000680:	4770      	bx	lr
1a000682:	2002      	movs	r0, #2
1a000684:	4770      	bx	lr
1a000686:	2003      	movs	r0, #3
1a000688:	4770      	bx	lr
1a00068a:	2001      	movs	r0, #1
1a00068c:	4770      	bx	lr
1a00068e:	bf00      	nop
1a000690:	400c1000 	.word	0x400c1000

1a000694 <Chip_UART_Init>:
1a000694:	b530      	push	{r4, r5, lr}
1a000696:	b083      	sub	sp, #12
1a000698:	4604      	mov	r4, r0
1a00069a:	f7ff ffe5 	bl	1a000668 <Chip_UART_GetIndex>
1a00069e:	2301      	movs	r3, #1
1a0006a0:	461a      	mov	r2, r3
1a0006a2:	4619      	mov	r1, r3
1a0006a4:	4d0e      	ldr	r5, [pc, #56]	; (1a0006e0 <Chip_UART_Init+0x4c>)
1a0006a6:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0006aa:	f000 fc09 	bl	1a000ec0 <Chip_Clock_EnableOpts>
1a0006ae:	2307      	movs	r3, #7
1a0006b0:	60a3      	str	r3, [r4, #8]
1a0006b2:	2300      	movs	r3, #0
1a0006b4:	65e3      	str	r3, [r4, #92]	; 0x5c
1a0006b6:	6063      	str	r3, [r4, #4]
1a0006b8:	60e3      	str	r3, [r4, #12]
1a0006ba:	6223      	str	r3, [r4, #32]
1a0006bc:	64e3      	str	r3, [r4, #76]	; 0x4c
1a0006be:	6563      	str	r3, [r4, #84]	; 0x54
1a0006c0:	6523      	str	r3, [r4, #80]	; 0x50
1a0006c2:	4b08      	ldr	r3, [pc, #32]	; (1a0006e4 <Chip_UART_Init+0x50>)
1a0006c4:	429c      	cmp	r4, r3
1a0006c6:	d006      	beq.n	1a0006d6 <Chip_UART_Init+0x42>
1a0006c8:	2303      	movs	r3, #3
1a0006ca:	60e3      	str	r3, [r4, #12]
1a0006cc:	2310      	movs	r3, #16
1a0006ce:	62a3      	str	r3, [r4, #40]	; 0x28
1a0006d0:	9b01      	ldr	r3, [sp, #4]
1a0006d2:	b003      	add	sp, #12
1a0006d4:	bd30      	pop	{r4, r5, pc}
1a0006d6:	2300      	movs	r3, #0
1a0006d8:	6123      	str	r3, [r4, #16]
1a0006da:	69a3      	ldr	r3, [r4, #24]
1a0006dc:	9301      	str	r3, [sp, #4]
1a0006de:	e7f3      	b.n	1a0006c8 <Chip_UART_Init+0x34>
1a0006e0:	1a001cac 	.word	0x1a001cac
1a0006e4:	40082000 	.word	0x40082000

1a0006e8 <Chip_UART_SetBaud>:
1a0006e8:	b538      	push	{r3, r4, r5, lr}
1a0006ea:	4605      	mov	r5, r0
1a0006ec:	460c      	mov	r4, r1
1a0006ee:	f7ff ffbb 	bl	1a000668 <Chip_UART_GetIndex>
1a0006f2:	4b0c      	ldr	r3, [pc, #48]	; (1a000724 <Chip_UART_SetBaud+0x3c>)
1a0006f4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0006f8:	f000 fc34 	bl	1a000f64 <Chip_Clock_GetRate>
1a0006fc:	0123      	lsls	r3, r4, #4
1a0006fe:	fbb0 f3f3 	udiv	r3, r0, r3
1a000702:	b2d9      	uxtb	r1, r3
1a000704:	68ea      	ldr	r2, [r5, #12]
1a000706:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a00070a:	60ea      	str	r2, [r5, #12]
1a00070c:	6029      	str	r1, [r5, #0]
1a00070e:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a000712:	606a      	str	r2, [r5, #4]
1a000714:	68ea      	ldr	r2, [r5, #12]
1a000716:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a00071a:	60ea      	str	r2, [r5, #12]
1a00071c:	fbb0 f0f3 	udiv	r0, r0, r3
1a000720:	0900      	lsrs	r0, r0, #4
1a000722:	bd38      	pop	{r3, r4, r5, pc}
1a000724:	1a001ca4 	.word	0x1a001ca4

1a000728 <Chip_UART_SetBaudFDR>:
1a000728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00072c:	b083      	sub	sp, #12
1a00072e:	4683      	mov	fp, r0
1a000730:	4688      	mov	r8, r1
1a000732:	f7ff ff99 	bl	1a000668 <Chip_UART_GetIndex>
1a000736:	4b35      	ldr	r3, [pc, #212]	; (1a00080c <Chip_UART_SetBaudFDR+0xe4>)
1a000738:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a00073c:	f000 fc12 	bl	1a000f64 <Chip_Clock_GetRate>
1a000740:	4606      	mov	r6, r0
1a000742:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a000746:	2401      	movs	r4, #1
1a000748:	2300      	movs	r3, #0
1a00074a:	9301      	str	r3, [sp, #4]
1a00074c:	46a2      	mov	sl, r4
1a00074e:	4699      	mov	r9, r3
1a000750:	e02a      	b.n	1a0007a8 <Chip_UART_SetBaudFDR+0x80>
1a000752:	4242      	negs	r2, r0
1a000754:	1c4b      	adds	r3, r1, #1
1a000756:	e017      	b.n	1a000788 <Chip_UART_SetBaudFDR+0x60>
1a000758:	b30a      	cbz	r2, 1a00079e <Chip_UART_SetBaudFDR+0x76>
1a00075a:	4617      	mov	r7, r2
1a00075c:	9501      	str	r5, [sp, #4]
1a00075e:	46a2      	mov	sl, r4
1a000760:	4699      	mov	r9, r3
1a000762:	3501      	adds	r5, #1
1a000764:	42ac      	cmp	r4, r5
1a000766:	d91e      	bls.n	1a0007a6 <Chip_UART_SetBaudFDR+0x7e>
1a000768:	0933      	lsrs	r3, r6, #4
1a00076a:	0730      	lsls	r0, r6, #28
1a00076c:	fba4 0100 	umull	r0, r1, r4, r0
1a000770:	fb04 1103 	mla	r1, r4, r3, r1
1a000774:	1962      	adds	r2, r4, r5
1a000776:	fb08 f202 	mul.w	r2, r8, r2
1a00077a:	2300      	movs	r3, #0
1a00077c:	f001 f88e 	bl	1a00189c <__aeabi_uldivmod>
1a000780:	4602      	mov	r2, r0
1a000782:	460b      	mov	r3, r1
1a000784:	2800      	cmp	r0, #0
1a000786:	dbe4      	blt.n	1a000752 <Chip_UART_SetBaudFDR+0x2a>
1a000788:	4297      	cmp	r7, r2
1a00078a:	d3ea      	bcc.n	1a000762 <Chip_UART_SetBaudFDR+0x3a>
1a00078c:	2b00      	cmp	r3, #0
1a00078e:	d0e8      	beq.n	1a000762 <Chip_UART_SetBaudFDR+0x3a>
1a000790:	0c19      	lsrs	r1, r3, #16
1a000792:	d1e6      	bne.n	1a000762 <Chip_UART_SetBaudFDR+0x3a>
1a000794:	2b02      	cmp	r3, #2
1a000796:	d8df      	bhi.n	1a000758 <Chip_UART_SetBaudFDR+0x30>
1a000798:	2d00      	cmp	r5, #0
1a00079a:	d0dd      	beq.n	1a000758 <Chip_UART_SetBaudFDR+0x30>
1a00079c:	e7e1      	b.n	1a000762 <Chip_UART_SetBaudFDR+0x3a>
1a00079e:	4617      	mov	r7, r2
1a0007a0:	9501      	str	r5, [sp, #4]
1a0007a2:	46a2      	mov	sl, r4
1a0007a4:	4699      	mov	r9, r3
1a0007a6:	3401      	adds	r4, #1
1a0007a8:	b11f      	cbz	r7, 1a0007b2 <Chip_UART_SetBaudFDR+0x8a>
1a0007aa:	2c0f      	cmp	r4, #15
1a0007ac:	d801      	bhi.n	1a0007b2 <Chip_UART_SetBaudFDR+0x8a>
1a0007ae:	2500      	movs	r5, #0
1a0007b0:	e7d8      	b.n	1a000764 <Chip_UART_SetBaudFDR+0x3c>
1a0007b2:	f1b9 0f00 	cmp.w	r9, #0
1a0007b6:	d024      	beq.n	1a000802 <Chip_UART_SetBaudFDR+0xda>
1a0007b8:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0007bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0007c0:	f8cb 300c 	str.w	r3, [fp, #12]
1a0007c4:	fa5f f389 	uxtb.w	r3, r9
1a0007c8:	f8cb 3000 	str.w	r3, [fp]
1a0007cc:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0007d0:	f8cb 3004 	str.w	r3, [fp, #4]
1a0007d4:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0007d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0007dc:	f8cb 300c 	str.w	r3, [fp, #12]
1a0007e0:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0007e4:	b2db      	uxtb	r3, r3
1a0007e6:	9901      	ldr	r1, [sp, #4]
1a0007e8:	f001 020f 	and.w	r2, r1, #15
1a0007ec:	4313      	orrs	r3, r2
1a0007ee:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28
1a0007f2:	0933      	lsrs	r3, r6, #4
1a0007f4:	fb0a f303 	mul.w	r3, sl, r3
1a0007f8:	448a      	add	sl, r1
1a0007fa:	fb09 f90a 	mul.w	r9, r9, sl
1a0007fe:	fbb3 f9f9 	udiv	r9, r3, r9
1a000802:	4648      	mov	r0, r9
1a000804:	b003      	add	sp, #12
1a000806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00080a:	bf00      	nop
1a00080c:	1a001ca4 	.word	0x1a001ca4

1a000810 <Chip_ADC_GetClockIndex>:
1a000810:	4b03      	ldr	r3, [pc, #12]	; (1a000820 <Chip_ADC_GetClockIndex+0x10>)
1a000812:	4298      	cmp	r0, r3
1a000814:	d001      	beq.n	1a00081a <Chip_ADC_GetClockIndex+0xa>
1a000816:	2003      	movs	r0, #3
1a000818:	4770      	bx	lr
1a00081a:	2004      	movs	r0, #4
1a00081c:	4770      	bx	lr
1a00081e:	bf00      	nop
1a000820:	400e4000 	.word	0x400e4000

1a000824 <getClkDiv>:
1a000824:	b570      	push	{r4, r5, r6, lr}
1a000826:	460d      	mov	r5, r1
1a000828:	4614      	mov	r4, r2
1a00082a:	461e      	mov	r6, r3
1a00082c:	f7ff fff0 	bl	1a000810 <Chip_ADC_GetClockIndex>
1a000830:	f000 fb98 	bl	1a000f64 <Chip_Clock_GetRate>
1a000834:	b965      	cbnz	r5, 1a000850 <getClkDiv+0x2c>
1a000836:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a00083a:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a00083e:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a000842:	0064      	lsls	r4, r4, #1
1a000844:	fbb0 f0f4 	udiv	r0, r0, r4
1a000848:	b2c0      	uxtb	r0, r0
1a00084a:	3801      	subs	r0, #1
1a00084c:	b2c0      	uxtb	r0, r0
1a00084e:	bd70      	pop	{r4, r5, r6, pc}
1a000850:	fb04 f406 	mul.w	r4, r4, r6
1a000854:	e7f3      	b.n	1a00083e <getClkDiv+0x1a>

1a000856 <setStartMode>:
1a000856:	6803      	ldr	r3, [r0, #0]
1a000858:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
1a00085c:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a000860:	6001      	str	r1, [r0, #0]
1a000862:	4770      	bx	lr

1a000864 <readAdcVal>:
1a000864:	3104      	adds	r1, #4
1a000866:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a00086a:	2b00      	cmp	r3, #0
1a00086c:	db01      	blt.n	1a000872 <readAdcVal+0xe>
1a00086e:	2000      	movs	r0, #0
1a000870:	4770      	bx	lr
1a000872:	f3c3 1389 	ubfx	r3, r3, #6, #10
1a000876:	8013      	strh	r3, [r2, #0]
1a000878:	2001      	movs	r0, #1
1a00087a:	4770      	bx	lr

1a00087c <Chip_ADC_Init>:
1a00087c:	b538      	push	{r3, r4, r5, lr}
1a00087e:	4605      	mov	r5, r0
1a000880:	460c      	mov	r4, r1
1a000882:	f7ff ffc5 	bl	1a000810 <Chip_ADC_GetClockIndex>
1a000886:	2301      	movs	r3, #1
1a000888:	461a      	mov	r2, r3
1a00088a:	4619      	mov	r1, r3
1a00088c:	f000 fb18 	bl	1a000ec0 <Chip_Clock_EnableOpts>
1a000890:	2100      	movs	r1, #0
1a000892:	60e9      	str	r1, [r5, #12]
1a000894:	4a08      	ldr	r2, [pc, #32]	; (1a0008b8 <Chip_ADC_Init+0x3c>)
1a000896:	6022      	str	r2, [r4, #0]
1a000898:	7121      	strb	r1, [r4, #4]
1a00089a:	7161      	strb	r1, [r4, #5]
1a00089c:	230b      	movs	r3, #11
1a00089e:	4628      	mov	r0, r5
1a0008a0:	f7ff ffc0 	bl	1a000824 <getClkDiv>
1a0008a4:	0200      	lsls	r0, r0, #8
1a0008a6:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
1a0008aa:	7920      	ldrb	r0, [r4, #4]
1a0008ac:	0440      	lsls	r0, r0, #17
1a0008ae:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a0008b2:	4318      	orrs	r0, r3
1a0008b4:	6028      	str	r0, [r5, #0]
1a0008b6:	bd38      	pop	{r3, r4, r5, pc}
1a0008b8:	00061a80 	.word	0x00061a80

1a0008bc <Chip_ADC_DeInit>:
1a0008bc:	b508      	push	{r3, lr}
1a0008be:	f44f 7280 	mov.w	r2, #256	; 0x100
1a0008c2:	60c2      	str	r2, [r0, #12]
1a0008c4:	2200      	movs	r2, #0
1a0008c6:	6002      	str	r2, [r0, #0]
1a0008c8:	f7ff ffa2 	bl	1a000810 <Chip_ADC_GetClockIndex>
1a0008cc:	f000 fb30 	bl	1a000f30 <Chip_Clock_Disable>
1a0008d0:	bd08      	pop	{r3, pc}

1a0008d2 <Chip_ADC_ReadValue>:
1a0008d2:	b508      	push	{r3, lr}
1a0008d4:	f7ff ffc6 	bl	1a000864 <readAdcVal>
1a0008d8:	bd08      	pop	{r3, pc}

1a0008da <Chip_ADC_ReadStatus>:
1a0008da:	2a01      	cmp	r2, #1
1a0008dc:	d00a      	beq.n	1a0008f4 <Chip_ADC_ReadStatus+0x1a>
1a0008de:	b11a      	cbz	r2, 1a0008e8 <Chip_ADC_ReadStatus+0xe>
1a0008e0:	2a02      	cmp	r2, #2
1a0008e2:	d00f      	beq.n	1a000904 <Chip_ADC_ReadStatus+0x2a>
1a0008e4:	2000      	movs	r0, #0
1a0008e6:	4770      	bx	lr
1a0008e8:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0008ea:	40c8      	lsrs	r0, r1
1a0008ec:	f000 0001 	and.w	r0, r0, #1
1a0008f0:	b2c0      	uxtb	r0, r0
1a0008f2:	4770      	bx	lr
1a0008f4:	3108      	adds	r1, #8
1a0008f6:	b2c9      	uxtb	r1, r1
1a0008f8:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0008fa:	40c8      	lsrs	r0, r1
1a0008fc:	f000 0001 	and.w	r0, r0, #1
1a000900:	b2c0      	uxtb	r0, r0
1a000902:	4770      	bx	lr
1a000904:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a000906:	0c1b      	lsrs	r3, r3, #16
1a000908:	bf14      	ite	ne
1a00090a:	2001      	movne	r0, #1
1a00090c:	2000      	moveq	r0, #0
1a00090e:	4770      	bx	lr

1a000910 <Chip_ADC_Int_SetChannelCmd>:
1a000910:	2a01      	cmp	r2, #1
1a000912:	d007      	beq.n	1a000924 <Chip_ADC_Int_SetChannelCmd+0x14>
1a000914:	68c3      	ldr	r3, [r0, #12]
1a000916:	2201      	movs	r2, #1
1a000918:	fa02 f101 	lsl.w	r1, r2, r1
1a00091c:	ea23 0101 	bic.w	r1, r3, r1
1a000920:	60c1      	str	r1, [r0, #12]
1a000922:	4770      	bx	lr
1a000924:	68c3      	ldr	r3, [r0, #12]
1a000926:	fa02 f101 	lsl.w	r1, r2, r1
1a00092a:	4319      	orrs	r1, r3
1a00092c:	60c1      	str	r1, [r0, #12]
1a00092e:	4770      	bx	lr

1a000930 <Chip_ADC_SetStartMode>:
1a000930:	b508      	push	{r3, lr}
1a000932:	2901      	cmp	r1, #1
1a000934:	d904      	bls.n	1a000940 <Chip_ADC_SetStartMode+0x10>
1a000936:	b932      	cbnz	r2, 1a000946 <Chip_ADC_SetStartMode+0x16>
1a000938:	6803      	ldr	r3, [r0, #0]
1a00093a:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
1a00093e:	6003      	str	r3, [r0, #0]
1a000940:	f7ff ff89 	bl	1a000856 <setStartMode>
1a000944:	bd08      	pop	{r3, pc}
1a000946:	6803      	ldr	r3, [r0, #0]
1a000948:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
1a00094c:	6003      	str	r3, [r0, #0]
1a00094e:	e7f7      	b.n	1a000940 <Chip_ADC_SetStartMode+0x10>

1a000950 <Chip_ADC_SetSampleRate>:
1a000950:	b570      	push	{r4, r5, r6, lr}
1a000952:	4605      	mov	r5, r0
1a000954:	460e      	mov	r6, r1
1a000956:	6804      	ldr	r4, [r0, #0]
1a000958:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a00095c:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
1a000960:	600a      	str	r2, [r1, #0]
1a000962:	790b      	ldrb	r3, [r1, #4]
1a000964:	f1c3 030b 	rsb	r3, r3, #11
1a000968:	b2db      	uxtb	r3, r3
1a00096a:	7949      	ldrb	r1, [r1, #5]
1a00096c:	f7ff ff5a 	bl	1a000824 <getClkDiv>
1a000970:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
1a000974:	7930      	ldrb	r0, [r6, #4]
1a000976:	0440      	lsls	r0, r0, #17
1a000978:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a00097c:	4320      	orrs	r0, r4
1a00097e:	6028      	str	r0, [r5, #0]
1a000980:	bd70      	pop	{r4, r5, r6, pc}

1a000982 <Chip_ADC_SetResolution>:
1a000982:	b508      	push	{r3, lr}
1a000984:	710a      	strb	r2, [r1, #4]
1a000986:	680a      	ldr	r2, [r1, #0]
1a000988:	f7ff ffe2 	bl	1a000950 <Chip_ADC_SetSampleRate>
1a00098c:	bd08      	pop	{r3, pc}

1a00098e <Chip_ADC_EnableChannel>:
1a00098e:	2a01      	cmp	r2, #1
1a000990:	d00b      	beq.n	1a0009aa <Chip_ADC_EnableChannel+0x1c>
1a000992:	6803      	ldr	r3, [r0, #0]
1a000994:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
1a000998:	6003      	str	r3, [r0, #0]
1a00099a:	6803      	ldr	r3, [r0, #0]
1a00099c:	2201      	movs	r2, #1
1a00099e:	fa02 f101 	lsl.w	r1, r2, r1
1a0009a2:	ea23 0101 	bic.w	r1, r3, r1
1a0009a6:	6001      	str	r1, [r0, #0]
1a0009a8:	4770      	bx	lr
1a0009aa:	6803      	ldr	r3, [r0, #0]
1a0009ac:	fa02 f101 	lsl.w	r1, r2, r1
1a0009b0:	4319      	orrs	r1, r3
1a0009b2:	6001      	str	r1, [r0, #0]
1a0009b4:	4770      	bx	lr

1a0009b6 <Chip_ADC_SetBurstCmd>:
1a0009b6:	b538      	push	{r3, r4, r5, lr}
1a0009b8:	4604      	mov	r4, r0
1a0009ba:	460d      	mov	r5, r1
1a0009bc:	2100      	movs	r1, #0
1a0009be:	f7ff ff4a 	bl	1a000856 <setStartMode>
1a0009c2:	b125      	cbz	r5, 1a0009ce <Chip_ADC_SetBurstCmd+0x18>
1a0009c4:	6823      	ldr	r3, [r4, #0]
1a0009c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a0009ca:	6023      	str	r3, [r4, #0]
1a0009cc:	bd38      	pop	{r3, r4, r5, pc}
1a0009ce:	6823      	ldr	r3, [r4, #0]
1a0009d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a0009d4:	6023      	str	r3, [r4, #0]
1a0009d6:	e7f9      	b.n	1a0009cc <Chip_ADC_SetBurstCmd+0x16>

1a0009d8 <SystemCoreClockUpdate>:
1a0009d8:	b508      	push	{r3, lr}
1a0009da:	2069      	movs	r0, #105	; 0x69
1a0009dc:	f000 fac2 	bl	1a000f64 <Chip_Clock_GetRate>
1a0009e0:	4b01      	ldr	r3, [pc, #4]	; (1a0009e8 <SystemCoreClockUpdate+0x10>)
1a0009e2:	6018      	str	r0, [r3, #0]
1a0009e4:	bd08      	pop	{r3, pc}
1a0009e6:	bf00      	nop
1a0009e8:	10000468 	.word	0x10000468

1a0009ec <pll_calc_divs>:
1a0009ec:	b4f0      	push	{r4, r5, r6, r7}
1a0009ee:	680b      	ldr	r3, [r1, #0]
1a0009f0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0009f4:	d002      	beq.n	1a0009fc <pll_calc_divs+0x10>
1a0009f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0009fa:	600b      	str	r3, [r1, #0]
1a0009fc:	4607      	mov	r7, r0
1a0009fe:	2501      	movs	r5, #1
1a000a00:	e03b      	b.n	1a000a7a <pll_calc_divs+0x8e>
1a000a02:	694b      	ldr	r3, [r1, #20]
1a000a04:	fb03 f302 	mul.w	r3, r3, r2
1a000a08:	fbb3 f3f5 	udiv	r3, r3, r5
1a000a0c:	e014      	b.n	1a000a38 <pll_calc_divs+0x4c>
1a000a0e:	461c      	mov	r4, r3
1a000a10:	e020      	b.n	1a000a54 <pll_calc_divs+0x68>
1a000a12:	f1cc 0c00 	rsb	ip, ip, #0
1a000a16:	e020      	b.n	1a000a5a <pll_calc_divs+0x6e>
1a000a18:	3201      	adds	r2, #1
1a000a1a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a000a1e:	dc26      	bgt.n	1a000a6e <pll_calc_divs+0x82>
1a000a20:	680c      	ldr	r4, [r1, #0]
1a000a22:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000a26:	d0ec      	beq.n	1a000a02 <pll_calc_divs+0x16>
1a000a28:	1c73      	adds	r3, r6, #1
1a000a2a:	fa02 fc03 	lsl.w	ip, r2, r3
1a000a2e:	694b      	ldr	r3, [r1, #20]
1a000a30:	fb03 f30c 	mul.w	r3, r3, ip
1a000a34:	fbb3 f3f5 	udiv	r3, r3, r5
1a000a38:	f8df c04c 	ldr.w	ip, [pc, #76]	; 1a000a88 <pll_calc_divs+0x9c>
1a000a3c:	4563      	cmp	r3, ip
1a000a3e:	d9eb      	bls.n	1a000a18 <pll_calc_divs+0x2c>
1a000a40:	f8df c048 	ldr.w	ip, [pc, #72]	; 1a000a8c <pll_calc_divs+0xa0>
1a000a44:	4563      	cmp	r3, ip
1a000a46:	d812      	bhi.n	1a000a6e <pll_calc_divs+0x82>
1a000a48:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000a4c:	d1df      	bne.n	1a000a0e <pll_calc_divs+0x22>
1a000a4e:	1c74      	adds	r4, r6, #1
1a000a50:	fa23 f404 	lsr.w	r4, r3, r4
1a000a54:	ebb0 0c04 	subs.w	ip, r0, r4
1a000a58:	d4db      	bmi.n	1a000a12 <pll_calc_divs+0x26>
1a000a5a:	4567      	cmp	r7, ip
1a000a5c:	d9dc      	bls.n	1a000a18 <pll_calc_divs+0x2c>
1a000a5e:	608d      	str	r5, [r1, #8]
1a000a60:	1c77      	adds	r7, r6, #1
1a000a62:	60cf      	str	r7, [r1, #12]
1a000a64:	610a      	str	r2, [r1, #16]
1a000a66:	618c      	str	r4, [r1, #24]
1a000a68:	61cb      	str	r3, [r1, #28]
1a000a6a:	4667      	mov	r7, ip
1a000a6c:	e7d4      	b.n	1a000a18 <pll_calc_divs+0x2c>
1a000a6e:	3601      	adds	r6, #1
1a000a70:	2e03      	cmp	r6, #3
1a000a72:	dc01      	bgt.n	1a000a78 <pll_calc_divs+0x8c>
1a000a74:	2201      	movs	r2, #1
1a000a76:	e7d0      	b.n	1a000a1a <pll_calc_divs+0x2e>
1a000a78:	3501      	adds	r5, #1
1a000a7a:	2d04      	cmp	r5, #4
1a000a7c:	dc01      	bgt.n	1a000a82 <pll_calc_divs+0x96>
1a000a7e:	2600      	movs	r6, #0
1a000a80:	e7f6      	b.n	1a000a70 <pll_calc_divs+0x84>
1a000a82:	bcf0      	pop	{r4, r5, r6, r7}
1a000a84:	4770      	bx	lr
1a000a86:	bf00      	nop
1a000a88:	094c5eff 	.word	0x094c5eff
1a000a8c:	1312d000 	.word	0x1312d000

1a000a90 <pll_get_frac>:
1a000a90:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000a92:	b099      	sub	sp, #100	; 0x64
1a000a94:	4605      	mov	r5, r0
1a000a96:	460c      	mov	r4, r1
1a000a98:	225c      	movs	r2, #92	; 0x5c
1a000a9a:	2100      	movs	r1, #0
1a000a9c:	a801      	add	r0, sp, #4
1a000a9e:	f001 f8a1 	bl	1a001be4 <memset>
1a000aa2:	2380      	movs	r3, #128	; 0x80
1a000aa4:	9300      	str	r3, [sp, #0]
1a000aa6:	6963      	ldr	r3, [r4, #20]
1a000aa8:	9305      	str	r3, [sp, #20]
1a000aaa:	7923      	ldrb	r3, [r4, #4]
1a000aac:	f88d 3004 	strb.w	r3, [sp, #4]
1a000ab0:	4669      	mov	r1, sp
1a000ab2:	4628      	mov	r0, r5
1a000ab4:	f7ff ff9a 	bl	1a0009ec <pll_calc_divs>
1a000ab8:	9b06      	ldr	r3, [sp, #24]
1a000aba:	42ab      	cmp	r3, r5
1a000abc:	d027      	beq.n	1a000b0e <pll_get_frac+0x7e>
1a000abe:	1aeb      	subs	r3, r5, r3
1a000ac0:	d42e      	bmi.n	1a000b20 <pll_get_frac+0x90>
1a000ac2:	461e      	mov	r6, r3
1a000ac4:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a000ac6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000aca:	9310      	str	r3, [sp, #64]	; 0x40
1a000acc:	6963      	ldr	r3, [r4, #20]
1a000ace:	9315      	str	r3, [sp, #84]	; 0x54
1a000ad0:	7923      	ldrb	r3, [r4, #4]
1a000ad2:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
1a000ad6:	a910      	add	r1, sp, #64	; 0x40
1a000ad8:	4628      	mov	r0, r5
1a000ada:	f7ff ff87 	bl	1a0009ec <pll_calc_divs>
1a000ade:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000ae0:	42ab      	cmp	r3, r5
1a000ae2:	d01f      	beq.n	1a000b24 <pll_get_frac+0x94>
1a000ae4:	1aeb      	subs	r3, r5, r3
1a000ae6:	d425      	bmi.n	1a000b34 <pll_get_frac+0xa4>
1a000ae8:	461f      	mov	r7, r3
1a000aea:	4b2b      	ldr	r3, [pc, #172]	; (1a000b98 <pll_get_frac+0x108>)
1a000aec:	429d      	cmp	r5, r3
1a000aee:	d923      	bls.n	1a000b38 <pll_get_frac+0xa8>
1a000af0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000af2:	1aed      	subs	r5, r5, r3
1a000af4:	d433      	bmi.n	1a000b5e <pll_get_frac+0xce>
1a000af6:	42ae      	cmp	r6, r5
1a000af8:	dc3b      	bgt.n	1a000b72 <pll_get_frac+0xe2>
1a000afa:	42be      	cmp	r6, r7
1a000afc:	dc31      	bgt.n	1a000b62 <pll_get_frac+0xd2>
1a000afe:	466d      	mov	r5, sp
1a000b00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b04:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b0c:	e006      	b.n	1a000b1c <pll_get_frac+0x8c>
1a000b0e:	466d      	mov	r5, sp
1a000b10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b14:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b1c:	b019      	add	sp, #100	; 0x64
1a000b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a000b20:	425b      	negs	r3, r3
1a000b22:	e7ce      	b.n	1a000ac2 <pll_get_frac+0x32>
1a000b24:	ad10      	add	r5, sp, #64	; 0x40
1a000b26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b2a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b2e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b32:	e7f3      	b.n	1a000b1c <pll_get_frac+0x8c>
1a000b34:	425b      	negs	r3, r3
1a000b36:	e7d7      	b.n	1a000ae8 <pll_get_frac+0x58>
1a000b38:	2340      	movs	r3, #64	; 0x40
1a000b3a:	9308      	str	r3, [sp, #32]
1a000b3c:	6963      	ldr	r3, [r4, #20]
1a000b3e:	930d      	str	r3, [sp, #52]	; 0x34
1a000b40:	a908      	add	r1, sp, #32
1a000b42:	4628      	mov	r0, r5
1a000b44:	f7ff ff52 	bl	1a0009ec <pll_calc_divs>
1a000b48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000b4a:	42ab      	cmp	r3, r5
1a000b4c:	d1d0      	bne.n	1a000af0 <pll_get_frac+0x60>
1a000b4e:	ad08      	add	r5, sp, #32
1a000b50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b54:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b58:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b5c:	e7de      	b.n	1a000b1c <pll_get_frac+0x8c>
1a000b5e:	426d      	negs	r5, r5
1a000b60:	e7c9      	b.n	1a000af6 <pll_get_frac+0x66>
1a000b62:	ad10      	add	r5, sp, #64	; 0x40
1a000b64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b68:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b70:	e7d4      	b.n	1a000b1c <pll_get_frac+0x8c>
1a000b72:	42af      	cmp	r7, r5
1a000b74:	db07      	blt.n	1a000b86 <pll_get_frac+0xf6>
1a000b76:	ad08      	add	r5, sp, #32
1a000b78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b7c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b84:	e7ca      	b.n	1a000b1c <pll_get_frac+0x8c>
1a000b86:	ad10      	add	r5, sp, #64	; 0x40
1a000b88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b8c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b94:	e7c2      	b.n	1a000b1c <pll_get_frac+0x8c>
1a000b96:	bf00      	nop
1a000b98:	068e7780 	.word	0x068e7780

1a000b9c <Chip_Clock_FindBaseClock>:
1a000b9c:	b430      	push	{r4, r5}
1a000b9e:	4605      	mov	r5, r0
1a000ba0:	2300      	movs	r3, #0
1a000ba2:	201c      	movs	r0, #28
1a000ba4:	e000      	b.n	1a000ba8 <Chip_Clock_FindBaseClock+0xc>
1a000ba6:	3301      	adds	r3, #1
1a000ba8:	281c      	cmp	r0, #28
1a000baa:	d118      	bne.n	1a000bde <Chip_Clock_FindBaseClock+0x42>
1a000bac:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000bb0:	0051      	lsls	r1, r2, #1
1a000bb2:	4a0c      	ldr	r2, [pc, #48]	; (1a000be4 <Chip_Clock_FindBaseClock+0x48>)
1a000bb4:	440a      	add	r2, r1
1a000bb6:	7914      	ldrb	r4, [r2, #4]
1a000bb8:	4284      	cmp	r4, r0
1a000bba:	d010      	beq.n	1a000bde <Chip_Clock_FindBaseClock+0x42>
1a000bbc:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a000bc0:	004a      	lsls	r2, r1, #1
1a000bc2:	4908      	ldr	r1, [pc, #32]	; (1a000be4 <Chip_Clock_FindBaseClock+0x48>)
1a000bc4:	5a8a      	ldrh	r2, [r1, r2]
1a000bc6:	42aa      	cmp	r2, r5
1a000bc8:	d8ed      	bhi.n	1a000ba6 <Chip_Clock_FindBaseClock+0xa>
1a000bca:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000bce:	0051      	lsls	r1, r2, #1
1a000bd0:	4a04      	ldr	r2, [pc, #16]	; (1a000be4 <Chip_Clock_FindBaseClock+0x48>)
1a000bd2:	440a      	add	r2, r1
1a000bd4:	8852      	ldrh	r2, [r2, #2]
1a000bd6:	42aa      	cmp	r2, r5
1a000bd8:	d3e5      	bcc.n	1a000ba6 <Chip_Clock_FindBaseClock+0xa>
1a000bda:	4620      	mov	r0, r4
1a000bdc:	e7e4      	b.n	1a000ba8 <Chip_Clock_FindBaseClock+0xc>
1a000bde:	bc30      	pop	{r4, r5}
1a000be0:	4770      	bx	lr
1a000be2:	bf00      	nop
1a000be4:	1a001cc0 	.word	0x1a001cc0

1a000be8 <Chip_Clock_EnableCrystal>:
1a000be8:	b082      	sub	sp, #8
1a000bea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a000bee:	9301      	str	r3, [sp, #4]
1a000bf0:	4a0d      	ldr	r2, [pc, #52]	; (1a000c28 <Chip_Clock_EnableCrystal+0x40>)
1a000bf2:	6993      	ldr	r3, [r2, #24]
1a000bf4:	f023 0102 	bic.w	r1, r3, #2
1a000bf8:	6992      	ldr	r2, [r2, #24]
1a000bfa:	428a      	cmp	r2, r1
1a000bfc:	d001      	beq.n	1a000c02 <Chip_Clock_EnableCrystal+0x1a>
1a000bfe:	4a0a      	ldr	r2, [pc, #40]	; (1a000c28 <Chip_Clock_EnableCrystal+0x40>)
1a000c00:	6191      	str	r1, [r2, #24]
1a000c02:	f023 0303 	bic.w	r3, r3, #3
1a000c06:	4a09      	ldr	r2, [pc, #36]	; (1a000c2c <Chip_Clock_EnableCrystal+0x44>)
1a000c08:	6811      	ldr	r1, [r2, #0]
1a000c0a:	4a09      	ldr	r2, [pc, #36]	; (1a000c30 <Chip_Clock_EnableCrystal+0x48>)
1a000c0c:	4291      	cmp	r1, r2
1a000c0e:	d901      	bls.n	1a000c14 <Chip_Clock_EnableCrystal+0x2c>
1a000c10:	f043 0304 	orr.w	r3, r3, #4
1a000c14:	4a04      	ldr	r2, [pc, #16]	; (1a000c28 <Chip_Clock_EnableCrystal+0x40>)
1a000c16:	6193      	str	r3, [r2, #24]
1a000c18:	9b01      	ldr	r3, [sp, #4]
1a000c1a:	1e5a      	subs	r2, r3, #1
1a000c1c:	9201      	str	r2, [sp, #4]
1a000c1e:	2b00      	cmp	r3, #0
1a000c20:	d1fa      	bne.n	1a000c18 <Chip_Clock_EnableCrystal+0x30>
1a000c22:	b002      	add	sp, #8
1a000c24:	4770      	bx	lr
1a000c26:	bf00      	nop
1a000c28:	40050000 	.word	0x40050000
1a000c2c:	1a001c28 	.word	0x1a001c28
1a000c30:	01312cff 	.word	0x01312cff

1a000c34 <Chip_Clock_GetDividerSource>:
1a000c34:	3012      	adds	r0, #18
1a000c36:	4b05      	ldr	r3, [pc, #20]	; (1a000c4c <Chip_Clock_GetDividerSource+0x18>)
1a000c38:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
1a000c3c:	f010 0f01 	tst.w	r0, #1
1a000c40:	d102      	bne.n	1a000c48 <Chip_Clock_GetDividerSource+0x14>
1a000c42:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000c46:	4770      	bx	lr
1a000c48:	2011      	movs	r0, #17
1a000c4a:	4770      	bx	lr
1a000c4c:	40050000 	.word	0x40050000

1a000c50 <Chip_Clock_GetDividerDivisor>:
1a000c50:	f100 0212 	add.w	r2, r0, #18
1a000c54:	4b03      	ldr	r3, [pc, #12]	; (1a000c64 <Chip_Clock_GetDividerDivisor+0x14>)
1a000c56:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a000c5a:	4b03      	ldr	r3, [pc, #12]	; (1a000c68 <Chip_Clock_GetDividerDivisor+0x18>)
1a000c5c:	5c18      	ldrb	r0, [r3, r0]
1a000c5e:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a000c62:	4770      	bx	lr
1a000c64:	40050000 	.word	0x40050000
1a000c68:	1a001cb8 	.word	0x1a001cb8

1a000c6c <Chip_Clock_GetClockInputHz>:
1a000c6c:	b508      	push	{r3, lr}
1a000c6e:	2810      	cmp	r0, #16
1a000c70:	d80a      	bhi.n	1a000c88 <Chip_Clock_GetClockInputHz+0x1c>
1a000c72:	e8df f000 	tbb	[pc, r0]
1a000c76:	0b42      	.short	0x0b42
1a000c78:	091f160d 	.word	0x091f160d
1a000c7c:	2b282522 	.word	0x2b282522
1a000c80:	322e0909 	.word	0x322e0909
1a000c84:	3a36      	.short	0x3a36
1a000c86:	3e          	.byte	0x3e
1a000c87:	00          	.byte	0x00
1a000c88:	2000      	movs	r0, #0
1a000c8a:	e038      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000c8c:	481e      	ldr	r0, [pc, #120]	; (1a000d08 <Chip_Clock_GetClockInputHz+0x9c>)
1a000c8e:	e036      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000c90:	4b1e      	ldr	r3, [pc, #120]	; (1a000d0c <Chip_Clock_GetClockInputHz+0xa0>)
1a000c92:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000c96:	f003 0307 	and.w	r3, r3, #7
1a000c9a:	2b04      	cmp	r3, #4
1a000c9c:	d130      	bne.n	1a000d00 <Chip_Clock_GetClockInputHz+0x94>
1a000c9e:	2000      	movs	r0, #0
1a000ca0:	e02d      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000ca2:	4b1a      	ldr	r3, [pc, #104]	; (1a000d0c <Chip_Clock_GetClockInputHz+0xa0>)
1a000ca4:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000ca8:	f003 0307 	and.w	r3, r3, #7
1a000cac:	2b04      	cmp	r3, #4
1a000cae:	d029      	beq.n	1a000d04 <Chip_Clock_GetClockInputHz+0x98>
1a000cb0:	4817      	ldr	r0, [pc, #92]	; (1a000d10 <Chip_Clock_GetClockInputHz+0xa4>)
1a000cb2:	e024      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000cb4:	4b17      	ldr	r3, [pc, #92]	; (1a000d14 <Chip_Clock_GetClockInputHz+0xa8>)
1a000cb6:	6818      	ldr	r0, [r3, #0]
1a000cb8:	e021      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000cba:	4b17      	ldr	r3, [pc, #92]	; (1a000d18 <Chip_Clock_GetClockInputHz+0xac>)
1a000cbc:	6818      	ldr	r0, [r3, #0]
1a000cbe:	e01e      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000cc0:	4b16      	ldr	r3, [pc, #88]	; (1a000d1c <Chip_Clock_GetClockInputHz+0xb0>)
1a000cc2:	6818      	ldr	r0, [r3, #0]
1a000cc4:	e01b      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000cc6:	4b15      	ldr	r3, [pc, #84]	; (1a000d1c <Chip_Clock_GetClockInputHz+0xb0>)
1a000cc8:	6858      	ldr	r0, [r3, #4]
1a000cca:	e018      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000ccc:	f000 f86a 	bl	1a000da4 <Chip_Clock_GetMainPLLHz>
1a000cd0:	e015      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000cd2:	2100      	movs	r1, #0
1a000cd4:	f000 f89c 	bl	1a000e10 <Chip_Clock_GetDivRate>
1a000cd8:	e011      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000cda:	2101      	movs	r1, #1
1a000cdc:	f000 f898 	bl	1a000e10 <Chip_Clock_GetDivRate>
1a000ce0:	e00d      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000ce2:	2102      	movs	r1, #2
1a000ce4:	f000 f894 	bl	1a000e10 <Chip_Clock_GetDivRate>
1a000ce8:	e009      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000cea:	2103      	movs	r1, #3
1a000cec:	f000 f890 	bl	1a000e10 <Chip_Clock_GetDivRate>
1a000cf0:	e005      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000cf2:	2104      	movs	r1, #4
1a000cf4:	f000 f88c 	bl	1a000e10 <Chip_Clock_GetDivRate>
1a000cf8:	e001      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000cfa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a000cfe:	bd08      	pop	{r3, pc}
1a000d00:	4803      	ldr	r0, [pc, #12]	; (1a000d10 <Chip_Clock_GetClockInputHz+0xa4>)
1a000d02:	e7fc      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000d04:	4806      	ldr	r0, [pc, #24]	; (1a000d20 <Chip_Clock_GetClockInputHz+0xb4>)
1a000d06:	e7fa      	b.n	1a000cfe <Chip_Clock_GetClockInputHz+0x92>
1a000d08:	00b71b00 	.word	0x00b71b00
1a000d0c:	40043000 	.word	0x40043000
1a000d10:	017d7840 	.word	0x017d7840
1a000d14:	1a001bfc 	.word	0x1a001bfc
1a000d18:	1a001c28 	.word	0x1a001c28
1a000d1c:	1000004c 	.word	0x1000004c
1a000d20:	02faf080 	.word	0x02faf080

1a000d24 <Chip_Clock_CalcMainPLLValue>:
1a000d24:	b538      	push	{r3, r4, r5, lr}
1a000d26:	4605      	mov	r5, r0
1a000d28:	460c      	mov	r4, r1
1a000d2a:	7908      	ldrb	r0, [r1, #4]
1a000d2c:	f7ff ff9e 	bl	1a000c6c <Chip_Clock_GetClockInputHz>
1a000d30:	6160      	str	r0, [r4, #20]
1a000d32:	4b19      	ldr	r3, [pc, #100]	; (1a000d98 <Chip_Clock_CalcMainPLLValue+0x74>)
1a000d34:	442b      	add	r3, r5
1a000d36:	4a19      	ldr	r2, [pc, #100]	; (1a000d9c <Chip_Clock_CalcMainPLLValue+0x78>)
1a000d38:	4293      	cmp	r3, r2
1a000d3a:	d821      	bhi.n	1a000d80 <Chip_Clock_CalcMainPLLValue+0x5c>
1a000d3c:	b318      	cbz	r0, 1a000d86 <Chip_Clock_CalcMainPLLValue+0x62>
1a000d3e:	2380      	movs	r3, #128	; 0x80
1a000d40:	6023      	str	r3, [r4, #0]
1a000d42:	2300      	movs	r3, #0
1a000d44:	60a3      	str	r3, [r4, #8]
1a000d46:	60e3      	str	r3, [r4, #12]
1a000d48:	fbb5 f3f0 	udiv	r3, r5, r0
1a000d4c:	6123      	str	r3, [r4, #16]
1a000d4e:	4a14      	ldr	r2, [pc, #80]	; (1a000da0 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a000d50:	4295      	cmp	r5, r2
1a000d52:	d903      	bls.n	1a000d5c <Chip_Clock_CalcMainPLLValue+0x38>
1a000d54:	fb03 f000 	mul.w	r0, r3, r0
1a000d58:	42a8      	cmp	r0, r5
1a000d5a:	d007      	beq.n	1a000d6c <Chip_Clock_CalcMainPLLValue+0x48>
1a000d5c:	4621      	mov	r1, r4
1a000d5e:	4628      	mov	r0, r5
1a000d60:	f7ff fe96 	bl	1a000a90 <pll_get_frac>
1a000d64:	68a3      	ldr	r3, [r4, #8]
1a000d66:	b18b      	cbz	r3, 1a000d8c <Chip_Clock_CalcMainPLLValue+0x68>
1a000d68:	3b01      	subs	r3, #1
1a000d6a:	60a3      	str	r3, [r4, #8]
1a000d6c:	6923      	ldr	r3, [r4, #16]
1a000d6e:	b183      	cbz	r3, 1a000d92 <Chip_Clock_CalcMainPLLValue+0x6e>
1a000d70:	68e2      	ldr	r2, [r4, #12]
1a000d72:	b10a      	cbz	r2, 1a000d78 <Chip_Clock_CalcMainPLLValue+0x54>
1a000d74:	3a01      	subs	r2, #1
1a000d76:	60e2      	str	r2, [r4, #12]
1a000d78:	3b01      	subs	r3, #1
1a000d7a:	6123      	str	r3, [r4, #16]
1a000d7c:	2000      	movs	r0, #0
1a000d7e:	bd38      	pop	{r3, r4, r5, pc}
1a000d80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d84:	e7fb      	b.n	1a000d7e <Chip_Clock_CalcMainPLLValue+0x5a>
1a000d86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d8a:	e7f8      	b.n	1a000d7e <Chip_Clock_CalcMainPLLValue+0x5a>
1a000d8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d90:	e7f5      	b.n	1a000d7e <Chip_Clock_CalcMainPLLValue+0x5a>
1a000d92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d96:	e7f2      	b.n	1a000d7e <Chip_Clock_CalcMainPLLValue+0x5a>
1a000d98:	ff6b3a10 	.word	0xff6b3a10
1a000d9c:	0b940510 	.word	0x0b940510
1a000da0:	094c5eff 	.word	0x094c5eff

1a000da4 <Chip_Clock_GetMainPLLHz>:
1a000da4:	b530      	push	{r4, r5, lr}
1a000da6:	b083      	sub	sp, #12
1a000da8:	4d17      	ldr	r5, [pc, #92]	; (1a000e08 <Chip_Clock_GetMainPLLHz+0x64>)
1a000daa:	6c6c      	ldr	r4, [r5, #68]	; 0x44
1a000dac:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a000db0:	f7ff ff5c 	bl	1a000c6c <Chip_Clock_GetClockInputHz>
1a000db4:	4b15      	ldr	r3, [pc, #84]	; (1a000e0c <Chip_Clock_GetMainPLLHz+0x68>)
1a000db6:	681b      	ldr	r3, [r3, #0]
1a000db8:	9301      	str	r3, [sp, #4]
1a000dba:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a000dbc:	f013 0f01 	tst.w	r3, #1
1a000dc0:	d01f      	beq.n	1a000e02 <Chip_Clock_GetMainPLLHz+0x5e>
1a000dc2:	f3c4 4307 	ubfx	r3, r4, #16, #8
1a000dc6:	f3c4 3201 	ubfx	r2, r4, #12, #2
1a000dca:	f3c4 2101 	ubfx	r1, r4, #8, #2
1a000dce:	f3c4 1580 	ubfx	r5, r4, #6, #1
1a000dd2:	3301      	adds	r3, #1
1a000dd4:	3201      	adds	r2, #1
1a000dd6:	f10d 0c08 	add.w	ip, sp, #8
1a000dda:	4461      	add	r1, ip
1a000ddc:	f811 1c04 	ldrb.w	r1, [r1, #-4]
1a000de0:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000de4:	d108      	bne.n	1a000df8 <Chip_Clock_GetMainPLLHz+0x54>
1a000de6:	b93d      	cbnz	r5, 1a000df8 <Chip_Clock_GetMainPLLHz+0x54>
1a000de8:	0049      	lsls	r1, r1, #1
1a000dea:	fbb3 f3f1 	udiv	r3, r3, r1
1a000dee:	fbb0 f0f2 	udiv	r0, r0, r2
1a000df2:	fb00 f003 	mul.w	r0, r0, r3
1a000df6:	e005      	b.n	1a000e04 <Chip_Clock_GetMainPLLHz+0x60>
1a000df8:	fbb0 f0f2 	udiv	r0, r0, r2
1a000dfc:	fb03 f000 	mul.w	r0, r3, r0
1a000e00:	e000      	b.n	1a000e04 <Chip_Clock_GetMainPLLHz+0x60>
1a000e02:	2000      	movs	r0, #0
1a000e04:	b003      	add	sp, #12
1a000e06:	bd30      	pop	{r4, r5, pc}
1a000e08:	40050000 	.word	0x40050000
1a000e0c:	1a001cb4 	.word	0x1a001cb4

1a000e10 <Chip_Clock_GetDivRate>:
1a000e10:	b538      	push	{r3, r4, r5, lr}
1a000e12:	460c      	mov	r4, r1
1a000e14:	4608      	mov	r0, r1
1a000e16:	f7ff ff0d 	bl	1a000c34 <Chip_Clock_GetDividerSource>
1a000e1a:	4605      	mov	r5, r0
1a000e1c:	4620      	mov	r0, r4
1a000e1e:	f7ff ff17 	bl	1a000c50 <Chip_Clock_GetDividerDivisor>
1a000e22:	4604      	mov	r4, r0
1a000e24:	4628      	mov	r0, r5
1a000e26:	f7ff ff21 	bl	1a000c6c <Chip_Clock_GetClockInputHz>
1a000e2a:	3401      	adds	r4, #1
1a000e2c:	fbb0 f0f4 	udiv	r0, r0, r4
1a000e30:	bd38      	pop	{r3, r4, r5, pc}
1a000e32:	Address 0x000000001a000e32 is out of bounds.


1a000e34 <Chip_Clock_SetBaseClock>:
1a000e34:	b430      	push	{r4, r5}
1a000e36:	f100 0416 	add.w	r4, r0, #22
1a000e3a:	00a4      	lsls	r4, r4, #2
1a000e3c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a000e40:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a000e44:	6864      	ldr	r4, [r4, #4]
1a000e46:	281b      	cmp	r0, #27
1a000e48:	d813      	bhi.n	1a000e72 <Chip_Clock_SetBaseClock+0x3e>
1a000e4a:	2911      	cmp	r1, #17
1a000e4c:	d01a      	beq.n	1a000e84 <Chip_Clock_SetBaseClock+0x50>
1a000e4e:	4d0e      	ldr	r5, [pc, #56]	; (1a000e88 <Chip_Clock_SetBaseClock+0x54>)
1a000e50:	4025      	ands	r5, r4
1a000e52:	b10a      	cbz	r2, 1a000e58 <Chip_Clock_SetBaseClock+0x24>
1a000e54:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
1a000e58:	b10b      	cbz	r3, 1a000e5e <Chip_Clock_SetBaseClock+0x2a>
1a000e5a:	f045 0501 	orr.w	r5, r5, #1
1a000e5e:	ea45 6501 	orr.w	r5, r5, r1, lsl #24
1a000e62:	3016      	adds	r0, #22
1a000e64:	0080      	lsls	r0, r0, #2
1a000e66:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000e6a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000e6e:	6045      	str	r5, [r0, #4]
1a000e70:	e008      	b.n	1a000e84 <Chip_Clock_SetBaseClock+0x50>
1a000e72:	f044 0401 	orr.w	r4, r4, #1
1a000e76:	3016      	adds	r0, #22
1a000e78:	0080      	lsls	r0, r0, #2
1a000e7a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000e7e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000e82:	6044      	str	r4, [r0, #4]
1a000e84:	bc30      	pop	{r4, r5}
1a000e86:	4770      	bx	lr
1a000e88:	e0fff7fe 	.word	0xe0fff7fe

1a000e8c <Chip_Clock_GetBaseClock>:
1a000e8c:	281b      	cmp	r0, #27
1a000e8e:	d80c      	bhi.n	1a000eaa <Chip_Clock_GetBaseClock+0x1e>
1a000e90:	3016      	adds	r0, #22
1a000e92:	0080      	lsls	r0, r0, #2
1a000e94:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000e98:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000e9c:	6840      	ldr	r0, [r0, #4]
1a000e9e:	f010 0f01 	tst.w	r0, #1
1a000ea2:	d104      	bne.n	1a000eae <Chip_Clock_GetBaseClock+0x22>
1a000ea4:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000ea8:	4770      	bx	lr
1a000eaa:	2011      	movs	r0, #17
1a000eac:	4770      	bx	lr
1a000eae:	2011      	movs	r0, #17
1a000eb0:	4770      	bx	lr

1a000eb2 <Chip_Clock_GetBaseClocktHz>:
1a000eb2:	b508      	push	{r3, lr}
1a000eb4:	f7ff ffea 	bl	1a000e8c <Chip_Clock_GetBaseClock>
1a000eb8:	f7ff fed8 	bl	1a000c6c <Chip_Clock_GetClockInputHz>
1a000ebc:	bd08      	pop	{r3, pc}
1a000ebe:	Address 0x000000001a000ebe is out of bounds.


1a000ec0 <Chip_Clock_EnableOpts>:
1a000ec0:	b969      	cbnz	r1, 1a000ede <Chip_Clock_EnableOpts+0x1e>
1a000ec2:	2101      	movs	r1, #1
1a000ec4:	b10a      	cbz	r2, 1a000eca <Chip_Clock_EnableOpts+0xa>
1a000ec6:	f041 0104 	orr.w	r1, r1, #4
1a000eca:	2b02      	cmp	r3, #2
1a000ecc:	d009      	beq.n	1a000ee2 <Chip_Clock_EnableOpts+0x22>
1a000ece:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000ed2:	d209      	bcs.n	1a000ee8 <Chip_Clock_EnableOpts+0x28>
1a000ed4:	3020      	adds	r0, #32
1a000ed6:	4b07      	ldr	r3, [pc, #28]	; (1a000ef4 <Chip_Clock_EnableOpts+0x34>)
1a000ed8:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000edc:	4770      	bx	lr
1a000ede:	2103      	movs	r1, #3
1a000ee0:	e7f0      	b.n	1a000ec4 <Chip_Clock_EnableOpts+0x4>
1a000ee2:	f041 0120 	orr.w	r1, r1, #32
1a000ee6:	e7f2      	b.n	1a000ece <Chip_Clock_EnableOpts+0xe>
1a000ee8:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000eec:	4b02      	ldr	r3, [pc, #8]	; (1a000ef8 <Chip_Clock_EnableOpts+0x38>)
1a000eee:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000ef2:	4770      	bx	lr
1a000ef4:	40051000 	.word	0x40051000
1a000ef8:	40052000 	.word	0x40052000

1a000efc <Chip_Clock_Enable>:
1a000efc:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000f00:	d208      	bcs.n	1a000f14 <Chip_Clock_Enable+0x18>
1a000f02:	4a09      	ldr	r2, [pc, #36]	; (1a000f28 <Chip_Clock_Enable+0x2c>)
1a000f04:	3020      	adds	r0, #32
1a000f06:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000f0a:	f043 0301 	orr.w	r3, r3, #1
1a000f0e:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000f12:	4770      	bx	lr
1a000f14:	4a05      	ldr	r2, [pc, #20]	; (1a000f2c <Chip_Clock_Enable+0x30>)
1a000f16:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000f1a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000f1e:	f043 0301 	orr.w	r3, r3, #1
1a000f22:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000f26:	4770      	bx	lr
1a000f28:	40051000 	.word	0x40051000
1a000f2c:	40052000 	.word	0x40052000

1a000f30 <Chip_Clock_Disable>:
1a000f30:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000f34:	d208      	bcs.n	1a000f48 <Chip_Clock_Disable+0x18>
1a000f36:	4a09      	ldr	r2, [pc, #36]	; (1a000f5c <Chip_Clock_Disable+0x2c>)
1a000f38:	3020      	adds	r0, #32
1a000f3a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000f3e:	f023 0301 	bic.w	r3, r3, #1
1a000f42:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000f46:	4770      	bx	lr
1a000f48:	4a05      	ldr	r2, [pc, #20]	; (1a000f60 <Chip_Clock_Disable+0x30>)
1a000f4a:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000f4e:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000f52:	f023 0301 	bic.w	r3, r3, #1
1a000f56:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000f5a:	4770      	bx	lr
1a000f5c:	40051000 	.word	0x40051000
1a000f60:	40052000 	.word	0x40052000

1a000f64 <Chip_Clock_GetRate>:
1a000f64:	b510      	push	{r4, lr}
1a000f66:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000f6a:	d309      	bcc.n	1a000f80 <Chip_Clock_GetRate+0x1c>
1a000f6c:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a000f70:	4a0d      	ldr	r2, [pc, #52]	; (1a000fa8 <Chip_Clock_GetRate+0x44>)
1a000f72:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a000f76:	f014 0f01 	tst.w	r4, #1
1a000f7a:	d107      	bne.n	1a000f8c <Chip_Clock_GetRate+0x28>
1a000f7c:	2000      	movs	r0, #0
1a000f7e:	bd10      	pop	{r4, pc}
1a000f80:	f100 0320 	add.w	r3, r0, #32
1a000f84:	4a09      	ldr	r2, [pc, #36]	; (1a000fac <Chip_Clock_GetRate+0x48>)
1a000f86:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a000f8a:	e7f4      	b.n	1a000f76 <Chip_Clock_GetRate+0x12>
1a000f8c:	f7ff fe06 	bl	1a000b9c <Chip_Clock_FindBaseClock>
1a000f90:	f7ff ff8f 	bl	1a000eb2 <Chip_Clock_GetBaseClocktHz>
1a000f94:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a000f98:	d103      	bne.n	1a000fa2 <Chip_Clock_GetRate+0x3e>
1a000f9a:	2301      	movs	r3, #1
1a000f9c:	fbb0 f0f3 	udiv	r0, r0, r3
1a000fa0:	e7ed      	b.n	1a000f7e <Chip_Clock_GetRate+0x1a>
1a000fa2:	2302      	movs	r3, #2
1a000fa4:	e7fa      	b.n	1a000f9c <Chip_Clock_GetRate+0x38>
1a000fa6:	bf00      	nop
1a000fa8:	40052000 	.word	0x40052000
1a000fac:	40051000 	.word	0x40051000

1a000fb0 <Chip_SetupCoreClock>:
1a000fb0:	b570      	push	{r4, r5, r6, lr}
1a000fb2:	b08a      	sub	sp, #40	; 0x28
1a000fb4:	4605      	mov	r5, r0
1a000fb6:	460e      	mov	r6, r1
1a000fb8:	4614      	mov	r4, r2
1a000fba:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000fbe:	9309      	str	r3, [sp, #36]	; 0x24
1a000fc0:	2806      	cmp	r0, #6
1a000fc2:	d018      	beq.n	1a000ff6 <Chip_SetupCoreClock+0x46>
1a000fc4:	2300      	movs	r3, #0
1a000fc6:	2201      	movs	r2, #1
1a000fc8:	4629      	mov	r1, r5
1a000fca:	2004      	movs	r0, #4
1a000fcc:	f7ff ff32 	bl	1a000e34 <Chip_Clock_SetBaseClock>
1a000fd0:	4a49      	ldr	r2, [pc, #292]	; (1a0010f8 <Chip_SetupCoreClock+0x148>)
1a000fd2:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000fd4:	f043 0301 	orr.w	r3, r3, #1
1a000fd8:	6453      	str	r3, [r2, #68]	; 0x44
1a000fda:	f88d 5008 	strb.w	r5, [sp, #8]
1a000fde:	a901      	add	r1, sp, #4
1a000fe0:	4630      	mov	r0, r6
1a000fe2:	f7ff fe9f 	bl	1a000d24 <Chip_Clock_CalcMainPLLValue>
1a000fe6:	4b45      	ldr	r3, [pc, #276]	; (1a0010fc <Chip_SetupCoreClock+0x14c>)
1a000fe8:	429e      	cmp	r6, r3
1a000fea:	d916      	bls.n	1a00101a <Chip_SetupCoreClock+0x6a>
1a000fec:	9b01      	ldr	r3, [sp, #4]
1a000fee:	f013 0f40 	tst.w	r3, #64	; 0x40
1a000ff2:	d003      	beq.n	1a000ffc <Chip_SetupCoreClock+0x4c>
1a000ff4:	e7fe      	b.n	1a000ff4 <Chip_SetupCoreClock+0x44>
1a000ff6:	f7ff fdf7 	bl	1a000be8 <Chip_Clock_EnableCrystal>
1a000ffa:	e7e3      	b.n	1a000fc4 <Chip_SetupCoreClock+0x14>
1a000ffc:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001000:	d005      	beq.n	1a00100e <Chip_SetupCoreClock+0x5e>
1a001002:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001006:	9301      	str	r3, [sp, #4]
1a001008:	2500      	movs	r5, #0
1a00100a:	2601      	movs	r6, #1
1a00100c:	e007      	b.n	1a00101e <Chip_SetupCoreClock+0x6e>
1a00100e:	9b04      	ldr	r3, [sp, #16]
1a001010:	3301      	adds	r3, #1
1a001012:	9304      	str	r3, [sp, #16]
1a001014:	2501      	movs	r5, #1
1a001016:	2600      	movs	r6, #0
1a001018:	e001      	b.n	1a00101e <Chip_SetupCoreClock+0x6e>
1a00101a:	2500      	movs	r5, #0
1a00101c:	462e      	mov	r6, r5
1a00101e:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001022:	9b01      	ldr	r3, [sp, #4]
1a001024:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001028:	9a05      	ldr	r2, [sp, #20]
1a00102a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00102e:	9a03      	ldr	r2, [sp, #12]
1a001030:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001034:	9a04      	ldr	r2, [sp, #16]
1a001036:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00103a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00103e:	4a2e      	ldr	r2, [pc, #184]	; (1a0010f8 <Chip_SetupCoreClock+0x148>)
1a001040:	6453      	str	r3, [r2, #68]	; 0x44
1a001042:	4b2d      	ldr	r3, [pc, #180]	; (1a0010f8 <Chip_SetupCoreClock+0x148>)
1a001044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a001046:	f013 0f01 	tst.w	r3, #1
1a00104a:	d0fa      	beq.n	1a001042 <Chip_SetupCoreClock+0x92>
1a00104c:	2300      	movs	r3, #0
1a00104e:	2201      	movs	r2, #1
1a001050:	2109      	movs	r1, #9
1a001052:	2004      	movs	r0, #4
1a001054:	f7ff feee 	bl	1a000e34 <Chip_Clock_SetBaseClock>
1a001058:	b1fe      	cbz	r6, 1a00109a <Chip_SetupCoreClock+0xea>
1a00105a:	f24c 3350 	movw	r3, #50000	; 0xc350
1a00105e:	9309      	str	r3, [sp, #36]	; 0x24
1a001060:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001062:	1e5a      	subs	r2, r3, #1
1a001064:	9209      	str	r2, [sp, #36]	; 0x24
1a001066:	2b00      	cmp	r3, #0
1a001068:	d1fa      	bne.n	1a001060 <Chip_SetupCoreClock+0xb0>
1a00106a:	9b01      	ldr	r3, [sp, #4]
1a00106c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001070:	9301      	str	r3, [sp, #4]
1a001072:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001076:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00107a:	9a05      	ldr	r2, [sp, #20]
1a00107c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001080:	9a03      	ldr	r2, [sp, #12]
1a001082:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001086:	9a04      	ldr	r2, [sp, #16]
1a001088:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00108c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001090:	4a19      	ldr	r2, [pc, #100]	; (1a0010f8 <Chip_SetupCoreClock+0x148>)
1a001092:	6453      	str	r3, [r2, #68]	; 0x44
1a001094:	b36c      	cbz	r4, 1a0010f2 <Chip_SetupCoreClock+0x142>
1a001096:	2400      	movs	r4, #0
1a001098:	e029      	b.n	1a0010ee <Chip_SetupCoreClock+0x13e>
1a00109a:	2d00      	cmp	r5, #0
1a00109c:	d0fa      	beq.n	1a001094 <Chip_SetupCoreClock+0xe4>
1a00109e:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0010a2:	9309      	str	r3, [sp, #36]	; 0x24
1a0010a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0010a6:	1e5a      	subs	r2, r3, #1
1a0010a8:	9209      	str	r2, [sp, #36]	; 0x24
1a0010aa:	2b00      	cmp	r3, #0
1a0010ac:	d1fa      	bne.n	1a0010a4 <Chip_SetupCoreClock+0xf4>
1a0010ae:	9b04      	ldr	r3, [sp, #16]
1a0010b0:	1e5a      	subs	r2, r3, #1
1a0010b2:	9204      	str	r2, [sp, #16]
1a0010b4:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a0010b8:	9b01      	ldr	r3, [sp, #4]
1a0010ba:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a0010be:	9905      	ldr	r1, [sp, #20]
1a0010c0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0010c4:	9903      	ldr	r1, [sp, #12]
1a0010c6:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a0010ca:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0010ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0010d2:	4a09      	ldr	r2, [pc, #36]	; (1a0010f8 <Chip_SetupCoreClock+0x148>)
1a0010d4:	6453      	str	r3, [r2, #68]	; 0x44
1a0010d6:	e7dd      	b.n	1a001094 <Chip_SetupCoreClock+0xe4>
1a0010d8:	4809      	ldr	r0, [pc, #36]	; (1a001100 <Chip_SetupCoreClock+0x150>)
1a0010da:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0010de:	78cb      	ldrb	r3, [r1, #3]
1a0010e0:	788a      	ldrb	r2, [r1, #2]
1a0010e2:	7849      	ldrb	r1, [r1, #1]
1a0010e4:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0010e8:	f7ff fea4 	bl	1a000e34 <Chip_Clock_SetBaseClock>
1a0010ec:	3401      	adds	r4, #1
1a0010ee:	2c11      	cmp	r4, #17
1a0010f0:	d9f2      	bls.n	1a0010d8 <Chip_SetupCoreClock+0x128>
1a0010f2:	b00a      	add	sp, #40	; 0x28
1a0010f4:	bd70      	pop	{r4, r5, r6, pc}
1a0010f6:	bf00      	nop
1a0010f8:	40050000 	.word	0x40050000
1a0010fc:	068e7780 	.word	0x068e7780
1a001100:	1a001d2c 	.word	0x1a001d2c

1a001104 <Chip_GPIO_Init>:
1a001104:	4770      	bx	lr
1a001106:	Address 0x000000001a001106 is out of bounds.


1a001108 <Chip_SSP_GetClockIndex>:
1a001108:	4b03      	ldr	r3, [pc, #12]	; (1a001118 <Chip_SSP_GetClockIndex+0x10>)
1a00110a:	4298      	cmp	r0, r3
1a00110c:	d001      	beq.n	1a001112 <Chip_SSP_GetClockIndex+0xa>
1a00110e:	2083      	movs	r0, #131	; 0x83
1a001110:	4770      	bx	lr
1a001112:	20a5      	movs	r0, #165	; 0xa5
1a001114:	4770      	bx	lr
1a001116:	bf00      	nop
1a001118:	400c5000 	.word	0x400c5000

1a00111c <Chip_SSP_GetPeriphClockIndex>:
1a00111c:	4b04      	ldr	r3, [pc, #16]	; (1a001130 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a00111e:	4298      	cmp	r0, r3
1a001120:	d002      	beq.n	1a001128 <Chip_SSP_GetPeriphClockIndex+0xc>
1a001122:	f240 2002 	movw	r0, #514	; 0x202
1a001126:	4770      	bx	lr
1a001128:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a00112c:	4770      	bx	lr
1a00112e:	bf00      	nop
1a001130:	400c5000 	.word	0x400c5000

1a001134 <Chip_SSP_SetClockRate>:
1a001134:	6803      	ldr	r3, [r0, #0]
1a001136:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
1a00113a:	0209      	lsls	r1, r1, #8
1a00113c:	b289      	uxth	r1, r1
1a00113e:	4319      	orrs	r1, r3
1a001140:	6001      	str	r1, [r0, #0]
1a001142:	6102      	str	r2, [r0, #16]
1a001144:	4770      	bx	lr

1a001146 <Chip_SSP_SetBitRate>:
1a001146:	b570      	push	{r4, r5, r6, lr}
1a001148:	4606      	mov	r6, r0
1a00114a:	460d      	mov	r5, r1
1a00114c:	f7ff ffe6 	bl	1a00111c <Chip_SSP_GetPeriphClockIndex>
1a001150:	f7ff ff08 	bl	1a000f64 <Chip_Clock_GetRate>
1a001154:	2202      	movs	r2, #2
1a001156:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
1a00115a:	2100      	movs	r1, #0
1a00115c:	e000      	b.n	1a001160 <Chip_SSP_SetBitRate+0x1a>
1a00115e:	4621      	mov	r1, r4
1a001160:	42ab      	cmp	r3, r5
1a001162:	d90b      	bls.n	1a00117c <Chip_SSP_SetBitRate+0x36>
1a001164:	1c4c      	adds	r4, r1, #1
1a001166:	fb02 f304 	mul.w	r3, r2, r4
1a00116a:	fbb0 f3f3 	udiv	r3, r0, r3
1a00116e:	429d      	cmp	r5, r3
1a001170:	d2f6      	bcs.n	1a001160 <Chip_SSP_SetBitRate+0x1a>
1a001172:	2cff      	cmp	r4, #255	; 0xff
1a001174:	d9f3      	bls.n	1a00115e <Chip_SSP_SetBitRate+0x18>
1a001176:	3202      	adds	r2, #2
1a001178:	2100      	movs	r1, #0
1a00117a:	e7f1      	b.n	1a001160 <Chip_SSP_SetBitRate+0x1a>
1a00117c:	4630      	mov	r0, r6
1a00117e:	f7ff ffd9 	bl	1a001134 <Chip_SSP_SetClockRate>
1a001182:	bd70      	pop	{r4, r5, r6, pc}

1a001184 <Chip_SSP_Init>:
1a001184:	b510      	push	{r4, lr}
1a001186:	4604      	mov	r4, r0
1a001188:	f7ff ffbe 	bl	1a001108 <Chip_SSP_GetClockIndex>
1a00118c:	f7ff feb6 	bl	1a000efc <Chip_Clock_Enable>
1a001190:	4620      	mov	r0, r4
1a001192:	f7ff ffc3 	bl	1a00111c <Chip_SSP_GetPeriphClockIndex>
1a001196:	f7ff feb1 	bl	1a000efc <Chip_Clock_Enable>
1a00119a:	6863      	ldr	r3, [r4, #4]
1a00119c:	f023 0304 	bic.w	r3, r3, #4
1a0011a0:	6063      	str	r3, [r4, #4]
1a0011a2:	6823      	ldr	r3, [r4, #0]
1a0011a4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0011a8:	f043 0307 	orr.w	r3, r3, #7
1a0011ac:	6023      	str	r3, [r4, #0]
1a0011ae:	4902      	ldr	r1, [pc, #8]	; (1a0011b8 <Chip_SSP_Init+0x34>)
1a0011b0:	4620      	mov	r0, r4
1a0011b2:	f7ff ffc8 	bl	1a001146 <Chip_SSP_SetBitRate>
1a0011b6:	bd10      	pop	{r4, pc}
1a0011b8:	000186a0 	.word	0x000186a0

1a0011bc <Chip_I2C_EventHandler>:
1a0011bc:	2901      	cmp	r1, #1
1a0011be:	d000      	beq.n	1a0011c2 <Chip_I2C_EventHandler+0x6>
1a0011c0:	4770      	bx	lr
1a0011c2:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a0011c6:	0082      	lsls	r2, r0, #2
1a0011c8:	4b03      	ldr	r3, [pc, #12]	; (1a0011d8 <Chip_I2C_EventHandler+0x1c>)
1a0011ca:	4413      	add	r3, r2
1a0011cc:	691a      	ldr	r2, [r3, #16]
1a0011ce:	7d13      	ldrb	r3, [r2, #20]
1a0011d0:	b2db      	uxtb	r3, r3
1a0011d2:	2b04      	cmp	r3, #4
1a0011d4:	d0fb      	beq.n	1a0011ce <Chip_I2C_EventHandler+0x12>
1a0011d6:	e7f3      	b.n	1a0011c0 <Chip_I2C_EventHandler+0x4>
1a0011d8:	10000000 	.word	0x10000000

1a0011dc <Chip_I2C_Init>:
1a0011dc:	b570      	push	{r4, r5, r6, lr}
1a0011de:	4605      	mov	r5, r0
1a0011e0:	4e06      	ldr	r6, [pc, #24]	; (1a0011fc <Chip_I2C_Init+0x20>)
1a0011e2:	00c4      	lsls	r4, r0, #3
1a0011e4:	1a22      	subs	r2, r4, r0
1a0011e6:	0093      	lsls	r3, r2, #2
1a0011e8:	4433      	add	r3, r6
1a0011ea:	8898      	ldrh	r0, [r3, #4]
1a0011ec:	f7ff fe86 	bl	1a000efc <Chip_Clock_Enable>
1a0011f0:	1b64      	subs	r4, r4, r5
1a0011f2:	00a3      	lsls	r3, r4, #2
1a0011f4:	58f3      	ldr	r3, [r6, r3]
1a0011f6:	226c      	movs	r2, #108	; 0x6c
1a0011f8:	619a      	str	r2, [r3, #24]
1a0011fa:	bd70      	pop	{r4, r5, r6, pc}
1a0011fc:	10000000 	.word	0x10000000

1a001200 <Chip_I2C_SetClockRate>:
1a001200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001204:	460c      	mov	r4, r1
1a001206:	4e0b      	ldr	r6, [pc, #44]	; (1a001234 <Chip_I2C_SetClockRate+0x34>)
1a001208:	00c5      	lsls	r5, r0, #3
1a00120a:	1a2b      	subs	r3, r5, r0
1a00120c:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a001210:	eb06 0308 	add.w	r3, r6, r8
1a001214:	8898      	ldrh	r0, [r3, #4]
1a001216:	f7ff fea5 	bl	1a000f64 <Chip_Clock_GetRate>
1a00121a:	fbb0 f0f4 	udiv	r0, r0, r4
1a00121e:	f856 3008 	ldr.w	r3, [r6, r8]
1a001222:	0842      	lsrs	r2, r0, #1
1a001224:	611a      	str	r2, [r3, #16]
1a001226:	f856 3008 	ldr.w	r3, [r6, r8]
1a00122a:	691a      	ldr	r2, [r3, #16]
1a00122c:	1a80      	subs	r0, r0, r2
1a00122e:	6158      	str	r0, [r3, #20]
1a001230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001234:	10000000 	.word	0x10000000

1a001238 <SystemInit>:
1a001238:	b508      	push	{r3, lr}
1a00123a:	4a0b      	ldr	r2, [pc, #44]	; (1a001268 <SystemInit+0x30>)
1a00123c:	4b0b      	ldr	r3, [pc, #44]	; (1a00126c <SystemInit+0x34>)
1a00123e:	609a      	str	r2, [r3, #8]
1a001240:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a001244:	691b      	ldr	r3, [r3, #16]
1a001246:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a00124a:	2b20      	cmp	r3, #32
1a00124c:	d004      	beq.n	1a001258 <SystemInit+0x20>
1a00124e:	f7ff fa05 	bl	1a00065c <Board_SystemInit>
1a001252:	f7ff f995 	bl	1a000580 <Board_Init>
1a001256:	bd08      	pop	{r3, pc}
1a001258:	4a04      	ldr	r2, [pc, #16]	; (1a00126c <SystemInit+0x34>)
1a00125a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a00125e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a001262:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a001266:	e7f2      	b.n	1a00124e <SystemInit+0x16>
1a001268:	1a000000 	.word	0x1a000000
1a00126c:	e000ed00 	.word	0xe000ed00

1a001270 <cyclesCounterInit>:
1a001270:	4b04      	ldr	r3, [pc, #16]	; (1a001284 <cyclesCounterInit+0x14>)
1a001272:	6018      	str	r0, [r3, #0]
1a001274:	4a04      	ldr	r2, [pc, #16]	; (1a001288 <cyclesCounterInit+0x18>)
1a001276:	6813      	ldr	r3, [r2, #0]
1a001278:	f043 0301 	orr.w	r3, r3, #1
1a00127c:	6013      	str	r3, [r2, #0]
1a00127e:	2001      	movs	r0, #1
1a001280:	4770      	bx	lr
1a001282:	bf00      	nop
1a001284:	10000038 	.word	0x10000038
1a001288:	e0001000 	.word	0xe0001000

1a00128c <uartTxReady>:
1a00128c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001290:	0083      	lsls	r3, r0, #2
1a001292:	4a03      	ldr	r2, [pc, #12]	; (1a0012a0 <uartTxReady+0x14>)
1a001294:	58d3      	ldr	r3, [r2, r3]
1a001296:	6958      	ldr	r0, [r3, #20]
1a001298:	f000 0020 	and.w	r0, r0, #32
1a00129c:	4770      	bx	lr
1a00129e:	bf00      	nop
1a0012a0:	1a001d74 	.word	0x1a001d74

1a0012a4 <uartTxWrite>:
1a0012a4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0012a8:	0083      	lsls	r3, r0, #2
1a0012aa:	4a02      	ldr	r2, [pc, #8]	; (1a0012b4 <uartTxWrite+0x10>)
1a0012ac:	58d3      	ldr	r3, [r2, r3]
1a0012ae:	6019      	str	r1, [r3, #0]
1a0012b0:	4770      	bx	lr
1a0012b2:	bf00      	nop
1a0012b4:	1a001d74 	.word	0x1a001d74

1a0012b8 <uartInit>:
1a0012b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0012bc:	4680      	mov	r8, r0
1a0012be:	4689      	mov	r9, r1
1a0012c0:	4c19      	ldr	r4, [pc, #100]	; (1a001328 <uartInit+0x70>)
1a0012c2:	0045      	lsls	r5, r0, #1
1a0012c4:	182a      	adds	r2, r5, r0
1a0012c6:	0093      	lsls	r3, r2, #2
1a0012c8:	18e6      	adds	r6, r4, r3
1a0012ca:	58e7      	ldr	r7, [r4, r3]
1a0012cc:	4638      	mov	r0, r7
1a0012ce:	f7ff f9e1 	bl	1a000694 <Chip_UART_Init>
1a0012d2:	4649      	mov	r1, r9
1a0012d4:	4638      	mov	r0, r7
1a0012d6:	f7ff fa07 	bl	1a0006e8 <Chip_UART_SetBaud>
1a0012da:	2307      	movs	r3, #7
1a0012dc:	60bb      	str	r3, [r7, #8]
1a0012de:	683b      	ldr	r3, [r7, #0]
1a0012e0:	2301      	movs	r3, #1
1a0012e2:	65fb      	str	r3, [r7, #92]	; 0x5c
1a0012e4:	7930      	ldrb	r0, [r6, #4]
1a0012e6:	7973      	ldrb	r3, [r6, #5]
1a0012e8:	79b2      	ldrb	r2, [r6, #6]
1a0012ea:	f042 0218 	orr.w	r2, r2, #24
1a0012ee:	490f      	ldr	r1, [pc, #60]	; (1a00132c <uartInit+0x74>)
1a0012f0:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a0012f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0012f8:	79f0      	ldrb	r0, [r6, #7]
1a0012fa:	7a33      	ldrb	r3, [r6, #8]
1a0012fc:	7a72      	ldrb	r2, [r6, #9]
1a0012fe:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001302:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a001306:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a00130a:	f1b8 0f01 	cmp.w	r8, #1
1a00130e:	d001      	beq.n	1a001314 <uartInit+0x5c>
1a001310:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a001314:	4a06      	ldr	r2, [pc, #24]	; (1a001330 <uartInit+0x78>)
1a001316:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a001318:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a00131c:	64d3      	str	r3, [r2, #76]	; 0x4c
1a00131e:	221a      	movs	r2, #26
1a001320:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a001324:	e7f4      	b.n	1a001310 <uartInit+0x58>
1a001326:	bf00      	nop
1a001328:	1a001d74 	.word	0x1a001d74
1a00132c:	40086000 	.word	0x40086000
1a001330:	40081000 	.word	0x40081000

1a001334 <uartWriteByte>:
1a001334:	b538      	push	{r3, r4, r5, lr}
1a001336:	4604      	mov	r4, r0
1a001338:	460d      	mov	r5, r1
1a00133a:	4620      	mov	r0, r4
1a00133c:	f7ff ffa6 	bl	1a00128c <uartTxReady>
1a001340:	2800      	cmp	r0, #0
1a001342:	d0fa      	beq.n	1a00133a <uartWriteByte+0x6>
1a001344:	4629      	mov	r1, r5
1a001346:	4620      	mov	r0, r4
1a001348:	f7ff ffac 	bl	1a0012a4 <uartTxWrite>
1a00134c:	bd38      	pop	{r3, r4, r5, pc}

1a00134e <uartWriteByteArray>:
1a00134e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a001350:	4607      	mov	r7, r0
1a001352:	460e      	mov	r6, r1
1a001354:	4615      	mov	r5, r2
1a001356:	2400      	movs	r4, #0
1a001358:	e004      	b.n	1a001364 <uartWriteByteArray+0x16>
1a00135a:	5d31      	ldrb	r1, [r6, r4]
1a00135c:	4638      	mov	r0, r7
1a00135e:	f7ff ffe9 	bl	1a001334 <uartWriteByte>
1a001362:	3401      	adds	r4, #1
1a001364:	42ac      	cmp	r4, r5
1a001366:	d3f8      	bcc.n	1a00135a <uartWriteByteArray+0xc>
1a001368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00136a:	Address 0x000000001a00136a is out of bounds.


1a00136c <tickPowerSet>:
1a00136c:	b918      	cbnz	r0, 1a001376 <tickPowerSet+0xa>
1a00136e:	4b04      	ldr	r3, [pc, #16]	; (1a001380 <tickPowerSet+0x14>)
1a001370:	2200      	movs	r2, #0
1a001372:	601a      	str	r2, [r3, #0]
1a001374:	4770      	bx	lr
1a001376:	4b02      	ldr	r3, [pc, #8]	; (1a001380 <tickPowerSet+0x14>)
1a001378:	2207      	movs	r2, #7
1a00137a:	601a      	str	r2, [r3, #0]
1a00137c:	4770      	bx	lr
1a00137e:	bf00      	nop
1a001380:	e000e010 	.word	0xe000e010

1a001384 <tickInit>:
1a001384:	b538      	push	{r3, r4, r5, lr}
1a001386:	ea50 0301 	orrs.w	r3, r0, r1
1a00138a:	d02a      	beq.n	1a0013e2 <tickInit+0x5e>
1a00138c:	f110 32ff 	adds.w	r2, r0, #4294967295	; 0xffffffff
1a001390:	f141 33ff 	adc.w	r3, r1, #4294967295	; 0xffffffff
1a001394:	2b00      	cmp	r3, #0
1a001396:	bf08      	it	eq
1a001398:	2a32      	cmpeq	r2, #50	; 0x32
1a00139a:	d227      	bcs.n	1a0013ec <tickInit+0x68>
1a00139c:	4b14      	ldr	r3, [pc, #80]	; (1a0013f0 <tickInit+0x6c>)
1a00139e:	e9c3 0100 	strd	r0, r1, [r3]
1a0013a2:	4b14      	ldr	r3, [pc, #80]	; (1a0013f4 <tickInit+0x70>)
1a0013a4:	681b      	ldr	r3, [r3, #0]
1a0013a6:	fba3 4500 	umull	r4, r5, r3, r0
1a0013aa:	fb03 5501 	mla	r5, r3, r1, r5
1a0013ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a0013b2:	2300      	movs	r3, #0
1a0013b4:	4620      	mov	r0, r4
1a0013b6:	4629      	mov	r1, r5
1a0013b8:	f000 fa70 	bl	1a00189c <__aeabi_uldivmod>
1a0013bc:	3801      	subs	r0, #1
1a0013be:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a0013c2:	d209      	bcs.n	1a0013d8 <tickInit+0x54>
1a0013c4:	4b0c      	ldr	r3, [pc, #48]	; (1a0013f8 <tickInit+0x74>)
1a0013c6:	6058      	str	r0, [r3, #4]
1a0013c8:	4a0c      	ldr	r2, [pc, #48]	; (1a0013fc <tickInit+0x78>)
1a0013ca:	21e0      	movs	r1, #224	; 0xe0
1a0013cc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
1a0013d0:	2200      	movs	r2, #0
1a0013d2:	609a      	str	r2, [r3, #8]
1a0013d4:	2207      	movs	r2, #7
1a0013d6:	601a      	str	r2, [r3, #0]
1a0013d8:	2001      	movs	r0, #1
1a0013da:	f7ff ffc7 	bl	1a00136c <tickPowerSet>
1a0013de:	2001      	movs	r0, #1
1a0013e0:	bd38      	pop	{r3, r4, r5, pc}
1a0013e2:	2000      	movs	r0, #0
1a0013e4:	f7ff ffc2 	bl	1a00136c <tickPowerSet>
1a0013e8:	2000      	movs	r0, #0
1a0013ea:	e7f9      	b.n	1a0013e0 <tickInit+0x5c>
1a0013ec:	2000      	movs	r0, #0
1a0013ee:	e7f7      	b.n	1a0013e0 <tickInit+0x5c>
1a0013f0:	10000040 	.word	0x10000040
1a0013f4:	10000468 	.word	0x10000468
1a0013f8:	e000e010 	.word	0xe000e010
1a0013fc:	e000ed00 	.word	0xe000ed00

1a001400 <SysTick_Handler>:
1a001400:	e92d 4800 	stmdb	sp!, {fp, lr}
1a001404:	4908      	ldr	r1, [pc, #32]	; (1a001428 <SysTick_Handler+0x28>)
1a001406:	e9d1 2300 	ldrd	r2, r3, [r1]
1a00140a:	f112 0b01 	adds.w	fp, r2, #1
1a00140e:	f143 0c00 	adc.w	ip, r3, #0
1a001412:	e9c1 bc00 	strd	fp, ip, [r1]
1a001416:	4b05      	ldr	r3, [pc, #20]	; (1a00142c <SysTick_Handler+0x2c>)
1a001418:	681b      	ldr	r3, [r3, #0]
1a00141a:	b113      	cbz	r3, 1a001422 <SysTick_Handler+0x22>
1a00141c:	4a04      	ldr	r2, [pc, #16]	; (1a001430 <SysTick_Handler+0x30>)
1a00141e:	6810      	ldr	r0, [r2, #0]
1a001420:	4798      	blx	r3
1a001422:	e8bd 8800 	ldmia.w	sp!, {fp, pc}
1a001426:	bf00      	nop
1a001428:	10000058 	.word	0x10000058
1a00142c:	10000060 	.word	0x10000060
1a001430:	10000054 	.word	0x10000054

1a001434 <adcInit>:
1a001434:	b530      	push	{r4, r5, lr}
1a001436:	b083      	sub	sp, #12
1a001438:	b118      	cbz	r0, 1a001442 <adcInit+0xe>
1a00143a:	2801      	cmp	r0, #1
1a00143c:	d04a      	beq.n	1a0014d4 <adcInit+0xa0>
1a00143e:	b003      	add	sp, #12
1a001440:	bd30      	pop	{r4, r5, pc}
1a001442:	4b26      	ldr	r3, [pc, #152]	; (1a0014dc <adcInit+0xa8>)
1a001444:	466d      	mov	r5, sp
1a001446:	e893 0003 	ldmia.w	r3, {r0, r1}
1a00144a:	e885 0003 	stmia.w	r5, {r0, r1}
1a00144e:	4c24      	ldr	r4, [pc, #144]	; (1a0014e0 <adcInit+0xac>)
1a001450:	4629      	mov	r1, r5
1a001452:	4620      	mov	r0, r4
1a001454:	f7ff fa12 	bl	1a00087c <Chip_ADC_Init>
1a001458:	2100      	movs	r1, #0
1a00145a:	4620      	mov	r0, r4
1a00145c:	f7ff faab 	bl	1a0009b6 <Chip_ADC_SetBurstCmd>
1a001460:	4a20      	ldr	r2, [pc, #128]	; (1a0014e4 <adcInit+0xb0>)
1a001462:	4629      	mov	r1, r5
1a001464:	4620      	mov	r0, r4
1a001466:	f7ff fa73 	bl	1a000950 <Chip_ADC_SetSampleRate>
1a00146a:	2200      	movs	r2, #0
1a00146c:	2101      	movs	r1, #1
1a00146e:	4620      	mov	r0, r4
1a001470:	f7ff fa8d 	bl	1a00098e <Chip_ADC_EnableChannel>
1a001474:	2200      	movs	r2, #0
1a001476:	2101      	movs	r1, #1
1a001478:	4620      	mov	r0, r4
1a00147a:	f7ff fa49 	bl	1a000910 <Chip_ADC_Int_SetChannelCmd>
1a00147e:	2200      	movs	r2, #0
1a001480:	2102      	movs	r1, #2
1a001482:	4620      	mov	r0, r4
1a001484:	f7ff fa83 	bl	1a00098e <Chip_ADC_EnableChannel>
1a001488:	2200      	movs	r2, #0
1a00148a:	2102      	movs	r1, #2
1a00148c:	4620      	mov	r0, r4
1a00148e:	f7ff fa3f 	bl	1a000910 <Chip_ADC_Int_SetChannelCmd>
1a001492:	2200      	movs	r2, #0
1a001494:	2103      	movs	r1, #3
1a001496:	4620      	mov	r0, r4
1a001498:	f7ff fa79 	bl	1a00098e <Chip_ADC_EnableChannel>
1a00149c:	2200      	movs	r2, #0
1a00149e:	2103      	movs	r1, #3
1a0014a0:	4620      	mov	r0, r4
1a0014a2:	f7ff fa35 	bl	1a000910 <Chip_ADC_Int_SetChannelCmd>
1a0014a6:	2200      	movs	r2, #0
1a0014a8:	2104      	movs	r1, #4
1a0014aa:	4620      	mov	r0, r4
1a0014ac:	f7ff fa6f 	bl	1a00098e <Chip_ADC_EnableChannel>
1a0014b0:	2200      	movs	r2, #0
1a0014b2:	2104      	movs	r1, #4
1a0014b4:	4620      	mov	r0, r4
1a0014b6:	f7ff fa2b 	bl	1a000910 <Chip_ADC_Int_SetChannelCmd>
1a0014ba:	4a0b      	ldr	r2, [pc, #44]	; (1a0014e8 <adcInit+0xb4>)
1a0014bc:	f8d2 3c88 	ldr.w	r3, [r2, #3208]	; 0xc88
1a0014c0:	f043 0310 	orr.w	r3, r3, #16
1a0014c4:	f8c2 3c88 	str.w	r3, [r2, #3208]	; 0xc88
1a0014c8:	2200      	movs	r2, #0
1a0014ca:	2105      	movs	r1, #5
1a0014cc:	4620      	mov	r0, r4
1a0014ce:	f7ff fa1f 	bl	1a000910 <Chip_ADC_Int_SetChannelCmd>
1a0014d2:	e7b4      	b.n	1a00143e <adcInit+0xa>
1a0014d4:	4802      	ldr	r0, [pc, #8]	; (1a0014e0 <adcInit+0xac>)
1a0014d6:	f7ff f9f1 	bl	1a0008bc <Chip_ADC_DeInit>
1a0014da:	e7b0      	b.n	1a00143e <adcInit+0xa>
1a0014dc:	1a001dbc 	.word	0x1a001dbc
1a0014e0:	400e3000 	.word	0x400e3000
1a0014e4:	00030d40 	.word	0x00030d40
1a0014e8:	40086000 	.word	0x40086000

1a0014ec <adcRead>:
1a0014ec:	b570      	push	{r4, r5, r6, lr}
1a0014ee:	b082      	sub	sp, #8
1a0014f0:	3001      	adds	r0, #1
1a0014f2:	b2c4      	uxtb	r4, r0
1a0014f4:	2600      	movs	r6, #0
1a0014f6:	f8ad 6006 	strh.w	r6, [sp, #6]
1a0014fa:	4d11      	ldr	r5, [pc, #68]	; (1a001540 <adcRead+0x54>)
1a0014fc:	2201      	movs	r2, #1
1a0014fe:	4621      	mov	r1, r4
1a001500:	4628      	mov	r0, r5
1a001502:	f7ff fa44 	bl	1a00098e <Chip_ADC_EnableChannel>
1a001506:	4632      	mov	r2, r6
1a001508:	2101      	movs	r1, #1
1a00150a:	4628      	mov	r0, r5
1a00150c:	f7ff fa10 	bl	1a000930 <Chip_ADC_SetStartMode>
1a001510:	2200      	movs	r2, #0
1a001512:	4621      	mov	r1, r4
1a001514:	480a      	ldr	r0, [pc, #40]	; (1a001540 <adcRead+0x54>)
1a001516:	f7ff f9e0 	bl	1a0008da <Chip_ADC_ReadStatus>
1a00151a:	2801      	cmp	r0, #1
1a00151c:	d1f8      	bne.n	1a001510 <adcRead+0x24>
1a00151e:	4d08      	ldr	r5, [pc, #32]	; (1a001540 <adcRead+0x54>)
1a001520:	f10d 0206 	add.w	r2, sp, #6
1a001524:	4621      	mov	r1, r4
1a001526:	4628      	mov	r0, r5
1a001528:	f7ff f9d3 	bl	1a0008d2 <Chip_ADC_ReadValue>
1a00152c:	2200      	movs	r2, #0
1a00152e:	4621      	mov	r1, r4
1a001530:	4628      	mov	r0, r5
1a001532:	f7ff fa2c 	bl	1a00098e <Chip_ADC_EnableChannel>
1a001536:	f8bd 0006 	ldrh.w	r0, [sp, #6]
1a00153a:	b002      	add	sp, #8
1a00153c:	bd70      	pop	{r4, r5, r6, pc}
1a00153e:	bf00      	nop
1a001540:	400e3000 	.word	0x400e3000

1a001544 <gpioObtainPinInit>:
1a001544:	b430      	push	{r4, r5}
1a001546:	4d0b      	ldr	r5, [pc, #44]	; (1a001574 <gpioObtainPinInit+0x30>)
1a001548:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a00154c:	182c      	adds	r4, r5, r0
1a00154e:	5628      	ldrsb	r0, [r5, r0]
1a001550:	7008      	strb	r0, [r1, #0]
1a001552:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a001556:	7011      	strb	r1, [r2, #0]
1a001558:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a00155c:	701a      	strb	r2, [r3, #0]
1a00155e:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a001562:	9b02      	ldr	r3, [sp, #8]
1a001564:	701a      	strb	r2, [r3, #0]
1a001566:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00156a:	9b03      	ldr	r3, [sp, #12]
1a00156c:	701a      	strb	r2, [r3, #0]
1a00156e:	bc30      	pop	{r4, r5}
1a001570:	4770      	bx	lr
1a001572:	bf00      	nop
1a001574:	1a001dc4 	.word	0x1a001dc4

1a001578 <gpioInit>:
1a001578:	f110 0f02 	cmn.w	r0, #2
1a00157c:	f000 80c7 	beq.w	1a00170e <gpioInit+0x196>
1a001580:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a001584:	f000 80c5 	beq.w	1a001712 <gpioInit+0x19a>
1a001588:	b570      	push	{r4, r5, r6, lr}
1a00158a:	b084      	sub	sp, #16
1a00158c:	460c      	mov	r4, r1
1a00158e:	2300      	movs	r3, #0
1a001590:	f88d 300f 	strb.w	r3, [sp, #15]
1a001594:	f88d 300e 	strb.w	r3, [sp, #14]
1a001598:	f88d 300d 	strb.w	r3, [sp, #13]
1a00159c:	f88d 300c 	strb.w	r3, [sp, #12]
1a0015a0:	f88d 300b 	strb.w	r3, [sp, #11]
1a0015a4:	f10d 030b 	add.w	r3, sp, #11
1a0015a8:	9301      	str	r3, [sp, #4]
1a0015aa:	ab03      	add	r3, sp, #12
1a0015ac:	9300      	str	r3, [sp, #0]
1a0015ae:	f10d 030d 	add.w	r3, sp, #13
1a0015b2:	f10d 020e 	add.w	r2, sp, #14
1a0015b6:	f10d 010f 	add.w	r1, sp, #15
1a0015ba:	f7ff ffc3 	bl	1a001544 <gpioObtainPinInit>
1a0015be:	2c05      	cmp	r4, #5
1a0015c0:	f200 80a9 	bhi.w	1a001716 <gpioInit+0x19e>
1a0015c4:	e8df f004 	tbb	[pc, r4]
1a0015c8:	45278109 	.word	0x45278109
1a0015cc:	0363      	.short	0x0363
1a0015ce:	4853      	ldr	r0, [pc, #332]	; (1a00171c <gpioInit+0x1a4>)
1a0015d0:	f7ff fd98 	bl	1a001104 <Chip_GPIO_Init>
1a0015d4:	2001      	movs	r0, #1
1a0015d6:	b004      	add	sp, #16
1a0015d8:	bd70      	pop	{r4, r5, r6, pc}
1a0015da:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0015de:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0015e2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0015e6:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0015ea:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0015ee:	494c      	ldr	r1, [pc, #304]	; (1a001720 <gpioInit+0x1a8>)
1a0015f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0015f4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0015f8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0015fc:	2001      	movs	r0, #1
1a0015fe:	fa00 f102 	lsl.w	r1, r0, r2
1a001602:	4c46      	ldr	r4, [pc, #280]	; (1a00171c <gpioInit+0x1a4>)
1a001604:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001608:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a00160c:	ea22 0201 	bic.w	r2, r2, r1
1a001610:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001614:	e7df      	b.n	1a0015d6 <gpioInit+0x5e>
1a001616:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00161a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00161e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001622:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a001626:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00162a:	493d      	ldr	r1, [pc, #244]	; (1a001720 <gpioInit+0x1a8>)
1a00162c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a001630:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001634:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001638:	2001      	movs	r0, #1
1a00163a:	fa00 f102 	lsl.w	r1, r0, r2
1a00163e:	4c37      	ldr	r4, [pc, #220]	; (1a00171c <gpioInit+0x1a4>)
1a001640:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001644:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001648:	ea22 0201 	bic.w	r2, r2, r1
1a00164c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001650:	e7c1      	b.n	1a0015d6 <gpioInit+0x5e>
1a001652:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001656:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00165a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00165e:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a001662:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001666:	492e      	ldr	r1, [pc, #184]	; (1a001720 <gpioInit+0x1a8>)
1a001668:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a00166c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001670:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001674:	2001      	movs	r0, #1
1a001676:	fa00 f102 	lsl.w	r1, r0, r2
1a00167a:	4c28      	ldr	r4, [pc, #160]	; (1a00171c <gpioInit+0x1a4>)
1a00167c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001680:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001684:	ea22 0201 	bic.w	r2, r2, r1
1a001688:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00168c:	e7a3      	b.n	1a0015d6 <gpioInit+0x5e>
1a00168e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001692:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001696:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00169a:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a00169e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0016a2:	491f      	ldr	r1, [pc, #124]	; (1a001720 <gpioInit+0x1a8>)
1a0016a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0016a8:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0016ac:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0016b0:	2001      	movs	r0, #1
1a0016b2:	fa00 f102 	lsl.w	r1, r0, r2
1a0016b6:	4c19      	ldr	r4, [pc, #100]	; (1a00171c <gpioInit+0x1a4>)
1a0016b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0016bc:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0016c0:	ea22 0201 	bic.w	r2, r2, r1
1a0016c4:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0016c8:	e785      	b.n	1a0015d6 <gpioInit+0x5e>
1a0016ca:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0016ce:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0016d2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0016d6:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0016da:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0016de:	4910      	ldr	r1, [pc, #64]	; (1a001720 <gpioInit+0x1a8>)
1a0016e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0016e4:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0016e8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0016ec:	2001      	movs	r0, #1
1a0016ee:	fa00 f102 	lsl.w	r1, r0, r2
1a0016f2:	4b0a      	ldr	r3, [pc, #40]	; (1a00171c <gpioInit+0x1a4>)
1a0016f4:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a0016f8:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a0016fc:	4331      	orrs	r1, r6
1a0016fe:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
1a001702:	b2d2      	uxtb	r2, r2
1a001704:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a001708:	2100      	movs	r1, #0
1a00170a:	5499      	strb	r1, [r3, r2]
1a00170c:	e763      	b.n	1a0015d6 <gpioInit+0x5e>
1a00170e:	2000      	movs	r0, #0
1a001710:	4770      	bx	lr
1a001712:	2000      	movs	r0, #0
1a001714:	4770      	bx	lr
1a001716:	2000      	movs	r0, #0
1a001718:	e75d      	b.n	1a0015d6 <gpioInit+0x5e>
1a00171a:	bf00      	nop
1a00171c:	400f4000 	.word	0x400f4000
1a001720:	40086000 	.word	0x40086000

1a001724 <gpioWrite>:
1a001724:	f110 0f02 	cmn.w	r0, #2
1a001728:	d02d      	beq.n	1a001786 <gpioWrite+0x62>
1a00172a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a00172e:	d02c      	beq.n	1a00178a <gpioWrite+0x66>
1a001730:	b510      	push	{r4, lr}
1a001732:	b084      	sub	sp, #16
1a001734:	460c      	mov	r4, r1
1a001736:	2300      	movs	r3, #0
1a001738:	f88d 300f 	strb.w	r3, [sp, #15]
1a00173c:	f88d 300e 	strb.w	r3, [sp, #14]
1a001740:	f88d 300d 	strb.w	r3, [sp, #13]
1a001744:	f88d 300c 	strb.w	r3, [sp, #12]
1a001748:	f88d 300b 	strb.w	r3, [sp, #11]
1a00174c:	f10d 030b 	add.w	r3, sp, #11
1a001750:	9301      	str	r3, [sp, #4]
1a001752:	ab03      	add	r3, sp, #12
1a001754:	9300      	str	r3, [sp, #0]
1a001756:	f10d 030d 	add.w	r3, sp, #13
1a00175a:	f10d 020e 	add.w	r2, sp, #14
1a00175e:	f10d 010f 	add.w	r1, sp, #15
1a001762:	f7ff feef 	bl	1a001544 <gpioObtainPinInit>
1a001766:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00176a:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a00176e:	1c21      	adds	r1, r4, #0
1a001770:	bf18      	it	ne
1a001772:	2101      	movne	r1, #1
1a001774:	015b      	lsls	r3, r3, #5
1a001776:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00177a:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a00177e:	5499      	strb	r1, [r3, r2]
1a001780:	2001      	movs	r0, #1
1a001782:	b004      	add	sp, #16
1a001784:	bd10      	pop	{r4, pc}
1a001786:	2000      	movs	r0, #0
1a001788:	4770      	bx	lr
1a00178a:	2000      	movs	r0, #0
1a00178c:	4770      	bx	lr

1a00178e <gpioRead>:
1a00178e:	f110 0f02 	cmn.w	r0, #2
1a001792:	d02c      	beq.n	1a0017ee <gpioRead+0x60>
1a001794:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a001798:	d02b      	beq.n	1a0017f2 <gpioRead+0x64>
1a00179a:	b500      	push	{lr}
1a00179c:	b085      	sub	sp, #20
1a00179e:	2300      	movs	r3, #0
1a0017a0:	f88d 300f 	strb.w	r3, [sp, #15]
1a0017a4:	f88d 300e 	strb.w	r3, [sp, #14]
1a0017a8:	f88d 300d 	strb.w	r3, [sp, #13]
1a0017ac:	f88d 300c 	strb.w	r3, [sp, #12]
1a0017b0:	f88d 300b 	strb.w	r3, [sp, #11]
1a0017b4:	f10d 030b 	add.w	r3, sp, #11
1a0017b8:	9301      	str	r3, [sp, #4]
1a0017ba:	ab03      	add	r3, sp, #12
1a0017bc:	9300      	str	r3, [sp, #0]
1a0017be:	f10d 030d 	add.w	r3, sp, #13
1a0017c2:	f10d 020e 	add.w	r2, sp, #14
1a0017c6:	f10d 010f 	add.w	r1, sp, #15
1a0017ca:	f7ff febb 	bl	1a001544 <gpioObtainPinInit>
1a0017ce:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a0017d2:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a0017d6:	015b      	lsls	r3, r3, #5
1a0017d8:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0017dc:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0017e0:	5c98      	ldrb	r0, [r3, r2]
1a0017e2:	3000      	adds	r0, #0
1a0017e4:	bf18      	it	ne
1a0017e6:	2001      	movne	r0, #1
1a0017e8:	b005      	add	sp, #20
1a0017ea:	f85d fb04 	ldr.w	pc, [sp], #4
1a0017ee:	2001      	movs	r0, #1
1a0017f0:	4770      	bx	lr
1a0017f2:	2000      	movs	r0, #0
1a0017f4:	4770      	bx	lr

1a0017f6 <gpioToggle>:
1a0017f6:	b510      	push	{r4, lr}
1a0017f8:	4604      	mov	r4, r0
1a0017fa:	f7ff ffc8 	bl	1a00178e <gpioRead>
1a0017fe:	fab0 f180 	clz	r1, r0
1a001802:	0949      	lsrs	r1, r1, #5
1a001804:	4620      	mov	r0, r4
1a001806:	f7ff ff8d 	bl	1a001724 <gpioWrite>
1a00180a:	bd10      	pop	{r4, pc}

1a00180c <USB0_IRQHandler>:
1a00180c:	b508      	push	{r3, lr}
1a00180e:	4b04      	ldr	r3, [pc, #16]	; (1a001820 <USB0_IRQHandler+0x14>)
1a001810:	681b      	ldr	r3, [r3, #0]
1a001812:	681b      	ldr	r3, [r3, #0]
1a001814:	68db      	ldr	r3, [r3, #12]
1a001816:	4a03      	ldr	r2, [pc, #12]	; (1a001824 <USB0_IRQHandler+0x18>)
1a001818:	6810      	ldr	r0, [r2, #0]
1a00181a:	4798      	blx	r3
1a00181c:	bd08      	pop	{r3, pc}
1a00181e:	bf00      	nop
1a001820:	1000046c 	.word	0x1000046c
1a001824:	10000064 	.word	0x10000064

1a001828 <boardInit>:
1a001828:	b508      	push	{r3, lr}
1a00182a:	f7ff f8d5 	bl	1a0009d8 <SystemCoreClockUpdate>
1a00182e:	4b1a      	ldr	r3, [pc, #104]	; (1a001898 <boardInit+0x70>)
1a001830:	6818      	ldr	r0, [r3, #0]
1a001832:	f7ff fd1d 	bl	1a001270 <cyclesCounterInit>
1a001836:	2001      	movs	r0, #1
1a001838:	2100      	movs	r1, #0
1a00183a:	f7ff fda3 	bl	1a001384 <tickInit>
1a00183e:	2105      	movs	r1, #5
1a001840:	2000      	movs	r0, #0
1a001842:	f7ff fe99 	bl	1a001578 <gpioInit>
1a001846:	2100      	movs	r1, #0
1a001848:	2024      	movs	r0, #36	; 0x24
1a00184a:	f7ff fe95 	bl	1a001578 <gpioInit>
1a00184e:	2100      	movs	r1, #0
1a001850:	2025      	movs	r0, #37	; 0x25
1a001852:	f7ff fe91 	bl	1a001578 <gpioInit>
1a001856:	2100      	movs	r1, #0
1a001858:	2026      	movs	r0, #38	; 0x26
1a00185a:	f7ff fe8d 	bl	1a001578 <gpioInit>
1a00185e:	2100      	movs	r1, #0
1a001860:	2027      	movs	r0, #39	; 0x27
1a001862:	f7ff fe89 	bl	1a001578 <gpioInit>
1a001866:	2101      	movs	r1, #1
1a001868:	2028      	movs	r0, #40	; 0x28
1a00186a:	f7ff fe85 	bl	1a001578 <gpioInit>
1a00186e:	2101      	movs	r1, #1
1a001870:	2029      	movs	r0, #41	; 0x29
1a001872:	f7ff fe81 	bl	1a001578 <gpioInit>
1a001876:	2101      	movs	r1, #1
1a001878:	202a      	movs	r0, #42	; 0x2a
1a00187a:	f7ff fe7d 	bl	1a001578 <gpioInit>
1a00187e:	2101      	movs	r1, #1
1a001880:	202b      	movs	r0, #43	; 0x2b
1a001882:	f7ff fe79 	bl	1a001578 <gpioInit>
1a001886:	2101      	movs	r1, #1
1a001888:	202c      	movs	r0, #44	; 0x2c
1a00188a:	f7ff fe75 	bl	1a001578 <gpioInit>
1a00188e:	2101      	movs	r1, #1
1a001890:	202d      	movs	r0, #45	; 0x2d
1a001892:	f7ff fe71 	bl	1a001578 <gpioInit>
1a001896:	bd08      	pop	{r3, pc}
1a001898:	10000468 	.word	0x10000468

1a00189c <__aeabi_uldivmod>:
1a00189c:	b953      	cbnz	r3, 1a0018b4 <__aeabi_uldivmod+0x18>
1a00189e:	b94a      	cbnz	r2, 1a0018b4 <__aeabi_uldivmod+0x18>
1a0018a0:	2900      	cmp	r1, #0
1a0018a2:	bf08      	it	eq
1a0018a4:	2800      	cmpeq	r0, #0
1a0018a6:	bf1c      	itt	ne
1a0018a8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a0018ac:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a0018b0:	f000 b972 	b.w	1a001b98 <__aeabi_idiv0>
1a0018b4:	f1ad 0c08 	sub.w	ip, sp, #8
1a0018b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a0018bc:	f000 f806 	bl	1a0018cc <__udivmoddi4>
1a0018c0:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0018c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0018c8:	b004      	add	sp, #16
1a0018ca:	4770      	bx	lr

1a0018cc <__udivmoddi4>:
1a0018cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0018d0:	9e08      	ldr	r6, [sp, #32]
1a0018d2:	4604      	mov	r4, r0
1a0018d4:	4688      	mov	r8, r1
1a0018d6:	2b00      	cmp	r3, #0
1a0018d8:	d14b      	bne.n	1a001972 <__udivmoddi4+0xa6>
1a0018da:	428a      	cmp	r2, r1
1a0018dc:	4615      	mov	r5, r2
1a0018de:	d967      	bls.n	1a0019b0 <__udivmoddi4+0xe4>
1a0018e0:	fab2 f282 	clz	r2, r2
1a0018e4:	b14a      	cbz	r2, 1a0018fa <__udivmoddi4+0x2e>
1a0018e6:	f1c2 0720 	rsb	r7, r2, #32
1a0018ea:	fa01 f302 	lsl.w	r3, r1, r2
1a0018ee:	fa20 f707 	lsr.w	r7, r0, r7
1a0018f2:	4095      	lsls	r5, r2
1a0018f4:	ea47 0803 	orr.w	r8, r7, r3
1a0018f8:	4094      	lsls	r4, r2
1a0018fa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0018fe:	0c23      	lsrs	r3, r4, #16
1a001900:	fbb8 f7fe 	udiv	r7, r8, lr
1a001904:	fa1f fc85 	uxth.w	ip, r5
1a001908:	fb0e 8817 	mls	r8, lr, r7, r8
1a00190c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a001910:	fb07 f10c 	mul.w	r1, r7, ip
1a001914:	4299      	cmp	r1, r3
1a001916:	d909      	bls.n	1a00192c <__udivmoddi4+0x60>
1a001918:	18eb      	adds	r3, r5, r3
1a00191a:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a00191e:	f080 811b 	bcs.w	1a001b58 <__udivmoddi4+0x28c>
1a001922:	4299      	cmp	r1, r3
1a001924:	f240 8118 	bls.w	1a001b58 <__udivmoddi4+0x28c>
1a001928:	3f02      	subs	r7, #2
1a00192a:	442b      	add	r3, r5
1a00192c:	1a5b      	subs	r3, r3, r1
1a00192e:	b2a4      	uxth	r4, r4
1a001930:	fbb3 f0fe 	udiv	r0, r3, lr
1a001934:	fb0e 3310 	mls	r3, lr, r0, r3
1a001938:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a00193c:	fb00 fc0c 	mul.w	ip, r0, ip
1a001940:	45a4      	cmp	ip, r4
1a001942:	d909      	bls.n	1a001958 <__udivmoddi4+0x8c>
1a001944:	192c      	adds	r4, r5, r4
1a001946:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a00194a:	f080 8107 	bcs.w	1a001b5c <__udivmoddi4+0x290>
1a00194e:	45a4      	cmp	ip, r4
1a001950:	f240 8104 	bls.w	1a001b5c <__udivmoddi4+0x290>
1a001954:	3802      	subs	r0, #2
1a001956:	442c      	add	r4, r5
1a001958:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a00195c:	eba4 040c 	sub.w	r4, r4, ip
1a001960:	2700      	movs	r7, #0
1a001962:	b11e      	cbz	r6, 1a00196c <__udivmoddi4+0xa0>
1a001964:	40d4      	lsrs	r4, r2
1a001966:	2300      	movs	r3, #0
1a001968:	e9c6 4300 	strd	r4, r3, [r6]
1a00196c:	4639      	mov	r1, r7
1a00196e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001972:	428b      	cmp	r3, r1
1a001974:	d909      	bls.n	1a00198a <__udivmoddi4+0xbe>
1a001976:	2e00      	cmp	r6, #0
1a001978:	f000 80eb 	beq.w	1a001b52 <__udivmoddi4+0x286>
1a00197c:	2700      	movs	r7, #0
1a00197e:	e9c6 0100 	strd	r0, r1, [r6]
1a001982:	4638      	mov	r0, r7
1a001984:	4639      	mov	r1, r7
1a001986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00198a:	fab3 f783 	clz	r7, r3
1a00198e:	2f00      	cmp	r7, #0
1a001990:	d147      	bne.n	1a001a22 <__udivmoddi4+0x156>
1a001992:	428b      	cmp	r3, r1
1a001994:	d302      	bcc.n	1a00199c <__udivmoddi4+0xd0>
1a001996:	4282      	cmp	r2, r0
1a001998:	f200 80fa 	bhi.w	1a001b90 <__udivmoddi4+0x2c4>
1a00199c:	1a84      	subs	r4, r0, r2
1a00199e:	eb61 0303 	sbc.w	r3, r1, r3
1a0019a2:	2001      	movs	r0, #1
1a0019a4:	4698      	mov	r8, r3
1a0019a6:	2e00      	cmp	r6, #0
1a0019a8:	d0e0      	beq.n	1a00196c <__udivmoddi4+0xa0>
1a0019aa:	e9c6 4800 	strd	r4, r8, [r6]
1a0019ae:	e7dd      	b.n	1a00196c <__udivmoddi4+0xa0>
1a0019b0:	b902      	cbnz	r2, 1a0019b4 <__udivmoddi4+0xe8>
1a0019b2:	deff      	udf	#255	; 0xff
1a0019b4:	fab2 f282 	clz	r2, r2
1a0019b8:	2a00      	cmp	r2, #0
1a0019ba:	f040 808f 	bne.w	1a001adc <__udivmoddi4+0x210>
1a0019be:	1b49      	subs	r1, r1, r5
1a0019c0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0019c4:	fa1f f885 	uxth.w	r8, r5
1a0019c8:	2701      	movs	r7, #1
1a0019ca:	fbb1 fcfe 	udiv	ip, r1, lr
1a0019ce:	0c23      	lsrs	r3, r4, #16
1a0019d0:	fb0e 111c 	mls	r1, lr, ip, r1
1a0019d4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0019d8:	fb08 f10c 	mul.w	r1, r8, ip
1a0019dc:	4299      	cmp	r1, r3
1a0019de:	d907      	bls.n	1a0019f0 <__udivmoddi4+0x124>
1a0019e0:	18eb      	adds	r3, r5, r3
1a0019e2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a0019e6:	d202      	bcs.n	1a0019ee <__udivmoddi4+0x122>
1a0019e8:	4299      	cmp	r1, r3
1a0019ea:	f200 80cd 	bhi.w	1a001b88 <__udivmoddi4+0x2bc>
1a0019ee:	4684      	mov	ip, r0
1a0019f0:	1a59      	subs	r1, r3, r1
1a0019f2:	b2a3      	uxth	r3, r4
1a0019f4:	fbb1 f0fe 	udiv	r0, r1, lr
1a0019f8:	fb0e 1410 	mls	r4, lr, r0, r1
1a0019fc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a001a00:	fb08 f800 	mul.w	r8, r8, r0
1a001a04:	45a0      	cmp	r8, r4
1a001a06:	d907      	bls.n	1a001a18 <__udivmoddi4+0x14c>
1a001a08:	192c      	adds	r4, r5, r4
1a001a0a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001a0e:	d202      	bcs.n	1a001a16 <__udivmoddi4+0x14a>
1a001a10:	45a0      	cmp	r8, r4
1a001a12:	f200 80b6 	bhi.w	1a001b82 <__udivmoddi4+0x2b6>
1a001a16:	4618      	mov	r0, r3
1a001a18:	eba4 0408 	sub.w	r4, r4, r8
1a001a1c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001a20:	e79f      	b.n	1a001962 <__udivmoddi4+0x96>
1a001a22:	f1c7 0c20 	rsb	ip, r7, #32
1a001a26:	40bb      	lsls	r3, r7
1a001a28:	fa22 fe0c 	lsr.w	lr, r2, ip
1a001a2c:	ea4e 0e03 	orr.w	lr, lr, r3
1a001a30:	fa01 f407 	lsl.w	r4, r1, r7
1a001a34:	fa20 f50c 	lsr.w	r5, r0, ip
1a001a38:	fa21 f30c 	lsr.w	r3, r1, ip
1a001a3c:	ea4f 481e 	mov.w	r8, lr, lsr #16
1a001a40:	4325      	orrs	r5, r4
1a001a42:	fbb3 f9f8 	udiv	r9, r3, r8
1a001a46:	0c2c      	lsrs	r4, r5, #16
1a001a48:	fb08 3319 	mls	r3, r8, r9, r3
1a001a4c:	fa1f fa8e 	uxth.w	sl, lr
1a001a50:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
1a001a54:	fb09 f40a 	mul.w	r4, r9, sl
1a001a58:	429c      	cmp	r4, r3
1a001a5a:	fa02 f207 	lsl.w	r2, r2, r7
1a001a5e:	fa00 f107 	lsl.w	r1, r0, r7
1a001a62:	d90b      	bls.n	1a001a7c <__udivmoddi4+0x1b0>
1a001a64:	eb1e 0303 	adds.w	r3, lr, r3
1a001a68:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a001a6c:	f080 8087 	bcs.w	1a001b7e <__udivmoddi4+0x2b2>
1a001a70:	429c      	cmp	r4, r3
1a001a72:	f240 8084 	bls.w	1a001b7e <__udivmoddi4+0x2b2>
1a001a76:	f1a9 0902 	sub.w	r9, r9, #2
1a001a7a:	4473      	add	r3, lr
1a001a7c:	1b1b      	subs	r3, r3, r4
1a001a7e:	b2ad      	uxth	r5, r5
1a001a80:	fbb3 f0f8 	udiv	r0, r3, r8
1a001a84:	fb08 3310 	mls	r3, r8, r0, r3
1a001a88:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
1a001a8c:	fb00 fa0a 	mul.w	sl, r0, sl
1a001a90:	45a2      	cmp	sl, r4
1a001a92:	d908      	bls.n	1a001aa6 <__udivmoddi4+0x1da>
1a001a94:	eb1e 0404 	adds.w	r4, lr, r4
1a001a98:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001a9c:	d26b      	bcs.n	1a001b76 <__udivmoddi4+0x2aa>
1a001a9e:	45a2      	cmp	sl, r4
1a001aa0:	d969      	bls.n	1a001b76 <__udivmoddi4+0x2aa>
1a001aa2:	3802      	subs	r0, #2
1a001aa4:	4474      	add	r4, lr
1a001aa6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a001aaa:	fba0 8902 	umull	r8, r9, r0, r2
1a001aae:	eba4 040a 	sub.w	r4, r4, sl
1a001ab2:	454c      	cmp	r4, r9
1a001ab4:	46c2      	mov	sl, r8
1a001ab6:	464b      	mov	r3, r9
1a001ab8:	d354      	bcc.n	1a001b64 <__udivmoddi4+0x298>
1a001aba:	d051      	beq.n	1a001b60 <__udivmoddi4+0x294>
1a001abc:	2e00      	cmp	r6, #0
1a001abe:	d069      	beq.n	1a001b94 <__udivmoddi4+0x2c8>
1a001ac0:	ebb1 050a 	subs.w	r5, r1, sl
1a001ac4:	eb64 0403 	sbc.w	r4, r4, r3
1a001ac8:	fa04 fc0c 	lsl.w	ip, r4, ip
1a001acc:	40fd      	lsrs	r5, r7
1a001ace:	40fc      	lsrs	r4, r7
1a001ad0:	ea4c 0505 	orr.w	r5, ip, r5
1a001ad4:	e9c6 5400 	strd	r5, r4, [r6]
1a001ad8:	2700      	movs	r7, #0
1a001ada:	e747      	b.n	1a00196c <__udivmoddi4+0xa0>
1a001adc:	f1c2 0320 	rsb	r3, r2, #32
1a001ae0:	fa20 f703 	lsr.w	r7, r0, r3
1a001ae4:	4095      	lsls	r5, r2
1a001ae6:	fa01 f002 	lsl.w	r0, r1, r2
1a001aea:	fa21 f303 	lsr.w	r3, r1, r3
1a001aee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001af2:	4338      	orrs	r0, r7
1a001af4:	0c01      	lsrs	r1, r0, #16
1a001af6:	fbb3 f7fe 	udiv	r7, r3, lr
1a001afa:	fa1f f885 	uxth.w	r8, r5
1a001afe:	fb0e 3317 	mls	r3, lr, r7, r3
1a001b02:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001b06:	fb07 f308 	mul.w	r3, r7, r8
1a001b0a:	428b      	cmp	r3, r1
1a001b0c:	fa04 f402 	lsl.w	r4, r4, r2
1a001b10:	d907      	bls.n	1a001b22 <__udivmoddi4+0x256>
1a001b12:	1869      	adds	r1, r5, r1
1a001b14:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a001b18:	d22f      	bcs.n	1a001b7a <__udivmoddi4+0x2ae>
1a001b1a:	428b      	cmp	r3, r1
1a001b1c:	d92d      	bls.n	1a001b7a <__udivmoddi4+0x2ae>
1a001b1e:	3f02      	subs	r7, #2
1a001b20:	4429      	add	r1, r5
1a001b22:	1acb      	subs	r3, r1, r3
1a001b24:	b281      	uxth	r1, r0
1a001b26:	fbb3 f0fe 	udiv	r0, r3, lr
1a001b2a:	fb0e 3310 	mls	r3, lr, r0, r3
1a001b2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001b32:	fb00 f308 	mul.w	r3, r0, r8
1a001b36:	428b      	cmp	r3, r1
1a001b38:	d907      	bls.n	1a001b4a <__udivmoddi4+0x27e>
1a001b3a:	1869      	adds	r1, r5, r1
1a001b3c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a001b40:	d217      	bcs.n	1a001b72 <__udivmoddi4+0x2a6>
1a001b42:	428b      	cmp	r3, r1
1a001b44:	d915      	bls.n	1a001b72 <__udivmoddi4+0x2a6>
1a001b46:	3802      	subs	r0, #2
1a001b48:	4429      	add	r1, r5
1a001b4a:	1ac9      	subs	r1, r1, r3
1a001b4c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a001b50:	e73b      	b.n	1a0019ca <__udivmoddi4+0xfe>
1a001b52:	4637      	mov	r7, r6
1a001b54:	4630      	mov	r0, r6
1a001b56:	e709      	b.n	1a00196c <__udivmoddi4+0xa0>
1a001b58:	4607      	mov	r7, r0
1a001b5a:	e6e7      	b.n	1a00192c <__udivmoddi4+0x60>
1a001b5c:	4618      	mov	r0, r3
1a001b5e:	e6fb      	b.n	1a001958 <__udivmoddi4+0x8c>
1a001b60:	4541      	cmp	r1, r8
1a001b62:	d2ab      	bcs.n	1a001abc <__udivmoddi4+0x1f0>
1a001b64:	ebb8 0a02 	subs.w	sl, r8, r2
1a001b68:	eb69 020e 	sbc.w	r2, r9, lr
1a001b6c:	3801      	subs	r0, #1
1a001b6e:	4613      	mov	r3, r2
1a001b70:	e7a4      	b.n	1a001abc <__udivmoddi4+0x1f0>
1a001b72:	4660      	mov	r0, ip
1a001b74:	e7e9      	b.n	1a001b4a <__udivmoddi4+0x27e>
1a001b76:	4618      	mov	r0, r3
1a001b78:	e795      	b.n	1a001aa6 <__udivmoddi4+0x1da>
1a001b7a:	4667      	mov	r7, ip
1a001b7c:	e7d1      	b.n	1a001b22 <__udivmoddi4+0x256>
1a001b7e:	4681      	mov	r9, r0
1a001b80:	e77c      	b.n	1a001a7c <__udivmoddi4+0x1b0>
1a001b82:	3802      	subs	r0, #2
1a001b84:	442c      	add	r4, r5
1a001b86:	e747      	b.n	1a001a18 <__udivmoddi4+0x14c>
1a001b88:	f1ac 0c02 	sub.w	ip, ip, #2
1a001b8c:	442b      	add	r3, r5
1a001b8e:	e72f      	b.n	1a0019f0 <__udivmoddi4+0x124>
1a001b90:	4638      	mov	r0, r7
1a001b92:	e708      	b.n	1a0019a6 <__udivmoddi4+0xda>
1a001b94:	4637      	mov	r7, r6
1a001b96:	e6e9      	b.n	1a00196c <__udivmoddi4+0xa0>

1a001b98 <__aeabi_idiv0>:
1a001b98:	4770      	bx	lr
1a001b9a:	bf00      	nop

1a001b9c <__libc_init_array>:
1a001b9c:	b570      	push	{r4, r5, r6, lr}
1a001b9e:	4e0d      	ldr	r6, [pc, #52]	; (1a001bd4 <__libc_init_array+0x38>)
1a001ba0:	4c0d      	ldr	r4, [pc, #52]	; (1a001bd8 <__libc_init_array+0x3c>)
1a001ba2:	1ba4      	subs	r4, r4, r6
1a001ba4:	10a4      	asrs	r4, r4, #2
1a001ba6:	2500      	movs	r5, #0
1a001ba8:	42a5      	cmp	r5, r4
1a001baa:	d109      	bne.n	1a001bc0 <__libc_init_array+0x24>
1a001bac:	4e0b      	ldr	r6, [pc, #44]	; (1a001bdc <__libc_init_array+0x40>)
1a001bae:	4c0c      	ldr	r4, [pc, #48]	; (1a001be0 <__libc_init_array+0x44>)
1a001bb0:	f7fe fc2b 	bl	1a00040a <_init>
1a001bb4:	1ba4      	subs	r4, r4, r6
1a001bb6:	10a4      	asrs	r4, r4, #2
1a001bb8:	2500      	movs	r5, #0
1a001bba:	42a5      	cmp	r5, r4
1a001bbc:	d105      	bne.n	1a001bca <__libc_init_array+0x2e>
1a001bbe:	bd70      	pop	{r4, r5, r6, pc}
1a001bc0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a001bc4:	4798      	blx	r3
1a001bc6:	3501      	adds	r5, #1
1a001bc8:	e7ee      	b.n	1a001ba8 <__libc_init_array+0xc>
1a001bca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a001bce:	4798      	blx	r3
1a001bd0:	3501      	adds	r5, #1
1a001bd2:	e7f2      	b.n	1a001bba <__libc_init_array+0x1e>
1a001bd4:	1a001eac 	.word	0x1a001eac
1a001bd8:	1a001eac 	.word	0x1a001eac
1a001bdc:	1a001eac 	.word	0x1a001eac
1a001be0:	1a001eb0 	.word	0x1a001eb0

1a001be4 <memset>:
1a001be4:	4402      	add	r2, r0
1a001be6:	4603      	mov	r3, r0
1a001be8:	4293      	cmp	r3, r2
1a001bea:	d100      	bne.n	1a001bee <memset+0xa>
1a001bec:	4770      	bx	lr
1a001bee:	f803 1b01 	strb.w	r1, [r3], #1
1a001bf2:	e7f9      	b.n	1a001be8 <memset+0x4>
1a001bf4:	64616568 	.word	0x64616568
1a001bf8:	ff007265 	.word	0xff007265

1a001bfc <ExtRateIn>:
1a001bfc:	00000000                                ....

1a001c00 <GpioButtons>:
1a001c00:	08000400 09010900                       ........

1a001c08 <GpioLeds>:
1a001c08:	01050005 0e000205 0c010b01              ............

1a001c14 <GpioPorts>:
1a001c14:	03030003 0f050403 05031005 07030603     ................
1a001c24:	ffff0802                                ....

1a001c28 <OscRateIn>:
1a001c28:	00b71b00                                ....

1a001c2c <InitClkStates>:
1a001c2c:	01010f01                                ....

1a001c30 <pinmuxing>:
1a001c30:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a001c40:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a001c50:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a001c60:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a001c70:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a001c80:	00d50301 00d50401 00160107 00560207     ..............V.
1a001c90:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a001ca0:	00570206                                ..W.

1a001ca4 <UART_BClock>:
1a001ca4:	01a201c2 01620182                       ......b.

1a001cac <UART_PClock>:
1a001cac:	00820081 00a200a1 08040201 0f0f0f03     ................
1a001cbc:	000000ff                                ....

1a001cc0 <periph_to_base>:
1a001cc0:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a001cd0:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a001ce0:	000100e0 01000100 01200003 00060120     .......... . ...
1a001cf0:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a001d00:	01820013 00120182 01a201a2 01c20011     ................
1a001d10:	001001c2 01e201e2 0202000f 000e0202     ................
1a001d20:	02220222 0223000d 001c0223              "."...#.#...

1a001d2c <InitClkStates>:
1a001d2c:	00010100 00010909 0001090a 01010701     ................
1a001d3c:	00010902 00010906 0101090c 0001090d     ................
1a001d4c:	0001090e 0001090f 00010910 00010911     ................
1a001d5c:	00010912 00010913 00011114 00011119     ................
1a001d6c:	0001111a 0001111b                       ........

1a001d74 <lpcUarts>:
1a001d74:	40081000 06020406 00180205 40081000     ...@...........@
1a001d84:	09070509 00180706 40082000 00000000     ......... .@....
1a001d94:	00190000 400c1000 07060107 001a0602     .......@........
1a001da4:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a001db4:	02020302 001b0204 00061a80 0000000a     ................

1a001dc4 <gpioPinsInit>:
1a001dc4:	02000104 00050701 05010d03 04080100     ................
1a001dd4:	02020002 02000304 00000403 04070002     ................
1a001de4:	030c0300 09050402 05040103 04030208     ................
1a001df4:	04020305 06040504 0802000c 03000b06     ................
1a001e04:	00090607 07060503 060f0504 03030004     ................
1a001e14:	02000404 00050404 06040502 04060200     ................
1a001e24:	0c050408 05040a04 0003010e 14010a00     ................
1a001e34:	010f0000 0d000012 00001101 0010010c     ................
1a001e44:	07070300 000f0300 01000001 00000000     ................
1a001e54:	000a0600 08060603 06100504 04030005     ................
1a001e64:	03000106 04090400 04010d05 010b0000     ................
1a001e74:	0200000f 00000001 00010104 02010800     ................
1a001e84:	01090000 09010006 05040002 04010200     ................
1a001e94:	02020105 02020504 0e00000a 01000b02     ................
1a001ea4:	000c020b ffff0c01                       ........
