```verilog
module multi_16bit (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [15:0] ain,
    input wire [15:0] bin,
    output reg [31:0] yout,
    output reg done
);
    reg [31:0] yout_r;
    reg [15:0] areg;
    reg [15:0] breg;
    reg [4:0] i;
    reg done_r;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            i <= 5'd0;
        end else if (start) begin
            if (i < 17) begin
                i <= i + 1'b1;
            end else begin
                i <= 5'd0;
            end
        end else begin
            i <= 5'd0;
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            done_r <= 1'b0;
        end else begin
            if (i == 16) begin
                done_r <= 1'b1;
            end else if (i == 17) begin
                done_r <= 1'b0;
            end
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            areg <= 16'd0;
            breg <= 16'd0;
            yout_r <= 32'd0;
        end else if (start) begin
            if (i == 0) begin
                areg <= ain;
                breg <= bin;
                yout_r <= 32'd0;
            end else if (i <= 16) begin
                if (areg[i-1] == 1'b1) begin
                    yout_r <= yout_r + (breg << (i-1));
                end
            end
        end
    end

    always @(posedge clk) begin
        yout <= yout_r;
        done <= done_r;
    end
endmodule
```