# Reading D:/Altera/modelsim_ase/tcl/vsim/pref.tcl
# do frequency_divider_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/Altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/Altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/prime_for_FPGA/Lite/demo/frequency_divider_test {E:/prime_for_FPGA/Lite/demo/frequency_divider_test/frequency_divider.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:19:27 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/prime_for_FPGA/Lite/demo/frequency_divider_test" E:/prime_for_FPGA/Lite/demo/frequency_divider_test/frequency_divider.v 
# -- Compiling module frequency_divider_top
# 
# Top level modules:
# 	frequency_divider_top
# End time: 22:19:27 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/prime_for_FPGA/Lite/demo/frequency_divider_test {E:/prime_for_FPGA/Lite/demo/frequency_divider_test/frequency_divider.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:19:27 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/prime_for_FPGA/Lite/demo/frequency_divider_test" E:/prime_for_FPGA/Lite/demo/frequency_divider_test/frequency_divider.v 
# -- Compiling module frequency_divider_top
# 
# Top level modules:
# 	frequency_divider_top
# End time: 22:19:27 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  frequency_divider_top
# vsim -gui "+altera" -l msim_transcript -do "frequency_divider_run_msim_rtl_verilog.do" 
# Start time: 22:19:28 on Dec 07,2018
# Loading work.frequency_divider_top
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
force -freeze sim:/frequency_divider_top/clkin 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
# End time: 22:23:02 on Dec 07,2018, Elapsed time: 0:03:34
# Errors: 0, Warnings: 0
