<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SystemView Application: DMA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SystemView Application<span id="projectnumber">&#160;v1.0</span>
   </div>
   <div id="projectbrief">STM32F411CE SEGGER SystemView Real-time Analysis with OLED Display</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="doc-content">
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Topics</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">DMA<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___std_periph___driver.html">STM32F4xx_StdPeriph_Driver</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>DMA driver modules.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Topics</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___constants.html">DMA_Exported_Constants</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___functions.html">DMA_Private_Functions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Init structure definition.  <a href="struct_d_m_a___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga65f8cdee3cc2302bafb0a32a15692a81" id="r_ga65f8cdee3cc2302bafb0a32a15692a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a></td></tr>
<tr class="separator:ga65f8cdee3cc2302bafb0a32a15692a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a11ce367da8e19eb27cf7f129da4b3d" id="r_ga0a11ce367da8e19eb27cf7f129da4b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a></td></tr>
<tr class="separator:ga0a11ce367da8e19eb27cf7f129da4b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145798f7c0cffc0effe3b6588f7a5812" id="r_ga145798f7c0cffc0effe3b6588f7a5812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga145798f7c0cffc0effe3b6588f7a5812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7e71eaed70613ad592acfb37eb37777" id="r_gab7e71eaed70613ad592acfb37eb37777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gab7e71eaed70613ad592acfb37eb37777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a5c838038ce61242f8beaf8d9fff43" id="r_ga83a5c838038ce61242f8beaf8d9fff43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> &lt;&lt; 22)</td></tr>
<tr class="separator:ga83a5c838038ce61242f8beaf8d9fff43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d28ead27e0af7d17db2b749695abe2" id="r_ga55d28ead27e0af7d17db2b749695abe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga55d28ead27e0af7d17db2b749695abe2">DMA_Stream4_IT_MASK</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> | (uint32_t)0x20000000)</td></tr>
<tr class="separator:ga55d28ead27e0af7d17db2b749695abe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb30b7dcde1275d843ea932a00f44d7" id="r_gaceb30b7dcde1275d843ea932a00f44d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaceb30b7dcde1275d843ea932a00f44d7">DMA_Stream5_IT_MASK</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a> | (uint32_t)0x20000000)</td></tr>
<tr class="separator:gaceb30b7dcde1275d843ea932a00f44d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085aa754247e62f4b95111ea4ebf4f6f" id="r_ga085aa754247e62f4b95111ea4ebf4f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga085aa754247e62f4b95111ea4ebf4f6f">DMA_Stream6_IT_MASK</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a> | (uint32_t)0x20000000)</td></tr>
<tr class="separator:ga085aa754247e62f4b95111ea4ebf4f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe8cb133c442e62bd082adee93a890e" id="r_ga1fe8cb133c442e62bd082adee93a890e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1fe8cb133c442e62bd082adee93a890e">DMA_Stream7_IT_MASK</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a> | (uint32_t)0x20000000)</td></tr>
<tr class="separator:ga1fe8cb133c442e62bd082adee93a890e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802b72c1de784e703af80a6910592a5e" id="r_ga802b72c1de784e703af80a6910592a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga802b72c1de784e703af80a6910592a5e">TRANSFER_IT_MASK</a>&#160;&#160;&#160;(uint32_t)0x0F3C0F3C</td></tr>
<tr class="separator:ga802b72c1de784e703af80a6910592a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375c64407de662589e2b12ac4e5e0489" id="r_ga375c64407de662589e2b12ac4e5e0489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>&#160;&#160;&#160;(uint32_t)0x20000000</td></tr>
<tr class="separator:ga375c64407de662589e2b12ac4e5e0489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1092a089e682f72660b95df5ee92a167" id="r_ga1092a089e682f72660b95df5ee92a167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>&#160;&#160;&#160;(uint32_t)0x0F7D0F7D</td></tr>
<tr class="separator:ga1092a089e682f72660b95df5ee92a167"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga38d4a4ab8990299f8a6cf064e1e811d0" id="r_ga38d4a4ab8990299f8a6cf064e1e811d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga38d4a4ab8990299f8a6cf064e1e811d0">DMA_DeInit</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx)</td></tr>
<tr class="memdesc:ga38d4a4ab8990299f8a6cf064e1e811d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitialize the DMAy Streamx registers to their default reset values.  <br /></td></tr>
<tr class="separator:ga38d4a4ab8990299f8a6cf064e1e811d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced8a4149acfb0a50b50e63273a87148" id="r_gaced8a4149acfb0a50b50e63273a87148"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaced8a4149acfb0a50b50e63273a87148">DMA_Init</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, <a class="el" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr class="memdesc:gaced8a4149acfb0a50b50e63273a87148"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure.  <br /></td></tr>
<tr class="separator:gaced8a4149acfb0a50b50e63273a87148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f7f95f750a90a6824f4e9b6f58adc7e" id="r_ga0f7f95f750a90a6824f4e9b6f58adc7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a> (<a class="el" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr class="memdesc:ga0f7f95f750a90a6824f4e9b6f58adc7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each DMA_InitStruct member with its default value.  <br /></td></tr>
<tr class="separator:ga0f7f95f750a90a6824f4e9b6f58adc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2bea22f9f6dc62fdd7afb385a0c1f73" id="r_gab2bea22f9f6dc62fdd7afb385a0c1f73"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab2bea22f9f6dc62fdd7afb385a0c1f73">DMA_Cmd</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gab2bea22f9f6dc62fdd7afb385a0c1f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified DMAy Streamx.  <br /></td></tr>
<tr class="separator:gab2bea22f9f6dc62fdd7afb385a0c1f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210a9861460b3c9b3fa14fdc1a949744" id="r_ga210a9861460b3c9b3fa14fdc1a949744"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga210a9861460b3c9b3fa14fdc1a949744">DMA_PeriphIncOffsetSizeConfig</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_Pincos)</td></tr>
<tr class="memdesc:ga210a9861460b3c9b3fa14fdc1a949744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address should be incremented with the data size (configured with PSIZE bits) or by a fixed offset equal to 4 (32-bit aligned addresses).  <br /></td></tr>
<tr class="separator:ga210a9861460b3c9b3fa14fdc1a949744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f7628f6be9d6d088127eceb090b8b2" id="r_ga77f7628f6be9d6d088127eceb090b8b2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga77f7628f6be9d6d088127eceb090b8b2">DMA_FlowControllerConfig</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_FlowCtrl)</td></tr>
<tr class="memdesc:ga77f7628f6be9d6d088127eceb090b8b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Peripheral or Memory).  <br /></td></tr>
<tr class="separator:ga77f7628f6be9d6d088127eceb090b8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a11a2c951cff59b125ba8857d44e3f3" id="r_ga6a11a2c951cff59b125ba8857d44e3f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6a11a2c951cff59b125ba8857d44e3f3">DMA_SetCurrDataCounter</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint16_t Counter)</td></tr>
<tr class="memdesc:ga6a11a2c951cff59b125ba8857d44e3f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the number of data units to be transferred on the DMAy Streamx.  <br /></td></tr>
<tr class="separator:ga6a11a2c951cff59b125ba8857d44e3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a76444a92423f5f15a4328738d6dc46" id="r_ga4a76444a92423f5f15a4328738d6dc46"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4a76444a92423f5f15a4328738d6dc46">DMA_GetCurrDataCounter</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx)</td></tr>
<tr class="memdesc:ga4a76444a92423f5f15a4328738d6dc46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of remaining data units in the current DMAy Streamx transfer.  <br /></td></tr>
<tr class="separator:ga4a76444a92423f5f15a4328738d6dc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0957e50302efaf48a16c62d14c9ca8" id="r_ga8d0957e50302efaf48a16c62d14c9ca8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8d0957e50302efaf48a16c62d14c9ca8">DMA_DoubleBufferModeConfig</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t Memory1BaseAddr, uint32_t DMA_CurrentMemory)</td></tr>
<tr class="memdesc:ga8d0957e50302efaf48a16c62d14c9ca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures, when the DMAy Streamx is disabled, the double buffer mode and the current memory target.  <br /></td></tr>
<tr class="separator:ga8d0957e50302efaf48a16c62d14c9ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe09e62ea3125db384829dab59ebe3e" id="r_ga7fe09e62ea3125db384829dab59ebe3e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7fe09e62ea3125db384829dab59ebe3e">DMA_DoubleBufferModeCmd</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga7fe09e62ea3125db384829dab59ebe3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the double buffer mode for the selected DMA stream.  <br /></td></tr>
<tr class="separator:ga7fe09e62ea3125db384829dab59ebe3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebcffd32eb6968ac61cfb64a6bae258" id="r_ga4ebcffd32eb6968ac61cfb64a6bae258"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4ebcffd32eb6968ac61cfb64a6bae258">DMA_MemoryTargetConfig</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t MemoryBaseAddr, uint32_t DMA_MemoryTarget)</td></tr>
<tr class="memdesc:ga4ebcffd32eb6968ac61cfb64a6bae258"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the Memory address for the next buffer transfer in double buffer mode (for dynamic use). This function can be called when the DMA Stream is enabled and when the transfer is ongoing. <br  />
  <br /></td></tr>
<tr class="separator:ga4ebcffd32eb6968ac61cfb64a6bae258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b6624f9faa2f43c9369ddbdeab241c" id="r_ga74b6624f9faa2f43c9369ddbdeab241c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga74b6624f9faa2f43c9369ddbdeab241c">DMA_GetCurrentMemoryTarget</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx)</td></tr>
<tr class="memdesc:ga74b6624f9faa2f43c9369ddbdeab241c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current memory target used by double buffer transfer.  <br /></td></tr>
<tr class="separator:ga74b6624f9faa2f43c9369ddbdeab241c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d631cdd6cd020106435f30c0c6fb15" id="r_gaa4d631cdd6cd020106435f30c0c6fb15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa4d631cdd6cd020106435f30c0c6fb15">DMA_GetCmdStatus</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx)</td></tr>
<tr class="memdesc:gaa4d631cdd6cd020106435f30c0c6fb15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the status of EN bit for the specified DMAy Streamx.  <br /></td></tr>
<tr class="separator:gaa4d631cdd6cd020106435f30c0c6fb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9893809a7067861ec111f7d712ebf28d" id="r_ga9893809a7067861ec111f7d712ebf28d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9893809a7067861ec111f7d712ebf28d">DMA_GetFIFOStatus</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx)</td></tr>
<tr class="memdesc:ga9893809a7067861ec111f7d712ebf28d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current DMAy Streamx FIFO filled level.  <br /></td></tr>
<tr class="separator:ga9893809a7067861ec111f7d712ebf28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cfc0fe31d64a1fd8fb3efb4ae2a411" id="r_ga10cfc0fe31d64a1fd8fb3efb4ae2a411"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_FLAG)</td></tr>
<tr class="memdesc:ga10cfc0fe31d64a1fd8fb3efb4ae2a411"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified DMAy Streamx flag is set or not.  <br /></td></tr>
<tr class="separator:ga10cfc0fe31d64a1fd8fb3efb4ae2a411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510d62b4051f5a5de164e84b266b851d" id="r_ga510d62b4051f5a5de164e84b266b851d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga510d62b4051f5a5de164e84b266b851d">DMA_ClearFlag</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_FLAG)</td></tr>
<tr class="memdesc:ga510d62b4051f5a5de164e84b266b851d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DMAy Streamx's pending flags.  <br /></td></tr>
<tr class="separator:ga510d62b4051f5a5de164e84b266b851d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c469a3f5d4aca5c97dee798ffc2f05" id="r_gab9c469a3f5d4aca5c97dee798ffc2f05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab9c469a3f5d4aca5c97dee798ffc2f05">DMA_ITConfig</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_IT, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gab9c469a3f5d4aca5c97dee798ffc2f05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified DMAy Streamx interrupts.  <br /></td></tr>
<tr class="separator:gab9c469a3f5d4aca5c97dee798ffc2f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ccf5f6548bd7cf8f2cae30393bb716" id="r_gad0ccf5f6548bd7cf8f2cae30393bb716"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad0ccf5f6548bd7cf8f2cae30393bb716">DMA_GetITStatus</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_IT)</td></tr>
<tr class="memdesc:gad0ccf5f6548bd7cf8f2cae30393bb716"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified DMAy Streamx interrupt has occurred or not.  <br /></td></tr>
<tr class="separator:gad0ccf5f6548bd7cf8f2cae30393bb716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5433018889cd36140d98bb380c4e76e" id="r_gad5433018889cd36140d98bb380c4e76e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a> (<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_IT)</td></tr>
<tr class="memdesc:gad5433018889cd36140d98bb380c4e76e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DMAy Streamx's interrupt pending bits.  <br /></td></tr>
<tr class="separator:gad5433018889cd36140d98bb380c4e76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>DMA driver modules. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga0a11ce367da8e19eb27cf7f129da4b3d" name="ga0a11ce367da8e19eb27cf7f129da4b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a11ce367da8e19eb27cf7f129da4b3d">&#9670;&#160;</a></span>DMA_Stream0_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream0_IT_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                           (uint32_t)(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a> | \</div>
<div class="line">                                           <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a> | \</div>
<div class="line">                                           <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a>)</div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6181727d13abbc46283ff22ce359e3b9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a></div><div class="ttdeci">#define DMA_LISR_HTIF0</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l04633">stm32f4xx.h:4633</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga72de97ebc9d063dceb38bada91c44878"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a></div><div class="ttdeci">#define DMA_LISR_DMEIF0</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l04635">stm32f4xx.h:4635</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga79bcc3f8e773206a66aba95c6f889d6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a></div><div class="ttdeci">#define DMA_LISR_FEIF0</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l04636">stm32f4xx.h:4636</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad43cdafa5acfcd683b7a2ee8976dd8ba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a></div><div class="ttdeci">#define DMA_LISR_TEIF0</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l04634">stm32f4xx.h:4634</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadbc3f7e52c0688bed4b71fa37666901d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a></div><div class="ttdeci">#define DMA_LISR_TCIF0</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l04632">stm32f4xx.h:4632</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00136">136</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__dma_8c_source.html#l00189">DMA_DeInit()</a>.</p>

</div>
</div>
<a id="ga145798f7c0cffc0effe3b6588f7a5812" name="ga145798f7c0cffc0effe3b6588f7a5812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga145798f7c0cffc0effe3b6588f7a5812">&#9670;&#160;</a></span>DMA_Stream1_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream1_IT_MASK&#160;&#160;&#160;(uint32_t)(<a class="el" href="#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00140">140</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__dma_8c_source.html#l00189">DMA_DeInit()</a>.</p>

</div>
</div>
<a id="gab7e71eaed70613ad592acfb37eb37777" name="gab7e71eaed70613ad592acfb37eb37777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7e71eaed70613ad592acfb37eb37777">&#9670;&#160;</a></span>DMA_Stream2_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream2_IT_MASK&#160;&#160;&#160;(uint32_t)(<a class="el" href="#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00141">141</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__dma_8c_source.html#l00189">DMA_DeInit()</a>.</p>

</div>
</div>
<a id="ga83a5c838038ce61242f8beaf8d9fff43" name="ga83a5c838038ce61242f8beaf8d9fff43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83a5c838038ce61242f8beaf8d9fff43">&#9670;&#160;</a></span>DMA_Stream3_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream3_IT_MASK&#160;&#160;&#160;(uint32_t)(<a class="el" href="#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00142">142</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__dma_8c_source.html#l00189">DMA_DeInit()</a>.</p>

</div>
</div>
<a id="ga55d28ead27e0af7d17db2b749695abe2" name="ga55d28ead27e0af7d17db2b749695abe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55d28ead27e0af7d17db2b749695abe2">&#9670;&#160;</a></span>DMA_Stream4_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream4_IT_MASK&#160;&#160;&#160;(uint32_t)(<a class="el" href="#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> | (uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00143">143</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__dma_8c_source.html#l00189">DMA_DeInit()</a>.</p>

</div>
</div>
<a id="gaceb30b7dcde1275d843ea932a00f44d7" name="gaceb30b7dcde1275d843ea932a00f44d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceb30b7dcde1275d843ea932a00f44d7">&#9670;&#160;</a></span>DMA_Stream5_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream5_IT_MASK&#160;&#160;&#160;(uint32_t)(<a class="el" href="#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a> | (uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00144">144</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__dma_8c_source.html#l00189">DMA_DeInit()</a>.</p>

</div>
</div>
<a id="ga085aa754247e62f4b95111ea4ebf4f6f" name="ga085aa754247e62f4b95111ea4ebf4f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga085aa754247e62f4b95111ea4ebf4f6f">&#9670;&#160;</a></span>DMA_Stream6_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream6_IT_MASK&#160;&#160;&#160;(uint32_t)(<a class="el" href="#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a> | (uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00145">145</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__dma_8c_source.html#l00189">DMA_DeInit()</a>.</p>

</div>
</div>
<a id="ga1fe8cb133c442e62bd082adee93a890e" name="ga1fe8cb133c442e62bd082adee93a890e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fe8cb133c442e62bd082adee93a890e">&#9670;&#160;</a></span>DMA_Stream7_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream7_IT_MASK&#160;&#160;&#160;(uint32_t)(<a class="el" href="#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a> | (uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00146">146</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__dma_8c_source.html#l00189">DMA_DeInit()</a>.</p>

</div>
</div>
<a id="ga375c64407de662589e2b12ac4e5e0489" name="ga375c64407de662589e2b12ac4e5e0489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga375c64407de662589e2b12ac4e5e0489">&#9670;&#160;</a></span>HIGH_ISR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIGH_ISR_MASK&#160;&#160;&#160;(uint32_t)0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00148">148</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__dma_8c_source.html#l01064">DMA_ClearFlag()</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l01245">DMA_ClearITPendingBit()</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00997">DMA_GetFlagStatus()</a>, and <a class="el" href="stm32f4xx__dma_8c_source.html#l01163">DMA_GetITStatus()</a>.</p>

</div>
</div>
<a id="ga1092a089e682f72660b95df5ee92a167" name="ga1092a089e682f72660b95df5ee92a167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1092a089e682f72660b95df5ee92a167">&#9670;&#160;</a></span>RESERVED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RESERVED_MASK&#160;&#160;&#160;(uint32_t)0x0F7D0F7D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00149">149</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__dma_8c_source.html#l01064">DMA_ClearFlag()</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l01245">DMA_ClearITPendingBit()</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00997">DMA_GetFlagStatus()</a>, and <a class="el" href="stm32f4xx__dma_8c_source.html#l01163">DMA_GetITStatus()</a>.</p>

</div>
</div>
<a id="ga65f8cdee3cc2302bafb0a32a15692a81" name="ga65f8cdee3cc2302bafb0a32a15692a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f8cdee3cc2302bafb0a32a15692a81">&#9670;&#160;</a></span>TRANSFER_IT_ENABLE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRANSFER_IT_ENABLE_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                           (uint32_t)(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a> | \</div>
<div class="line">                                           <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>)</div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga13a7fe097608bc5031d42ba69effed20"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a></div><div class="ttdeci">#define DMA_SxCR_HTIE</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l04581">stm32f4xx.h:4581</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ae47cc2cd2e985d29cb6b0bb65da1d7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a></div><div class="ttdeci">#define DMA_SxCR_TCIE</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l04580">stm32f4xx.h:4580</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacaecc56f94a9af756d077cf7df1b6c41"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a></div><div class="ttdeci">#define DMA_SxCR_DMEIE</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l04583">stm32f4xx.h:4583</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeee99c36ba3ea56cdb4f73a0b01fb602"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a></div><div class="ttdeci">#define DMA_SxCR_TEIE</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l04582">stm32f4xx.h:4582</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00133">133</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__dma_8c_source.html#l01163">DMA_GetITStatus()</a>, and <a class="el" href="stm32f4xx__dma_8c_source.html#l01111">DMA_ITConfig()</a>.</p>

</div>
</div>
<a id="ga802b72c1de784e703af80a6910592a5e" name="ga802b72c1de784e703af80a6910592a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga802b72c1de784e703af80a6910592a5e">&#9670;&#160;</a></span>TRANSFER_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRANSFER_IT_MASK&#160;&#160;&#160;(uint32_t)0x0F3C0F3C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00147">147</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__dma_8c_source.html#l01163">DMA_GetITStatus()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga510d62b4051f5a5de164e84b266b851d" name="ga510d62b4051f5a5de164e84b266b851d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga510d62b4051f5a5de164e84b266b851d">&#9670;&#160;</a></span>DMA_ClearFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ClearFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>DMA_FLAG</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the DMAy Streamx's pending flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_FLAG</td><td>specifies the flag to clear. This parameter can be any combination of the following values: <ul>
<li>DMA_FLAG_TCIFx: Streamx transfer complete flag </li>
<li>DMA_FLAG_HTIFx: Streamx half transfer complete flag </li>
<li>DMA_FLAG_TEIFx: Streamx transfer error flag </li>
<li>DMA_FLAG_DMEIFx: Streamx direct mode error flag </li>
<li>DMA_FLAG_FEIFx: Streamx FIFO error flag Where x can be 0 to 7 to select the DMA Stream. <br  />
 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l01064">1064</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l02394">DMA1</a>, <a class="el" href="stm32f4xx_8h_source.html#l02403">DMA2</a>, <a class="el" href="stm32f4xx_8h_source.html#l02404">DMA2_Stream0</a>, <a class="el" href="stm32f4xx_8h_source.html#l01106">DMA_TypeDef::HIFCR</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00148">HIGH_ISR_MASK</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00394">IS_DMA_CLEAR_FLAG</a>, <a class="el" href="stm32f4xx_8h_source.html#l01105">DMA_TypeDef::LIFCR</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00149">RESERVED_MASK</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00851">RESET</a>.</p>

</div>
</div>
<a id="gad5433018889cd36140d98bb380c4e76e" name="gad5433018889cd36140d98bb380c4e76e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5433018889cd36140d98bb380c4e76e">&#9670;&#160;</a></span>DMA_ClearITPendingBit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ClearITPendingBit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>DMA_IT</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the DMAy Streamx's interrupt pending bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_IT</td><td>specifies the DMA interrupt pending bit to clear. This parameter can be any combination of the following values: <ul>
<li>DMA_IT_TCIFx: Streamx transfer complete interrupt </li>
<li>DMA_IT_HTIFx: Streamx half transfer complete interrupt </li>
<li>DMA_IT_TEIFx: Streamx transfer error interrupt </li>
<li>DMA_IT_DMEIFx: Streamx direct mode error interrupt </li>
<li>DMA_IT_FEIFx: Streamx FIFO error interrupt Where x can be 0 to 7 to select the DMA Stream. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l01245">1245</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l02394">DMA1</a>, <a class="el" href="stm32f4xx_8h_source.html#l02403">DMA2</a>, <a class="el" href="stm32f4xx_8h_source.html#l02404">DMA2_Stream0</a>, <a class="el" href="stm32f4xx_8h_source.html#l01106">DMA_TypeDef::HIFCR</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00148">HIGH_ISR_MASK</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00481">IS_DMA_CLEAR_IT</a>, <a class="el" href="stm32f4xx_8h_source.html#l01105">DMA_TypeDef::LIFCR</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00149">RESERVED_MASK</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00851">RESET</a>.</p>

</div>
</div>
<a id="gab2bea22f9f6dc62fdd7afb385a0c1f73" name="gab2bea22f9f6dc62fdd7afb385a0c1f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2bea22f9f6dc62fdd7afb385a0c1f73">&#9670;&#160;</a></span>DMA_Cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Cmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified DMAy Streamx. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the DMAy Streamx. This parameter can be: ENABLE or DISABLE.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function may be used to perform Pause-Resume operation. When a transfer is ongoing, calling this function to disable the Stream will cause the transfer to be paused. All configuration registers and the number of remaining data will be preserved. When calling again this function to re-enable the Stream, the transfer will be resumed from the point where it was paused. <br  />
</dd>
<dd>
After configuring the DMA Stream (<a class="el" href="group___d_m_a___group1.html#gaced8a4149acfb0a50b50e63273a87148" title="Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure.">DMA_Init()</a> function) and enabling the stream, it is recommended to check (or wait until) the DMA Stream is effectively enabled. A Stream may remain disabled if a configuration parameter is wrong. After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, the current data will be transferred and the Stream will be effectively disabled only after the transfer of this single data is finished. <br  />
</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00471">471</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01093">DMA_Stream_TypeDef::CR</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l04584">DMA_SxCR_EN</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>.</p>

</div>
</div>
<a id="ga38d4a4ab8990299f8a6cf064e1e811d0" name="ga38d4a4ab8990299f8a6cf064e1e811d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38d4a4ab8990299f8a6cf064e1e811d0">&#9670;&#160;</a></span>DMA_DeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_DeInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitialize the DMAy Streamx registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00189">189</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01093">DMA_Stream_TypeDef::CR</a>, <a class="el" href="stm32f4xx_8h_source.html#l02394">DMA1</a>, <a class="el" href="stm32f4xx_8h_source.html#l02395">DMA1_Stream0</a>, <a class="el" href="stm32f4xx_8h_source.html#l02396">DMA1_Stream1</a>, <a class="el" href="stm32f4xx_8h_source.html#l02397">DMA1_Stream2</a>, <a class="el" href="stm32f4xx_8h_source.html#l02398">DMA1_Stream3</a>, <a class="el" href="stm32f4xx_8h_source.html#l02399">DMA1_Stream4</a>, <a class="el" href="stm32f4xx_8h_source.html#l02400">DMA1_Stream5</a>, <a class="el" href="stm32f4xx_8h_source.html#l02401">DMA1_Stream6</a>, <a class="el" href="stm32f4xx_8h_source.html#l02402">DMA1_Stream7</a>, <a class="el" href="stm32f4xx_8h_source.html#l02403">DMA2</a>, <a class="el" href="stm32f4xx_8h_source.html#l02404">DMA2_Stream0</a>, <a class="el" href="stm32f4xx_8h_source.html#l02405">DMA2_Stream1</a>, <a class="el" href="stm32f4xx_8h_source.html#l02406">DMA2_Stream2</a>, <a class="el" href="stm32f4xx_8h_source.html#l02407">DMA2_Stream3</a>, <a class="el" href="stm32f4xx_8h_source.html#l02408">DMA2_Stream4</a>, <a class="el" href="stm32f4xx_8h_source.html#l02409">DMA2_Stream5</a>, <a class="el" href="stm32f4xx_8h_source.html#l02410">DMA2_Stream6</a>, <a class="el" href="stm32f4xx_8h_source.html#l02411">DMA2_Stream7</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00136">DMA_Stream0_IT_MASK</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00140">DMA_Stream1_IT_MASK</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00141">DMA_Stream2_IT_MASK</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00142">DMA_Stream3_IT_MASK</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00143">DMA_Stream4_IT_MASK</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00144">DMA_Stream5_IT_MASK</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00145">DMA_Stream6_IT_MASK</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00146">DMA_Stream7_IT_MASK</a>, <a class="el" href="stm32f4xx_8h_source.html#l04584">DMA_SxCR_EN</a>, <a class="el" href="stm32f4xx_8h_source.html#l01098">DMA_Stream_TypeDef::FCR</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>, <a class="el" href="stm32f4xx_8h_source.html#l01096">DMA_Stream_TypeDef::M0AR</a>, <a class="el" href="stm32f4xx_8h_source.html#l01097">DMA_Stream_TypeDef::M1AR</a>, <a class="el" href="stm32f4xx_8h_source.html#l01094">DMA_Stream_TypeDef::NDTR</a>, and <a class="el" href="stm32f4xx_8h_source.html#l01095">DMA_Stream_TypeDef::PAR</a>.</p>

</div>
</div>
<a id="ga7fe09e62ea3125db384829dab59ebe3e" name="ga7fe09e62ea3125db384829dab59ebe3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fe09e62ea3125db384829dab59ebe3e">&#9670;&#160;</a></span>DMA_DoubleBufferModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_DoubleBufferModeCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the double buffer mode for the selected DMA stream. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be called only when the DMA Stream is disabled. <br  />
 </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the DMAy Streamx double buffer mode. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00754">754</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01093">DMA_Stream_TypeDef::CR</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l04562">DMA_SxCR_DBM</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>.</p>

</div>
</div>
<a id="ga8d0957e50302efaf48a16c62d14c9ca8" name="ga8d0957e50302efaf48a16c62d14c9ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d0957e50302efaf48a16c62d14c9ca8">&#9670;&#160;</a></span>DMA_DoubleBufferModeConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_DoubleBufferModeConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>Memory1BaseAddr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>DMA_CurrentMemory</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures, when the DMAy Streamx is disabled, the double buffer mode and the current memory target. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">Memory1BaseAddr</td><td>the base address of the second buffer (Memory 1) <br  />
 </td></tr>
    <tr><td class="paramname">DMA_CurrentMemory</td><td>specifies which memory will be first buffer for the transactions when the Stream will be enabled. This parameter can be one of the following values: <ul>
<li>DMA_Memory_0: Memory 0 is the current buffer. </li>
<li>DMA_Memory_1: Memory 1 is the current buffer. <br  />
</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Memory0BaseAddr is set by the DMA structure configuration in <a class="el" href="group___d_m_a___group1.html#gaced8a4149acfb0a50b50e63273a87148" title="Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure.">DMA_Init()</a>.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00723">723</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01093">DMA_Stream_TypeDef::CR</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00539">DMA_Memory_0</a>, <a class="el" href="stm32f4xx_8h_source.html#l04561">DMA_SxCR_CT</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00542">IS_DMA_CURRENT_MEM</a>, and <a class="el" href="stm32f4xx_8h_source.html#l01097">DMA_Stream_TypeDef::M1AR</a>.</p>

</div>
</div>
<a id="ga77f7628f6be9d6d088127eceb090b8b2" name="ga77f7628f6be9d6d088127eceb090b8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77f7628f6be9d6d088127eceb090b8b2">&#9670;&#160;</a></span>DMA_FlowControllerConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_FlowControllerConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>DMA_FlowCtrl</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Peripheral or Memory). </p>
<dl class="section note"><dt>Note</dt><dd>Before enabling this feature, check if the used peripheral supports the Flow Controller mode or not. <br  />
</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_FlowCtrl</td><td>specifies the DMA flow controller. This parameter can be one of the following values: <ul>
<li>DMA_FlowCtrl_Memory: DMAy_Streamx transactions flow controller is the DMA controller. </li>
<li>DMA_FlowCtrl_Peripheral: DMAy_Streamx transactions flow controller is the peripheral. <br  />
 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00543">543</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01093">DMA_Stream_TypeDef::CR</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00526">DMA_FlowCtrl_Memory</a>, <a class="el" href="stm32f4xx_8h_source.html#l04579">DMA_SxCR_PFCTRL</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>, and <a class="el" href="stm32f4xx__dma_8h_source.html#l00529">IS_DMA_FLOW_CTRL</a>.</p>

</div>
</div>
<a id="gaa4d631cdd6cd020106435f30c0c6fb15" name="gaa4d631cdd6cd020106435f30c0c6fb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4d631cdd6cd020106435f30c0c6fb15">&#9670;&#160;</a></span>DMA_GetCmdStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> DMA_GetCmdStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the status of EN bit for the specified DMAy Streamx. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After configuring the DMA Stream (<a class="el" href="group___d_m_a___group1.html#gaced8a4149acfb0a50b50e63273a87148" title="Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure.">DMA_Init()</a> function) and enabling the stream, it is recommended to check (or wait until) the DMA Stream is effectively enabled. A Stream may remain disabled if a configuration parameter is wrong. After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, the current data will be transferred and the Stream will be effectively disabled only after the transfer of this single data is finished. <br  />
</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Current</td><td>state of the DMAy Streamx (ENABLE or DISABLE). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00936">936</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01093">DMA_Stream_TypeDef::CR</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l04584">DMA_SxCR_EN</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">ENABLE</a>, and <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>.</p>

</div>
</div>
<a id="ga4a76444a92423f5f15a4328738d6dc46" name="ga4a76444a92423f5f15a4328738d6dc46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a76444a92423f5f15a4328738d6dc46">&#9670;&#160;</a></span>DMA_GetCurrDataCounter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DMA_GetCurrDataCounter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the number of remaining data units in the current DMAy Streamx transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>number of remaining data units in the current DMAy Streamx transfer. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00640">640</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l01094">DMA_Stream_TypeDef::NDTR</a>.</p>

</div>
</div>
<a id="ga74b6624f9faa2f43c9369ddbdeab241c" name="ga74b6624f9faa2f43c9369ddbdeab241c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74b6624f9faa2f43c9369ddbdeab241c">&#9670;&#160;</a></span>DMA_GetCurrentMemoryTarget()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_GetCurrentMemoryTarget </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the current memory target used by double buffer transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>memory target number: 0 for Memory0 or 1 for Memory1. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00821">821</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01093">DMA_Stream_TypeDef::CR</a>, <a class="el" href="stm32f4xx_8h_source.html#l04561">DMA_SxCR_CT</a>, and <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>.</p>

</div>
</div>
<a id="ga9893809a7067861ec111f7d712ebf28d" name="ga9893809a7067861ec111f7d712ebf28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9893809a7067861ec111f7d712ebf28d">&#9670;&#160;</a></span>DMA_GetFIFOStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_GetFIFOStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the current DMAy Streamx FIFO filled level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>FIFO filling state.<ul>
<li>DMA_FIFOStatus_Less1QuarterFull: when FIFO is less than 1 quarter-full and not empty.</li>
<li>DMA_FIFOStatus_1QuarterFull: if more than 1 quarter-full.</li>
<li>DMA_FIFOStatus_HalfFull: if more than 1 half-full.</li>
<li>DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full.</li>
<li>DMA_FIFOStatus_Empty: when FIFO is empty</li>
<li>DMA_FIFOStatus_Full: when FIFO is full </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00970">970</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l04607">DMA_SxFCR_FS</a>, <a class="el" href="stm32f4xx_8h_source.html#l01098">DMA_Stream_TypeDef::FCR</a>, and <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>.</p>

</div>
</div>
<a id="ga10cfc0fe31d64a1fd8fb3efb4ae2a411" name="ga10cfc0fe31d64a1fd8fb3efb4ae2a411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">&#9670;&#160;</a></span>DMA_GetFlagStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> DMA_GetFlagStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>DMA_FLAG</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified DMAy Streamx flag is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_FLAG</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>DMA_FLAG_TCIFx: Streamx transfer complete flag </li>
<li>DMA_FLAG_HTIFx: Streamx half transfer complete flag </li>
<li>DMA_FLAG_TEIFx: Streamx transfer error flag </li>
<li>DMA_FLAG_DMEIFx: Streamx direct mode error flag </li>
<li>DMA_FLAG_FEIFx: Streamx FIFO error flag Where x can be 0 to 7 to select the DMA Stream. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of DMA_FLAG (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00997">997</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l02394">DMA1</a>, <a class="el" href="stm32f4xx_8h_source.html#l02403">DMA2</a>, <a class="el" href="stm32f4xx_8h_source.html#l02404">DMA2_Stream0</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00148">HIGH_ISR_MASK</a>, <a class="el" href="stm32f4xx_8h_source.html#l01104">DMA_TypeDef::HISR</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00397">IS_DMA_GET_FLAG</a>, <a class="el" href="stm32f4xx_8h_source.html#l01103">DMA_TypeDef::LISR</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00149">RESERVED_MASK</a>, <a class="el" href="stm32f4xx_8h_source.html#l00851">RESET</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00851">SET</a>.</p>

</div>
</div>
<a id="gad0ccf5f6548bd7cf8f2cae30393bb716" name="gad0ccf5f6548bd7cf8f2cae30393bb716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0ccf5f6548bd7cf8f2cae30393bb716">&#9670;&#160;</a></span>DMA_GetITStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> DMA_GetITStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>DMA_IT</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified DMAy Streamx interrupt has occurred or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_IT</td><td>specifies the DMA interrupt source to check. This parameter can be one of the following values: <ul>
<li>DMA_IT_TCIFx: Streamx transfer complete interrupt </li>
<li>DMA_IT_HTIFx: Streamx half transfer complete interrupt </li>
<li>DMA_IT_TEIFx: Streamx transfer error interrupt </li>
<li>DMA_IT_DMEIFx: Streamx direct mode error interrupt </li>
<li>DMA_IT_FEIFx: Streamx FIFO error interrupt Where x can be 0 to 7 to select the DMA Stream. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of DMA_IT (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l01163">1163</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01093">DMA_Stream_TypeDef::CR</a>, <a class="el" href="stm32f4xx_8h_source.html#l02394">DMA1</a>, <a class="el" href="stm32f4xx_8h_source.html#l02403">DMA2</a>, <a class="el" href="stm32f4xx_8h_source.html#l02404">DMA2_Stream0</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00429">DMA_IT_FE</a>, <a class="el" href="stm32f4xx_8h_source.html#l01098">DMA_Stream_TypeDef::FCR</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00148">HIGH_ISR_MASK</a>, <a class="el" href="stm32f4xx_8h_source.html#l01104">DMA_TypeDef::HISR</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00485">IS_DMA_GET_IT</a>, <a class="el" href="stm32f4xx_8h_source.html#l01103">DMA_TypeDef::LISR</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00149">RESERVED_MASK</a>, <a class="el" href="stm32f4xx_8h_source.html#l00851">RESET</a>, <a class="el" href="stm32f4xx_8h_source.html#l00851">SET</a>, <a class="el" href="stm32f4xx__dma_8c_source.html#l00133">TRANSFER_IT_ENABLE_MASK</a>, and <a class="el" href="stm32f4xx__dma_8c_source.html#l00147">TRANSFER_IT_MASK</a>.</p>

</div>
</div>
<a id="gaced8a4149acfb0a50b50e63273a87148" name="gaced8a4149acfb0a50b50e63273a87148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaced8a4149acfb0a50b50e63273a87148">&#9670;&#160;</a></span>DMA_Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMA_InitStruct</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure. </p>
<dl class="section note"><dt>Note</dt><dd>Before calling this function, it is recommended to check that the Stream is actually disabled using the function <a class="el" href="group___d_m_a___group4.html#gaa4d631cdd6cd020106435f30c0c6fb15" title="Returns the status of EN bit for the specified DMAy Streamx.">DMA_GetCmdStatus()</a>. <br  />
 </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_InitStruct</td><td>pointer to a <a class="el" href="struct_d_m_a___init_type_def.html" title="DMA Init structure definition.">DMA_InitTypeDef</a> structure that contains the configuration information for the specified DMA Stream. <br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00312">312</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01093">DMA_Stream_TypeDef::CR</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00062">DMA_InitTypeDef::DMA_BufferSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00049">DMA_InitTypeDef::DMA_Channel</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00058">DMA_InitTypeDef::DMA_DIR</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00086">DMA_InitTypeDef::DMA_FIFOMode</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00091">DMA_InitTypeDef::DMA_FIFOThreshold</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00054">DMA_InitTypeDef::DMA_Memory0BaseAddr</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00094">DMA_InitTypeDef::DMA_MemoryBurst</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00075">DMA_InitTypeDef::DMA_MemoryDataSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00069">DMA_InitTypeDef::DMA_MemoryInc</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00078">DMA_InitTypeDef::DMA_Mode</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00052">DMA_InitTypeDef::DMA_PeripheralBaseAddr</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00099">DMA_InitTypeDef::DMA_PeripheralBurst</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00072">DMA_InitTypeDef::DMA_PeripheralDataSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00066">DMA_InitTypeDef::DMA_PeripheralInc</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00083">DMA_InitTypeDef::DMA_Priority</a>, <a class="el" href="stm32f4xx_8h_source.html#l04550">DMA_SxCR_CHSEL</a>, <a class="el" href="stm32f4xx_8h_source.html#l04575">DMA_SxCR_CIRC</a>, <a class="el" href="stm32f4xx_8h_source.html#l04576">DMA_SxCR_DIR</a>, <a class="el" href="stm32f4xx_8h_source.html#l04554">DMA_SxCR_MBURST</a>, <a class="el" href="stm32f4xx_8h_source.html#l04573">DMA_SxCR_MINC</a>, <a class="el" href="stm32f4xx_8h_source.html#l04567">DMA_SxCR_MSIZE</a>, <a class="el" href="stm32f4xx_8h_source.html#l04557">DMA_SxCR_PBURST</a>, <a class="el" href="stm32f4xx_8h_source.html#l04574">DMA_SxCR_PINC</a>, <a class="el" href="stm32f4xx_8h_source.html#l04563">DMA_SxCR_PL</a>, <a class="el" href="stm32f4xx_8h_source.html#l04570">DMA_SxCR_PSIZE</a>, <a class="el" href="stm32f4xx_8h_source.html#l04611">DMA_SxFCR_DMDIS</a>, <a class="el" href="stm32f4xx_8h_source.html#l04612">DMA_SxFCR_FTH</a>, <a class="el" href="stm32f4xx_8h_source.html#l01098">DMA_Stream_TypeDef::FCR</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00174">IS_DMA_BUFFER_SIZE</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00143">IS_DMA_CHANNEL</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00163">IS_DMA_DIRECTION</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00272">IS_DMA_FIFO_MODE_STATE</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00287">IS_DMA_FIFO_THRESHOLD</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00304">IS_DMA_MEMORY_BURST</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00228">IS_DMA_MEMORY_DATA_SIZE</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00199">IS_DMA_MEMORY_INC_STATE</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00242">IS_DMA_MODE</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00321">IS_DMA_PERIPHERAL_BURST</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00213">IS_DMA_PERIPHERAL_DATA_SIZE</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00186">IS_DMA_PERIPHERAL_INC_STATE</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00257">IS_DMA_PRIORITY</a>, <a class="el" href="stm32f4xx_8h_source.html#l01096">DMA_Stream_TypeDef::M0AR</a>, <a class="el" href="stm32f4xx_8h_source.html#l01094">DMA_Stream_TypeDef::NDTR</a>, and <a class="el" href="stm32f4xx_8h_source.html#l01095">DMA_Stream_TypeDef::PAR</a>.</p>

</div>
</div>
<a id="gab9c469a3f5d4aca5c97dee798ffc2f05" name="gab9c469a3f5d4aca5c97dee798ffc2f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9c469a3f5d4aca5c97dee798ffc2f05">&#9670;&#160;</a></span>DMA_ITConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ITConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>DMA_IT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified DMAy Streamx interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_IT</td><td>specifies the DMA interrupt sources to be enabled or disabled. This parameter can be any combination of the following values: <ul>
<li>DMA_IT_TC: Transfer complete interrupt mask </li>
<li>DMA_IT_HT: Half transfer complete interrupt mask </li>
<li>DMA_IT_TE: Transfer error interrupt mask </li>
<li>DMA_IT_FE: FIFO error interrupt mask </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified DMA interrupts. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l01111">1111</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01093">DMA_Stream_TypeDef::CR</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00429">DMA_IT_FE</a>, <a class="el" href="stm32f4xx_8h_source.html#l01098">DMA_Stream_TypeDef::FCR</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00431">IS_DMA_CONFIG_IT</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, and <a class="el" href="stm32f4xx__dma_8c_source.html#l00133">TRANSFER_IT_ENABLE_MASK</a>.</p>

</div>
</div>
<a id="ga4ebcffd32eb6968ac61cfb64a6bae258" name="ga4ebcffd32eb6968ac61cfb64a6bae258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ebcffd32eb6968ac61cfb64a6bae258">&#9670;&#160;</a></span>DMA_MemoryTargetConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_MemoryTargetConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>MemoryBaseAddr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>DMA_MemoryTarget</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the Memory address for the next buffer transfer in double buffer mode (for dynamic use). This function can be called when the DMA Stream is enabled and when the transfer is ongoing. <br  />
 </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">MemoryBaseAddr</td><td>The base address of the target memory buffer </td></tr>
    <tr><td class="paramname">DMA_MemoryTarget</td><td>Next memory target to be used. This parameter can be one of the following values: <ul>
<li>DMA_Memory_0: To use the memory address 0 </li>
<li>DMA_Memory_1: To use the memory address 1</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>It is not allowed to modify the Base Address of a target Memory when this target is involved in the current transfer. ie. If the DMA Stream is currently transferring to/from Memory 1, then it not possible to modify Base address of Memory 1, but it is possible to modify Base address of Memory 0. To know which Memory is currently used, you can use the function <a class="el" href="group___d_m_a___group3.html#ga74b6624f9faa2f43c9369ddbdeab241c" title="Returns the current memory target used by double buffer transfer.">DMA_GetCurrentMemoryTarget()</a>. <br  />
</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00795">795</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00539">DMA_Memory_0</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00542">IS_DMA_CURRENT_MEM</a>, <a class="el" href="stm32f4xx_8h_source.html#l01096">DMA_Stream_TypeDef::M0AR</a>, and <a class="el" href="stm32f4xx_8h_source.html#l01097">DMA_Stream_TypeDef::M1AR</a>.</p>

</div>
</div>
<a id="ga210a9861460b3c9b3fa14fdc1a949744" name="ga210a9861460b3c9b3fa14fdc1a949744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga210a9861460b3c9b3fa14fdc1a949744">&#9670;&#160;</a></span>DMA_PeriphIncOffsetSizeConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_PeriphIncOffsetSizeConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>DMA_Pincos</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address should be incremented with the data size (configured with PSIZE bits) or by a fixed offset equal to 4 (32-bit aligned addresses). </p>
<dl class="section note"><dt>Note</dt><dd>This function has no effect if the Peripheral Increment mode is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_Pincos</td><td>specifies the Peripheral increment offset size. This parameter can be one of the following values: <ul>
<li>DMA_PINCOS_Psize: Peripheral address increment is done <br  />
 accordingly to PSIZE parameter. </li>
<li>DMA_PINCOS_WordAligned: Peripheral address increment offset is fixed to 4 (32-bit aligned addresses). </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00507">507</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01093">DMA_Stream_TypeDef::CR</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00513">DMA_PINCOS_Psize</a>, <a class="el" href="stm32f4xx_8h_source.html#l04566">DMA_SxCR_PINCOS</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>, and <a class="el" href="stm32f4xx__dma_8h_source.html#l00516">IS_DMA_PINCOS_SIZE</a>.</p>

</div>
</div>
<a id="ga6a11a2c951cff59b125ba8857d44e3f3" name="ga6a11a2c951cff59b125ba8857d44e3f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a11a2c951cff59b125ba8857d44e3f3">&#9670;&#160;</a></span>DMA_SetCurrDataCounter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_SetCurrDataCounter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Streamx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>Counter</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes the number of data units to be transferred on the DMAy Streamx. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">Counter</td><td>Number of data units to be transferred (from 0 to 65535) Number of data items depends only on the Peripheral data format.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If Peripheral data format is Bytes: number of data units is equal to total number of bytes to be transferred.</dd>
<dd>
If Peripheral data format is Half-Word: number of data units is <br  />
 equal to total number of bytes to be transferred / 2.</dd>
<dd>
If Peripheral data format is Word: number of data units is equal to total number of bytes to be transferred / 4.</dd>
<dd>
In Memory-to-Memory transfer mode, the memory buffer pointed by DMAy_SxPAR register is considered as Peripheral.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>number of remaining data units in the current DMAy Streamx transfer. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00625">625</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00111">IS_DMA_ALL_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l01094">DMA_Stream_TypeDef::NDTR</a>.</p>

</div>
</div>
<a id="ga0f7f95f750a90a6824f4e9b6f58adc7e" name="ga0f7f95f750a90a6824f4e9b6f58adc7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f7f95f750a90a6824f4e9b6f58adc7e">&#9670;&#160;</a></span>DMA_StructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_StructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMA_InitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each DMA_InitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMA_InitStruct</td><td>: pointer to a <a class="el" href="struct_d_m_a___init_type_def.html" title="DMA Init structure definition.">DMA_InitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00396">396</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__dma_8h_source.html#l00062">DMA_InitTypeDef::DMA_BufferSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00049">DMA_InitTypeDef::DMA_Channel</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00058">DMA_InitTypeDef::DMA_DIR</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00159">DMA_DIR_PeripheralToMemory</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00086">DMA_InitTypeDef::DMA_FIFOMode</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00269">DMA_FIFOMode_Disable</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00091">DMA_InitTypeDef::DMA_FIFOThreshold</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00282">DMA_FIFOThreshold_1QuarterFull</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00054">DMA_InitTypeDef::DMA_Memory0BaseAddr</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00094">DMA_InitTypeDef::DMA_MemoryBurst</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00299">DMA_MemoryBurst_Single</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00075">DMA_InitTypeDef::DMA_MemoryDataSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00224">DMA_MemoryDataSize_Byte</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00069">DMA_InitTypeDef::DMA_MemoryInc</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00197">DMA_MemoryInc_Disable</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00078">DMA_InitTypeDef::DMA_Mode</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00239">DMA_Mode_Normal</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00052">DMA_InitTypeDef::DMA_PeripheralBaseAddr</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00099">DMA_InitTypeDef::DMA_PeripheralBurst</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00316">DMA_PeripheralBurst_Single</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00072">DMA_InitTypeDef::DMA_PeripheralDataSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00209">DMA_PeripheralDataSize_Byte</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00066">DMA_InitTypeDef::DMA_PeripheralInc</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00184">DMA_PeripheralInc_Disable</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00083">DMA_InitTypeDef::DMA_Priority</a>, and <a class="el" href="stm32f4xx__dma_8h_source.html#l00252">DMA_Priority_Low</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
