<html><body><samp><pre>
<!@TC:1289769244>
#Build: Synplify Pro D-2009.12A, Build 040R, Jan 20 2010
#install: C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A
#OS: Windows_NT

#Hostname: MATTHEWTANC0DD1

<a name=compilerReport52>$ Start of Compile</a>
#Sun Nov 14 16:13:58 2010

Synopsys Verilog Compiler, version comp475rc, Build 060R, built Jan 15 2010
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved

@I::"C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v"
@I::"C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\clocks\clocks.v"
@I::"C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\clock_manager.v"
@I::"C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\mode_selector.v"
@I::"C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\jtag_shift.v"
@I::"C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\jtag_pc_poll.v"
@I::"C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\program_table_mem\program_table_mem.v"
@I::"C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\function_search.v"
@I::"C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\program_table_loader.v"
@I::"C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\mem_manager.v"
@I::"C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v"
@I::"C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\output_buffer.v"
@I::"C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\jtag_controller.v"
@I::"C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\io_controller.v"
@I::"C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\main.v"
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module main
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:1864:7:1864:10:@N:CG364:@XP_MSG">igloo.v(1864)</a><!@TM:1289769244> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:1163:7:1163:10:@N:CG364:@XP_MSG">igloo.v(1163)</a><!@TM:1289769244> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:2447:7:2447:10:@N:CG364:@XP_MSG">igloo.v(2447)</a><!@TM:1289769244> | Synthesizing module PLL

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:276:7:276:13:@N:CG364:@XP_MSG">igloo.v(276)</a><!@TM:1289769244> | Synthesizing module PLLINT

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\clocks\clocks.v:5:7:5:13:@N:CG364:@XP_MSG">clocks.v(5)</a><!@TM:1289769244> | Synthesizing module clocks

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\clock_manager.v:3:7:3:20:@N:CG364:@XP_MSG">clock_manager.v(3)</a><!@TM:1289769244> | Synthesizing module clock_manager

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\mode_selector.v:2:7:2:20:@N:CG364:@XP_MSG">mode_selector.v(2)</a><!@TM:1289769244> | Synthesizing module mode_selector

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\io_controller.v:2:7:2:20:@N:CG364:@XP_MSG">io_controller.v(2)</a><!@TM:1289769244> | Synthesizing module io_controller

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\jtag_shift.v:59:7:59:17:@N:CG364:@XP_MSG">jtag_shift.v(59)</a><!@TM:1289769244> | Synthesizing module jtag_shift

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\jtag_shift.v:178:23:178:26:@N:CG179:@XP_MSG">jtag_shift.v(178)</a><!@TM:1289769244> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\jtag_shift.v:217:23:217:26:@N:CG179:@XP_MSG">jtag_shift.v(217)</a><!@TM:1289769244> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\jtag_shift.v:258:23:258:26:@N:CG179:@XP_MSG">jtag_shift.v(258)</a><!@TM:1289769244> | Removing redundant assignment
@A:<a href="@A:CL106:@XP_HELP">CL106</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\jtag_shift.v:99:0:99:6:@A:CL106:@XP_MSG">jtag_shift.v(99)</a><!@TM:1289769244> | Register data_in_reg with async load is being synthesized in compatability mode. A Synthesis/Simulation mismatch is possible.
@A: : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\jtag_shift.v:99:0:99:6:@A::@XP_MSG">jtag_shift.v(99)</a><!@TM:1289769244> | Feedback mux created for signal bit_count[4:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\jtag_pc_poll.v:1:7:1:19:@N:CG364:@XP_MSG">jtag_pc_poll.v(1)</a><!@TM:1289769244> | Synthesizing module jtag_pc_poll

@A: : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\jtag_pc_poll.v:47:0:47:6:@A::@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Feedback mux created for signal data[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:1996:7:1996:13:@N:CG364:@XP_MSG">igloo.v(1996)</a><!@TM:1289769244> | Synthesizing module RAM4K9

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:1283:7:1283:10:@N:CG364:@XP_MSG">igloo.v(1283)</a><!@TM:1289769244> | Synthesizing module INV

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\program_table_mem\program_table_mem.v:5:7:5:24:@N:CG364:@XP_MSG">program_table_mem.v(5)</a><!@TM:1289769244> | Synthesizing module program_table_mem

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\program_table_loader.v:2:7:2:27:@N:CG364:@XP_MSG">program_table_loader.v(2)</a><!@TM:1289769244> | Synthesizing module program_table_loader

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\function_search.v:27:7:27:22:@N:CG364:@XP_MSG">function_search.v(27)</a><!@TM:1289769244> | Synthesizing module function_search

@A: : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\function_search.v:60:0:60:6:@A::@XP_MSG">function_search.v(60)</a><!@TM:1289769244> | Feedback mux created for signal result[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\mem_manager.v:2:7:2:18:@N:CG364:@XP_MSG">mem_manager.v(2)</a><!@TM:1289769244> | Synthesizing module mem_manager

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:929:7:929:13:@N:CG364:@XP_MSG">igloo.v(929)</a><!@TM:1289769244> | Synthesizing module DFN1C0

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:2:7:2:11:@N:CG364:@XP_MSG">igloo.v(2)</a><!@TM:1289769244> | Synthesizing module AND2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:1929:7:1929:11:@N:CG364:@XP_MSG">igloo.v(1929)</a><!@TM:1289769244> | Synthesizing module XOR2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:977:7:977:15:@N:CG364:@XP_MSG">igloo.v(977)</a><!@TM:1289769244> | Synthesizing module DFN1E1C0

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:1953:7:1953:11:@N:CG364:@XP_MSG">igloo.v(1953)</a><!@TM:1289769244> | Synthesizing module BUFF

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:86:7:86:10:@N:CG364:@XP_MSG">igloo.v(86)</a><!@TM:1289769244> | Synthesizing module AO1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:1905:7:1905:12:@N:CG364:@XP_MSG">igloo.v(1905)</a><!@TM:1289769244> | Synthesizing module XNOR2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:20:7:20:11:@N:CG364:@XP_MSG">igloo.v(20)</a><!@TM:1289769244> | Synthesizing module AND3

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:2086:8:2086:17:@N:CG364:@XP_MSG">igloo.v(2086)</a><!@TM:1289769244> | Synthesizing module RAM512X18

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:1911:7:1911:12:@N:CG364:@XP_MSG">igloo.v(1911)</a><!@TM:1289769244> | Synthesizing module XNOR3

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:1935:7:1935:11:@N:CG364:@XP_MSG">igloo.v(1935)</a><!@TM:1289769244> | Synthesizing module XOR3

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:1349:7:1349:12:@N:CG364:@XP_MSG">igloo.v(1349)</a><!@TM:1289769244> | Synthesizing module NAND2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:8:7:8:12:@N:CG364:@XP_MSG">igloo.v(8)</a><!@TM:1289769244> | Synthesizing module AND2A

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\igloo.v:1001:7:1001:13:@N:CG364:@XP_MSG">igloo.v(1001)</a><!@TM:1289769244> | Synthesizing module DFN1P0

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:5:7:5:24:@N:CG364:@XP_MSG">output_buffer_mem.v(5)</a><!@TM:1289769244> | Synthesizing module output_buffer_mem

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:342:9:342:16:@W:CL168:@XP_MSG">output_buffer_mem.v(342)</a><!@TM:1289769244> | Pruning instance AND2_21 - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:335:9:335:16:@W:CL168:@XP_MSG">output_buffer_mem.v(335)</a><!@TM:1289769244> | Pruning instance XOR2_15 - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:320:9:320:15:@W:CL168:@XP_MSG">output_buffer_mem.v(320)</a><!@TM:1289769244> | Pruning instance AND2_8 - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:316:8:316:13:@W:CL168:@XP_MSG">output_buffer_mem.v(316)</a><!@TM:1289769244> | Pruning instance AO1_5 - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:310:9:310:15:@W:CL168:@XP_MSG">output_buffer_mem.v(310)</a><!@TM:1289769244> | Pruning instance AND2_4 - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:289:9:289:15:@W:CL168:@XP_MSG">output_buffer_mem.v(289)</a><!@TM:1289769244> | Pruning instance AND2_0 - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:254:11:254:23:@W:CL168:@XP_MSG">output_buffer_mem.v(254)</a><!@TM:1289769244> | Pruning instance DFN1C0_DVLDX - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:232:9:232:16:@W:CL168:@XP_MSG">output_buffer_mem.v(232)</a><!@TM:1289769244> | Pruning instance XOR2_25 - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:206:9:206:16:@W:CL168:@XP_MSG">output_buffer_mem.v(206)</a><!@TM:1289769244> | Pruning instance AND2_13 - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:125:9:125:15:@W:CL168:@XP_MSG">output_buffer_mem.v(125)</a><!@TM:1289769244> | Pruning instance XOR2_4 - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:99:9:99:15:@W:CL168:@XP_MSG">output_buffer_mem.v(99)</a><!@TM:1289769244> | Pruning instance AND2_7 - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:92:8:92:13:@W:CL168:@XP_MSG">output_buffer_mem.v(92)</a><!@TM:1289769244> | Pruning instance AO1_8 - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:86:9:86:16:@W:CL168:@XP_MSG">output_buffer_mem.v(86)</a><!@TM:1289769244> | Pruning instance AND2_15 - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:85:9:85:16:@W:CL168:@XP_MSG">output_buffer_mem.v(85)</a><!@TM:1289769244> | Pruning instance AND2_18 - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:68:9:68:16:@W:CL168:@XP_MSG">output_buffer_mem.v(68)</a><!@TM:1289769244> | Pruning instance XOR2_23 - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:59:9:59:16:@W:CL168:@XP_MSG">output_buffer_mem.v(59)</a><!@TM:1289769244> | Pruning instance AND2_11 - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\smartgen\output_buffer_mem\output_buffer_mem.v:58:9:58:16:@W:CL168:@XP_MSG">output_buffer_mem.v(58)</a><!@TM:1289769244> | Pruning instance AND2_20 - not in use ...</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\output_buffer.v:2:7:2:20:@N:CG364:@XP_MSG">output_buffer.v(2)</a><!@TM:1289769244> | Synthesizing module output_buffer

<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\output_buffer.v:40:9:40:18:@W:CG296:@XP_MSG">output_buffer.v(40)</a><!@TM:1289769244> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\output_buffer.v:42:9:42:14:@W:CG290:@XP_MSG">output_buffer.v(42)</a><!@TM:1289769244> | Referenced variable reset is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\output_buffer.v:42:17:42:23:@W:CG290:@XP_MSG">output_buffer.v(42)</a><!@TM:1289769244> | Referenced variable enable is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\output_buffer.v:42:27:42:31:@W:CG290:@XP_MSG">output_buffer.v(42)</a><!@TM:1289769244> | Referenced variable full is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\output_buffer.v:50:9:50:12:@W:CG296:@XP_MSG">output_buffer.v(50)</a><!@TM:1289769244> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\output_buffer.v:52:9:52:14:@W:CG290:@XP_MSG">output_buffer.v(52)</a><!@TM:1289769244> | Referenced variable reset is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\output_buffer.v:52:17:52:23:@W:CG290:@XP_MSG">output_buffer.v(52)</a><!@TM:1289769244> | Referenced variable enable is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\output_buffer.v:52:27:52:32:@W:CG290:@XP_MSG">output_buffer.v(52)</a><!@TM:1289769244> | Referenced variable empty is not in sensitivity list</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\jtag_controller.v:2:7:2:22:@N:CG364:@XP_MSG">jtag_controller.v(2)</a><!@TM:1289769244> | Synthesizing module jtag_controller

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\main.v:2:7:2:11:@N:CG364:@XP_MSG">main.v(2)</a><!@TM:1289769244> | Synthesizing module main

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\function_search.v:60:0:60:6:@N:CL201:@XP_MSG">function_search.v(60)</a><!@TM:1289769244> | Trying to extract state machine for register next_state
Extracted state machine for register next_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\jtag_pc_poll.v:47:0:47:6:@N:CL201:@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Trying to extract state machine for register next_state
Extracted state machine for register next_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\jtag_shift.v:99:0:99:6:@N:CL201:@XP_MSG">jtag_shift.v(99)</a><!@TM:1289769244> | Trying to extract state machine for register next_state
Extracted state machine for register next_state
State machine has 13 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\hdl\io_controller.v:48:0:48:6:@N:CL201:@XP_MSG">io_controller.v(48)</a><!@TM:1289769244> | Trying to extract state machine for register next_state
Extracted state machine for register next_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 14 16:13:59 2010

###########################################################]
<a name=mapperReport53>Synopsys Actel Technology Mapper, Version map500act, Build 058R, Built Jan 18 2010 09:16:23</a>
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version D-2009.12A
@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1289769244> | Running in 32-bit mode. 
@N:<a href="@N:MF258:@XP_HELP">MF258</a> : <!@TM:1289769244> | Gated clock conversion disabled  

Automatic dissolve during optimization of view:work.main(verilog) of u1(mode_selector)
Automatic dissolve at startup in view:work.clock_manager(verilog) of u0(clocks)
Automatic dissolve at startup in view:work.mem_manager(verilog) of u0(program_table_mem)
Automatic dissolve at startup in view:work.output_buffer(verilog) of u0(output_buffer_mem)
Automatic dissolve at startup in view:work.jtag_controller(verilog) of u2(output_buffer)
Automatic dissolve at startup in view:work.main(verilog) of u0(clock_manager)
@N:<a href="@N:BN116:@XP_HELP">BN116</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\clock_manager.v:21:0:21:6:@N:BN116:@XP_MSG">clock_manager.v(21)</a><!@TM:1289769244> | Removing sequential instance u0.osc48m_out of view:PrimLib.dff(prim) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_controller.v:88:0:88:6:@W:BN132:@XP_MSG">jtag_controller.v(88)</a><!@TM:1289769244> | Removing sequential instance u3.output_buffer_enable,  because it is equivalent to instance u3.search_enable</font>

Available hyper_sources - for debug and ip models
	None Found

Finished RTL optimizations (Time elapsed 0h:00m:01s; Memory used current: 56MB peak: 57MB)

Encoding state machine work.io_controller(verilog)-next_state[2:0]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine work.jtag_pc_poll(verilog)-next_state[3:0]
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_pc_poll.v:47:0:47:6:@W:MO161:@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Register bit shift_data_in[15] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_pc_poll.v:47:0:47:6:@W:MO161:@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Register bit shift_data_in[14] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_pc_poll.v:47:0:47:6:@W:MO161:@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Register bit shift_data_in[13] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_pc_poll.v:47:0:47:6:@W:MO161:@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Register bit shift_data_in[12] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_pc_poll.v:47:0:47:6:@W:MO161:@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Register bit shift_data_in[11] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_pc_poll.v:47:0:47:6:@W:MO161:@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Register bit shift_data_in[10] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_pc_poll.v:47:0:47:6:@W:MO161:@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Register bit shift_data_in[9] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_pc_poll.v:47:0:47:6:@W:MO161:@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Register bit shift_data_in[8] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_pc_poll.v:47:0:47:6:@W:MO161:@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Register bit shift_data_in[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_pc_poll.v:47:0:47:6:@W:MO161:@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Register bit shift_data_in[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_pc_poll.v:47:0:47:6:@W:MO161:@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Register bit shift_data_in[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_pc_poll.v:47:0:47:6:@W:MO161:@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Register bit shift_data_in[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_pc_poll.v:47:0:47:6:@W:MO161:@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Register bit shift_data_in[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_pc_poll.v:47:0:47:6:@W:MO161:@XP_MSG">jtag_pc_poll.v(47)</a><!@TM:1289769244> | Register bit shift_data_in[0] is always 0, optimizing ...</font>
@N: : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\jtag_shift.v:99:0:99:6:@N::@XP_MSG">jtag_shift.v(99)</a><!@TM:1289769244> | Found counter in view:work.jtag_shift(verilog) inst bit_count[4:0]
Encoding state machine work.jtag_shift(verilog)-next_state[12:0]
original code -> new code
   00000 -> 0000000000001
   00001 -> 0000000000010
   00010 -> 0000000000100
   00011 -> 0000000001000
   00100 -> 0000000010000
   00101 -> 0000000100000
   00110 -> 0000001000000
   00111 -> 0000010000000
   01000 -> 0000100000000
   01001 -> 0001000000000
   01010 -> 0010000000000
   01011 -> 0100000000000
   01100 -> 1000000000000
@N: : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\program_table_loader.v:22:0:22:6:@N::@XP_MSG">program_table_loader.v(22)</a><!@TM:1289769244> | Found counter in view:work.program_table_loader(verilog) inst write_addr[9:0]
Encoding state machine work.function_search(verilog)-next_state[3:0]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MF184:@XP_HELP">MF184</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\function_search.v:81:35:81:45:@N:MF184:@XP_MSG">function_search.v(81)</a><!@TM:1289769244> | Found 10 by 10 bit subtractor, 'un3_mid_0_0[9:0]'
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1289769244> | Default generator successful  
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1289769244> | Default generator successful  
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\function_search.v:94:20:94:37:@N:MF179:@XP_MSG">function_search.v(94)</a><!@TM:1289769244> | Found 16 bit by 16 bit '<' comparator, 'min10'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\function_search.v:100:25:100:42:@N:MF179:@XP_MSG">function_search.v(100)</a><!@TM:1289769244> | Found 16 bit by 16 bit '<' comparator, 'un1_find_1'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\function_search.v:96:27:96:35:@N:MF238:@XP_MSG">function_search.v(96)</a><!@TM:1289769244> | Found 10 bit incrementor, 'un2_min_1[9:0]'
@N:<a href="@N:MF239:@XP_HELP">MF239</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\function_search.v:102:27:102:35:@N:MF239:@XP_MSG">function_search.v(102)</a><!@TM:1289769244> | Found 10 bit decrementor, 'un2_max[9:0]'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\documents and settings\administrator\my documents\actel\tdb_fpga\hdl\function_search.v:75:20:75:31:@N:MF179:@XP_MSG">function_search.v(75)</a><!@TM:1289769244> | Found 10 bit by 10 bit '<' comparator, 'un1_max'
Automatic dissolve during optimization of view:work.jtag_controller(verilog) of u0(jtag_pc_poll)
Auto Dissolve of u3 (inst of view:work.jtag_controller(verilog))
Auto Dissolve of u2 (inst of view:work.io_controller(verilog))
Finished factoring (Time elapsed 0h:00m:03s; Memory used current: 57MB peak: 58MB)

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:03s; Memory used current: 57MB peak: 58MB)

Constraint Checker successful!
Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Sun Nov 14 16:14:04 2010

###########################################################]
