{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604722655500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604722655501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 07 13:17:35 2020 " "Processing started: Sat Nov 07 13:17:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604722655501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604722655501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604722655501 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604722655855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy.v 1 1 " "Found 1 design units, including 1 entities, in source file mealy.v" { { "Info" "ISGN_ENTITY_NAME" "1 mealy " "Found entity 1: mealy" {  } { { "mealy.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab04/mealy.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604722655900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604722655900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_tb " "Found entity 1: FSM_tb" {  } { { "FSM_tb.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab04/FSM_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604722655902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604722655902 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "INIT mealy.v 2 moore.v(2) " "Verilog HDL macro warning at moore.v(2): overriding existing definition for macro \"INIT\", which was defined in \"mealy.v\", line 2" {  } { { "moore.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab04/moore.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1604722655904 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "I1 mealy.v 3 moore.v(3) " "Verilog HDL macro warning at moore.v(3): overriding existing definition for macro \"I1\", which was defined in \"mealy.v\", line 3" {  } { { "moore.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab04/moore.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1604722655904 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "I2 mealy.v 4 moore.v(4) " "Verilog HDL macro warning at moore.v(4): overriding existing definition for macro \"I2\", which was defined in \"mealy.v\", line 4" {  } { { "moore.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab04/moore.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1604722655904 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "I3 mealy.v 5 moore.v(5) " "Verilog HDL macro warning at moore.v(5): overriding existing definition for macro \"I3\", which was defined in \"mealy.v\", line 5" {  } { { "moore.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab04/moore.v" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1604722655904 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "O1 mealy.v 6 moore.v(7) " "Verilog HDL macro warning at moore.v(7): overriding existing definition for macro \"O1\", which was defined in \"mealy.v\", line 6" {  } { { "moore.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab04/moore.v" 7 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1604722655904 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "O2 mealy.v 7 moore.v(8) " "Verilog HDL macro warning at moore.v(8): overriding existing definition for macro \"O2\", which was defined in \"mealy.v\", line 7" {  } { { "moore.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab04/moore.v" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1604722655904 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "O3 mealy.v 8 moore.v(9) " "Verilog HDL macro warning at moore.v(9): overriding existing definition for macro \"O3\", which was defined in \"mealy.v\", line 8" {  } { { "moore.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab04/moore.v" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1604722655904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore.v 1 1 " "Found 1 design units, including 1 entities, in source file moore.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore " "Found entity 1: moore" {  } { { "moore.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab04/moore.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604722655905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604722655905 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "moore " "Elaborating entity \"moore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604722655937 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1604722656356 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1604722656438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604722656561 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604722656561 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604722656617 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604722656617 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604722656617 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604722656617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604722656652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 07 13:17:36 2020 " "Processing ended: Sat Nov 07 13:17:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604722656652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604722656652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604722656652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604722656652 ""}
