-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lenet_hls_fc_output_Pipeline_Output_Loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    f6_output_load_39 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_38 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_37 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_36 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_35 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_34 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_33 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_32 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_31 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_30 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_29 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_28 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_27 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_26 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_25 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_24 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_23 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_22 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_21 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_20 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_19 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_18 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_17 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_16 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_15 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_14 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_13 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_12 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_11 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_10 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_9 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_8 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_7 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_6 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_5 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_4 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_3 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_2 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_83 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_82 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_81 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_80 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_79 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_78 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_77 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_76 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_75 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_74 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_73 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_72 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_71 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_70 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_69 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_68 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_67 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_66 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_65 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_64 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_63 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_62 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_61 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_60 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_59 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_58 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_57 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_56 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_55 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_54 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_53 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_52 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_51 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_50 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_49 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_48 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_47 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_46 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_45 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_44 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_43 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_42 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_41 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_load_40 : IN STD_LOGIC_VECTOR (7 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of lenet_hls_fc_output_Pipeline_Output_Loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln117_fu_1991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p_ZL14output_weights_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_5_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL14output_weights_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_8_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL14output_weights_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_16_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_16_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_17_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_17_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_18_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_18_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_19_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_19_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_20_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_20_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_21_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_21_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_22_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_22_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_23_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_23_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_24_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_24_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_25_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_25_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_26_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_26_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_27_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_27_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_28_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_28_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_29_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_29_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_30_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_30_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_31_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_31_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_32_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_32_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL14output_weights_33_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_33_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_34_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_34_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_35_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_35_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_36_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_36_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_37_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_37_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_38_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_38_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_39_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_39_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_40_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_40_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_41_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_41_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_42_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_42_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_43_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_43_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_44_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_44_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_45_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_45_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_46_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_46_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_47_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_47_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_48_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_48_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_49_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_49_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_50_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_50_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_51_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_51_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_52_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_52_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_53_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_53_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL14output_weights_54_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_54_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_55_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_55_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_56_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_56_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_57_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_57_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_58_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_58_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_59_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_59_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_60_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_60_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_61_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_61_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_62_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_62_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_63_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_63_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_64_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_64_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_65_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_65_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_66_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_66_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_67_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_67_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_68_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_68_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_69_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_69_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_70_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_70_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_71_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_71_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_72_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_72_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_73_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_73_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_74_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_74_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_75_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_75_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_76_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_76_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_77_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_77_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_78_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_78_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_79_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_79_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_80_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_80_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_81_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_81_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL14output_weights_82_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_82_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_83_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_83_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln117_fu_2003_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln117_reg_3128 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln117_reg_3128_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln117_reg_3128_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln117_reg_3128_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln117_reg_3128_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln117_reg_3128_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln117_reg_3128_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln117_reg_3128_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln117_reg_3128_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln121_2_fu_2022_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_2_reg_3661 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_20_fu_2027_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_20_reg_3666 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_23_fu_2032_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_23_reg_3671 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_41_fu_2037_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_41_reg_3676 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_44_fu_2042_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_44_reg_3681 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_83_fu_2047_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_83_reg_3686 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_8_load_reg_3721 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln121_5_fu_2056_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_5_reg_3896 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_10_fu_2061_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_10_reg_3901 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_15_fu_2066_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_15_reg_3906 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_26_fu_2071_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_26_reg_3911 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_36_fu_2076_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_36_reg_3916 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_47_fu_2081_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_47_reg_3921 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_52_fu_2086_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_52_reg_3926 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_57_fu_2091_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_57_reg_3931 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_62_fu_2096_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_62_reg_3936 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_65_fu_2101_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_65_reg_3941 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_73_fu_2106_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_73_reg_3946 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL14output_weights_5_load_reg_3951 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln121_8_fu_2118_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_8_reg_3986 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_13_fu_2123_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_13_reg_3991 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_18_fu_2128_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_18_reg_3996 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_29_fu_2133_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_29_reg_4001 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_31_fu_2138_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_39_fu_2143_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_39_reg_4011 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_50_fu_2148_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_50_reg_4016 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_55_fu_2153_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_55_reg_4021 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_60_fu_2158_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_60_reg_4026 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_68_fu_2163_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_68_reg_4031 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_76_fu_2168_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_76_reg_4036 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_78_fu_2173_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_78_reg_4041 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2343_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2337_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2331_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2361_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2355_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2349_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_34_fu_2181_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_71_fu_2186_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_71_reg_4081 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_81_fu_2191_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln121_81_reg_4086 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2430_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2423_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2417_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_17_fu_2196_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln121_17_fu_2196_p2 : signal is "no";
    signal add_ln121_17_reg_4106 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2395_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2389_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2383_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_37_fu_2200_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln121_37_fu_2200_p2 : signal is "no";
    signal add_ln121_37_reg_4126 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2482_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2476_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2470_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2464_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2458_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2452_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_78_fu_2204_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln121_78_fu_2204_p2 : signal is "no";
    signal add_ln121_78_reg_4161 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_3_fu_2208_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln121_3_fu_2208_p2 : signal is "no";
    signal add_ln121_3_reg_4166 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_7_fu_2212_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln121_7_fu_2212_p2 : signal is "no";
    signal add_ln121_7_reg_4171 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_18_fu_2220_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_18_reg_4176 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_23_fu_2225_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln121_23_fu_2225_p2 : signal is "no";
    signal add_ln121_23_reg_4181 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_27_fu_2229_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln121_27_fu_2229_p2 : signal is "no";
    signal add_ln121_27_reg_4186 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_38_fu_2237_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_38_reg_4191 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2661_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_48_fu_2242_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln121_48_fu_2242_p2 : signal is "no";
    signal add_ln121_48_reg_4201 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2640_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_58_fu_2246_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln121_58_fu_2246_p2 : signal is "no";
    signal add_ln121_58_reg_4211 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_64_fu_2250_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln121_64_fu_2250_p2 : signal is "no";
    signal add_ln121_64_reg_4216 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_68_fu_2254_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln121_68_fu_2254_p2 : signal is "no";
    signal add_ln121_68_reg_4221 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_79_fu_2262_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_79_reg_4226 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_19_fu_2271_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_19_reg_4231 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_19_reg_4231_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_39_fu_2280_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_39_reg_4236 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_39_reg_4236_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_49_fu_2289_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_49_reg_4241 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_59_fu_2298_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_59_reg_4246 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_80_fu_2307_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_80_reg_4251 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_81_fu_2316_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_81_reg_4256 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal o_fu_370 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln117_fu_1997_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_o_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL14output_weights_17_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_20_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_38_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_41_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_80_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_83_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_4_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_9_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_14_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_15_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_16_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_18_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_19_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_25_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_30_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_35_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_36_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_37_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_39_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_40_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_51_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_59_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_62_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_67_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_72_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_77_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_78_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_79_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_81_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_82_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_0_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_2_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_3_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_6_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_7_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_8_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_11_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_12_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_13_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_22_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_23_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_24_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_27_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_28_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_29_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_32_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_33_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_34_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_46_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_48_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_49_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_50_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_56_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_57_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_58_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_60_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_61_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_64_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_65_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_66_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_69_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_70_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_71_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_74_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_75_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_76_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_1_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_5_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_10_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_21_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_26_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_31_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_43_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_44_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_45_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_47_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_53_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_54_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_55_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_63_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_68_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_73_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_42_ce0_local : STD_LOGIC;
    signal p_ZL14output_weights_52_ce0_local : STD_LOGIC;
    signal output_r_we0_local : STD_LOGIC;
    signal sum_fu_2325_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_r_ce0_local : STD_LOGIC;
    signal add_ln121_17_fu_2196_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2401_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_17_fu_2196_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2409_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_37_fu_2200_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2367_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_37_fu_2200_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2375_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_78_fu_2204_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2436_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_78_fu_2204_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2444_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_3_fu_2208_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2564_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_3_fu_2208_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2572_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_7_fu_2212_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2548_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2556_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_12_fu_2216_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2533_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_12_fu_2216_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2541_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_12_fu_2216_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln121_12_fu_2216_p2 : signal is "no";
    signal add_ln121_23_fu_2225_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2518_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_23_fu_2225_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2526_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_27_fu_2229_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2503_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_27_fu_2229_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2511_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_32_fu_2233_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2488_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_32_fu_2233_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2496_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_32_fu_2233_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln121_32_fu_2233_p2 : signal is "no";
    signal add_ln121_48_fu_2242_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2646_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_48_fu_2242_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2654_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_58_fu_2246_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2624_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_58_fu_2246_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2632_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_64_fu_2250_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2609_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_64_fu_2250_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2617_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_68_fu_2254_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2594_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_68_fu_2254_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2602_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_73_fu_2258_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2579_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_73_fu_2258_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2587_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_73_fu_2258_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln121_73_fu_2258_p2 : signal is "no";
    signal add_ln121_8_fu_2267_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_28_fu_2276_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_44_fu_2285_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2682_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_44_fu_2285_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2690_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_44_fu_2285_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln121_44_fu_2285_p2 : signal is "no";
    signal add_ln121_53_fu_2294_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2667_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_53_fu_2294_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2675_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_53_fu_2294_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln121_53_fu_2294_p2 : signal is "no";
    signal add_ln121_69_fu_2303_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_60_fu_2312_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_40_fu_2321_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component lenet_hls_mul_8s_8s_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_mul_7s_8s_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_mac_muladd_8s_8s_8s_8_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_mac_muladd_8s_7s_8ns_8_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_5_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_6_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_7_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_8_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_9_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_10_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_11_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_12_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_13_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_14_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_15_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_16_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_17_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_18_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_19_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_20_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_21_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_22_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_23_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_24_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_25_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_26_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_27_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_28_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_29_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_30_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_31_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_32_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_33_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_34_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_35_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_36_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_37_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_38_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_39_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_40_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_41_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_42_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_43_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_44_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_45_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_46_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_47_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_48_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_49_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_50_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_51_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_52_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_53_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_54_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_55_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_56_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_57_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_58_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_59_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_60_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_61_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_62_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_63_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_64_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_65_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_66_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_67_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_68_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_69_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_70_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_71_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_72_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_73_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_74_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_75_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_76_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_77_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_78_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_79_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_80_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_81_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_82_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_83_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    p_ZL14output_weights_0_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_0_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_0_address0,
        ce0 => p_ZL14output_weights_0_ce0_local,
        q0 => p_ZL14output_weights_0_q0);

    p_ZL14output_weights_1_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_1_address0,
        ce0 => p_ZL14output_weights_1_ce0_local,
        q0 => p_ZL14output_weights_1_q0);

    p_ZL14output_weights_2_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_2_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_2_address0,
        ce0 => p_ZL14output_weights_2_ce0_local,
        q0 => p_ZL14output_weights_2_q0);

    p_ZL14output_weights_3_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_3_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_3_address0,
        ce0 => p_ZL14output_weights_3_ce0_local,
        q0 => p_ZL14output_weights_3_q0);

    p_ZL14output_weights_4_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_4_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_4_address0,
        ce0 => p_ZL14output_weights_4_ce0_local,
        q0 => p_ZL14output_weights_4_q0);

    p_ZL14output_weights_5_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_5_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_5_address0,
        ce0 => p_ZL14output_weights_5_ce0_local,
        q0 => p_ZL14output_weights_5_q0);

    p_ZL14output_weights_6_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_6_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_6_address0,
        ce0 => p_ZL14output_weights_6_ce0_local,
        q0 => p_ZL14output_weights_6_q0);

    p_ZL14output_weights_7_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_7_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_7_address0,
        ce0 => p_ZL14output_weights_7_ce0_local,
        q0 => p_ZL14output_weights_7_q0);

    p_ZL14output_weights_8_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_8_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_8_address0,
        ce0 => p_ZL14output_weights_8_ce0_local,
        q0 => p_ZL14output_weights_8_q0);

    p_ZL14output_weights_9_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_9_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_9_address0,
        ce0 => p_ZL14output_weights_9_ce0_local,
        q0 => p_ZL14output_weights_9_q0);

    p_ZL14output_weights_10_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_10_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_10_address0,
        ce0 => p_ZL14output_weights_10_ce0_local,
        q0 => p_ZL14output_weights_10_q0);

    p_ZL14output_weights_11_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_11_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_11_address0,
        ce0 => p_ZL14output_weights_11_ce0_local,
        q0 => p_ZL14output_weights_11_q0);

    p_ZL14output_weights_12_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_12_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_12_address0,
        ce0 => p_ZL14output_weights_12_ce0_local,
        q0 => p_ZL14output_weights_12_q0);

    p_ZL14output_weights_13_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_13_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_13_address0,
        ce0 => p_ZL14output_weights_13_ce0_local,
        q0 => p_ZL14output_weights_13_q0);

    p_ZL14output_weights_14_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_14_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_14_address0,
        ce0 => p_ZL14output_weights_14_ce0_local,
        q0 => p_ZL14output_weights_14_q0);

    p_ZL14output_weights_15_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_15_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_15_address0,
        ce0 => p_ZL14output_weights_15_ce0_local,
        q0 => p_ZL14output_weights_15_q0);

    p_ZL14output_weights_16_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_16_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_16_address0,
        ce0 => p_ZL14output_weights_16_ce0_local,
        q0 => p_ZL14output_weights_16_q0);

    p_ZL14output_weights_17_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_17_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_17_address0,
        ce0 => p_ZL14output_weights_17_ce0_local,
        q0 => p_ZL14output_weights_17_q0);

    p_ZL14output_weights_18_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_18_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_18_address0,
        ce0 => p_ZL14output_weights_18_ce0_local,
        q0 => p_ZL14output_weights_18_q0);

    p_ZL14output_weights_19_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_19_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_19_address0,
        ce0 => p_ZL14output_weights_19_ce0_local,
        q0 => p_ZL14output_weights_19_q0);

    p_ZL14output_weights_20_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_20_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_20_address0,
        ce0 => p_ZL14output_weights_20_ce0_local,
        q0 => p_ZL14output_weights_20_q0);

    p_ZL14output_weights_21_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_21_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_21_address0,
        ce0 => p_ZL14output_weights_21_ce0_local,
        q0 => p_ZL14output_weights_21_q0);

    p_ZL14output_weights_22_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_22_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_22_address0,
        ce0 => p_ZL14output_weights_22_ce0_local,
        q0 => p_ZL14output_weights_22_q0);

    p_ZL14output_weights_23_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_23_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_23_address0,
        ce0 => p_ZL14output_weights_23_ce0_local,
        q0 => p_ZL14output_weights_23_q0);

    p_ZL14output_weights_24_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_24_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_24_address0,
        ce0 => p_ZL14output_weights_24_ce0_local,
        q0 => p_ZL14output_weights_24_q0);

    p_ZL14output_weights_25_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_25_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_25_address0,
        ce0 => p_ZL14output_weights_25_ce0_local,
        q0 => p_ZL14output_weights_25_q0);

    p_ZL14output_weights_26_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_26_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_26_address0,
        ce0 => p_ZL14output_weights_26_ce0_local,
        q0 => p_ZL14output_weights_26_q0);

    p_ZL14output_weights_27_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_27_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_27_address0,
        ce0 => p_ZL14output_weights_27_ce0_local,
        q0 => p_ZL14output_weights_27_q0);

    p_ZL14output_weights_28_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_28_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_28_address0,
        ce0 => p_ZL14output_weights_28_ce0_local,
        q0 => p_ZL14output_weights_28_q0);

    p_ZL14output_weights_29_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_29_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_29_address0,
        ce0 => p_ZL14output_weights_29_ce0_local,
        q0 => p_ZL14output_weights_29_q0);

    p_ZL14output_weights_30_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_30_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_30_address0,
        ce0 => p_ZL14output_weights_30_ce0_local,
        q0 => p_ZL14output_weights_30_q0);

    p_ZL14output_weights_31_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_31_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_31_address0,
        ce0 => p_ZL14output_weights_31_ce0_local,
        q0 => p_ZL14output_weights_31_q0);

    p_ZL14output_weights_32_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_32_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_32_address0,
        ce0 => p_ZL14output_weights_32_ce0_local,
        q0 => p_ZL14output_weights_32_q0);

    p_ZL14output_weights_33_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_33_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_33_address0,
        ce0 => p_ZL14output_weights_33_ce0_local,
        q0 => p_ZL14output_weights_33_q0);

    p_ZL14output_weights_34_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_34_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_34_address0,
        ce0 => p_ZL14output_weights_34_ce0_local,
        q0 => p_ZL14output_weights_34_q0);

    p_ZL14output_weights_35_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_35_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_35_address0,
        ce0 => p_ZL14output_weights_35_ce0_local,
        q0 => p_ZL14output_weights_35_q0);

    p_ZL14output_weights_36_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_36_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_36_address0,
        ce0 => p_ZL14output_weights_36_ce0_local,
        q0 => p_ZL14output_weights_36_q0);

    p_ZL14output_weights_37_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_37_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_37_address0,
        ce0 => p_ZL14output_weights_37_ce0_local,
        q0 => p_ZL14output_weights_37_q0);

    p_ZL14output_weights_38_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_38_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_38_address0,
        ce0 => p_ZL14output_weights_38_ce0_local,
        q0 => p_ZL14output_weights_38_q0);

    p_ZL14output_weights_39_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_39_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_39_address0,
        ce0 => p_ZL14output_weights_39_ce0_local,
        q0 => p_ZL14output_weights_39_q0);

    p_ZL14output_weights_40_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_40_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_40_address0,
        ce0 => p_ZL14output_weights_40_ce0_local,
        q0 => p_ZL14output_weights_40_q0);

    p_ZL14output_weights_41_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_41_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_41_address0,
        ce0 => p_ZL14output_weights_41_ce0_local,
        q0 => p_ZL14output_weights_41_q0);

    p_ZL14output_weights_42_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_42_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_42_address0,
        ce0 => p_ZL14output_weights_42_ce0_local,
        q0 => p_ZL14output_weights_42_q0);

    p_ZL14output_weights_43_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_43_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_43_address0,
        ce0 => p_ZL14output_weights_43_ce0_local,
        q0 => p_ZL14output_weights_43_q0);

    p_ZL14output_weights_44_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_44_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_44_address0,
        ce0 => p_ZL14output_weights_44_ce0_local,
        q0 => p_ZL14output_weights_44_q0);

    p_ZL14output_weights_45_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_45_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_45_address0,
        ce0 => p_ZL14output_weights_45_ce0_local,
        q0 => p_ZL14output_weights_45_q0);

    p_ZL14output_weights_46_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_46_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_46_address0,
        ce0 => p_ZL14output_weights_46_ce0_local,
        q0 => p_ZL14output_weights_46_q0);

    p_ZL14output_weights_47_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_47_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_47_address0,
        ce0 => p_ZL14output_weights_47_ce0_local,
        q0 => p_ZL14output_weights_47_q0);

    p_ZL14output_weights_48_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_48_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_48_address0,
        ce0 => p_ZL14output_weights_48_ce0_local,
        q0 => p_ZL14output_weights_48_q0);

    p_ZL14output_weights_49_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_49_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_49_address0,
        ce0 => p_ZL14output_weights_49_ce0_local,
        q0 => p_ZL14output_weights_49_q0);

    p_ZL14output_weights_50_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_50_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_50_address0,
        ce0 => p_ZL14output_weights_50_ce0_local,
        q0 => p_ZL14output_weights_50_q0);

    p_ZL14output_weights_51_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_51_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_51_address0,
        ce0 => p_ZL14output_weights_51_ce0_local,
        q0 => p_ZL14output_weights_51_q0);

    p_ZL14output_weights_52_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_52_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_52_address0,
        ce0 => p_ZL14output_weights_52_ce0_local,
        q0 => p_ZL14output_weights_52_q0);

    p_ZL14output_weights_53_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_53_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_53_address0,
        ce0 => p_ZL14output_weights_53_ce0_local,
        q0 => p_ZL14output_weights_53_q0);

    p_ZL14output_weights_54_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_54_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_54_address0,
        ce0 => p_ZL14output_weights_54_ce0_local,
        q0 => p_ZL14output_weights_54_q0);

    p_ZL14output_weights_55_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_55_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_55_address0,
        ce0 => p_ZL14output_weights_55_ce0_local,
        q0 => p_ZL14output_weights_55_q0);

    p_ZL14output_weights_56_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_56_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_56_address0,
        ce0 => p_ZL14output_weights_56_ce0_local,
        q0 => p_ZL14output_weights_56_q0);

    p_ZL14output_weights_57_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_57_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_57_address0,
        ce0 => p_ZL14output_weights_57_ce0_local,
        q0 => p_ZL14output_weights_57_q0);

    p_ZL14output_weights_58_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_58_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_58_address0,
        ce0 => p_ZL14output_weights_58_ce0_local,
        q0 => p_ZL14output_weights_58_q0);

    p_ZL14output_weights_59_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_59_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_59_address0,
        ce0 => p_ZL14output_weights_59_ce0_local,
        q0 => p_ZL14output_weights_59_q0);

    p_ZL14output_weights_60_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_60_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_60_address0,
        ce0 => p_ZL14output_weights_60_ce0_local,
        q0 => p_ZL14output_weights_60_q0);

    p_ZL14output_weights_61_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_61_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_61_address0,
        ce0 => p_ZL14output_weights_61_ce0_local,
        q0 => p_ZL14output_weights_61_q0);

    p_ZL14output_weights_62_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_62_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_62_address0,
        ce0 => p_ZL14output_weights_62_ce0_local,
        q0 => p_ZL14output_weights_62_q0);

    p_ZL14output_weights_63_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_63_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_63_address0,
        ce0 => p_ZL14output_weights_63_ce0_local,
        q0 => p_ZL14output_weights_63_q0);

    p_ZL14output_weights_64_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_64_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_64_address0,
        ce0 => p_ZL14output_weights_64_ce0_local,
        q0 => p_ZL14output_weights_64_q0);

    p_ZL14output_weights_65_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_65_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_65_address0,
        ce0 => p_ZL14output_weights_65_ce0_local,
        q0 => p_ZL14output_weights_65_q0);

    p_ZL14output_weights_66_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_66_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_66_address0,
        ce0 => p_ZL14output_weights_66_ce0_local,
        q0 => p_ZL14output_weights_66_q0);

    p_ZL14output_weights_67_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_67_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_67_address0,
        ce0 => p_ZL14output_weights_67_ce0_local,
        q0 => p_ZL14output_weights_67_q0);

    p_ZL14output_weights_68_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_68_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_68_address0,
        ce0 => p_ZL14output_weights_68_ce0_local,
        q0 => p_ZL14output_weights_68_q0);

    p_ZL14output_weights_69_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_69_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_69_address0,
        ce0 => p_ZL14output_weights_69_ce0_local,
        q0 => p_ZL14output_weights_69_q0);

    p_ZL14output_weights_70_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_70_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_70_address0,
        ce0 => p_ZL14output_weights_70_ce0_local,
        q0 => p_ZL14output_weights_70_q0);

    p_ZL14output_weights_71_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_71_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_71_address0,
        ce0 => p_ZL14output_weights_71_ce0_local,
        q0 => p_ZL14output_weights_71_q0);

    p_ZL14output_weights_72_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_72_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_72_address0,
        ce0 => p_ZL14output_weights_72_ce0_local,
        q0 => p_ZL14output_weights_72_q0);

    p_ZL14output_weights_73_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_73_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_73_address0,
        ce0 => p_ZL14output_weights_73_ce0_local,
        q0 => p_ZL14output_weights_73_q0);

    p_ZL14output_weights_74_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_74_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_74_address0,
        ce0 => p_ZL14output_weights_74_ce0_local,
        q0 => p_ZL14output_weights_74_q0);

    p_ZL14output_weights_75_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_75_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_75_address0,
        ce0 => p_ZL14output_weights_75_ce0_local,
        q0 => p_ZL14output_weights_75_q0);

    p_ZL14output_weights_76_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_76_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_76_address0,
        ce0 => p_ZL14output_weights_76_ce0_local,
        q0 => p_ZL14output_weights_76_q0);

    p_ZL14output_weights_77_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_77_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_77_address0,
        ce0 => p_ZL14output_weights_77_ce0_local,
        q0 => p_ZL14output_weights_77_q0);

    p_ZL14output_weights_78_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_78_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_78_address0,
        ce0 => p_ZL14output_weights_78_ce0_local,
        q0 => p_ZL14output_weights_78_q0);

    p_ZL14output_weights_79_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_79_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_79_address0,
        ce0 => p_ZL14output_weights_79_ce0_local,
        q0 => p_ZL14output_weights_79_q0);

    p_ZL14output_weights_80_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_80_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_80_address0,
        ce0 => p_ZL14output_weights_80_ce0_local,
        q0 => p_ZL14output_weights_80_q0);

    p_ZL14output_weights_81_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_81_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_81_address0,
        ce0 => p_ZL14output_weights_81_ce0_local,
        q0 => p_ZL14output_weights_81_q0);

    p_ZL14output_weights_82_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_82_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_82_address0,
        ce0 => p_ZL14output_weights_82_ce0_local,
        q0 => p_ZL14output_weights_82_q0);

    p_ZL14output_weights_83_U : component lenet_hls_fc_output_Pipeline_Output_Loop_p_ZL14output_weights_83_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL14output_weights_83_address0,
        ce0 => p_ZL14output_weights_83_ce0_local,
        q0 => p_ZL14output_weights_83_q0);

    mul_8s_8s_8_1_1_U2569 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_37_q0,
        din1 => f6_output_load_37,
        dout => mul_ln121_2_fu_2022_p2);

    mul_8s_8s_8_1_1_U2570 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_19_q0,
        din1 => f6_output_load_19,
        dout => mul_ln121_20_fu_2027_p2);

    mul_8s_8s_8_1_1_U2571 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_16_q0,
        din1 => f6_output_load_16,
        dout => mul_ln121_23_fu_2032_p2);

    mul_8s_8s_8_1_1_U2572 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_82_q0,
        din1 => f6_output_load_82,
        dout => mul_ln121_41_fu_2037_p2);

    mul_8s_8s_8_1_1_U2573 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_79_q0,
        din1 => f6_output_load_79,
        dout => mul_ln121_44_fu_2042_p2);

    mul_8s_8s_8_1_1_U2574 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_40_q0,
        din1 => f6_output_load_40,
        dout => mul_ln121_83_fu_2047_p2);

    mul_8s_8s_8_1_1_U2575 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_34_q0,
        din1 => f6_output_load_34,
        dout => mul_ln121_5_fu_2056_p2);

    mul_8s_8s_8_1_1_U2576 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_29_q0,
        din1 => f6_output_load_29,
        dout => mul_ln121_10_fu_2061_p2);

    mul_8s_8s_8_1_1_U2577 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_24_q0,
        din1 => f6_output_load_24,
        dout => mul_ln121_15_fu_2066_p2);

    mul_8s_8s_8_1_1_U2578 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_13_q0,
        din1 => f6_output_load_13,
        dout => mul_ln121_26_fu_2071_p2);

    mul_8s_8s_8_1_1_U2579 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_3_q0,
        din1 => f6_output_load_3,
        dout => mul_ln121_36_fu_2076_p2);

    mul_8s_8s_8_1_1_U2580 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_76_q0,
        din1 => f6_output_load_76,
        dout => mul_ln121_47_fu_2081_p2);

    mul_8s_8s_8_1_1_U2581 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_71_q0,
        din1 => f6_output_load_71,
        dout => mul_ln121_52_fu_2086_p2);

    mul_8s_8s_8_1_1_U2582 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_66_q0,
        din1 => f6_output_load_66,
        dout => mul_ln121_57_fu_2091_p2);

    mul_8s_8s_8_1_1_U2583 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_61_q0,
        din1 => f6_output_load_61,
        dout => mul_ln121_62_fu_2096_p2);

    mul_8s_8s_8_1_1_U2584 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_58_q0,
        din1 => f6_output_load_58,
        dout => mul_ln121_65_fu_2101_p2);

    mul_8s_8s_8_1_1_U2585 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_50_q0,
        din1 => f6_output_load_50,
        dout => mul_ln121_73_fu_2106_p2);

    mul_8s_8s_8_1_1_U2586 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_31_q0,
        din1 => f6_output_load_31,
        dout => mul_ln121_8_fu_2118_p2);

    mul_8s_8s_8_1_1_U2587 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_26_q0,
        din1 => f6_output_load_26,
        dout => mul_ln121_13_fu_2123_p2);

    mul_8s_8s_8_1_1_U2588 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_21_q0,
        din1 => f6_output_load_21,
        dout => mul_ln121_18_fu_2128_p2);

    mul_8s_8s_8_1_1_U2589 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_10_q0,
        din1 => f6_output_load_10,
        dout => mul_ln121_29_fu_2133_p2);

    mul_7s_8s_8_1_1_U2590 : component lenet_hls_mul_7s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_8_load_reg_3721,
        din1 => f6_output_load_8,
        dout => mul_ln121_31_fu_2138_p2);

    mul_8s_8s_8_1_1_U2591 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_1_q0,
        din1 => f6_output_load_1,
        dout => mul_ln121_39_fu_2143_p2);

    mul_8s_8s_8_1_1_U2592 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_73_q0,
        din1 => f6_output_load_73,
        dout => mul_ln121_50_fu_2148_p2);

    mul_8s_8s_8_1_1_U2593 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_68_q0,
        din1 => f6_output_load_68,
        dout => mul_ln121_55_fu_2153_p2);

    mul_8s_8s_8_1_1_U2594 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_63_q0,
        din1 => f6_output_load_63,
        dout => mul_ln121_60_fu_2158_p2);

    mul_8s_8s_8_1_1_U2595 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_55_q0,
        din1 => f6_output_load_55,
        dout => mul_ln121_68_fu_2163_p2);

    mul_8s_8s_8_1_1_U2596 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_47_q0,
        din1 => f6_output_load_47,
        dout => mul_ln121_76_fu_2168_p2);

    mul_8s_8s_8_1_1_U2597 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_45_q0,
        din1 => f6_output_load_45,
        dout => mul_ln121_78_fu_2173_p2);

    mul_7s_8s_8_1_1_U2598 : component lenet_hls_mul_7s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_5_load_reg_3951,
        din1 => f6_output_load_5,
        dout => mul_ln121_34_fu_2181_p2);

    mul_8s_8s_8_1_1_U2599 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_52_q0,
        din1 => f6_output_load_52,
        dout => mul_ln121_71_fu_2186_p2);

    mul_8s_8s_8_1_1_U2600 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL14output_weights_42_q0,
        din1 => f6_output_load_42,
        dout => mul_ln121_81_fu_2191_p2);

    mac_muladd_8s_8s_8ns_8_4_1_U2601 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_38_q0,
        din1 => f6_output_load_38,
        din2 => mul_ln121_2_reg_3661,
        ce => ap_const_logic_1,
        dout => grp_fu_2331_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2602 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_20_q0,
        din1 => f6_output_load_20,
        din2 => mul_ln121_20_reg_3666,
        ce => ap_const_logic_1,
        dout => grp_fu_2337_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2603 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_17_q0,
        din1 => f6_output_load_17,
        din2 => mul_ln121_23_reg_3671,
        ce => ap_const_logic_1,
        dout => grp_fu_2343_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2604 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_83_q0,
        din1 => f6_output_load_83,
        din2 => mul_ln121_41_reg_3676,
        ce => ap_const_logic_1,
        dout => grp_fu_2349_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2605 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_80_q0,
        din1 => f6_output_load_80,
        din2 => mul_ln121_44_reg_3681,
        ce => ap_const_logic_1,
        dout => grp_fu_2355_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2606 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_41_q0,
        din1 => f6_output_load_41,
        din2 => mul_ln121_83_reg_3686,
        ce => ap_const_logic_1,
        dout => grp_fu_2361_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2607 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_39_q0,
        din1 => f6_output_load_39,
        din2 => grp_fu_2361_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2367_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2608 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_36_q0,
        din1 => f6_output_load_36,
        din2 => grp_fu_2331_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2375_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2609 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_35_q0,
        din1 => f6_output_load_35,
        din2 => mul_ln121_5_reg_3896,
        ce => ap_const_logic_1,
        dout => grp_fu_2383_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2610 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_30_q0,
        din1 => f6_output_load_30,
        din2 => mul_ln121_10_reg_3901,
        ce => ap_const_logic_1,
        dout => grp_fu_2389_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2611 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_25_q0,
        din1 => f6_output_load_25,
        din2 => mul_ln121_15_reg_3906,
        ce => ap_const_logic_1,
        dout => grp_fu_2395_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2612 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_18_q0,
        din1 => f6_output_load_18,
        din2 => grp_fu_2337_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2401_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2613 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_15_q0,
        din1 => f6_output_load_15,
        din2 => grp_fu_2343_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2409_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2614 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_14_q0,
        din1 => f6_output_load_14,
        din2 => mul_ln121_26_reg_3911,
        ce => ap_const_logic_1,
        dout => grp_fu_2417_p3);

    mac_muladd_8s_8s_8s_8_4_1_U2615 : component lenet_hls_mac_muladd_8s_8s_8s_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_9_q0,
        din1 => f6_output_load_9,
        din2 => mul_ln121_31_fu_2138_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2423_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2616 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_4_q0,
        din1 => f6_output_load_4,
        din2 => mul_ln121_36_reg_3916,
        ce => ap_const_logic_1,
        dout => grp_fu_2430_p3);

    mac_muladd_8s_7s_8ns_8_4_1_U2617 : component lenet_hls_mac_muladd_8s_7s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f6_output_load_81,
        din1 => p_ZL14output_weights_81_q0,
        din2 => grp_fu_2349_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2436_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2618 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_78_q0,
        din1 => f6_output_load_78,
        din2 => grp_fu_2355_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2444_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2619 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_77_q0,
        din1 => f6_output_load_77,
        din2 => mul_ln121_47_reg_3921,
        ce => ap_const_logic_1,
        dout => grp_fu_2452_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2620 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_72_q0,
        din1 => f6_output_load_72,
        din2 => mul_ln121_52_reg_3926,
        ce => ap_const_logic_1,
        dout => grp_fu_2458_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2621 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_67_q0,
        din1 => f6_output_load_67,
        din2 => mul_ln121_57_reg_3931,
        ce => ap_const_logic_1,
        dout => grp_fu_2464_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2622 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_62_q0,
        din1 => f6_output_load_62,
        din2 => mul_ln121_62_reg_3936,
        ce => ap_const_logic_1,
        dout => grp_fu_2470_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2623 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_59_q0,
        din1 => f6_output_load_59,
        din2 => mul_ln121_65_reg_3941,
        ce => ap_const_logic_1,
        dout => grp_fu_2476_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2624 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_51_q0,
        din1 => f6_output_load_51,
        din2 => mul_ln121_73_reg_3946,
        ce => ap_const_logic_1,
        dout => grp_fu_2482_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2625 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_33_q0,
        din1 => f6_output_load_33,
        din2 => grp_fu_2383_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2488_p3);

    mac_muladd_8s_7s_8ns_8_4_1_U2626 : component lenet_hls_mac_muladd_8s_7s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f6_output_load_32,
        din1 => p_ZL14output_weights_32_q0,
        din2 => mul_ln121_8_reg_3986,
        ce => ap_const_logic_1,
        dout => grp_fu_2496_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2627 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_28_q0,
        din1 => f6_output_load_28,
        din2 => grp_fu_2389_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2503_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2628 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_27_q0,
        din1 => f6_output_load_27,
        din2 => mul_ln121_13_reg_3991,
        ce => ap_const_logic_1,
        dout => grp_fu_2511_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2629 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_23_q0,
        din1 => f6_output_load_23,
        din2 => grp_fu_2395_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2518_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2630 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_22_q0,
        din1 => f6_output_load_22,
        din2 => mul_ln121_18_reg_3996,
        ce => ap_const_logic_1,
        dout => grp_fu_2526_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2631 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_12_q0,
        din1 => f6_output_load_12,
        din2 => grp_fu_2417_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2533_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2632 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_11_q0,
        din1 => f6_output_load_11,
        din2 => mul_ln121_29_reg_4001,
        ce => ap_const_logic_1,
        dout => grp_fu_2541_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2633 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_7_q0,
        din1 => f6_output_load_7,
        din2 => grp_fu_2423_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2548_p3);

    mac_muladd_8s_8s_8s_8_4_1_U2634 : component lenet_hls_mac_muladd_8s_8s_8s_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_6_q0,
        din1 => f6_output_load_6,
        din2 => mul_ln121_34_fu_2181_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2556_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2635 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_2_q0,
        din1 => f6_output_load_2,
        din2 => grp_fu_2430_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2564_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2636 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_0_q0,
        din1 => f6_output_load,
        din2 => mul_ln121_39_reg_4011,
        ce => ap_const_logic_1,
        dout => grp_fu_2572_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2637 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_75_q0,
        din1 => f6_output_load_75,
        din2 => grp_fu_2452_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2579_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2638 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_74_q0,
        din1 => f6_output_load_74,
        din2 => mul_ln121_50_reg_4016,
        ce => ap_const_logic_1,
        dout => grp_fu_2587_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2639 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_70_q0,
        din1 => f6_output_load_70,
        din2 => grp_fu_2458_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2594_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2640 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_69_q0,
        din1 => f6_output_load_69,
        din2 => mul_ln121_55_reg_4021,
        ce => ap_const_logic_1,
        dout => grp_fu_2602_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2641 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_65_q0,
        din1 => f6_output_load_65,
        din2 => grp_fu_2464_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2609_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2642 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_64_q0,
        din1 => f6_output_load_64,
        din2 => mul_ln121_60_reg_4026,
        ce => ap_const_logic_1,
        dout => grp_fu_2617_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2643 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_60_q0,
        din1 => f6_output_load_60,
        din2 => grp_fu_2470_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2624_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2644 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_57_q0,
        din1 => f6_output_load_57,
        din2 => grp_fu_2476_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2632_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2645 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_56_q0,
        din1 => f6_output_load_56,
        din2 => mul_ln121_68_reg_4031,
        ce => ap_const_logic_1,
        dout => grp_fu_2640_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2646 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_49_q0,
        din1 => f6_output_load_49,
        din2 => grp_fu_2482_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2646_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2647 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_48_q0,
        din1 => f6_output_load_48,
        din2 => mul_ln121_76_reg_4036,
        ce => ap_const_logic_1,
        dout => grp_fu_2654_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2648 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_46_q0,
        din1 => f6_output_load_46,
        din2 => mul_ln121_78_reg_4041,
        ce => ap_const_logic_1,
        dout => grp_fu_2661_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2649 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_54_q0,
        din1 => f6_output_load_54,
        din2 => grp_fu_2640_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2667_p3);

    mac_muladd_8s_7s_8ns_8_4_1_U2650 : component lenet_hls_mac_muladd_8s_7s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f6_output_load_53,
        din1 => p_ZL14output_weights_53_q0,
        din2 => mul_ln121_71_reg_4081,
        ce => ap_const_logic_1,
        dout => grp_fu_2675_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2651 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_44_q0,
        din1 => f6_output_load_44,
        din2 => grp_fu_2661_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2682_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2652 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL14output_weights_43_q0,
        din1 => f6_output_load_43,
        din2 => mul_ln121_81_reg_4086,
        ce => ap_const_logic_1,
        dout => grp_fu_2690_p3);

    flow_control_loop_pipe_sequential_init_U : component lenet_hls_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    o_fu_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln117_fu_1991_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    o_fu_370 <= add_ln117_fu_1997_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    o_fu_370 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln121_17_reg_4106 <= add_ln121_17_fu_2196_p2;
                add_ln121_18_reg_4176 <= add_ln121_18_fu_2220_p2;
                add_ln121_19_reg_4231 <= add_ln121_19_fu_2271_p2;
                add_ln121_19_reg_4231_pp0_iter8_reg <= add_ln121_19_reg_4231;
                add_ln121_23_reg_4181 <= add_ln121_23_fu_2225_p2;
                add_ln121_27_reg_4186 <= add_ln121_27_fu_2229_p2;
                add_ln121_37_reg_4126 <= add_ln121_37_fu_2200_p2;
                add_ln121_38_reg_4191 <= add_ln121_38_fu_2237_p2;
                add_ln121_39_reg_4236 <= add_ln121_39_fu_2280_p2;
                add_ln121_39_reg_4236_pp0_iter8_reg <= add_ln121_39_reg_4236;
                add_ln121_3_reg_4166 <= add_ln121_3_fu_2208_p2;
                add_ln121_48_reg_4201 <= add_ln121_48_fu_2242_p2;
                add_ln121_49_reg_4241 <= add_ln121_49_fu_2289_p2;
                add_ln121_58_reg_4211 <= add_ln121_58_fu_2246_p2;
                add_ln121_59_reg_4246 <= add_ln121_59_fu_2298_p2;
                add_ln121_64_reg_4216 <= add_ln121_64_fu_2250_p2;
                add_ln121_68_reg_4221 <= add_ln121_68_fu_2254_p2;
                add_ln121_78_reg_4161 <= add_ln121_78_fu_2204_p2;
                add_ln121_79_reg_4226 <= add_ln121_79_fu_2262_p2;
                add_ln121_7_reg_4171 <= add_ln121_7_fu_2212_p2;
                add_ln121_80_reg_4251 <= add_ln121_80_fu_2307_p2;
                add_ln121_81_reg_4256 <= add_ln121_81_fu_2316_p2;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                mul_ln121_10_reg_3901 <= mul_ln121_10_fu_2061_p2;
                mul_ln121_13_reg_3991 <= mul_ln121_13_fu_2123_p2;
                mul_ln121_15_reg_3906 <= mul_ln121_15_fu_2066_p2;
                mul_ln121_18_reg_3996 <= mul_ln121_18_fu_2128_p2;
                mul_ln121_20_reg_3666 <= mul_ln121_20_fu_2027_p2;
                mul_ln121_23_reg_3671 <= mul_ln121_23_fu_2032_p2;
                mul_ln121_26_reg_3911 <= mul_ln121_26_fu_2071_p2;
                mul_ln121_29_reg_4001 <= mul_ln121_29_fu_2133_p2;
                mul_ln121_2_reg_3661 <= mul_ln121_2_fu_2022_p2;
                mul_ln121_36_reg_3916 <= mul_ln121_36_fu_2076_p2;
                mul_ln121_39_reg_4011 <= mul_ln121_39_fu_2143_p2;
                mul_ln121_41_reg_3676 <= mul_ln121_41_fu_2037_p2;
                mul_ln121_44_reg_3681 <= mul_ln121_44_fu_2042_p2;
                mul_ln121_47_reg_3921 <= mul_ln121_47_fu_2081_p2;
                mul_ln121_50_reg_4016 <= mul_ln121_50_fu_2148_p2;
                mul_ln121_52_reg_3926 <= mul_ln121_52_fu_2086_p2;
                mul_ln121_55_reg_4021 <= mul_ln121_55_fu_2153_p2;
                mul_ln121_57_reg_3931 <= mul_ln121_57_fu_2091_p2;
                mul_ln121_5_reg_3896 <= mul_ln121_5_fu_2056_p2;
                mul_ln121_60_reg_4026 <= mul_ln121_60_fu_2158_p2;
                mul_ln121_62_reg_3936 <= mul_ln121_62_fu_2096_p2;
                mul_ln121_65_reg_3941 <= mul_ln121_65_fu_2101_p2;
                mul_ln121_68_reg_4031 <= mul_ln121_68_fu_2163_p2;
                mul_ln121_71_reg_4081 <= mul_ln121_71_fu_2186_p2;
                mul_ln121_73_reg_3946 <= mul_ln121_73_fu_2106_p2;
                mul_ln121_76_reg_4036 <= mul_ln121_76_fu_2168_p2;
                mul_ln121_78_reg_4041 <= mul_ln121_78_fu_2173_p2;
                mul_ln121_81_reg_4086 <= mul_ln121_81_fu_2191_p2;
                mul_ln121_83_reg_3686 <= mul_ln121_83_fu_2047_p2;
                mul_ln121_8_reg_3986 <= mul_ln121_8_fu_2118_p2;
                p_ZL14output_weights_5_load_reg_3951 <= p_ZL14output_weights_5_q0;
                p_ZL14output_weights_8_load_reg_3721 <= p_ZL14output_weights_8_q0;
                    zext_ln117_reg_3128_pp0_iter2_reg(3 downto 0) <= zext_ln117_reg_3128_pp0_iter1_reg(3 downto 0);
                    zext_ln117_reg_3128_pp0_iter3_reg(3 downto 0) <= zext_ln117_reg_3128_pp0_iter2_reg(3 downto 0);
                    zext_ln117_reg_3128_pp0_iter4_reg(3 downto 0) <= zext_ln117_reg_3128_pp0_iter3_reg(3 downto 0);
                    zext_ln117_reg_3128_pp0_iter5_reg(3 downto 0) <= zext_ln117_reg_3128_pp0_iter4_reg(3 downto 0);
                    zext_ln117_reg_3128_pp0_iter6_reg(3 downto 0) <= zext_ln117_reg_3128_pp0_iter5_reg(3 downto 0);
                    zext_ln117_reg_3128_pp0_iter7_reg(3 downto 0) <= zext_ln117_reg_3128_pp0_iter6_reg(3 downto 0);
                    zext_ln117_reg_3128_pp0_iter8_reg(3 downto 0) <= zext_ln117_reg_3128_pp0_iter7_reg(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    zext_ln117_reg_3128(3 downto 0) <= zext_ln117_fu_2003_p1(3 downto 0);
                    zext_ln117_reg_3128_pp0_iter1_reg(3 downto 0) <= zext_ln117_reg_3128(3 downto 0);
            end if;
        end if;
    end process;
    zext_ln117_reg_3128(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln117_reg_3128_pp0_iter1_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln117_reg_3128_pp0_iter2_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln117_reg_3128_pp0_iter3_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln117_reg_3128_pp0_iter4_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln117_reg_3128_pp0_iter5_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln117_reg_3128_pp0_iter6_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln117_reg_3128_pp0_iter7_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln117_reg_3128_pp0_iter8_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln117_fu_1997_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_o_1) + unsigned(ap_const_lv4_1));
    add_ln121_12_fu_2216_p0 <= grp_fu_2533_p3;
    add_ln121_12_fu_2216_p1 <= grp_fu_2541_p3;
    add_ln121_12_fu_2216_p2 <= std_logic_vector(signed(add_ln121_12_fu_2216_p0) + signed(add_ln121_12_fu_2216_p1));
    add_ln121_17_fu_2196_p0 <= grp_fu_2401_p3;
    add_ln121_17_fu_2196_p1 <= grp_fu_2409_p3;
    add_ln121_17_fu_2196_p2 <= std_logic_vector(signed(add_ln121_17_fu_2196_p0) + signed(add_ln121_17_fu_2196_p1));
    add_ln121_18_fu_2220_p2 <= std_logic_vector(unsigned(add_ln121_17_reg_4106) + unsigned(add_ln121_12_fu_2216_p2));
    add_ln121_19_fu_2271_p2 <= std_logic_vector(unsigned(add_ln121_18_reg_4176) + unsigned(add_ln121_8_fu_2267_p2));
    add_ln121_23_fu_2225_p0 <= grp_fu_2518_p3;
    add_ln121_23_fu_2225_p1 <= grp_fu_2526_p3;
    add_ln121_23_fu_2225_p2 <= std_logic_vector(signed(add_ln121_23_fu_2225_p0) + signed(add_ln121_23_fu_2225_p1));
    add_ln121_27_fu_2229_p0 <= grp_fu_2503_p3;
    add_ln121_27_fu_2229_p1 <= grp_fu_2511_p3;
    add_ln121_27_fu_2229_p2 <= std_logic_vector(signed(add_ln121_27_fu_2229_p0) + signed(add_ln121_27_fu_2229_p1));
    add_ln121_28_fu_2276_p2 <= std_logic_vector(unsigned(add_ln121_27_reg_4186) + unsigned(add_ln121_23_reg_4181));
    add_ln121_32_fu_2233_p0 <= grp_fu_2488_p3;
    add_ln121_32_fu_2233_p1 <= grp_fu_2496_p3;
    add_ln121_32_fu_2233_p2 <= std_logic_vector(signed(add_ln121_32_fu_2233_p0) + signed(add_ln121_32_fu_2233_p1));
    add_ln121_37_fu_2200_p0 <= grp_fu_2367_p3;
    add_ln121_37_fu_2200_p1 <= grp_fu_2375_p3;
    add_ln121_37_fu_2200_p2 <= std_logic_vector(signed(add_ln121_37_fu_2200_p0) + signed(add_ln121_37_fu_2200_p1));
    add_ln121_38_fu_2237_p2 <= std_logic_vector(unsigned(add_ln121_37_reg_4126) + unsigned(add_ln121_32_fu_2233_p2));
    add_ln121_39_fu_2280_p2 <= std_logic_vector(unsigned(add_ln121_38_reg_4191) + unsigned(add_ln121_28_fu_2276_p2));
    add_ln121_3_fu_2208_p0 <= grp_fu_2564_p3;
    add_ln121_3_fu_2208_p1 <= grp_fu_2572_p3;
    add_ln121_3_fu_2208_p2 <= std_logic_vector(signed(add_ln121_3_fu_2208_p0) + signed(add_ln121_3_fu_2208_p1));
    add_ln121_40_fu_2321_p2 <= std_logic_vector(unsigned(add_ln121_39_reg_4236_pp0_iter8_reg) + unsigned(add_ln121_19_reg_4231_pp0_iter8_reg));
    add_ln121_44_fu_2285_p0 <= grp_fu_2682_p3;
    add_ln121_44_fu_2285_p1 <= grp_fu_2690_p3;
    add_ln121_44_fu_2285_p2 <= std_logic_vector(signed(add_ln121_44_fu_2285_p0) + signed(add_ln121_44_fu_2285_p1));
    add_ln121_48_fu_2242_p0 <= grp_fu_2646_p3;
    add_ln121_48_fu_2242_p1 <= grp_fu_2654_p3;
    add_ln121_48_fu_2242_p2 <= std_logic_vector(signed(add_ln121_48_fu_2242_p0) + signed(add_ln121_48_fu_2242_p1));
    add_ln121_49_fu_2289_p2 <= std_logic_vector(unsigned(add_ln121_48_reg_4201) + unsigned(add_ln121_44_fu_2285_p2));
    add_ln121_53_fu_2294_p0 <= grp_fu_2667_p3;
    add_ln121_53_fu_2294_p1 <= grp_fu_2675_p3;
    add_ln121_53_fu_2294_p2 <= std_logic_vector(signed(add_ln121_53_fu_2294_p0) + signed(add_ln121_53_fu_2294_p1));
    add_ln121_58_fu_2246_p0 <= grp_fu_2624_p3;
    add_ln121_58_fu_2246_p1 <= grp_fu_2632_p3;
    add_ln121_58_fu_2246_p2 <= std_logic_vector(signed(add_ln121_58_fu_2246_p0) + signed(add_ln121_58_fu_2246_p1));
    add_ln121_59_fu_2298_p2 <= std_logic_vector(unsigned(add_ln121_58_reg_4211) + unsigned(add_ln121_53_fu_2294_p2));
    add_ln121_60_fu_2312_p2 <= std_logic_vector(unsigned(add_ln121_59_reg_4246) + unsigned(add_ln121_49_reg_4241));
    add_ln121_64_fu_2250_p0 <= grp_fu_2609_p3;
    add_ln121_64_fu_2250_p1 <= grp_fu_2617_p3;
    add_ln121_64_fu_2250_p2 <= std_logic_vector(signed(add_ln121_64_fu_2250_p0) + signed(add_ln121_64_fu_2250_p1));
    add_ln121_68_fu_2254_p0 <= grp_fu_2594_p3;
    add_ln121_68_fu_2254_p1 <= grp_fu_2602_p3;
    add_ln121_68_fu_2254_p2 <= std_logic_vector(signed(add_ln121_68_fu_2254_p0) + signed(add_ln121_68_fu_2254_p1));
    add_ln121_69_fu_2303_p2 <= std_logic_vector(unsigned(add_ln121_68_reg_4221) + unsigned(add_ln121_64_reg_4216));
    add_ln121_73_fu_2258_p0 <= grp_fu_2579_p3;
    add_ln121_73_fu_2258_p1 <= grp_fu_2587_p3;
    add_ln121_73_fu_2258_p2 <= std_logic_vector(signed(add_ln121_73_fu_2258_p0) + signed(add_ln121_73_fu_2258_p1));
    add_ln121_78_fu_2204_p0 <= grp_fu_2436_p3;
    add_ln121_78_fu_2204_p1 <= grp_fu_2444_p3;
    add_ln121_78_fu_2204_p2 <= std_logic_vector(signed(add_ln121_78_fu_2204_p0) + signed(add_ln121_78_fu_2204_p1));
    add_ln121_79_fu_2262_p2 <= std_logic_vector(unsigned(add_ln121_78_reg_4161) + unsigned(add_ln121_73_fu_2258_p2));
    add_ln121_7_fu_2212_p0 <= grp_fu_2548_p3;
    add_ln121_7_fu_2212_p2 <= std_logic_vector(signed(add_ln121_7_fu_2212_p0) + signed(grp_fu_2556_p3));
    add_ln121_80_fu_2307_p2 <= std_logic_vector(unsigned(add_ln121_79_reg_4226) + unsigned(add_ln121_69_fu_2303_p2));
    add_ln121_81_fu_2316_p2 <= std_logic_vector(unsigned(add_ln121_80_reg_4251) + unsigned(add_ln121_60_fu_2312_p2));
    add_ln121_8_fu_2267_p2 <= std_logic_vector(unsigned(add_ln121_7_reg_4171) + unsigned(add_ln121_3_reg_4166));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln117_fu_1991_p2)
    begin
        if (((icmp_ln117_fu_1991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_o_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, o_fu_370, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_o_1 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_o_1 <= o_fu_370;
        end if; 
    end process;

    icmp_ln117_fu_1991_p2 <= "1" when (ap_sig_allocacmp_o_1 = ap_const_lv4_A) else "0";
    output_r_address0 <= zext_ln117_reg_3128_pp0_iter8_reg(4 - 1 downto 0);
    output_r_ce0 <= output_r_ce0_local;

    output_r_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            output_r_ce0_local <= ap_const_logic_1;
        else 
            output_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= sum_fu_2325_p2;
    output_r_we0 <= output_r_we0_local;

    output_r_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            output_r_we0_local <= ap_const_logic_1;
        else 
            output_r_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_0_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_10_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_11_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_12_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_13_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_14_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_15_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_16_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_16_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_16_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_17_address0 <= zext_ln117_fu_2003_p1(4 - 1 downto 0);

    p_ZL14output_weights_17_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_17_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_18_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_18_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_18_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_19_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_19_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_19_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_1_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_20_address0 <= zext_ln117_fu_2003_p1(4 - 1 downto 0);

    p_ZL14output_weights_20_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_20_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_21_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_21_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_21_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_22_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_22_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_22_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_23_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_23_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_23_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_24_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_24_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_24_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_25_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_25_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_25_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_26_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_26_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_26_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_27_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_27_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_27_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_28_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_28_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_28_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_29_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_29_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_29_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_2_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_30_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_30_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_30_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_30_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_31_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_31_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_31_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_31_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_32_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_32_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_32_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_32_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_33_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_33_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_33_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_33_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_34_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_34_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_34_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_34_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_35_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_35_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_35_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_35_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_36_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_36_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_36_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_36_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_37_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_37_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_37_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_37_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_38_address0 <= zext_ln117_fu_2003_p1(4 - 1 downto 0);

    p_ZL14output_weights_38_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_38_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_38_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_39_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_39_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_39_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_39_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_3_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_40_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_40_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_40_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_40_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_41_address0 <= zext_ln117_fu_2003_p1(4 - 1 downto 0);

    p_ZL14output_weights_41_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_41_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_41_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_42_address0 <= zext_ln117_reg_3128_pp0_iter3_reg(4 - 1 downto 0);

    p_ZL14output_weights_42_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_ZL14output_weights_42_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_42_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_43_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_43_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_43_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_43_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_44_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_44_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_44_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_44_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_45_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_45_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_45_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_45_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_46_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_46_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_46_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_46_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_47_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_47_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_47_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_47_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_48_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_48_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_48_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_48_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_49_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_49_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_49_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_49_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_4_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_50_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_50_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_50_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_50_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_51_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_51_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_51_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_51_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_52_address0 <= zext_ln117_reg_3128_pp0_iter3_reg(4 - 1 downto 0);

    p_ZL14output_weights_52_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_ZL14output_weights_52_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_52_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_53_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_53_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_53_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_53_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_54_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_54_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_54_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_54_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_55_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_55_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_55_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_55_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_56_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_56_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_56_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_56_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_57_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_57_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_57_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_57_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_58_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_58_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_58_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_58_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_59_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_59_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_59_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_59_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_5_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_5_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_60_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_60_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_60_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_60_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_61_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_61_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_61_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_61_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_62_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_62_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_62_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_62_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_63_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_63_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_63_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_63_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_64_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_64_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_64_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_64_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_65_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_65_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_65_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_65_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_66_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_66_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_66_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_66_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_67_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_67_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_67_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_67_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_68_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_68_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_68_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_68_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_69_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_69_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_69_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_69_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_6_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_6_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_70_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_70_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_70_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_70_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_71_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_71_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_71_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_71_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_72_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_72_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_72_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_72_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_73_address0 <= zext_ln117_reg_3128_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL14output_weights_73_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL14output_weights_73_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_73_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_74_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_74_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_74_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_74_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_75_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_75_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_75_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_75_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_76_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_76_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_76_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_76_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_77_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_77_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_77_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_77_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_78_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_78_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_78_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_78_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_79_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_79_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_79_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_79_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_7_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_7_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_80_address0 <= zext_ln117_fu_2003_p1(4 - 1 downto 0);

    p_ZL14output_weights_80_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_80_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_80_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_81_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_81_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_81_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_81_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_82_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_82_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_82_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_82_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_83_address0 <= zext_ln117_fu_2003_p1(4 - 1 downto 0);

    p_ZL14output_weights_83_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_83_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_83_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_8_address0 <= zext_ln117_reg_3128_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL14output_weights_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL14output_weights_8_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL14output_weights_9_address0 <= zext_ln117_reg_3128(4 - 1 downto 0);

    p_ZL14output_weights_9_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL14output_weights_9_ce0_local <= ap_const_logic_1;
        else 
            p_ZL14output_weights_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    sum_fu_2325_p2 <= std_logic_vector(unsigned(add_ln121_81_reg_4256) + unsigned(add_ln121_40_fu_2321_p2));
    zext_ln117_fu_2003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_o_1),64));
end behav;
