	component niosLab2 is
		port (
			clk_clk           : in  std_logic                    := 'X';             -- clk
			leds_export       : out std_logic_vector(5 downto 0);                    -- export
			reset_reset_n     : in  std_logic                    := 'X';             -- reset_n
			sw_export         : in  std_logic_vector(9 downto 0) := (others => 'X'); -- export
			vroomvroom_export : out std_logic_vector(3 downto 0)                     -- export
		);
	end component niosLab2;

