set_property SRC_FILE_INFO {cfile:d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_axis_accelerator_ada_0_0/dtpu_axis_accelerator_ada_0_0_xdc.xdc rfile:../../../dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_axis_accelerator_ada_0_0/dtpu_axis_accelerator_ada_0_0_xdc.xdc id:1 order:EARLY scoped_inst:U0} [current_design]
set_property SRC_FILE_INFO {cfile:d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_axis_accelerator_ada_0_0/dtpu_axis_accelerator_ada_0_0_xdc_clocks.xdc rfile:../../../dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_axis_accelerator_ada_0_0/dtpu_axis_accelerator_ada_0_0_xdc_clocks.xdc id:2 order:LATE scoped_inst:U0} [current_design]
current_instance U0
set_property src_info {type:SCOPED_XDC file:1 line:72 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -type CDC -id CDC-11 -user axis_accelerator_adaptor -tags "10966" -from  [get_pins -quiet -hierarchical *fifo_rst_reg_reg/C ] -to [get_pins -quiet -hierarchical *reg1_reg/PRE] -description {Waiving CDC-11 as it is coming from fifo generator}
set_property src_info {type:SCOPED_XDC file:2 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_disable_timing -from CLK -to O [filter [all_fanout -from [get_ports *aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}]
set_property src_info {type:SCOPED_XDC file:2 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_pins -of [get_cells -hier -filter {NAME=~*/*inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]}] -filter {REF_PIN_NAME == C}] -to [get_pins -of [get_cells -hier -filter {NAME=~*/*inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[*].wr_stg_inst/Q_reg_reg[*]}] -filter {REF_PIN_NAME == D}] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_ports aclk]]]
set_property src_info {type:SCOPED_XDC file:2 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_pins -of [get_cells -hier -filter {NAME=~*/*inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]}] -filter {REF_PIN_NAME == C}] -to [get_pins -of [get_cells -hier -filter {NAME=~*/*inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[*].rd_stg_inst/Q_reg_reg[*]}] -filter {REF_PIN_NAME == D}] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_ports s_axi_aclk]]]
set_property src_info {type:SCOPED_XDC file:2 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_pins -of [get_cells -hier -filter {NAME=~*SYNC*cdc_from_reg*}] -filter {REF_PIN_NAME == C}] -to [get_pins -of [get_cells -hier -filter {NAME=~*SYNC*cdc_to_reg*}] -filter {REF_PIN_NAME == D}] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_ports s_axi_aclk]]]
set_property src_info {type:SCOPED_XDC file:2 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_pins -of [get_cells -hier -filter {NAME=~*SYNC*cdc_from_reg*}] -filter {REF_PIN_NAME == C}] -to [get_pins -of [get_cells -hier -filter {NAME=~*SYNC*cdc_to_reg*}] -filter {REF_PIN_NAME == D}] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_ports aclk]]]
set_property src_info {type:SCOPED_XDC file:2 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_pins -of [get_cells -hier -filter {NAME=~*AXI_LITE_IF_I/oarg_sw_length*_reg[*]}] -filter {REF_PIN_NAME == C}] -to [get_pins -of [get_cells -hier -filter {NAME=~*SYNC*/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[*]}] -filter {REF_PIN_NAME == D}] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_ports m_axis_aclk]]]
set_property src_info {type:SCOPED_XDC file:2 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_pins -of [get_cells -hier -filter {NAME=~*AXI_LITE_IF_I/OARG_USE_SW_LENGTH_GEN.reg_reg[*]}] -filter {REF_PIN_NAME == C}] -to [get_pins -of [get_cells -hier -filter {NAME=~*SYNC*/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[*]}] -filter {REF_PIN_NAME == D}] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_ports m_axis_aclk]]]
set_property src_info {type:SCOPED_XDC file:2 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_pins -of [get_cells -hier -filter {NAME=~*SYNC*cdc_from_reg*}] -filter {REF_PIN_NAME == C}] -to [get_pins -of [get_cells -hier -filter {NAME=~*SYNC*cdc_to_reg*}] -filter {REF_PIN_NAME == D}] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_ports m_axis_aclk]]]
set_property src_info {type:SCOPED_XDC file:2 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_pins -of [get_cells -hier -filter {NAME=~*clkx*/*rd_pntr_gc_reg[*]}] -filter {REF_PIN_NAME == C}] -to [get_pins -of [get_cells -hier -filter {NAME=~*wr_stg_inst/Q_reg_reg[*]}] -filter {REF_PIN_NAME == D}] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_ports m_axis_aclk]]]
set_property src_info {type:SCOPED_XDC file:2 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_pins -of [get_cells -hier -filter {NAME=~*clkx*/*wr_pntr_gc_reg[*]}] -filter {REF_PIN_NAME == C}] -to [get_pins -of [get_cells -hier -filter {NAME=~*rd_stg_inst/Q_reg_reg[*]}] -filter {REF_PIN_NAME == D}] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_ports aclk]]]
set_property src_info {type:SCOPED_XDC file:2 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_pins -of [get_cells -hier -filter {NAME=~*SYNC*cdc_from_reg*}] -filter {REF_PIN_NAME == C}] -to [get_pins -of [get_cells -hier -filter {NAME=~*SYNC*cdc_to_reg*}] -filter {REF_PIN_NAME == D}] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_ports s_axis_aclk]]]
set_property src_info {type:SCOPED_XDC file:2 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_pins -of [get_cells -hier -filter {NAME=~*clkx*/*rd_pntr_gc_reg[*]}] -filter {REF_PIN_NAME == C}] -to [get_pins -of [get_cells -hier -filter {NAME=~*wr_stg_inst/Q_reg_reg[*]}] -filter {REF_PIN_NAME == D}] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_ports aclk]]]
set_property src_info {type:SCOPED_XDC file:2 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_pins -of [get_cells -hier -filter {NAME=~*clkx*/*wr_pntr_gc_reg[*]}] -filter {REF_PIN_NAME == C}] -to [get_pins -of [get_cells -hier -filter {NAME=~*rd_stg_inst/Q_reg_reg[*]}] -filter {REF_PIN_NAME == D}] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_ports s_axis_aclk]]]
