{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701716703208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701716703208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 11:05:03 2023 " "Processing started: Mon Dec  4 11:05:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701716703208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716703208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7bonus_top -c lab7bonus_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7bonus_top -c lab7bonus_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716703208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701716703346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701716703346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode_execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_execute_register " "Found entity 1: decode_execute_register" {  } { { "decode_execute.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/decode_execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_writeback_register " "Found entity 1: memory_writeback_register" {  } { { "memory_writeback.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/memory_writeback.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_memory_register " "Found entity 1: execute_memory_register" {  } { { "execute_memory.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/execute_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_decode_register " "Found entity 1: fetch_decode_register" {  } { { "fetch_decode.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/fetch_decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab7_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7bonus_top " "Found entity 1: lab7bonus_top" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706952 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_controller " "Found entity 2: LED_controller" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706952 ""} { "Info" "ISGN_ENTITY_NAME" "3 SW_controller " "Found entity 3: SW_controller" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/ram.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 4 4 " "Found 4 design units, including 4 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706953 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_register " "Found entity 2: instruction_register" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706953 ""} { "Info" "ISGN_ENTITY_NAME" "3 program_counter " "Found entity 3: program_counter" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706953 ""} { "Info" "ISGN_ENTITY_NAME" "4 data_address " "Found entity 4: data_address" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706954 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFE " "Found entity 2: vDFFE" {  } { { "datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716706954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rn instruction_decoder.sv(43) " "Verilog HDL Implicit Net warning at instruction_decoder.sv(43): created implicit net for \"Rn\"" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rd instruction_decoder.sv(44) " "Verilog HDL Implicit Net warning at instruction_decoder.sv(44): created implicit net for \"Rd\"" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rm instruction_decoder.sv(45) " "Verilog HDL Implicit Net warning at instruction_decoder.sv(45): created implicit net for \"Rm\"" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vsel cpu.sv(67) " "Verilog HDL Implicit Net warning at cpu.sv(67): created implicit net for \"vsel\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shift cpu.sv(70) " "Verilog HDL Implicit Net warning at cpu.sv(70): created implicit net for \"shift\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "readA cpu.sv(71) " "Verilog HDL Implicit Net warning at cpu.sv(71): created implicit net for \"readA\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "readB cpu.sv(72) " "Verilog HDL Implicit Net warning at cpu.sv(72): created implicit net for \"readB\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writenum cpu.sv(73) " "Verilog HDL Implicit Net warning at cpu.sv(73): created implicit net for \"writenum\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_1 cpu.sv(114) " "Verilog HDL Implicit Net warning at cpu.sv(114): created implicit net for \"op_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode_1 cpu.sv(115) " "Verilog HDL Implicit Net warning at cpu.sv(115): created implicit net for \"opcode_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "asel_1 cpu.sv(116) " "Verilog HDL Implicit Net warning at cpu.sv(116): created implicit net for \"asel_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bsel_1 cpu.sv(117) " "Verilog HDL Implicit Net warning at cpu.sv(117): created implicit net for \"bsel_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sximm8_1 cpu.sv(122) " "Verilog HDL Implicit Net warning at cpu.sv(122): created implicit net for \"sximm8_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sximm5_1 cpu.sv(123) " "Verilog HDL Implicit Net warning at cpu.sv(123): created implicit net for \"sximm5_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUop_1 cpu.sv(125) " "Verilog HDL Implicit Net warning at cpu.sv(125): created implicit net for \"ALUop_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_en_1 cpu.sv(126) " "Verilog HDL Implicit Net warning at cpu.sv(126): created implicit net for \"branch_en_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode_2 cpu.sv(127) " "Verilog HDL Implicit Net warning at cpu.sv(127): created implicit net for \"opcode_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_2 cpu.sv(128) " "Verilog HDL Implicit Net warning at cpu.sv(128): created implicit net for \"op_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "asel_2 cpu.sv(129) " "Verilog HDL Implicit Net warning at cpu.sv(129): created implicit net for \"asel_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bsel_2 cpu.sv(130) " "Verilog HDL Implicit Net warning at cpu.sv(130): created implicit net for \"bsel_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sximm8_2 cpu.sv(135) " "Verilog HDL Implicit Net warning at cpu.sv(135): created implicit net for \"sximm8_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sximm5_2 cpu.sv(136) " "Verilog HDL Implicit Net warning at cpu.sv(136): created implicit net for \"sximm5_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUop_2 cpu.sv(138) " "Verilog HDL Implicit Net warning at cpu.sv(138): created implicit net for \"ALUop_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_en_2 cpu.sv(139) " "Verilog HDL Implicit Net warning at cpu.sv(139): created implicit net for \"branch_en_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_3 cpu.sv(141) " "Verilog HDL Implicit Net warning at cpu.sv(141): created implicit net for \"ALU_3\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Z_3 cpu.sv(142) " "Verilog HDL Implicit Net warning at cpu.sv(142): created implicit net for \"Z_3\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_3 cpu.sv(143) " "Verilog HDL Implicit Net warning at cpu.sv(143): created implicit net for \"B_3\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_3 cpu.sv(146) " "Verilog HDL Implicit Net warning at cpu.sv(146): created implicit net for \"write_3\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_4 cpu.sv(147) " "Verilog HDL Implicit Net warning at cpu.sv(147): created implicit net for \"ALU_4\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Z_4 cpu.sv(148) " "Verilog HDL Implicit Net warning at cpu.sv(148): created implicit net for \"Z_4\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_4 cpu.sv(149) " "Verilog HDL Implicit Net warning at cpu.sv(149): created implicit net for \"B_4\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_4 cpu.sv(152) " "Verilog HDL Implicit Net warning at cpu.sv(152): created implicit net for \"write_4\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_4 cpu.sv(156) " "Verilog HDL Implicit Net warning at cpu.sv(156): created implicit net for \"mem_4\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_5 cpu.sv(161) " "Verilog HDL Implicit Net warning at cpu.sv(161): created implicit net for \"mem_5\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_5 cpu.sv(162) " "Verilog HDL Implicit Net warning at cpu.sv(162): created implicit net for \"ALU_5\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_5 cpu.sv(165) " "Verilog HDL Implicit Net warning at cpu.sv(165): created implicit net for \"write_5\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706955 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Z packed execute_memory.sv(18) " "Verilog HDL Port Declaration warning at execute_memory.sv(18): data type declaration for \"Z\" declares packed dimensions but the port declaration declaration does not" {  } { { "execute_memory.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/execute_memory.sv" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1701716706955 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Z execute_memory.sv(9) " "HDL info at execute_memory.sv(9): see declaration for object \"Z\"" {  } { { "execute_memory.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/execute_memory.sv" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7bonus_top " "Elaborating entity \"lab7bonus_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701716706978 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] lab7_top.sv(11) " "Output port \"LEDR\[9\]\" at lab7_top.sv(11) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701716706978 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 lab7_top.sv(12) " "Output port \"HEX0\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701716706978 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab7_top.sv(12) " "Output port \"HEX1\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701716706978 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab7_top.sv(12) " "Output port \"HEX2\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701716706978 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab7_top.sv(12) " "Output port \"HEX3\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701716706978 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab7_top.sv(12) " "Output port \"HEX4\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701716706978 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab7_top.sv(12) " "Output port \"HEX5\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701716706978 "|lab7bonus_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "lab7_top.sv" "CPU" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706979 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "addr_sel cpu.sv(48) " "Verilog HDL warning at cpu.sv(48): object addr_sel used but never assigned" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 48 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701716706979 "|lab7bonus_top|cpu:CPU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.sv(56) " "Verilog HDL Case Statement information at cpu.sv(56): all case item expressions in this case statement are onehot" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701716706979 "|lab7bonus_top|cpu:CPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "addr_sel 0 cpu.sv(48) " "Net \"addr_sel\" at cpu.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701716706980 "|lab7bonus_top|cpu:CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_cmd cpu.sv(18) " "Output port \"mem_cmd\" at cpu.sv(18) has no driver" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701716706980 "|lab7bonus_top|cpu:CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "halt cpu.sv(22) " "Output port \"halt\" at cpu.sv(22) has no driver" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701716706980 "|lab7bonus_top|cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:CPU\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:CPU\|datapath:DP\"" {  } { { "cpu.sv" "DP" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:CPU\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.sv" "REGFILE" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:CPU\|datapath:DP\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:CPU\|datapath:DP\|shifter:SHIFTER " "Elaborating entity \"shifter\" for hierarchy \"cpu:CPU\|datapath:DP\|shifter:SHIFTER\"" {  } { { "datapath.sv" "SHIFTER" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|datapath:DP\|vDFFE:statusDFF " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|datapath:DP\|vDFFE:statusDFF\"" {  } { { "datapath.sv" "statusDFF" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter cpu:CPU\|program_counter:PC_reg " "Elaborating entity \"program_counter\" for hierarchy \"cpu:CPU\|program_counter:PC_reg\"" {  } { { "cpu.sv" "PC_reg" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|program_counter:PC_reg\|vDFFE:PC_DFF " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|program_counter:PC_reg\|vDFFE:PC_DFF\"" {  } { { "cpu.sv" "PC_DFF" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_address cpu:CPU\|data_address:data_addr_reg " "Elaborating entity \"data_address\" for hierarchy \"cpu:CPU\|data_address:data_addr_reg\"" {  } { { "cpu.sv" "data_addr_reg" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register cpu:CPU\|instruction_register:instruction_reg " "Elaborating entity \"instruction_register\" for hierarchy \"cpu:CPU\|instruction_register:instruction_reg\"" {  } { { "cpu.sv" "instruction_reg" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|instruction_register:instruction_reg\|vDFFE:instr_reg " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|instruction_register:instruction_reg\|vDFFE:instr_reg\"" {  } { { "cpu.sv" "instr_reg" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder cpu:CPU\|instruction_decoder:decode " "Elaborating entity \"instruction_decoder\" for hierarchy \"cpu:CPU\|instruction_decoder:decode\"" {  } { { "cpu.sv" "decode" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 instruction_decoder.sv(43) " "Verilog HDL assignment warning at instruction_decoder.sv(43): truncated value with size 3 to match size of target (1)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701716706992 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 instruction_decoder.sv(44) " "Verilog HDL assignment warning at instruction_decoder.sv(44): truncated value with size 3 to match size of target (1)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701716706992 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 instruction_decoder.sv(45) " "Verilog HDL assignment warning at instruction_decoder.sv(45): truncated value with size 3 to match size of target (1)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701716706992 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 instruction_decoder.sv(58) " "Verilog HDL assignment warning at instruction_decoder.sv(58): truncated value with size 4 to match size of target (3)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701716706992 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 instruction_decoder.sv(59) " "Verilog HDL assignment warning at instruction_decoder.sv(59): truncated value with size 4 to match size of target (3)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701716706992 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 instruction_decoder.sv(60) " "Verilog HDL assignment warning at instruction_decoder.sv(60): truncated value with size 4 to match size of target (3)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701716706992 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 instruction_decoder.sv(61) " "Verilog HDL assignment warning at instruction_decoder.sv(61): truncated value with size 4 to match size of target (3)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701716706992 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 instruction_decoder.sv(62) " "Verilog HDL assignment warning at instruction_decoder.sv(62): truncated value with size 4 to match size of target (3)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701716706992 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 instruction_decoder.sv(63) " "Verilog HDL assignment warning at instruction_decoder.sv(63): truncated value with size 4 to match size of target (3)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701716706992 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 instruction_decoder.sv(64) " "Verilog HDL assignment warning at instruction_decoder.sv(64): truncated value with size 4 to match size of target (3)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701716706992 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 instruction_decoder.sv(65) " "Verilog HDL assignment warning at instruction_decoder.sv(65): truncated value with size 4 to match size of target (3)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701716706992 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readA instruction_decoder.sv(57) " "Verilog HDL Always Construct warning at instruction_decoder.sv(57): inferring latch(es) for variable \"readA\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701716706993 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readB instruction_decoder.sv(57) " "Verilog HDL Always Construct warning at instruction_decoder.sv(57): inferring latch(es) for variable \"readB\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701716706993 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writenum instruction_decoder.sv(57) " "Verilog HDL Always Construct warning at instruction_decoder.sv(57): inferring latch(es) for variable \"writenum\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701716706993 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "instruction_decoder.sv(57) " "SystemVerilog RTL Coding error at instruction_decoder.sv(57): always_comb construct does not infer purely combinational logic." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 57 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1701716706993 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writenum\[0\] instruction_decoder.sv(57) " "Inferred latch for \"writenum\[0\]\" at instruction_decoder.sv(57)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706993 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writenum\[1\] instruction_decoder.sv(57) " "Inferred latch for \"writenum\[1\]\" at instruction_decoder.sv(57)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706993 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writenum\[2\] instruction_decoder.sv(57) " "Inferred latch for \"writenum\[2\]\" at instruction_decoder.sv(57)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706993 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readB\[0\] instruction_decoder.sv(57) " "Inferred latch for \"readB\[0\]\" at instruction_decoder.sv(57)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706993 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readB\[1\] instruction_decoder.sv(57) " "Inferred latch for \"readB\[1\]\" at instruction_decoder.sv(57)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706993 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readB\[2\] instruction_decoder.sv(57) " "Inferred latch for \"readB\[2\]\" at instruction_decoder.sv(57)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706993 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readA\[0\] instruction_decoder.sv(57) " "Inferred latch for \"readA\[0\]\" at instruction_decoder.sv(57)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706994 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readA\[1\] instruction_decoder.sv(57) " "Inferred latch for \"readA\[1\]\" at instruction_decoder.sv(57)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706994 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readA\[2\] instruction_decoder.sv(57) " "Inferred latch for \"readA\[2\]\" at instruction_decoder.sv(57)" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716706994 "|lab7bonus_top|cpu:CPU|instruction_decoder:decode"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "cpu:CPU\|instruction_decoder:decode " "Can't elaborate user hierarchy \"cpu:CPU\|instruction_decoder:decode\"" {  } { { "cpu.sv" "decode" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 110 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716706994 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 63 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701716707018 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  4 11:05:07 2023 " "Processing ended: Mon Dec  4 11:05:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701716707018 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701716707018 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701716707018 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716707018 ""}
