Failed to create output directory /scratch/miz087/results/cross_mix_1us_1_splash2_barnes_large
[Benchmarks] set sniper output to rundi /scratch/miz087/results/cross_mix_1us_1_splash2_barnes_large
/scratch/miz087/results/cross_mix_1us_1_splash2_barnes_large
[SPLASH] Benchmarks to run: barnes

[SPLASH] [========== Running benchmark barnes ==========]
[SPLASH] Setting up run directory: /scratch/miz087/results/cross_mix_1us_1_splash2_barnes_large
[SPLASH] Running 'SNIPER_APP_LD_PRELOAD=$LD_PRELOAD; unset LD_PRELOAD; /home_masters/miz087/workplace/micro_exp/run-sniper -n 4 -m 'localhost' -d '/scratch/miz087/results/cross_mix_1us_1_splash2_barnes_large' -sthermalstats --power -c gainestown_cache --roi --curdir=/home_masters/miz087/workplace/micro_exp/benchmarks  --  /home_masters/miz087/workplace/micro_exp/benchmarks/splash2/splash2/codes/apps/barnes/BARNES < input':
[SPLASH] [---------- Beginning of output ----------]
[SNIPER] Start
----------BEGIN_INIT_STATS_MANAGER------------
----------END_INIT_STATS_MANAGER------------
Normal Cache Total set: 524288
now initialize a stacked dram unison cache
Executing Python script /scratch/miz087/results/cross_mix_1us_1_splash2_barnes_large/sim.scripts.py
[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using Pin frontend
[SNIPER] Running pre-ROI region in  CACHE_ONLY mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in FAST_FORWARD mode
[SNIPER] --------------------------------------------------------------------------------

		Hack code: Plummer model

     nbody     dtime       eps       tol     dtout     tstop    fcells     NPROC
     32768   0.02500    0.0500      1.00     0.250     0.075      2.00         4

[HOOKS] Entering ROI
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED
[SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 8360.93 seconds
[SNIPER] Simulated 3618.8M instructions, 1289.8M cycles, 2.81 IPC
[SNIPER] Simulation speed 434.2 KIPS (108.6 KIPS / target core - 9212.1ns/instr)
[SNIPER] Sampling: executed 97.31% of simulated time in detailed mode
[SNIPER] Setting instrumentation mode to FAST_FORWARD
COMPUTESTART  =   2987689377
[HOOKS] Leaving ROI
COMPUTEEND    =   2709653085
COMPUTETIME   =   4016931004
TRACKTIME     =   3156518420
PARTITIONTIME =      9860418	 0.00
TREEBUILDTIME =     78607352	 0.02
FORCECALCTIME =   3038761408	 0.96
RESTTIME      =     29289242	 0.01

 ***** [DRAM_CACHE_Result] *****

*** DRAM Total Access: 127477, miss: 22277, miss rate: 0.174753
*** DRAM Total Access In ROI: 22558, miss: 5857, miss rate: 0.259642
*** DRAM Remap Times: 0 invalid times, 0 total invalid_blocks, 0 migrate times, 0 total migrate blocks.
*** DRAM Statistics: 86001913 reads, 6567504 writes, 83799452 row hits, 2139728 ACT time, 2139728 PRE time, 1847681 RD time, 173160 WR time.

 ***** [DRAM_CACHE_Result] *****

[RAMULATOR OUTPUT]

**Total Ticks: 15984437

**Ramulator Active Cycles: 1.16755e+06

**DRAM Cycles: 1.59844e+07

**Maximum Bandwidth: 0

Number of Incoming Requests: 270960

**Serving Request**
Channel_0: serving reads(6445), serving writes(1015).
Channel_1: serving reads(7596), serving writes(721).
Channel_2: serving reads(5558), serving writes(505).
Channel_3: serving reads(5622), serving writes(555).
Channel_4: serving reads(5856), serving writes(840).
Channel_5: serving reads(5538), serving writes(317).
Channel_6: serving reads(5498), serving writes(345).
Channel_7: serving reads(5298), serving writes(323).
Channel_8: serving reads(5450), serving writes(328).
Channel_9: serving reads(6780), serving writes(534).
Channel_10: serving reads(6620), serving writes(675).
Channel_11: serving reads(5840), serving writes(526).
Channel_12: serving reads(6374), serving writes(531).
Channel_13: serving reads(6095), serving writes(597).
Channel_14: serving reads(6335), serving writes(489).
Channel_15: serving reads(6213), serving writes(516).
Channel_16: serving reads(6539), serving writes(491).
Channel_17: serving reads(5841), serving writes(456).
Channel_18: serving reads(6524), serving writes(514).
Channel_19: serving reads(5902), serving writes(500).
Channel_20: serving reads(6379), serving writes(490).
Channel_21: serving reads(5970), serving writes(548).
Channel_22: serving reads(6269), serving writes(494).
Channel_23: serving reads(6026), serving writes(470).
Channel_24: serving reads(6447), serving writes(484).
Channel_25: serving reads(5954), serving writes(488).
Channel_26: serving reads(6121), serving writes(503).
Channel_27: serving reads(6066), serving writes(479).
Channel_28: serving reads(6530), serving writes(516).
Channel_29: serving reads(6138), serving writes(462).
Channel_30: serving reads(6126), serving writes(464).
Channel_31: serving reads(6370), serving writes(496).
[RAMULATOR OUTPUT]

----------[STAT_STORE_UNIT]-----------

Hot Access: 0, Cool Access: 274664

Hits on previous hot rows: 0

Hits on previous cool rows: 0

Total remap times: 0, Total Inter-Vault remaps: 0, Total number of intervals: 0


----------[STAT_STORE_UNIT]-----------

 ***** [REF/AC_Result] *****
/*BANK*/0->0: cool access (3782), hot access (0), error acces (0).
/*BANK*/0->1: cool access (1977), hot access (0), error acces (0).
/*BANK*/0->2: cool access (1828), hot access (0), error acces (0).
/*BANK*/0->3: cool access (1599), hot access (0), error acces (0).
/*BANK*/0->4: cool access (559), hot access (0), error acces (0).
/*BANK*/0->5: cool access (0), hot access (0), error acces (0).
/*BANK*/0->6: cool access (0), hot access (0), error acces (0).
/*BANK*/0->7: cool access (0), hot access (0), error acces (0).
/*BANK*/1->0: cool access (4277), hot access (0), error acces (0).
/*BANK*/1->1: cool access (2121), hot access (0), error acces (0).
/*BANK*/1->2: cool access (1653), hot access (0), error acces (0).
/*BANK*/1->3: cool access (2760), hot access (0), error acces (0).
/*BANK*/1->4: cool access (0), hot access (0), error acces (0).
/*BANK*/1->5: cool access (0), hot access (0), error acces (0).
/*BANK*/1->6: cool access (0), hot access (0), error acces (0).
/*BANK*/1->7: cool access (0), hot access (0), error acces (0).
/*BANK*/2->0: cool access (1606), hot access (0), error acces (0).
/*BANK*/2->1: cool access (2007), hot access (0), error acces (0).
/*BANK*/2->2: cool access (1845), hot access (0), error acces (0).
/*BANK*/2->3: cool access (1875), hot access (0), error acces (0).
/*BANK*/2->4: cool access (0), hot access (0), error acces (0).
/*BANK*/2->5: cool access (0), hot access (0), error acces (0).
/*BANK*/2->6: cool access (0), hot access (0), error acces (0).
/*BANK*/2->7: cool access (0), hot access (0), error acces (0).
/*BANK*/3->0: cool access (1055), hot access (0), error acces (0).
/*BANK*/3->1: cool access (2133), hot access (0), error acces (0).
/*BANK*/3->2: cool access (1978), hot access (0), error acces (0).
/*BANK*/3->3: cool access (2455), hot access (0), error acces (0).
/*BANK*/3->4: cool access (0), hot access (0), error acces (0).
/*BANK*/3->5: cool access (0), hot access (0), error acces (0).
/*BANK*/3->6: cool access (0), hot access (0), error acces (0).
/*BANK*/3->7: cool access (0), hot access (0), error acces (0).
/*BANK*/4->0: cool access (4525), hot access (0), error acces (0).
/*BANK*/4->1: cool access (1631), hot access (0), error acces (0).
/*BANK*/4->2: cool access (1869), hot access (0), error acces (0).
/*BANK*/4->3: cool access (1725), hot access (0), error acces (0).
/*BANK*/4->4: cool access (0), hot access (0), error acces (0).
/*BANK*/4->5: cool access (0), hot access (0), error acces (0).
/*BANK*/4->6: cool access (0), hot access (0), error acces (0).
/*BANK*/4->7: cool access (0), hot access (0), error acces (0).
/*BANK*/5->0: cool access (1729), hot access (0), error acces (0).
/*BANK*/5->1: cool access (1778), hot access (0), error acces (0).
/*BANK*/5->2: cool access (1178), hot access (0), error acces (0).
/*BANK*/5->3: cool access (2276), hot access (0), error acces (0).
/*BANK*/5->4: cool access (0), hot access (0), error acces (0).
/*BANK*/5->5: cool access (0), hot access (0), error acces (0).
/*BANK*/5->6: cool access (0), hot access (0), error acces (0).
/*BANK*/5->7: cool access (0), hot access (0), error acces (0).
/*BANK*/6->0: cool access (1999), hot access (0), error acces (0).
/*BANK*/6->1: cool access (1798), hot access (0), error acces (0).
/*BANK*/6->2: cool access (887), hot access (0), error acces (0).
/*BANK*/6->3: cool access (2281), hot access (0), error acces (0).
/*BANK*/6->4: cool access (0), hot access (0), error acces (0).
/*BANK*/6->5: cool access (0), hot access (0), error acces (0).
/*BANK*/6->6: cool access (0), hot access (0), error acces (0).
/*BANK*/6->7: cool access (0), hot access (0), error acces (0).
/*BANK*/7->0: cool access (2125), hot access (0), error acces (0).
/*BANK*/7->1: cool access (1698), hot access (0), error acces (0).
/*BANK*/7->2: cool access (673), hot access (0), error acces (0).
/*BANK*/7->3: cool access (2053), hot access (0), error acces (0).
/*BANK*/7->4: cool access (0), hot access (0), error acces (0).
/*BANK*/7->5: cool access (0), hot access (0), error acces (0).
/*BANK*/7->6: cool access (0), hot access (0), error acces (0).
/*BANK*/7->7: cool access (0), hot access (0), error acces (0).
/*BANK*/8->0: cool access (1999), hot access (0), error acces (0).
/*BANK*/8->1: cool access (1851), hot access (0), error acces (0).
/*BANK*/8->2: cool access (807), hot access (0), error acces (0).
/*BANK*/8->3: cool access (2115), hot access (0), error acces (0).
/*BANK*/8->4: cool access (0), hot access (0), error acces (0).
/*BANK*/8->5: cool access (0), hot access (0), error acces (0).
/*BANK*/8->6: cool access (0), hot access (0), error acces (0).
/*BANK*/8->7: cool access (0), hot access (0), error acces (0).
/*BANK*/9->0: cool access (2013), hot access (0), error acces (0).
/*BANK*/9->1: cool access (1745), hot access (0), error acces (0).
/*BANK*/9->2: cool access (4295), hot access (0), error acces (0).
/*BANK*/9->3: cool access (1353), hot access (0), error acces (0).
/*BANK*/9->4: cool access (0), hot access (0), error acces (0).
/*BANK*/9->5: cool access (0), hot access (0), error acces (0).
/*BANK*/9->6: cool access (0), hot access (0), error acces (0).
/*BANK*/9->7: cool access (0), hot access (0), error acces (0).
/*BANK*/10->0: cool access (2127), hot access (0), error acces (0).
/*BANK*/10->1: cool access (1772), hot access (0), error acces (0).
/*BANK*/10->2: cool access (2581), hot access (0), error acces (0).
/*BANK*/10->3: cool access (1857), hot access (0), error acces (0).
/*BANK*/10->4: cool access (0), hot access (0), error acces (0).
/*BANK*/10->5: cool access (0), hot access (0), error acces (0).
/*BANK*/10->6: cool access (0), hot access (0), error acces (0).
/*BANK*/10->7: cool access (0), hot access (0), error acces (0).
/*BANK*/11->0: cool access (1995), hot access (0), error acces (0).
/*BANK*/11->1: cool access (1712), hot access (0), error acces (0).
/*BANK*/11->2: cool access (1759), hot access (0), error acces (0).
/*BANK*/11->3: cool access (1728), hot access (0), error acces (0).
/*BANK*/11->4: cool access (0), hot access (0), error acces (0).
/*BANK*/11->5: cool access (0), hot access (0), error acces (0).
/*BANK*/11->6: cool access (0), hot access (0), error acces (0).
/*BANK*/11->7: cool access (0), hot access (0), error acces (0).
/*BANK*/12->0: cool access (2115), hot access (0), error acces (0).
/*BANK*/12->1: cool access (1828), hot access (0), error acces (0).
/*BANK*/12->2: cool access (2395), hot access (17), error acces (0).
/*BANK*/12->3: cool access (1698), hot access (0), error acces (0).
/*BANK*/12->4: cool access (0), hot access (0), error acces (0).
/*BANK*/12->5: cool access (0), hot access (0), error acces (0).
/*BANK*/12->6: cool access (0), hot access (0), error acces (0).
/*BANK*/12->7: cool access (0), hot access (0), error acces (0).
/*BANK*/13->0: cool access (1977), hot access (0), error acces (0).
/*BANK*/13->1: cool access (1729), hot access (0), error acces (0).
/*BANK*/13->2: cool access (2120), hot access (0), error acces (0).
/*BANK*/13->3: cool access (1802), hot access (0), error acces (0).
/*BANK*/13->4: cool access (0), hot access (0), error acces (0).
/*BANK*/13->5: cool access (0), hot access (0), error acces (0).
/*BANK*/13->6: cool access (0), hot access (0), error acces (0).
/*BANK*/13->7: cool access (0), hot access (0), error acces (0).
/*BANK*/14->0: cool access (2107), hot access (0), error acces (0).
/*BANK*/14->1: cool access (1857), hot access (0), error acces (0).
/*BANK*/14->2: cool access (2121), hot access (0), error acces (0).
/*BANK*/14->3: cool access (1715), hot access (0), error acces (0).
/*BANK*/14->4: cool access (0), hot access (0), error acces (0).
/*BANK*/14->5: cool access (0), hot access (0), error acces (0).
/*BANK*/14->6: cool access (0), hot access (0), error acces (0).
/*BANK*/14->7: cool access (0), hot access (0), error acces (0).
/*BANK*/15->0: cool access (2005), hot access (0), error acces (0).
/*BANK*/15->1: cool access (1684), hot access (0), error acces (0).
/*BANK*/15->2: cool access (2358), hot access (0), error acces (0).
/*BANK*/15->3: cool access (1930), hot access (0), error acces (0).
/*BANK*/15->4: cool access (0), hot access (0), error acces (0).
/*BANK*/15->5: cool access (0), hot access (0), error acces (0).
/*BANK*/15->6: cool access (0), hot access (0), error acces (0).
/*BANK*/15->7: cool access (0), hot access (0), error acces (0).
/*BANK*/16->0: cool access (2139), hot access (0), error acces (0).
/*BANK*/16->1: cool access (1848), hot access (0), error acces (0).
/*BANK*/16->2: cool access (2205), hot access (0), error acces (0).
/*BANK*/16->3: cool access (1996), hot access (0), error acces (0).
/*BANK*/16->4: cool access (0), hot access (0), error acces (0).
/*BANK*/16->5: cool access (0), hot access (0), error acces (0).
/*BANK*/16->6: cool access (0), hot access (0), error acces (0).
/*BANK*/16->7: cool access (0), hot access (0), error acces (0).
/*BANK*/17->0: cool access (2007), hot access (0), error acces (0).
/*BANK*/17->1: cool access (1675), hot access (0), error acces (0).
/*BANK*/17->2: cool access (2113), hot access (0), error acces (0).
/*BANK*/17->3: cool access (1584), hot access (0), error acces (0).
/*BANK*/17->4: cool access (0), hot access (0), error acces (0).
/*BANK*/17->5: cool access (0), hot access (0), error acces (0).
/*BANK*/17->6: cool access (0), hot access (0), error acces (0).
/*BANK*/17->7: cool access (0), hot access (0), error acces (0).
/*BANK*/18->0: cool access (2137), hot access (0), error acces (0).
/*BANK*/18->1: cool access (1807), hot access (0), error acces (0).
/*BANK*/18->2: cool access (2405), hot access (0), error acces (0).
/*BANK*/18->3: cool access (1711), hot access (0), error acces (0).
/*BANK*/18->4: cool access (0), hot access (0), error acces (0).
/*BANK*/18->5: cool access (0), hot access (0), error acces (0).
/*BANK*/18->6: cool access (0), hot access (0), error acces (0).
/*BANK*/18->7: cool access (0), hot access (0), error acces (0).
/*BANK*/19->0: cool access (2003), hot access (0), error acces (0).
/*BANK*/19->1: cool access (1724), hot access (0), error acces (0).
/*BANK*/19->2: cool access (1709), hot access (0), error acces (0).
/*BANK*/19->3: cool access (1782), hot access (0), error acces (0).
/*BANK*/19->4: cool access (0), hot access (0), error acces (0).
/*BANK*/19->5: cool access (0), hot access (0), error acces (0).
/*BANK*/19->6: cool access (0), hot access (0), error acces (0).
/*BANK*/19->7: cool access (0), hot access (0), error acces (0).
/*BANK*/20->0: cool access (2119), hot access (0), error acces (0).
/*BANK*/20->1: cool access (1802), hot access (0), error acces (0).
/*BANK*/20->2: cool access (2292), hot access (0), error acces (0).
/*BANK*/20->3: cool access (1704), hot access (0), error acces (0).
/*BANK*/20->4: cool access (0), hot access (0), error acces (0).
/*BANK*/20->5: cool access (0), hot access (0), error acces (0).
/*BANK*/20->6: cool access (0), hot access (0), error acces (0).
/*BANK*/20->7: cool access (0), hot access (0), error acces (0).
/*BANK*/21->0: cool access (2045), hot access (0), error acces (0).
/*BANK*/21->1: cool access (1714), hot access (0), error acces (0).
/*BANK*/21->2: cool access (2306), hot access (0), error acces (0).
/*BANK*/21->3: cool access (1641), hot access (0), error acces (0).
/*BANK*/21->4: cool access (0), hot access (0), error acces (0).
/*BANK*/21->5: cool access (0), hot access (0), error acces (0).
/*BANK*/21->6: cool access (0), hot access (0), error acces (0).
/*BANK*/21->7: cool access (0), hot access (0), error acces (0).
/*BANK*/22->0: cool access (1979), hot access (0), error acces (0).
/*BANK*/22->1: cool access (1845), hot access (0), error acces (0).
/*BANK*/22->2: cool access (2103), hot access (0), error acces (0).
/*BANK*/22->3: cool access (1774), hot access (0), error acces (0).
/*BANK*/22->4: cool access (0), hot access (0), error acces (0).
/*BANK*/22->5: cool access (0), hot access (0), error acces (0).
/*BANK*/22->6: cool access (0), hot access (0), error acces (0).
/*BANK*/22->7: cool access (0), hot access (0), error acces (0).
/*BANK*/23->0: cool access (2109), hot access (0), error acces (0).
/*BANK*/23->1: cool access (1700), hot access (0), error acces (0).
/*BANK*/23->2: cool access (2090), hot access (0), error acces (0).
/*BANK*/23->3: cool access (1465), hot access (0), error acces (0).
/*BANK*/23->4: cool access (0), hot access (0), error acces (0).
/*BANK*/23->5: cool access (0), hot access (0), error acces (0).
/*BANK*/23->6: cool access (0), hot access (0), error acces (0).
/*BANK*/23->7: cool access (0), hot access (0), error acces (0).
/*BANK*/24->0: cool access (2009), hot access (0), error acces (0).
/*BANK*/24->1: cool access (1845), hot access (0), error acces (0).
/*BANK*/24->2: cool access (2493), hot access (0), error acces (0).
/*BANK*/24->3: cool access (1738), hot access (0), error acces (0).
/*BANK*/24->4: cool access (0), hot access (0), error acces (0).
/*BANK*/24->5: cool access (0), hot access (0), error acces (0).
/*BANK*/24->6: cool access (0), hot access (0), error acces (0).
/*BANK*/24->7: cool access (0), hot access (0), error acces (0).
/*BANK*/25->0: cool access (2135), hot access (0), error acces (0).
/*BANK*/25->1: cool access (1656), hot access (0), error acces (0).
/*BANK*/25->2: cool access (1946), hot access (0), error acces (0).
/*BANK*/25->3: cool access (1657), hot access (0), error acces (0).
/*BANK*/25->4: cool access (0), hot access (0), error acces (0).
/*BANK*/25->5: cool access (0), hot access (0), error acces (0).
/*BANK*/25->6: cool access (0), hot access (0), error acces (0).
/*BANK*/25->7: cool access (0), hot access (0), error acces (0).
/*BANK*/26->0: cool access (2005), hot access (0), error acces (0).
/*BANK*/26->1: cool access (1749), hot access (0), error acces (0).
/*BANK*/26->2: cool access (2046), hot access (0), error acces (0).
/*BANK*/26->3: cool access (1778), hot access (0), error acces (0).
/*BANK*/26->4: cool access (0), hot access (0), error acces (0).
/*BANK*/26->5: cool access (0), hot access (0), error acces (0).
/*BANK*/26->6: cool access (0), hot access (0), error acces (0).
/*BANK*/26->7: cool access (0), hot access (0), error acces (0).
/*BANK*/27->0: cool access (2141), hot access (0), error acces (0).
/*BANK*/27->1: cool access (1711), hot access (0), error acces (0).
/*BANK*/27->2: cool access (1975), hot access (0), error acces (0).
/*BANK*/27->3: cool access (1666), hot access (0), error acces (0).
/*BANK*/27->4: cool access (0), hot access (0), error acces (0).
/*BANK*/27->5: cool access (0), hot access (0), error acces (0).
/*BANK*/27->6: cool access (0), hot access (0), error acces (0).
/*BANK*/27->7: cool access (0), hot access (0), error acces (0).
/*BANK*/28->0: cool access (2005), hot access (0), error acces (0).
/*BANK*/28->1: cool access (1838), hot access (0), error acces (0).
/*BANK*/28->2: cool access (2698), hot access (0), error acces (0).
/*BANK*/28->3: cool access (1717), hot access (0), error acces (0).
/*BANK*/28->4: cool access (0), hot access (0), error acces (0).
/*BANK*/28->5: cool access (0), hot access (0), error acces (0).
/*BANK*/28->6: cool access (0), hot access (0), error acces (0).
/*BANK*/28->7: cool access (0), hot access (0), error acces (0).
/*BANK*/29->0: cool access (2141), hot access (0), error acces (0).
/*BANK*/29->1: cool access (1723), hot access (0), error acces (0).
/*BANK*/29->2: cool access (2109), hot access (0), error acces (0).
/*BANK*/29->3: cool access (1559), hot access (0), error acces (0).
/*BANK*/29->4: cool access (0), hot access (0), error acces (0).
/*BANK*/29->5: cool access (0), hot access (0), error acces (0).
/*BANK*/29->6: cool access (0), hot access (0), error acces (0).
/*BANK*/29->7: cool access (0), hot access (0), error acces (0).
/*BANK*/30->0: cool access (2007), hot access (0), error acces (0).
/*BANK*/30->1: cool access (1826), hot access (0), error acces (0).
/*BANK*/30->2: cool access (2075), hot access (0), error acces (0).
/*BANK*/30->3: cool access (1536), hot access (0), error acces (0).
/*BANK*/30->4: cool access (0), hot access (0), error acces (0).
/*BANK*/30->5: cool access (0), hot access (0), error acces (0).
/*BANK*/30->6: cool access (0), hot access (0), error acces (0).
/*BANK*/30->7: cool access (0), hot access (0), error acces (0).
/*BANK*/31->0: cool access (2123), hot access (0), error acces (0).
/*BANK*/31->1: cool access (1712), hot access (0), error acces (0).
/*BANK*/31->2: cool access (2430), hot access (0), error acces (0).
/*BANK*/31->3: cool access (1697), hot access (0), error acces (0).
/*BANK*/31->4: cool access (0), hot access (0), error acces (0).
/*BANK*/31->5: cool access (0), hot access (0), error acces (0).
/*BANK*/31->6: cool access (0), hot access (0), error acces (0).
/*BANK*/31->7: cool access (0), hot access (0), error acces (0).
{Summary}: 17 Hot Accesses, 252164 Cool Accesses.

 ***** [REF/AC_Result] *****
                     Power     Energy    Energy %
  core-core         9.60 W     4.53  J     21.70%
  core-ifetch       2.34 W     1.11  J      5.29%
  core-alu          1.38 W     0.65  J      3.12%
  core-int          2.03 W     0.96  J      4.59%
  core-fp           3.62 W     1.71  J      8.17%
  core-mem          3.22 W     1.52  J      7.29%
  core-other        3.79 W     1.79  J      8.58%
  icache            1.71 W     0.81  J      3.87%
  dcache            7.16 W     3.38  J     16.19%
  l2                1.70 W     0.80  J      3.84%
  l3                3.39 W     1.60  J      7.65%
  dram              4.26 W     2.01  J      9.64%
  other             0.03 W     0.02  J      0.07%

  core             25.98 W    12.27  J     58.74%
  cache            13.96 W     6.59  J     31.55%
  total            44.23 W    20.89  J    100.00%
Warning: Unable to run gnuplot to create cpi stack graphs.  Maybe gnuplot is not installed?
[SNIPER] End
[SNIPER] Elapsed time: 8418.19 seconds
[SNIPER] Running McPAT
[SPLASH] [----------    End of output    ----------]
[SPLASH] Done.
/scratch/miz087/results/cross_mix_1us_1_splash2_barnes_large
