

================================================================
== Vitis HLS Report for 'BatchNorm_4_5_6_7_11_13_1'
================================================================
* Date:           Mon Oct 16 16:29:26 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   446209|   446209|  6.693 ms|  6.693 ms|  446209|  446209|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3  |   446208|   446208|       166|          -|          -|  2688|        no|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 24 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 25 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten135 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_49, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 648, void @empty_48, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 150528, void @empty_47, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%beta_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %beta" [BatchNorm.cpp:6]   --->   Operation 31 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%gamma_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gamma" [BatchNorm.cpp:6]   --->   Operation 32 'read' 'gamma_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%running_var_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %running_var" [BatchNorm.cpp:6]   --->   Operation 33 'read' 'running_var_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%running_mean_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %running_mean" [BatchNorm.cpp:6]   --->   Operation 34 'read' 'running_mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Y_data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Y_data" [BatchNorm.cpp:6]   --->   Operation 35 'read' 'Y_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%X_data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %X_data" [BatchNorm.cpp:6]   --->   Operation 36 'read' 'X_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast3_mid = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %running_mean_read, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 37 'partselect' 'p_cast3_mid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast4_mid = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %running_var_read, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 38 'partselect' 'p_cast4_mid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast5_mid = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gamma_read, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 39 'partselect' 'p_cast5_mid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast6_mid = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %beta_read, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 40 'partselect' 'p_cast6_mid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln13 = store i12 0, i12 %indvar_flatten135" [BatchNorm.cpp:13]   --->   Operation 41 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln13 = store i12 0, i12 %indvar_flatten" [BatchNorm.cpp:13]   --->   Operation 42 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln13 = store i5 0, i5 %c" [BatchNorm.cpp:13]   --->   Operation 43 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln13 = store i7 0, i7 %h" [BatchNorm.cpp:13]   --->   Operation 44 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_16_4" [BatchNorm.cpp:13]   --->   Operation 45 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.06>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%c_4 = load i5 %c"   --->   Operation 46 'load' 'c_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten135_load = load i12 %indvar_flatten135" [BatchNorm.cpp:13]   --->   Operation 47 'load' 'indvar_flatten135_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %c_4, i2 0"   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast10 = zext i7 %tmp_s"   --->   Operation 49 'zext' 'p_cast10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.14ns)   --->   "%empty = add i64 %p_cast10, i64 %running_mean_read" [BatchNorm.cpp:6]   --->   Operation 50 'add' 'empty' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.14ns)   --->   "%empty_175 = add i64 %p_cast10, i64 %running_var_read" [BatchNorm.cpp:6]   --->   Operation 51 'add' 'empty_175' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.14ns)   --->   "%empty_176 = add i64 %p_cast10, i64 %gamma_read" [BatchNorm.cpp:6]   --->   Operation 52 'add' 'empty_176' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.14ns)   --->   "%empty_177 = add i64 %p_cast10, i64 %beta_read" [BatchNorm.cpp:6]   --->   Operation 53 'add' 'empty_177' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %c_4, i7 0"   --->   Operation 54 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i12 %p_shl2"   --->   Operation 55 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %c_4, i4 0"   --->   Operation 56 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i9 %p_shl3"   --->   Operation 57 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.74ns)   --->   "%tmp3 = sub i13 %p_shl2_cast, i13 %p_shl3_cast"   --->   Operation 58 'sub' 'tmp3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 59 'partselect' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_175, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 60 'partselect' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_176, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 61 'partselect' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_177, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 62 'partselect' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.62ns)   --->   "%icmp_ln13 = icmp_eq  i12 %indvar_flatten135_load, i12 2688" [BatchNorm.cpp:13]   --->   Operation 63 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.74ns)   --->   "%add_ln13 = add i12 %indvar_flatten135_load, i12 1" [BatchNorm.cpp:13]   --->   Operation 64 'add' 'add_ln13' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc56.loopexit, void %for.end58.loopexit" [BatchNorm.cpp:13]   --->   Operation 65 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%h_load = load i7 %h" [BatchNorm.cpp:15]   --->   Operation 66 'load' 'h_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [BatchNorm.cpp:14]   --->   Operation 67 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.62ns)   --->   "%icmp_ln14 = icmp_eq  i12 %indvar_flatten_load, i12 2688" [BatchNorm.cpp:14]   --->   Operation 68 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.27ns)   --->   "%select_ln13 = select i1 %icmp_ln14, i5 0, i5 %c_4" [BatchNorm.cpp:13]   --->   Operation 69 'select' 'select_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node empty_179)   --->   "%select_ln13_1 = select i1 %icmp_ln14, i13 0, i13 %tmp3" [BatchNorm.cpp:13]   --->   Operation 70 'select' 'select_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_2)   --->   "%select_ln13_2 = select i1 %icmp_ln14, i62 %p_cast3_mid, i62 %p_cast3" [BatchNorm.cpp:13]   --->   Operation 71 'select' 'select_ln13_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_3)   --->   "%select_ln13_3 = select i1 %icmp_ln14, i62 %p_cast4_mid, i62 %p_cast4" [BatchNorm.cpp:13]   --->   Operation 72 'select' 'select_ln13_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_4)   --->   "%select_ln13_4 = select i1 %icmp_ln14, i62 %p_cast5_mid, i62 %p_cast5" [BatchNorm.cpp:13]   --->   Operation 73 'select' 'select_ln13_4' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_5)   --->   "%select_ln13_5 = select i1 %icmp_ln14, i62 %p_cast6_mid, i62 %p_cast6" [BatchNorm.cpp:13]   --->   Operation 74 'select' 'select_ln13_5' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%xor_ln13 = xor i1 %icmp_ln14, i1 1" [BatchNorm.cpp:13]   --->   Operation 75 'xor' 'xor_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.59ns)   --->   "%icmp_ln15 = icmp_eq  i7 %h_load, i7 112" [BatchNorm.cpp:15]   --->   Operation 76 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln13 = and i1 %icmp_ln15, i1 %xor_ln13" [BatchNorm.cpp:13]   --->   Operation 77 'and' 'and_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.70ns)   --->   "%add_ln14 = add i5 %select_ln13, i5 1" [BatchNorm.cpp:14]   --->   Operation 78 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln14)   --->   "%or_ln14 = or i1 %and_ln13, i1 %icmp_ln14" [BatchNorm.cpp:14]   --->   Operation 79 'or' 'or_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln14 = select i1 %or_ln14, i7 0, i7 %h_load" [BatchNorm.cpp:14]   --->   Operation 80 'select' 'select_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln14, i2 0" [BatchNorm.cpp:14]   --->   Operation 81 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_cast10_mid1 = zext i7 %p_mid1" [BatchNorm.cpp:14]   --->   Operation 82 'zext' 'p_cast10_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.14ns)   --->   "%p_mid118 = add i64 %p_cast10_mid1, i64 %running_mean_read" [BatchNorm.cpp:14]   --->   Operation 83 'add' 'p_mid118' <Predicate = (!icmp_ln13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.14ns)   --->   "%p_mid120 = add i64 %p_cast10_mid1, i64 %running_var_read" [BatchNorm.cpp:14]   --->   Operation 84 'add' 'p_mid120' <Predicate = (!icmp_ln13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.14ns)   --->   "%p_mid122 = add i64 %p_cast10_mid1, i64 %gamma_read" [BatchNorm.cpp:14]   --->   Operation 85 'add' 'p_mid122' <Predicate = (!icmp_ln13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.14ns)   --->   "%p_mid124 = add i64 %p_cast10_mid1, i64 %beta_read" [BatchNorm.cpp:14]   --->   Operation 86 'add' 'p_mid124' <Predicate = (!icmp_ln13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %add_ln14, i7 0" [BatchNorm.cpp:14]   --->   Operation 87 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1 = zext i12 %p_shl2_mid1" [BatchNorm.cpp:14]   --->   Operation 88 'zext' 'p_shl2_cast_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14, i4 0" [BatchNorm.cpp:14]   --->   Operation 89 'bitconcatenate' 'p_shl3_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl3_cast_mid1 = zext i9 %p_shl3_mid1" [BatchNorm.cpp:14]   --->   Operation 90 'zext' 'p_shl3_cast_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.74ns)   --->   "%tmp3_mid1 = sub i13 %p_shl2_cast_mid1, i13 %p_shl3_cast_mid1" [BatchNorm.cpp:14]   --->   Operation 91 'sub' 'tmp3_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node empty_179)   --->   "%select_ln14_1 = select i1 %and_ln13, i13 %tmp3_mid1, i13 %select_ln13_1" [BatchNorm.cpp:14]   --->   Operation 92 'select' 'select_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_2)   --->   "%p_cast3_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid118, i32 2, i32 63" [BatchNorm.cpp:14]   --->   Operation 93 'partselect' 'p_cast3_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln14_2 = select i1 %and_ln13, i62 %p_cast3_mid1, i62 %select_ln13_2" [BatchNorm.cpp:14]   --->   Operation 94 'select' 'select_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i62 %select_ln14_2" [BatchNorm.cpp:14]   --->   Operation 95 'sext' 'sext_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln14" [BatchNorm.cpp:14]   --->   Operation 96 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_3)   --->   "%p_cast4_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid120, i32 2, i32 63" [BatchNorm.cpp:14]   --->   Operation 97 'partselect' 'p_cast4_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln14_3 = select i1 %and_ln13, i62 %p_cast4_mid1, i62 %select_ln13_3" [BatchNorm.cpp:14]   --->   Operation 98 'select' 'select_ln14_3' <Predicate = (!icmp_ln13)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i62 %select_ln14_3" [BatchNorm.cpp:14]   --->   Operation 99 'sext' 'sext_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%gmem_addr_25 = getelementptr i32 %gmem, i64 %sext_ln14_1" [BatchNorm.cpp:14]   --->   Operation 100 'getelementptr' 'gmem_addr_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_4)   --->   "%p_cast5_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid122, i32 2, i32 63" [BatchNorm.cpp:14]   --->   Operation 101 'partselect' 'p_cast5_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln14_4 = select i1 %and_ln13, i62 %p_cast5_mid1, i62 %select_ln13_4" [BatchNorm.cpp:14]   --->   Operation 102 'select' 'select_ln14_4' <Predicate = (!icmp_ln13)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln14_2 = sext i62 %select_ln14_4" [BatchNorm.cpp:14]   --->   Operation 103 'sext' 'sext_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%gmem_addr_26 = getelementptr i32 %gmem, i64 %sext_ln14_2" [BatchNorm.cpp:14]   --->   Operation 104 'getelementptr' 'gmem_addr_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_5)   --->   "%p_cast6_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid124, i32 2, i32 63" [BatchNorm.cpp:14]   --->   Operation 105 'partselect' 'p_cast6_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln14_5 = select i1 %and_ln13, i62 %p_cast6_mid1, i62 %select_ln13_5" [BatchNorm.cpp:14]   --->   Operation 106 'select' 'select_ln14_5' <Predicate = (!icmp_ln13)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln14_3 = sext i62 %select_ln14_5" [BatchNorm.cpp:14]   --->   Operation 107 'sext' 'sext_ln14_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%gmem_addr_27 = getelementptr i32 %gmem, i64 %sext_ln14_3" [BatchNorm.cpp:14]   --->   Operation 108 'getelementptr' 'gmem_addr_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.27ns)   --->   "%select_ln14_6 = select i1 %and_ln13, i5 %add_ln14, i5 %select_ln13" [BatchNorm.cpp:14]   --->   Operation 109 'select' 'select_ln14_6' <Predicate = (!icmp_ln13)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node empty_179)   --->   "%h_cast = zext i7 %select_ln14" [BatchNorm.cpp:14]   --->   Operation 110 'zext' 'h_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.75ns) (out node of the LUT)   --->   "%empty_179 = add i13 %h_cast, i13 %select_ln14_1" [BatchNorm.cpp:14]   --->   Operation 111 'add' 'empty_179' <Predicate = (!icmp_ln13)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i13.i7, i13 %empty_179, i7 0" [BatchNorm.cpp:14]   --->   Operation 112 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i13.i4, i13 %empty_179, i4 0" [BatchNorm.cpp:14]   --->   Operation 113 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i17 %p_shl5" [BatchNorm.cpp:14]   --->   Operation 114 'sext' 'p_shl5_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.80ns)   --->   "%empty_180 = sub i20 %p_shl4, i20 %p_shl5_cast" [BatchNorm.cpp:14]   --->   Operation 115 'sub' 'empty_180' <Predicate = (!icmp_ln13)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %empty_180, i2 0" [BatchNorm.cpp:14]   --->   Operation 116 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i22 %tmp_13" [BatchNorm.cpp:14]   --->   Operation 117 'sext' 'tmp_26_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.14ns)   --->   "%empty_181 = add i64 %tmp_26_cast, i64 %Y_data_read" [BatchNorm.cpp:14]   --->   Operation 118 'add' 'empty_181' <Predicate = (!icmp_ln13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.14ns)   --->   "%empty_182 = add i64 %tmp_26_cast, i64 %X_data_read" [BatchNorm.cpp:14]   --->   Operation 119 'add' 'empty_182' <Predicate = (!icmp_ln13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_182, i32 2, i32 63" [BatchNorm.cpp:16]   --->   Operation 120 'partselect' 'trunc_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_181, i32 2, i32 63" [BatchNorm.cpp:16]   --->   Operation 121 'partselect' 'trunc_ln16_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.70ns)   --->   "%add_ln15 = add i7 %select_ln14, i7 1" [BatchNorm.cpp:15]   --->   Operation 122 'add' 'add_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.74ns)   --->   "%add_ln14_1 = add i12 %indvar_flatten_load, i12 1" [BatchNorm.cpp:14]   --->   Operation 123 'add' 'add_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.29ns)   --->   "%select_ln14_7 = select i1 %icmp_ln14, i12 1, i12 %add_ln14_1" [BatchNorm.cpp:14]   --->   Operation 124 'select' 'select_ln14_7' <Predicate = (!icmp_ln13)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.38ns)   --->   "%store_ln15 = store i12 %add_ln13, i12 %indvar_flatten135" [BatchNorm.cpp:15]   --->   Operation 125 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.38>
ST_2 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln15 = store i12 %select_ln14_7, i12 %indvar_flatten" [BatchNorm.cpp:15]   --->   Operation 126 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.38>
ST_2 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln15 = store i5 %select_ln14_6, i5 %c" [BatchNorm.cpp:15]   --->   Operation 127 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.38>
ST_2 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln15 = store i7 %add_ln15, i7 %h" [BatchNorm.cpp:15]   --->   Operation 128 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.38>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [BatchNorm.cpp:22]   --->   Operation 129 'ret' 'ret_ln22' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.9>
ST_3 : Operation 130 [7/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [BatchNorm.cpp:14]   --->   Operation 130 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 10.9>
ST_4 : Operation 131 [6/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [BatchNorm.cpp:14]   --->   Operation 131 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 132 [7/7] (10.9ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [BatchNorm.cpp:14]   --->   Operation 132 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 10.9>
ST_5 : Operation 133 [5/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [BatchNorm.cpp:14]   --->   Operation 133 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 134 [6/7] (10.9ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [BatchNorm.cpp:14]   --->   Operation 134 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 135 [7/7] (10.9ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [BatchNorm.cpp:14]   --->   Operation 135 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 10.9>
ST_6 : Operation 136 [4/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [BatchNorm.cpp:14]   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 137 [5/7] (10.9ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [BatchNorm.cpp:14]   --->   Operation 137 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 138 [6/7] (10.9ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [BatchNorm.cpp:14]   --->   Operation 138 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 139 [7/7] (10.9ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [BatchNorm.cpp:14]   --->   Operation 139 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 10.9>
ST_7 : Operation 140 [3/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [BatchNorm.cpp:14]   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 141 [4/7] (10.9ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [BatchNorm.cpp:14]   --->   Operation 141 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 142 [5/7] (10.9ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [BatchNorm.cpp:14]   --->   Operation 142 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 143 [6/7] (10.9ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [BatchNorm.cpp:14]   --->   Operation 143 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 10.9>
ST_8 : Operation 144 [2/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [BatchNorm.cpp:14]   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 145 [3/7] (10.9ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [BatchNorm.cpp:14]   --->   Operation 145 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 146 [4/7] (10.9ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [BatchNorm.cpp:14]   --->   Operation 146 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 147 [5/7] (10.9ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [BatchNorm.cpp:14]   --->   Operation 147 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 10.9>
ST_9 : Operation 148 [1/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [BatchNorm.cpp:14]   --->   Operation 148 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 149 [2/7] (10.9ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [BatchNorm.cpp:14]   --->   Operation 149 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 150 [3/7] (10.9ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [BatchNorm.cpp:14]   --->   Operation 150 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 151 [4/7] (10.9ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [BatchNorm.cpp:14]   --->   Operation 151 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 10.9>
ST_10 : Operation 152 [1/1] (10.9ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [BatchNorm.cpp:14]   --->   Operation 152 'read' 'gmem_addr_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 153 [1/7] (10.9ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [BatchNorm.cpp:14]   --->   Operation 153 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 154 [2/7] (10.9ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [BatchNorm.cpp:14]   --->   Operation 154 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 155 [3/7] (10.9ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [BatchNorm.cpp:14]   --->   Operation 155 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 10.9>
ST_11 : Operation 156 [1/1] (10.9ns)   --->   "%gmem_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_25" [BatchNorm.cpp:14]   --->   Operation 156 'read' 'gmem_addr_25_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 157 [1/7] (10.9ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [BatchNorm.cpp:14]   --->   Operation 157 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 158 [2/7] (10.9ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [BatchNorm.cpp:14]   --->   Operation 158 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 10.9>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i32 %gmem_addr_25_read" [BatchNorm.cpp:14]   --->   Operation 159 'bitcast' 'bitcast_ln14_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (6.41ns)   --->   "%add_mid2_v = fpext i32 %bitcast_ln14_1" [BatchNorm.cpp:14]   --->   Operation 160 'fpext' 'add_mid2_v' <Predicate = true> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 161 [1/7] (10.9ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [BatchNorm.cpp:14]   --->   Operation 161 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.50>
ST_13 : Operation 162 [2/2] (8.50ns)   --->   "%add_mid2 = dadd i64 %add_mid2_v, i64 1e-06" [BatchNorm.cpp:14]   --->   Operation 162 'dadd' 'add_mid2' <Predicate = true> <Delay = 8.50> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.50>
ST_14 : Operation 163 [1/2] (8.50ns)   --->   "%add_mid2 = dadd i64 %add_mid2_v, i64 1e-06" [BatchNorm.cpp:14]   --->   Operation 163 'dadd' 'add_mid2' <Predicate = true> <Delay = 8.50> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 9.73>
ST_15 : Operation 164 [8/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 164 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 9.73>
ST_16 : Operation 165 [7/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 165 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 9.73>
ST_17 : Operation 166 [6/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 166 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 9.73>
ST_18 : Operation 167 [5/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 167 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 10.9>
ST_19 : Operation 168 [1/1] (10.9ns)   --->   "%gmem_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_26" [BatchNorm.cpp:14]   --->   Operation 168 'read' 'gmem_addr_26_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 169 [4/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 169 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.9>
ST_20 : Operation 170 [1/1] (10.9ns)   --->   "%gmem_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_27" [BatchNorm.cpp:14]   --->   Operation 170 'read' 'gmem_addr_27_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 171 [3/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 171 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 9.73>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%bitcast_ln14_2 = bitcast i32 %gmem_addr_26_read" [BatchNorm.cpp:14]   --->   Operation 172 'bitcast' 'bitcast_ln14_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (6.41ns)   --->   "%conv2_mid2 = fpext i32 %bitcast_ln14_2" [BatchNorm.cpp:14]   --->   Operation 173 'fpext' 'conv2_mid2' <Predicate = true> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln14_3 = bitcast i32 %gmem_addr_27_read" [BatchNorm.cpp:14]   --->   Operation 174 'bitcast' 'bitcast_ln14_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 175 [1/1] (6.41ns)   --->   "%conv3_mid2 = fpext i32 %bitcast_ln14_3" [BatchNorm.cpp:14]   --->   Operation 175 'fpext' 'conv3_mid2' <Predicate = true> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 176 [2/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 176 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 9.73>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %gmem_addr_read" [BatchNorm.cpp:14]   --->   Operation 177 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 178 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 179 [2/2] (0.00ns)   --->   "%call_ln16 = call void @BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4, i32 %gmem1, i62 %trunc_ln, i32 %gmem2, i62 %trunc_ln16_1, i32 %bitcast_ln14, i64 %tmp, i64 %conv2_mid2, i64 %conv3_mid2" [BatchNorm.cpp:16]   --->   Operation 179 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_str"   --->   Operation 180 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%empty_178 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2688, i64 2688, i64 2688"   --->   Operation 181 'speclooptripcount' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_14_2_VITIS_LOOP_15_3_str"   --->   Operation 182 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [BatchNorm.cpp:15]   --->   Operation 183 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/2] (0.00ns)   --->   "%call_ln16 = call void @BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4, i32 %gmem1, i62 %trunc_ln, i32 %gmem2, i62 %trunc_ln16_1, i32 %bitcast_ln14, i64 %tmp, i64 %conv2_mid2, i64 %conv3_mid2" [BatchNorm.cpp:16]   --->   Operation 184 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_16_4" [BatchNorm.cpp:15]   --->   Operation 185 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15ns, clock uncertainty: 4.05ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten135') [13]  (0 ns)
	'store' operation ('store_ln13', BatchNorm.cpp:13) of constant 0 on local variable 'indvar_flatten135' [27]  (0.387 ns)

 <State 2>: 5.07ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', BatchNorm.cpp:14) on local variable 'indvar_flatten' [55]  (0 ns)
	'icmp' operation ('icmp_ln14', BatchNorm.cpp:14) [58]  (0.629 ns)
	'select' operation ('select_ln13', BatchNorm.cpp:13) [59]  (0.278 ns)
	'add' operation ('add_ln14', BatchNorm.cpp:14) [68]  (0.707 ns)
	'sub' operation ('tmp3_mid1', BatchNorm.cpp:14) [82]  (0.745 ns)
	'select' operation ('select_ln14_1', BatchNorm.cpp:14) [83]  (0 ns)
	'add' operation ('empty_179', BatchNorm.cpp:14) [119]  (0.755 ns)
	'sub' operation ('empty_180', BatchNorm.cpp:14) [123]  (0.809 ns)
	'add' operation ('empty_181', BatchNorm.cpp:14) [126]  (1.15 ns)

 <State 3>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', BatchNorm.cpp:14) on port 'gmem' (BatchNorm.cpp:14) [88]  (10.9 ns)

 <State 4>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', BatchNorm.cpp:14) on port 'gmem' (BatchNorm.cpp:14) [88]  (10.9 ns)

 <State 5>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', BatchNorm.cpp:14) on port 'gmem' (BatchNorm.cpp:14) [88]  (10.9 ns)

 <State 6>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', BatchNorm.cpp:14) on port 'gmem' (BatchNorm.cpp:14) [88]  (10.9 ns)

 <State 7>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', BatchNorm.cpp:14) on port 'gmem' (BatchNorm.cpp:14) [88]  (10.9 ns)

 <State 8>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', BatchNorm.cpp:14) on port 'gmem' (BatchNorm.cpp:14) [88]  (10.9 ns)

 <State 9>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', BatchNorm.cpp:14) on port 'gmem' (BatchNorm.cpp:14) [88]  (10.9 ns)

 <State 10>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', BatchNorm.cpp:14) on port 'gmem' (BatchNorm.cpp:14) [89]  (10.9 ns)

 <State 11>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem_addr_25_read', BatchNorm.cpp:14) on port 'gmem' (BatchNorm.cpp:14) [96]  (10.9 ns)

 <State 12>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem_load_27_req', BatchNorm.cpp:14) on port 'gmem' (BatchNorm.cpp:14) [112]  (10.9 ns)

 <State 13>: 8.51ns
The critical path consists of the following:
	'dadd' operation ('add_mid2', BatchNorm.cpp:14) [99]  (8.51 ns)

 <State 14>: 8.51ns
The critical path consists of the following:
	'dadd' operation ('add_mid2', BatchNorm.cpp:14) [99]  (8.51 ns)

 <State 15>: 9.73ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', BatchNorm.cpp:17) [128]  (9.73 ns)

 <State 16>: 9.73ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', BatchNorm.cpp:17) [128]  (9.73 ns)

 <State 17>: 9.73ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', BatchNorm.cpp:17) [128]  (9.73 ns)

 <State 18>: 9.73ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', BatchNorm.cpp:17) [128]  (9.73 ns)

 <State 19>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem_addr_26_read', BatchNorm.cpp:14) on port 'gmem' (BatchNorm.cpp:14) [105]  (10.9 ns)

 <State 20>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem_addr_27_read', BatchNorm.cpp:14) on port 'gmem' (BatchNorm.cpp:14) [113]  (10.9 ns)

 <State 21>: 9.73ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', BatchNorm.cpp:17) [128]  (9.73 ns)

 <State 22>: 9.73ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', BatchNorm.cpp:17) [128]  (9.73 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
