+-----------------------------------------------------------------------------------+
|                                                                                   |
| Generated by SLEC-design-checking-10.5c/892744  (Aug 23 2020)  linux64  S2008232321|
| on Sun Sep 12 00:00:20 2021.                                                      |
|                                                                                   |
| Restrictions concerning the use of Mentor Graphics Corporation SLEC               |
| are covered in the license agreement. Distribution to third party                 |
| is strictly prohibited.                                                           |
|                                                                                   |
+-----------------------------------------------------------------------------------+

#####################################################################
#####################################################################
Characteristics of the two designs at stage : 1tu_without_flops
Time : 16 sec

#####################################################################
Characteristic                        Design 1   Design 2      Total
                                       (spec)     (impl)     (total)
-------------------------------------------------------------------
# of gates                             957492          2     957494 
# of nodes                                364          4        366 
# of bit-level flops                        0          0          0 
# of flops                                  0          0          0 
# of multipliers                           12          0         12 
# of dividers                               0          0          0 
# of mods                                   0          0          0 
# of adders                                18          0         18 
# of shifts                                12          0         12 
# of multiplexors                          61          2         63 
#####################################################################


#####################################################################
#####################################################################
Characteristics of the two designs at stage : 1tu_with_flops
Time : 16 sec

#####################################################################
Characteristic                        Design 1   Design 2      Total
                                       (spec)     (impl)     (total)
-------------------------------------------------------------------
# of gates                             957829          3     957832 
# of nodes                                428          7        433 
# of bit-level flops                      201          1        202 
# of flops                                 35          1         36 
# of multipliers                           12          0         12 
# of dividers                               0          0          0 
# of mods                                   0          0          0 
# of adders                                18          0         18 
# of shifts                                12          0         12 
# of multiplexors                          78          2         80 
#####################################################################


