# ece-571-final-project
A project to model a CRC geeration, error detection and correct system in System Verilog

Git repo: 


Note:
* The system verliog files can be found in the hdl directory
* To create a project, first clone the repo and change the directroy to hdl
* Then execute the run.do file <do run.do>
  - Edit the run.do file to run it in debug or non debug mode
* A new project will be created in the hdl directory
  - to change the input message, edit the input-message.txt file.
  - the ouput can be found in the out_file.txt
Scripts:
We have used python scripts to generate some of the cases for 1 bit and 2 bit errors. They can be found in the py-scripts dir
