---
title: Vivado(작성중)
author: LJY
date: 2023-03-18 23:55:00 +0900
categories: [IDE]
tags: [Verilog, IDE]
pin: true
---

## Synthesis와 Implementation 차이점

Synthesis will convert the RTL code to the netlist. 
Implementation tool will take the netlist as input and does optimization, placement and routing. 