<!--
	- I/O mapping
	- Version: 
	- Date: Mon Jul 29 13:15:06 2024
-->

<io_mapping>
	<io name="gfpga_pad_QL_PREIO_A2F[179:179]" net="i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24474:24474]" net="i_fclk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24392:24392]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24439:24439]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24283:24283]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24260:24260]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24380:24380]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24401:24401]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24325:24325]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24447:24447]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24367:24367]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24419:24419]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24344:24344]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24404:24404]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24461:24461]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24407:24407]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24322:24322]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24221:24221]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[74:74]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[115:115]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24476:24476]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24386:24386]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24222:24222]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24418:24418]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24428:24428]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24286:24286]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24375:24375]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[61:61]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24342:24342]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24462:24462]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[114:114]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[49:49]" net="$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[20765:20765]" net="i_data[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[20741:20741]" net="i_data[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[20867:20867]" net="i_data[2]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[20805:20805]" net="i_data[3]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[20815:20815]" net="i_data[4]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[20850:20850]" net="i_data[5]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[20745:20745]" net="i_data[6]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[20766:20766]" net="i_data[7]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[21149:21149]" net="i_ena" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[20999:20999]" net="i_rst_an" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24373:24373]" net="$auto_294290" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24301:24301]" net="$auto_294291" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24281:24281]" net="$auto_294292" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24352:24352]" net="$auto_294293" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24180:24180]" net="$auto_294294" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24350:24350]" net="$auto_294295" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24450:24450]" net="$auto_294296" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24288:24288]" net="$auto_294297" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24269:24269]" net="$auto_294298" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[154:154]" net="$auto_294299" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24376:24376]" net="$auto_294300" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24273:24273]" net="$auto_294301" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24353:24353]" net="$auto_294302" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21977:21977]" net="$auto_294303" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21722:21722]" net="$auto_294304" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21812:21812]" net="$auto_294305" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21784:21784]" net="$auto_294306" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24467:24467]" net="$auto_294307" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24347:24347]" net="$auto_294308" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24359:24359]" net="$auto_294309" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24324:24324]" net="$auto_294310" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21490:21490]" net="$auto_294311" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21439:21439]" net="$auto_294312" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24339:24339]" net="$auto_294313" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24387:24387]" net="$auto_294314" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21844:21844]" net="$auto_294315" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24233:24233]" net="$auto_294316" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24137:24137]" net="$auto_294317" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24208:24208]" net="$auto_294318" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24468:24468]" net="$auto_294319" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24403:24403]" net="$auto_294320" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24410:24410]" net="$auto_294321" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[173:173]" net="$auto_294322" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24349:24349]" net="$auto_294323" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24385:24385]" net="$auto_294324" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24340:24340]" net="$auto_294325" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24333:24333]" net="$auto_294326" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24316:24316]" net="$auto_294327" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[24371:24371]" net="$auto_294328" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20523:20523]" net="o_data[0]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21015:21015]" net="o_data[1]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20996:20996]" net="o_data[2]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20821:20821]" net="o_data[3]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21377:21377]" net="o_data[4]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21343:21343]" net="o_data[5]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20276:20276]" net="o_data[6]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20978:20978]" net="o_data[7]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20908:20908]" net="o_data[8]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21553:21553]" net="o_data[9]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20724:20724]" net="o_data[10]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21233:21233]" net="o_data[11]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21359:21359]" net="o_data[12]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21503:21503]" net="o_data[13]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20880:20880]" net="o_data[14]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21212:21212]" net="o_data[15]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21328:21328]" net="o_data[16]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21589:21589]" net="o_data[17]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20471:20471]" net="o_data[18]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21543:21543]" net="o_data[19]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21244:21244]" net="o_data[20]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21427:21427]" net="o_data[21]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20320:20320]" net="o_data[22]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20604:20604]" net="o_data[23]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20838:20838]" net="o_data[24]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20817:20817]" net="o_data[25]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20616:20616]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20546:20546]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20740:20740]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20764:20764]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20778:20778]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20748:20748]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20706:20706]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20768:20768]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20786:20786]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20705:20705]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20697:20697]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20733:20733]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20498:20498]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20399:20399]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20255:20255]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20461:20461]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20349:20349]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20566:20566]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20513:20513]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20331:20331]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20466:20466]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20443:20443]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20727:20727]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20552:20552]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20621:20621]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20548:20548]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20613:20613]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20661:20661]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20601:20601]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20633:20633]" net="ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20561:20561]" net="o_sclk" dir="output"/>
</io_mapping>
