-- VHDL netlist generated by SCUBA Diamond_2.0_Production (151)
-- Module  Version: 5.3
--/d/jspc29/lattice/diamond/2.01/ispfpga/bin/lin/scuba -w -n oddr -lang vhdl -synth synplify -bus_exp 7 -bb -arch ep5c00 -type iol -mode out -io_type LVDS25 -width 1 -freq_in 200 -gear 1 -clk sclk -aligned -e 

-- Thu Mar 14 19:42:41 2013

library IEEE;
use IEEE.std_logic_1164.all;
-- synopsys translate_off
library ecp3;
use ecp3.components.all;
-- synopsys translate_on

entity oddr is
    port (
        clk: in  std_logic; 
        clkout: out  std_logic; 
        da: in  std_logic_vector(0 downto 0); 
        db: in  std_logic_vector(0 downto 0); 
        q: out  std_logic_vector(0 downto 0));
 attribute dont_touch : boolean;
 attribute dont_touch of oddr : entity is true;
end oddr;

architecture Structure of oddr is

    -- internal signal declarations
    signal buf_clkout: std_logic;
    signal scuba_vlo: std_logic;
    signal scuba_vhi: std_logic;
    signal clkos: std_logic;
    signal clkop: std_logic;
    signal buf_qo0: std_logic;

    -- local component declarations
    component VHI
        port (Z: out  std_logic);
    end component;
    component VLO
        port (Z: out  std_logic);
    end component;
    component OB
        port (I: in  std_logic; O: out  std_logic);
    end component;
    component ODDRXD1
        port (DA: in  std_logic; DB: in  std_logic; SCLK: in  std_logic; 
            Q: out  std_logic);
    end component;
    attribute ODDRAPPS : string; 
    attribute IO_TYPE : string; 
    attribute IO_TYPE of Inst3_OB : label is "LVDS25";
    attribute ODDRAPPS of Inst_ODDRXD1_0_0 : label is "SCLK_ALIGNED";
    attribute ODDRAPPS of Inst2_ODDRXD1 : label is "SCLK_ALIGNED";
    attribute IO_TYPE of Inst1_OB0 : label is "LVDS25";
    attribute syn_keep : boolean;
    attribute syn_noprune : boolean;
    attribute syn_noprune of Structure : architecture is true;

begin
    -- component instantiation statements
    Inst3_OB: OB
        port map (I=>buf_clkout, O=>clkout);

    Inst_ODDRXD1_0_0: ODDRXD1
        port map (DA=>da(0), DB=>db(0), SCLK=>clkop, Q=>buf_qo0);

    scuba_vlo_inst: VLO
        port map (Z=>scuba_vlo);

    scuba_vhi_inst: VHI
        port map (Z=>scuba_vhi);

    Inst2_ODDRXD1: ODDRXD1
        port map (DA=>scuba_vhi, DB=>scuba_vlo, SCLK=>clkos, 
            Q=>buf_clkout);

    Inst1_OB0: OB
        port map (I=>buf_qo0, O=>q(0));

    clkos <= clk;
    clkop <= clk;
end Structure;

-- synopsys translate_off
library ecp3;
configuration Structure_CON of oddr is
    for Structure
        for all:VHI use entity ecp3.VHI(V); end for;
        for all:VLO use entity ecp3.VLO(V); end for;
        for all:OB use entity ecp3.OB(V); end for;
        for all:ODDRXD1 use entity ecp3.ODDRXD1(V); end for;
    end for;
end Structure_CON;

-- synopsys translate_on
