<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>DDR_EAST_COREABC_0_COREABC</name><vendor/><library/><version/><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>./coreparameters_tgi.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>./rtl\vlog\core\instructions.v</name><fileType>verilogSource</fileType></file><file fileid="2"><name>./rtl\vlog\core\acmtable.v</name><fileType>verilogSource</fileType></file><file fileid="3"><name>rtl\vlog\core\support.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/><requireUniquify/></vendorExtensions></file><file fileid="4"><name>rtl\vlog\core\ramblocks.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="5"><name>rtl\vlog\core\instructram.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="6"><name>rtl\vlog\core\debugblk.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="7"><name>rtl\vlog\core\coreabc.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="8"><name>rtl\vlog\core\ram128x8_rtl.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="9"><name>rtl\vlog\core\iram512x9_rtl.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="10"><name>rtl\vlog\core\ram256x16_rtl.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="11"><name>rtl\vlog\core\instructnvm_bb.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="12"><name>rtl\vlog\core\ram256x8_rtl.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="OTHER_FILESET"><file fileid="13"><name>./CoreABC.log</name><userFileType>LOG</userFileType></file><file fileid="14"><name>./DDR_EAST_COREABC_0_Mem.c</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"/><fileSet fileSetId="STIMULUS_FILESET"><file fileid="15"><name>rtl\vlog\test\testsupport.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/><requireUniquify/></vendorExtensions></file><file fileid="16"><name>rtl\vlog\test\apbmodel.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="17"><name>rtl\vlog\test\testbench.v</name><fileType>verilogSource</fileType><vendorExtensions><ModuleUnderTest>TESTBENCH</ModuleUnderTest><SimulationTime>-all</SimulationTime><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>Simulation</name></view><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view></views></hwModel></Component>