#ifndef __RFM_CMIF_H__
#define __RFM_CMIF_H__

#include "reg_access.h"
#include "base_addr_cmif.h"

#define CMIF_RFM_REG_BASE                                             (CMIF_RAKE_RFM_OFFSET)
#define CMIF_RFM_LIGHT_FNG_CTRL_0                                     (CMIF_RFM_REG_BASE + 0x0000)
#define CMIF_RFM_LIGHT_FNG_CTRL_1                                     (CMIF_RFM_REG_BASE + 0x0004)
#define CMIF_RFM_LIGHT_FNG_STS                                        (CMIF_RFM_REG_BASE + 0x0008)
#define CMIF_RFM_LIGHT_FNG_REJECT                                     (CMIF_RFM_REG_BASE + 0x000C)
#define CMIF_RFM_LIGHT_FNG_STS_OUT                                    (CMIF_RFM_REG_BASE + 0x0010)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C(i)                                (CMIF_RFM_REG_BASE + 0x0014 + ((i) * 0x4))
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C(i)                                (CMIF_RFM_REG_BASE + 0x0020 + ((i) * 0x4))
#define CMIF_RFM_HEAVY_FNG_CFG_C(i)                                   (CMIF_RFM_REG_BASE + 0x002C + ((i) * 0x4))
#define CMIF_RFM_HEAVY_FNG_STS_C(i)                                   (CMIF_RFM_REG_BASE + 0x0034 + ((i) * 0x4))
#define CMIF_RFM_HEAVY_FNG_REJECT_C(i)                                (CMIF_RFM_REG_BASE + 0x0040 + ((i) * 0x4))
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C(i)                               (CMIF_RFM_REG_BASE + 0x004C + ((i) * 0x4))
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0                                 (CMIF_RFM_REG_BASE + 0x0058)
#define CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG(i)                            (CMIF_RFM_REG_BASE + 0x005C + ((i) * 0x4))
#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG(i)                         (CMIF_RFM_REG_BASE + 0x006C + ((i) * 0x4))
#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG(i)                         (CMIF_RFM_REG_BASE + 0x008C + ((i) * 0x4))
#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG(i)                         (CMIF_RFM_REG_BASE + 0x00AC + ((i) * 0x4))
#define CMIF_RFM_LIGHT_FNG_SYM_IDX                                    (CMIF_RFM_REG_BASE + 0x00C4)
#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL(i)                           (CMIF_RFM_REG_BASE + 0x00C8 + ((i) * 0x4))
#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL(i)                           (CMIF_RFM_REG_BASE + 0x00E0 + ((i) * 0x4))
#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C2                                 (CMIF_RFM_REG_BASE + 0x00F8)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0                                (CMIF_RFM_REG_BASE + 0x00FC)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1                                (CMIF_RFM_REG_BASE + 0x0100)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG                                   (CMIF_RFM_REG_BASE + 0x0104)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS                                   (CMIF_RFM_REG_BASE + 0x0108)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT                               (CMIF_RFM_REG_BASE + 0x010C)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT                               (CMIF_RFM_REG_BASE + 0x0110)
#define CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG(i)                       (CMIF_RFM_REG_BASE + 0x0114 + ((i) * 0x4))
#define CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX                               (CMIF_RFM_REG_BASE + 0x0134)

#define M_CMIF_RFM_LIGHT_FNG_CTRL_0_RD()                              REG_READ(CMIF_RFM_LIGHT_FNG_CTRL_0)
#define M_CMIF_RFM_LIGHT_FNG_CTRL_1_RD()                              REG_READ(CMIF_RFM_LIGHT_FNG_CTRL_1)
#define M_CMIF_RFM_LIGHT_FNG_STS_RD()                                 REG_READ(CMIF_RFM_LIGHT_FNG_STS)
#define M_CMIF_RFM_LIGHT_FNG_REJECT_RD()                              REG_READ(CMIF_RFM_LIGHT_FNG_REJECT)
#define M_CMIF_RFM_LIGHT_FNG_STS_OUT_RD()                             REG_READ(CMIF_RFM_LIGHT_FNG_STS_OUT)
#define M_CMIF_RFM_HEAVY_FNG_CTRL_0_C_RD(i)                           REG_READ(CMIF_RFM_HEAVY_FNG_CTRL_0_C(i))
#define M_CMIF_RFM_HEAVY_FNG_CTRL_1_C_RD(i)                           REG_READ(CMIF_RFM_HEAVY_FNG_CTRL_1_C(i))
#define M_CMIF_RFM_HEAVY_FNG_CFG_C_RD(i)                              REG_READ(CMIF_RFM_HEAVY_FNG_CFG_C(i))
#define M_CMIF_RFM_HEAVY_FNG_STS_C_RD(i)                              REG_READ(CMIF_RFM_HEAVY_FNG_STS_C(i))
#define M_CMIF_RFM_HEAVY_FNG_REJECT_C_RD(i)                           REG_READ(CMIF_RFM_HEAVY_FNG_REJECT_C(i))
#define M_CMIF_RFM_HEAVY_FNG_STS_OUT_C_RD(i)                          REG_READ(CMIF_RFM_HEAVY_FNG_STS_OUT_C(i))
#define M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD()                          REG_READ(CMIF_RFM_HEAVY_FNG_STA_OUT_C0)
#define M_CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG_RD(i)                       REG_READ(CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG(i))
#define M_CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG_RD(i)                    REG_READ(CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG(i))
#define M_CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG_RD(i)                    REG_READ(CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG(i))
#define M_CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG_RD(i)                    REG_READ(CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG(i))
#define M_CMIF_RFM_LIGHT_FNG_SYM_IDX_RD()                             REG_READ(CMIF_RFM_LIGHT_FNG_SYM_IDX)
#define M_CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL_RD(i)                      REG_READ(CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL(i))
#define M_CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL_RD(i)                      REG_READ(CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL(i))
#define M_CMIF_RFM_HEAVY_FNG_SYM_IDX_C2_RD()                          REG_READ(CMIF_RFM_HEAVY_FNG_SYM_IDX_C2)
#define M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_RD()                         REG_READ(CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0)
#define M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_RD()                         REG_READ(CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1)
#define M_CMIF_DSDS_RFM_HEAVY_FNG_CFG_RD()                            REG_READ(CMIF_DSDS_RFM_HEAVY_FNG_CFG)
#define M_CMIF_DSDS_RFM_HEAVY_FNG_STS_RD()                            REG_READ(CMIF_DSDS_RFM_HEAVY_FNG_STS)
#define M_CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_RD()                        REG_READ(CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT)
#define M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD()                        REG_READ(CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT)
#define M_CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG_RD(i)                  REG_READ(CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG(i))
#define M_CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX_RD()                        REG_READ(CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX)

#define M_CMIF_RFM_LIGHT_FNG_CTRL_0_WR(reg)                           REG_WRITE(CMIF_RFM_LIGHT_FNG_CTRL_0, reg)
#define M_CMIF_RFM_LIGHT_FNG_CTRL_1_WR(reg)                           REG_WRITE(CMIF_RFM_LIGHT_FNG_CTRL_1, reg)
#define M_CMIF_RFM_LIGHT_FNG_STS_WR(reg)                              REG_WRITE(CMIF_RFM_LIGHT_FNG_STS, reg)
#define M_CMIF_RFM_LIGHT_FNG_REJECT_WR(reg)                           REG_WRITE(CMIF_RFM_LIGHT_FNG_REJECT, reg)
#define M_CMIF_RFM_LIGHT_FNG_STS_OUT_WR(reg)                          REG_WRITE(CMIF_RFM_LIGHT_FNG_STS_OUT, reg)
#define M_CMIF_RFM_HEAVY_FNG_CTRL_0_C_WR(i, reg)                      REG_WRITE(CMIF_RFM_HEAVY_FNG_CTRL_0_C(i), reg)
#define M_CMIF_RFM_HEAVY_FNG_CTRL_1_C_WR(i, reg)                      REG_WRITE(CMIF_RFM_HEAVY_FNG_CTRL_1_C(i), reg)
#define M_CMIF_RFM_HEAVY_FNG_CFG_C_WR(i, reg)                         REG_WRITE(CMIF_RFM_HEAVY_FNG_CFG_C(i), reg)
#define M_CMIF_RFM_HEAVY_FNG_STS_C_WR(i, reg)                         REG_WRITE(CMIF_RFM_HEAVY_FNG_STS_C(i), reg)
#define M_CMIF_RFM_HEAVY_FNG_REJECT_C_WR(i, reg)                      REG_WRITE(CMIF_RFM_HEAVY_FNG_REJECT_C(i), reg)
#define M_CMIF_RFM_HEAVY_FNG_STS_OUT_C_WR(i, reg)                     REG_WRITE(CMIF_RFM_HEAVY_FNG_STS_OUT_C(i), reg)
#define M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_WR(reg)                       REG_WRITE(CMIF_RFM_HEAVY_FNG_STA_OUT_C0, reg)
#define M_CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG_WR(i, reg)                  REG_WRITE(CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG(i), reg)
#define M_CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG_WR(i, reg)               REG_WRITE(CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG(i), reg)
#define M_CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG_WR(i, reg)               REG_WRITE(CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG(i), reg)
#define M_CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG_WR(i, reg)               REG_WRITE(CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG(i), reg)
#define M_CMIF_RFM_LIGHT_FNG_SYM_IDX_WR(reg)                          REG_WRITE(CMIF_RFM_LIGHT_FNG_SYM_IDX, reg)
#define M_CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL_WR(i, reg)                 REG_WRITE(CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL(i), reg)
#define M_CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL_WR(i, reg)                 REG_WRITE(CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL(i), reg)
#define M_CMIF_RFM_HEAVY_FNG_SYM_IDX_C2_WR(reg)                       REG_WRITE(CMIF_RFM_HEAVY_FNG_SYM_IDX_C2, reg)
#define M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_WR(reg)                      REG_WRITE(CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0, reg)
#define M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_WR(reg)                      REG_WRITE(CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1, reg)
#define M_CMIF_DSDS_RFM_HEAVY_FNG_CFG_WR(reg)                         REG_WRITE(CMIF_DSDS_RFM_HEAVY_FNG_CFG, reg)
#define M_CMIF_DSDS_RFM_HEAVY_FNG_STS_WR(reg)                         REG_WRITE(CMIF_DSDS_RFM_HEAVY_FNG_STS, reg)
#define M_CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_WR(reg)                     REG_WRITE(CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT, reg)
#define M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_WR(reg)                     REG_WRITE(CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT, reg)
#define M_CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG_WR(i, reg)             REG_WRITE(CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG(i), reg)
#define M_CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX_WR(reg)                     REG_WRITE(CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX, reg)

#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG3EN_BIT_LSB                       (3)
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG3EN_BIT_WIDTH                     (1)
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG3EN_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_CTRL_0_FG3EN_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_CTRL_0_FG3EN_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG3EN_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_LIGHT_FNG_CTRL_0_FG3EN_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG3EN_FLD_RD()                      ((M_CMIF_RFM_LIGHT_FNG_CTRL_0_RD() & CMIF_RFM_LIGHT_FNG_CTRL_0_FG3EN_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_CTRL_0_FG3EN_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG2EN_BIT_LSB                       (2)
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG2EN_BIT_WIDTH                     (1)
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG2EN_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_CTRL_0_FG2EN_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_CTRL_0_FG2EN_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG2EN_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_LIGHT_FNG_CTRL_0_FG2EN_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG2EN_FLD_RD()                      ((M_CMIF_RFM_LIGHT_FNG_CTRL_0_RD() & CMIF_RFM_LIGHT_FNG_CTRL_0_FG2EN_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_CTRL_0_FG2EN_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG1EN_BIT_LSB                       (1)
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG1EN_BIT_WIDTH                     (1)
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG1EN_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_CTRL_0_FG1EN_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_CTRL_0_FG1EN_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG1EN_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_LIGHT_FNG_CTRL_0_FG1EN_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG1EN_FLD_RD()                      ((M_CMIF_RFM_LIGHT_FNG_CTRL_0_RD() & CMIF_RFM_LIGHT_FNG_CTRL_0_FG1EN_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_CTRL_0_FG1EN_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG0EN_BIT_LSB                       (0)
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG0EN_BIT_WIDTH                     (1)
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG0EN_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_CTRL_0_FG0EN_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_CTRL_0_FG0EN_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG0EN_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_LIGHT_FNG_CTRL_0_FG0EN_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_CTRL_0_FG0EN_FLD_RD()                      ((M_CMIF_RFM_LIGHT_FNG_CTRL_0_RD() & CMIF_RFM_LIGHT_FNG_CTRL_0_FG0EN_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_CTRL_0_FG0EN_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG3AR_BIT_LSB                       (3)
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG3AR_BIT_WIDTH                     (1)
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG3AR_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_CTRL_1_FG3AR_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_CTRL_1_FG3AR_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG3AR_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_LIGHT_FNG_CTRL_1_FG3AR_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG3AR_FLD_RD()                      ((M_CMIF_RFM_LIGHT_FNG_CTRL_1_RD() & CMIF_RFM_LIGHT_FNG_CTRL_1_FG3AR_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_CTRL_1_FG3AR_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG2AR_BIT_LSB                       (2)
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG2AR_BIT_WIDTH                     (1)
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG2AR_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_CTRL_1_FG2AR_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_CTRL_1_FG2AR_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG2AR_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_LIGHT_FNG_CTRL_1_FG2AR_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG2AR_FLD_RD()                      ((M_CMIF_RFM_LIGHT_FNG_CTRL_1_RD() & CMIF_RFM_LIGHT_FNG_CTRL_1_FG2AR_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_CTRL_1_FG2AR_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG1AR_BIT_LSB                       (1)
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG1AR_BIT_WIDTH                     (1)
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG1AR_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_CTRL_1_FG1AR_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_CTRL_1_FG1AR_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG1AR_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_LIGHT_FNG_CTRL_1_FG1AR_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG1AR_FLD_RD()                      ((M_CMIF_RFM_LIGHT_FNG_CTRL_1_RD() & CMIF_RFM_LIGHT_FNG_CTRL_1_FG1AR_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_CTRL_1_FG1AR_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG0AR_BIT_LSB                       (0)
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG0AR_BIT_WIDTH                     (1)
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG0AR_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_CTRL_1_FG0AR_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_CTRL_1_FG0AR_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG0AR_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_LIGHT_FNG_CTRL_1_FG0AR_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_CTRL_1_FG0AR_FLD_RD()                      ((M_CMIF_RFM_LIGHT_FNG_CTRL_1_RD() & CMIF_RFM_LIGHT_FNG_CTRL_1_FG0AR_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_CTRL_1_FG0AR_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_STS_FG3STA_BIT_LSB                         (6)
#define CMIF_RFM_LIGHT_FNG_STS_FG3STA_BIT_WIDTH                       (2)
#define CMIF_RFM_LIGHT_FNG_STS_FG3STA_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_STS_FG3STA_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_STS_FG3STA_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_STS_FG3STA_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_LIGHT_FNG_STS_FG3STA_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_STS_FG3STA_FLD_RD()                        ((M_CMIF_RFM_LIGHT_FNG_STS_RD() & CMIF_RFM_LIGHT_FNG_STS_FG3STA_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_STS_FG3STA_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_STS_FG2STA_BIT_LSB                         (4)
#define CMIF_RFM_LIGHT_FNG_STS_FG2STA_BIT_WIDTH                       (2)
#define CMIF_RFM_LIGHT_FNG_STS_FG2STA_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_STS_FG2STA_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_STS_FG2STA_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_STS_FG2STA_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_LIGHT_FNG_STS_FG2STA_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_STS_FG2STA_FLD_RD()                        ((M_CMIF_RFM_LIGHT_FNG_STS_RD() & CMIF_RFM_LIGHT_FNG_STS_FG2STA_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_STS_FG2STA_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_STS_FG1STA_BIT_LSB                         (2)
#define CMIF_RFM_LIGHT_FNG_STS_FG1STA_BIT_WIDTH                       (2)
#define CMIF_RFM_LIGHT_FNG_STS_FG1STA_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_STS_FG1STA_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_STS_FG1STA_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_STS_FG1STA_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_LIGHT_FNG_STS_FG1STA_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_STS_FG1STA_FLD_RD()                        ((M_CMIF_RFM_LIGHT_FNG_STS_RD() & CMIF_RFM_LIGHT_FNG_STS_FG1STA_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_STS_FG1STA_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_STS_FG0STA_BIT_LSB                         (0)
#define CMIF_RFM_LIGHT_FNG_STS_FG0STA_BIT_WIDTH                       (2)
#define CMIF_RFM_LIGHT_FNG_STS_FG0STA_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_STS_FG0STA_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_STS_FG0STA_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_STS_FG0STA_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_LIGHT_FNG_STS_FG0STA_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_STS_FG0STA_FLD_RD()                        ((M_CMIF_RFM_LIGHT_FNG_STS_RD() & CMIF_RFM_LIGHT_FNG_STS_FG0STA_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_STS_FG0STA_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_REJECT_FG3RJT_BIT_LSB                      (3)
#define CMIF_RFM_LIGHT_FNG_REJECT_FG3RJT_BIT_WIDTH                    (1)
#define CMIF_RFM_LIGHT_FNG_REJECT_FG3RJT_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_REJECT_FG3RJT_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_REJECT_FG3RJT_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_REJECT_FG3RJT_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_LIGHT_FNG_REJECT_FG3RJT_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_REJECT_FG3RJT_FLD_RD()                     ((M_CMIF_RFM_LIGHT_FNG_REJECT_RD() & CMIF_RFM_LIGHT_FNG_REJECT_FG3RJT_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_REJECT_FG3RJT_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_REJECT_FG2RJT_BIT_LSB                      (2)
#define CMIF_RFM_LIGHT_FNG_REJECT_FG2RJT_BIT_WIDTH                    (1)
#define CMIF_RFM_LIGHT_FNG_REJECT_FG2RJT_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_REJECT_FG2RJT_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_REJECT_FG2RJT_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_REJECT_FG2RJT_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_LIGHT_FNG_REJECT_FG2RJT_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_REJECT_FG2RJT_FLD_RD()                     ((M_CMIF_RFM_LIGHT_FNG_REJECT_RD() & CMIF_RFM_LIGHT_FNG_REJECT_FG2RJT_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_REJECT_FG2RJT_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_REJECT_FG1RJT_BIT_LSB                      (1)
#define CMIF_RFM_LIGHT_FNG_REJECT_FG1RJT_BIT_WIDTH                    (1)
#define CMIF_RFM_LIGHT_FNG_REJECT_FG1RJT_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_REJECT_FG1RJT_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_REJECT_FG1RJT_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_REJECT_FG1RJT_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_LIGHT_FNG_REJECT_FG1RJT_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_REJECT_FG1RJT_FLD_RD()                     ((M_CMIF_RFM_LIGHT_FNG_REJECT_RD() & CMIF_RFM_LIGHT_FNG_REJECT_FG1RJT_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_REJECT_FG1RJT_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_REJECT_FG0RJT_BIT_LSB                      (0)
#define CMIF_RFM_LIGHT_FNG_REJECT_FG0RJT_BIT_WIDTH                    (1)
#define CMIF_RFM_LIGHT_FNG_REJECT_FG0RJT_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_REJECT_FG0RJT_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_REJECT_FG0RJT_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_REJECT_FG0RJT_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_LIGHT_FNG_REJECT_FG0RJT_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_REJECT_FG0RJT_FLD_RD()                     ((M_CMIF_RFM_LIGHT_FNG_REJECT_RD() & CMIF_RFM_LIGHT_FNG_REJECT_FG0RJT_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_REJECT_FG0RJT_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG3STA_BIT_LSB                     (6)
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG3STA_BIT_WIDTH                   (2)
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG3STA_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_STS_OUT_FG3STA_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_STS_OUT_FG3STA_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG3STA_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_LIGHT_FNG_STS_OUT_FG3STA_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG3STA_FLD_RD()                    ((M_CMIF_RFM_LIGHT_FNG_STS_OUT_RD() & CMIF_RFM_LIGHT_FNG_STS_OUT_FG3STA_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_STS_OUT_FG3STA_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG2STA_BIT_LSB                     (4)
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG2STA_BIT_WIDTH                   (2)
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG2STA_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_STS_OUT_FG2STA_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_STS_OUT_FG2STA_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG2STA_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_LIGHT_FNG_STS_OUT_FG2STA_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG2STA_FLD_RD()                    ((M_CMIF_RFM_LIGHT_FNG_STS_OUT_RD() & CMIF_RFM_LIGHT_FNG_STS_OUT_FG2STA_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_STS_OUT_FG2STA_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG1STA_BIT_LSB                     (2)
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG1STA_BIT_WIDTH                   (2)
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG1STA_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_STS_OUT_FG1STA_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_STS_OUT_FG1STA_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG1STA_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_LIGHT_FNG_STS_OUT_FG1STA_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG1STA_FLD_RD()                    ((M_CMIF_RFM_LIGHT_FNG_STS_OUT_RD() & CMIF_RFM_LIGHT_FNG_STS_OUT_FG1STA_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_STS_OUT_FG1STA_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG0STA_BIT_LSB                     (0)
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG0STA_BIT_WIDTH                   (2)
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG0STA_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_STS_OUT_FG0STA_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_STS_OUT_FG0STA_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG0STA_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_LIGHT_FNG_STS_OUT_FG0STA_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_STS_OUT_FG0STA_FLD_RD()                    ((M_CMIF_RFM_LIGHT_FNG_STS_OUT_RD() & CMIF_RFM_LIGHT_FNG_STS_OUT_FG0STA_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_STS_OUT_FG0STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG7EN_BIT_LSB                     (7)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG7EN_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG7EN_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG7EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG7EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG7EN_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG7EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG7EN_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_0_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG7EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG7EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG6EN_BIT_LSB                     (6)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG6EN_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG6EN_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG6EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG6EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG6EN_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG6EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG6EN_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_0_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG6EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG6EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG5EN_BIT_LSB                     (5)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG5EN_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG5EN_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG5EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG5EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG5EN_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG5EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG5EN_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_0_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG5EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG5EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG4EN_BIT_LSB                     (4)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG4EN_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG4EN_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG4EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG4EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG4EN_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG4EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG4EN_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_0_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG4EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG4EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG3EN_BIT_LSB                     (3)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG3EN_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG3EN_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG3EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG3EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG3EN_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG3EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG3EN_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_0_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG3EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG3EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG2EN_BIT_LSB                     (2)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG2EN_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG2EN_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG2EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG2EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG2EN_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG2EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG2EN_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_0_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG2EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG2EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG1EN_BIT_LSB                     (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG1EN_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG1EN_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG1EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG1EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG1EN_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG1EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG1EN_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_0_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG1EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG1EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG0EN_BIT_LSB                     (0)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG0EN_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG0EN_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG0EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG0EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG0EN_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG0EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG0EN_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_0_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG0EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_0_C_FG0EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG7AR_BIT_LSB                     (7)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG7AR_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG7AR_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG7AR_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG7AR_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG7AR_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG7AR_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG7AR_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_1_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG7AR_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG7AR_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG6AR_BIT_LSB                     (6)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG6AR_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG6AR_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG6AR_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG6AR_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG6AR_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG6AR_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG6AR_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_1_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG6AR_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG6AR_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG5AR_BIT_LSB                     (5)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG5AR_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG5AR_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG5AR_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG5AR_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG5AR_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG5AR_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG5AR_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_1_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG5AR_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG5AR_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG4AR_BIT_LSB                     (4)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG4AR_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG4AR_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG4AR_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG4AR_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG4AR_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG4AR_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG4AR_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_1_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG4AR_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG4AR_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG3AR_BIT_LSB                     (3)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG3AR_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG3AR_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG3AR_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG3AR_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG3AR_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG3AR_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG3AR_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_1_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG3AR_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG3AR_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG2AR_BIT_LSB                     (2)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG2AR_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG2AR_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG2AR_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG2AR_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG2AR_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG2AR_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG2AR_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_1_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG2AR_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG2AR_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG1AR_BIT_LSB                     (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG1AR_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG1AR_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG1AR_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG1AR_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG1AR_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG1AR_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG1AR_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_1_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG1AR_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG1AR_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG0AR_BIT_LSB                     (0)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG0AR_BIT_WIDTH                   (1)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG0AR_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG0AR_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG0AR_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG0AR_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG0AR_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG0AR_FLD_RD(i)                   ((M_CMIF_RFM_HEAVY_FNG_CTRL_1_C_RD(i) & CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG0AR_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CTRL_1_C_FG0AR_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CFG_C_FG7RLID_BIT_LSB                      (28)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG7RLID_BIT_WIDTH                    (3)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG7RLID_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CFG_C_FG7RLID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CFG_C_FG7RLID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG7RLID_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_HEAVY_FNG_CFG_C_FG7RLID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG7RLID_FLD_RD(i)                    ((M_CMIF_RFM_HEAVY_FNG_CFG_C_RD(i) & CMIF_RFM_HEAVY_FNG_CFG_C_FG7RLID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CFG_C_FG7RLID_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CFG_C_FG6RLID_BIT_LSB                      (24)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG6RLID_BIT_WIDTH                    (3)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG6RLID_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CFG_C_FG6RLID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CFG_C_FG6RLID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG6RLID_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_HEAVY_FNG_CFG_C_FG6RLID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG6RLID_FLD_RD(i)                    ((M_CMIF_RFM_HEAVY_FNG_CFG_C_RD(i) & CMIF_RFM_HEAVY_FNG_CFG_C_FG6RLID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CFG_C_FG6RLID_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CFG_C_FG5RLID_BIT_LSB                      (20)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG5RLID_BIT_WIDTH                    (3)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG5RLID_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CFG_C_FG5RLID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CFG_C_FG5RLID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG5RLID_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_HEAVY_FNG_CFG_C_FG5RLID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG5RLID_FLD_RD(i)                    ((M_CMIF_RFM_HEAVY_FNG_CFG_C_RD(i) & CMIF_RFM_HEAVY_FNG_CFG_C_FG5RLID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CFG_C_FG5RLID_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CFG_C_FG4RLID_BIT_LSB                      (16)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG4RLID_BIT_WIDTH                    (3)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG4RLID_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CFG_C_FG4RLID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CFG_C_FG4RLID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG4RLID_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_HEAVY_FNG_CFG_C_FG4RLID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG4RLID_FLD_RD(i)                    ((M_CMIF_RFM_HEAVY_FNG_CFG_C_RD(i) & CMIF_RFM_HEAVY_FNG_CFG_C_FG4RLID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CFG_C_FG4RLID_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CFG_C_FG3RLID_BIT_LSB                      (12)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG3RLID_BIT_WIDTH                    (3)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG3RLID_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CFG_C_FG3RLID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CFG_C_FG3RLID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG3RLID_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_HEAVY_FNG_CFG_C_FG3RLID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG3RLID_FLD_RD(i)                    ((M_CMIF_RFM_HEAVY_FNG_CFG_C_RD(i) & CMIF_RFM_HEAVY_FNG_CFG_C_FG3RLID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CFG_C_FG3RLID_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CFG_C_FG2RLID_BIT_LSB                      (8)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG2RLID_BIT_WIDTH                    (3)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG2RLID_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CFG_C_FG2RLID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CFG_C_FG2RLID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG2RLID_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_HEAVY_FNG_CFG_C_FG2RLID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG2RLID_FLD_RD(i)                    ((M_CMIF_RFM_HEAVY_FNG_CFG_C_RD(i) & CMIF_RFM_HEAVY_FNG_CFG_C_FG2RLID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CFG_C_FG2RLID_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CFG_C_FG1RLID_BIT_LSB                      (4)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG1RLID_BIT_WIDTH                    (3)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG1RLID_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CFG_C_FG1RLID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CFG_C_FG1RLID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG1RLID_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_HEAVY_FNG_CFG_C_FG1RLID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG1RLID_FLD_RD(i)                    ((M_CMIF_RFM_HEAVY_FNG_CFG_C_RD(i) & CMIF_RFM_HEAVY_FNG_CFG_C_FG1RLID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CFG_C_FG1RLID_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_CFG_C_FG0RLID_BIT_LSB                      (0)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG0RLID_BIT_WIDTH                    (3)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG0RLID_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_CFG_C_FG0RLID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_CFG_C_FG0RLID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG0RLID_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_HEAVY_FNG_CFG_C_FG0RLID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_CFG_C_FG0RLID_FLD_RD(i)                    ((M_CMIF_RFM_HEAVY_FNG_CFG_C_RD(i) & CMIF_RFM_HEAVY_FNG_CFG_C_FG0RLID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_CFG_C_FG0RLID_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_C_FG7STA_BIT_LSB                       (14)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG7STA_BIT_WIDTH                     (2)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG7STA_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_C_FG7STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_C_FG7STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_C_FG7STA_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_C_FG7STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG7STA_FLD_RD(i)                     ((M_CMIF_RFM_HEAVY_FNG_STS_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_C_FG7STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_C_FG7STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_C_FG6STA_BIT_LSB                       (12)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG6STA_BIT_WIDTH                     (2)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG6STA_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_C_FG6STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_C_FG6STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_C_FG6STA_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_C_FG6STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG6STA_FLD_RD(i)                     ((M_CMIF_RFM_HEAVY_FNG_STS_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_C_FG6STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_C_FG6STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_C_FG5STA_BIT_LSB                       (10)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG5STA_BIT_WIDTH                     (2)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG5STA_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_C_FG5STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_C_FG5STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_C_FG5STA_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_C_FG5STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG5STA_FLD_RD(i)                     ((M_CMIF_RFM_HEAVY_FNG_STS_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_C_FG5STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_C_FG5STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_C_FG4STA_BIT_LSB                       (8)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG4STA_BIT_WIDTH                     (2)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG4STA_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_C_FG4STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_C_FG4STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_C_FG4STA_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_C_FG4STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG4STA_FLD_RD(i)                     ((M_CMIF_RFM_HEAVY_FNG_STS_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_C_FG4STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_C_FG4STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_C_FG3STA_BIT_LSB                       (6)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG3STA_BIT_WIDTH                     (2)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG3STA_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_C_FG3STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_C_FG3STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_C_FG3STA_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_C_FG3STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG3STA_FLD_RD(i)                     ((M_CMIF_RFM_HEAVY_FNG_STS_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_C_FG3STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_C_FG3STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_C_FG2STA_BIT_LSB                       (4)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG2STA_BIT_WIDTH                     (2)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG2STA_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_C_FG2STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_C_FG2STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_C_FG2STA_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_C_FG2STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG2STA_FLD_RD(i)                     ((M_CMIF_RFM_HEAVY_FNG_STS_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_C_FG2STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_C_FG2STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_C_FG1STA_BIT_LSB                       (2)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG1STA_BIT_WIDTH                     (2)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG1STA_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_C_FG1STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_C_FG1STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_C_FG1STA_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_C_FG1STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG1STA_FLD_RD(i)                     ((M_CMIF_RFM_HEAVY_FNG_STS_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_C_FG1STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_C_FG1STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_C_FG0STA_BIT_LSB                       (0)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG0STA_BIT_WIDTH                     (2)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG0STA_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_C_FG0STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_C_FG0STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_C_FG0STA_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_C_FG0STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_C_FG0STA_FLD_RD(i)                     ((M_CMIF_RFM_HEAVY_FNG_STS_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_C_FG0STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_C_FG0STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG7RJT_BIT_LSB                    (7)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG7RJT_BIT_WIDTH                  (1)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG7RJT_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_REJECT_C_FG7RJT_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG7RJT_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG7RJT_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG7RJT_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG7RJT_FLD_RD(i)                  ((M_CMIF_RFM_HEAVY_FNG_REJECT_C_RD(i) & CMIF_RFM_HEAVY_FNG_REJECT_C_FG7RJT_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_REJECT_C_FG7RJT_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG6RJT_BIT_LSB                    (6)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG6RJT_BIT_WIDTH                  (1)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG6RJT_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_REJECT_C_FG6RJT_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG6RJT_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG6RJT_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG6RJT_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG6RJT_FLD_RD(i)                  ((M_CMIF_RFM_HEAVY_FNG_REJECT_C_RD(i) & CMIF_RFM_HEAVY_FNG_REJECT_C_FG6RJT_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_REJECT_C_FG6RJT_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG5RJT_BIT_LSB                    (5)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG5RJT_BIT_WIDTH                  (1)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG5RJT_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_REJECT_C_FG5RJT_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG5RJT_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG5RJT_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG5RJT_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG5RJT_FLD_RD(i)                  ((M_CMIF_RFM_HEAVY_FNG_REJECT_C_RD(i) & CMIF_RFM_HEAVY_FNG_REJECT_C_FG5RJT_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_REJECT_C_FG5RJT_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG4RJT_BIT_LSB                    (4)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG4RJT_BIT_WIDTH                  (1)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG4RJT_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_REJECT_C_FG4RJT_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG4RJT_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG4RJT_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG4RJT_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG4RJT_FLD_RD(i)                  ((M_CMIF_RFM_HEAVY_FNG_REJECT_C_RD(i) & CMIF_RFM_HEAVY_FNG_REJECT_C_FG4RJT_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_REJECT_C_FG4RJT_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG3RJT_BIT_LSB                    (3)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG3RJT_BIT_WIDTH                  (1)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG3RJT_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_REJECT_C_FG3RJT_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG3RJT_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG3RJT_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG3RJT_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG3RJT_FLD_RD(i)                  ((M_CMIF_RFM_HEAVY_FNG_REJECT_C_RD(i) & CMIF_RFM_HEAVY_FNG_REJECT_C_FG3RJT_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_REJECT_C_FG3RJT_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG2RJT_BIT_LSB                    (2)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG2RJT_BIT_WIDTH                  (1)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG2RJT_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_REJECT_C_FG2RJT_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG2RJT_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG2RJT_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG2RJT_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG2RJT_FLD_RD(i)                  ((M_CMIF_RFM_HEAVY_FNG_REJECT_C_RD(i) & CMIF_RFM_HEAVY_FNG_REJECT_C_FG2RJT_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_REJECT_C_FG2RJT_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG1RJT_BIT_LSB                    (1)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG1RJT_BIT_WIDTH                  (1)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG1RJT_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_REJECT_C_FG1RJT_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG1RJT_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG1RJT_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG1RJT_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG1RJT_FLD_RD(i)                  ((M_CMIF_RFM_HEAVY_FNG_REJECT_C_RD(i) & CMIF_RFM_HEAVY_FNG_REJECT_C_FG1RJT_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_REJECT_C_FG1RJT_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG0RJT_BIT_LSB                    (0)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG0RJT_BIT_WIDTH                  (1)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG0RJT_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_REJECT_C_FG0RJT_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG0RJT_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG0RJT_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_HEAVY_FNG_REJECT_C_FG0RJT_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_REJECT_C_FG0RJT_FLD_RD(i)                  ((M_CMIF_RFM_HEAVY_FNG_REJECT_C_RD(i) & CMIF_RFM_HEAVY_FNG_REJECT_C_FG0RJT_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_REJECT_C_FG0RJT_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG7STA_BIT_LSB                   (14)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG7STA_BIT_WIDTH                 (2)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG7STA_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG7STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG7STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG7STA_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG7STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG7STA_FLD_RD(i)                 ((M_CMIF_RFM_HEAVY_FNG_STS_OUT_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG7STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG7STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG6STA_BIT_LSB                   (12)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG6STA_BIT_WIDTH                 (2)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG6STA_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG6STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG6STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG6STA_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG6STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG6STA_FLD_RD(i)                 ((M_CMIF_RFM_HEAVY_FNG_STS_OUT_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG6STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG6STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG5STA_BIT_LSB                   (10)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG5STA_BIT_WIDTH                 (2)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG5STA_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG5STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG5STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG5STA_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG5STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG5STA_FLD_RD(i)                 ((M_CMIF_RFM_HEAVY_FNG_STS_OUT_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG5STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG5STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG4STA_BIT_LSB                   (8)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG4STA_BIT_WIDTH                 (2)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG4STA_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG4STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG4STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG4STA_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG4STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG4STA_FLD_RD(i)                 ((M_CMIF_RFM_HEAVY_FNG_STS_OUT_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG4STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG4STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG3STA_BIT_LSB                   (6)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG3STA_BIT_WIDTH                 (2)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG3STA_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG3STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG3STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG3STA_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG3STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG3STA_FLD_RD(i)                 ((M_CMIF_RFM_HEAVY_FNG_STS_OUT_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG3STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG3STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG2STA_BIT_LSB                   (4)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG2STA_BIT_WIDTH                 (2)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG2STA_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG2STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG2STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG2STA_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG2STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG2STA_FLD_RD(i)                 ((M_CMIF_RFM_HEAVY_FNG_STS_OUT_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG2STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG2STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG1STA_BIT_LSB                   (2)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG1STA_BIT_WIDTH                 (2)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG1STA_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG1STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG1STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG1STA_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG1STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG1STA_FLD_RD(i)                 ((M_CMIF_RFM_HEAVY_FNG_STS_OUT_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG1STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG1STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG0STA_BIT_LSB                   (0)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG0STA_BIT_WIDTH                 (2)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG0STA_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG0STA_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG0STA_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG0STA_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG0STA_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG0STA_FLD_RD(i)                 ((M_CMIF_RFM_HEAVY_FNG_STS_OUT_C_RD(i) & CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG0STA_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STS_OUT_C_FG0STA_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_EN_BIT_LSB                  (31)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_EN_BIT_WIDTH                (1)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_EN_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_EN_FLD_RD()                 ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_RL_ID_BIT_LSB               (28)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_RL_ID_BIT_WIDTH             (3)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_RL_ID_BIT_MASK              ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_RL_ID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_RL_ID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_RL_ID_FLD_WR(reg, val)      (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_RL_ID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_RL_ID_FLD_RD()              ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_RL_ID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG7_RL_ID_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_EN_BIT_LSB                  (27)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_EN_BIT_WIDTH                (1)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_EN_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_EN_FLD_RD()                 ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_RL_ID_BIT_LSB               (24)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_RL_ID_BIT_WIDTH             (3)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_RL_ID_BIT_MASK              ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_RL_ID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_RL_ID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_RL_ID_FLD_WR(reg, val)      (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_RL_ID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_RL_ID_FLD_RD()              ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_RL_ID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG6_RL_ID_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_EN_BIT_LSB                  (23)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_EN_BIT_WIDTH                (1)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_EN_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_EN_FLD_RD()                 ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_RL_ID_BIT_LSB               (20)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_RL_ID_BIT_WIDTH             (3)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_RL_ID_BIT_MASK              ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_RL_ID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_RL_ID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_RL_ID_FLD_WR(reg, val)      (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_RL_ID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_RL_ID_FLD_RD()              ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_RL_ID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG5_RL_ID_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_EN_BIT_LSB                  (19)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_EN_BIT_WIDTH                (1)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_EN_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_EN_FLD_RD()                 ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_RL_ID_BIT_LSB               (16)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_RL_ID_BIT_WIDTH             (3)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_RL_ID_BIT_MASK              ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_RL_ID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_RL_ID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_RL_ID_FLD_WR(reg, val)      (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_RL_ID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_RL_ID_FLD_RD()              ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_RL_ID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG4_RL_ID_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_EN_BIT_LSB                  (15)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_EN_BIT_WIDTH                (1)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_EN_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_EN_FLD_RD()                 ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_RL_ID_BIT_LSB               (12)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_RL_ID_BIT_WIDTH             (3)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_RL_ID_BIT_MASK              ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_RL_ID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_RL_ID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_RL_ID_FLD_WR(reg, val)      (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_RL_ID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_RL_ID_FLD_RD()              ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_RL_ID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG3_RL_ID_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_EN_BIT_LSB                  (11)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_EN_BIT_WIDTH                (1)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_EN_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_EN_FLD_RD()                 ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_RL_ID_BIT_LSB               (8)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_RL_ID_BIT_WIDTH             (3)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_RL_ID_BIT_MASK              ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_RL_ID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_RL_ID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_RL_ID_FLD_WR(reg, val)      (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_RL_ID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_RL_ID_FLD_RD()              ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_RL_ID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG2_RL_ID_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_EN_BIT_LSB                  (7)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_EN_BIT_WIDTH                (1)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_EN_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_EN_FLD_RD()                 ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_RL_ID_BIT_LSB               (4)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_RL_ID_BIT_WIDTH             (3)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_RL_ID_BIT_MASK              ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_RL_ID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_RL_ID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_RL_ID_FLD_WR(reg, val)      (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_RL_ID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_RL_ID_FLD_RD()              ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_RL_ID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG1_RL_ID_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_EN_BIT_LSB                  (3)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_EN_BIT_WIDTH                (1)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_EN_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_EN_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_EN_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_EN_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_EN_FLD_RD()                 ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_EN_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_EN_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_RL_ID_BIT_LSB               (0)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_RL_ID_BIT_WIDTH             (3)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_RL_ID_BIT_MASK              ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_RL_ID_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_RL_ID_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_RL_ID_FLD_WR(reg, val)      (reg |= (val) << CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_RL_ID_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_RL_ID_FLD_RD()              ((M_CMIF_RFM_HEAVY_FNG_STA_OUT_C0_RD() & CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_RL_ID_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_STA_OUT_C0_FG0_RL_ID_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB          (0)
#define CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_WIDTH        (16)
#define CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_MASK         ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_FLD_WR(reg, val) (reg |= (val) << CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_FLD_RD(i)        ((M_CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG_RD(i) & CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG_OFFSET_ECHIP_BIT_LSB       (0)
#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG_OFFSET_ECHIP_BIT_WIDTH     (16)
#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG_OFFSET_ECHIP_BIT_MASK      ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG_OFFSET_ECHIP_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG_OFFSET_ECHIP_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG_OFFSET_ECHIP_FLD_WR(reg, val) (reg |= (val) << CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG_OFFSET_ECHIP_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG_OFFSET_ECHIP_FLD_RD(i)     ((M_CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG_RD(i) & CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG_OFFSET_ECHIP_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_GSR_ADDR_C0_FNG_OFFSET_ECHIP_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG_OFFSET_ECHIP_BIT_LSB       (0)
#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG_OFFSET_ECHIP_BIT_WIDTH     (16)
#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG_OFFSET_ECHIP_BIT_MASK      ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG_OFFSET_ECHIP_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG_OFFSET_ECHIP_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG_OFFSET_ECHIP_FLD_WR(reg, val) (reg |= (val) << CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG_OFFSET_ECHIP_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG_OFFSET_ECHIP_FLD_RD(i)     ((M_CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG_RD(i) & CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG_OFFSET_ECHIP_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_GSR_ADDR_C1_FNG_OFFSET_ECHIP_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG_OFFSET_ECHIP_BIT_LSB       (0)
#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG_OFFSET_ECHIP_BIT_WIDTH     (16)
#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG_OFFSET_ECHIP_BIT_MASK      ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG_OFFSET_ECHIP_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG_OFFSET_ECHIP_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG_OFFSET_ECHIP_FLD_WR(reg, val) (reg |= (val) << CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG_OFFSET_ECHIP_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG_OFFSET_ECHIP_FLD_RD(i)     ((M_CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG_RD(i) & CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG_OFFSET_ECHIP_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_GSR_ADDR_C2_FNG_OFFSET_ECHIP_BIT_LSB)

#define CMIF_RFM_LIGHT_FNG_SYM_IDX_SYM_IDX_BIT_LSB                    (0)
#define CMIF_RFM_LIGHT_FNG_SYM_IDX_SYM_IDX_BIT_WIDTH                  (8)
#define CMIF_RFM_LIGHT_FNG_SYM_IDX_SYM_IDX_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_LIGHT_FNG_SYM_IDX_SYM_IDX_BIT_WIDTH)-1) << CMIF_RFM_LIGHT_FNG_SYM_IDX_SYM_IDX_BIT_LSB) )
#define CMIF_RFM_LIGHT_FNG_SYM_IDX_SYM_IDX_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_LIGHT_FNG_SYM_IDX_SYM_IDX_BIT_LSB)
#define CMIF_RFM_LIGHT_FNG_SYM_IDX_SYM_IDX_FLD_RD()                   ((M_CMIF_RFM_LIGHT_FNG_SYM_IDX_RD() & CMIF_RFM_LIGHT_FNG_SYM_IDX_SYM_IDX_BIT_MASK) >> CMIF_RFM_LIGHT_FNG_SYM_IDX_SYM_IDX_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL_SYM_IDX_BIT_LSB              (0)
#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL_SYM_IDX_BIT_WIDTH            (8)
#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL_SYM_IDX_BIT_MASK             ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL_SYM_IDX_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL_SYM_IDX_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL_SYM_IDX_FLD_WR(reg, val)     (reg |= (val) << CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL_SYM_IDX_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL_SYM_IDX_FLD_RD(i)            ((M_CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL_RD(i) & CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL_SYM_IDX_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_SYM_IDX_C0_RL_SYM_IDX_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL_SYM_IDX_BIT_LSB              (0)
#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL_SYM_IDX_BIT_WIDTH            (8)
#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL_SYM_IDX_BIT_MASK             ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL_SYM_IDX_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL_SYM_IDX_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL_SYM_IDX_FLD_WR(reg, val)     (reg |= (val) << CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL_SYM_IDX_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL_SYM_IDX_FLD_RD(i)            ((M_CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL_RD(i) & CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL_SYM_IDX_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_SYM_IDX_C1_RL_SYM_IDX_BIT_LSB)

#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C2_SYM_IDX_BIT_LSB                 (0)
#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C2_SYM_IDX_BIT_WIDTH               (8)
#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C2_SYM_IDX_BIT_MASK                ((UINT32) (((1<<CMIF_RFM_HEAVY_FNG_SYM_IDX_C2_SYM_IDX_BIT_WIDTH)-1) << CMIF_RFM_HEAVY_FNG_SYM_IDX_C2_SYM_IDX_BIT_LSB) )
#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C2_SYM_IDX_FLD_WR(reg, val)        (reg |= (val) << CMIF_RFM_HEAVY_FNG_SYM_IDX_C2_SYM_IDX_BIT_LSB)
#define CMIF_RFM_HEAVY_FNG_SYM_IDX_C2_SYM_IDX_FLD_RD()                ((M_CMIF_RFM_HEAVY_FNG_SYM_IDX_C2_RD() & CMIF_RFM_HEAVY_FNG_SYM_IDX_C2_SYM_IDX_BIT_MASK) >> CMIF_RFM_HEAVY_FNG_SYM_IDX_C2_SYM_IDX_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG7EN_BIT_LSB                  (7)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG7EN_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG7EN_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG7EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG7EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG7EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG7EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG7EN_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG7EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG7EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG6EN_BIT_LSB                  (6)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG6EN_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG6EN_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG6EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG6EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG6EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG6EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG6EN_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG6EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG6EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG5EN_BIT_LSB                  (5)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG5EN_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG5EN_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG5EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG5EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG5EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG5EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG5EN_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG5EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG5EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG4EN_BIT_LSB                  (4)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG4EN_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG4EN_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG4EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG4EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG4EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG4EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG4EN_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG4EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG4EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG3EN_BIT_LSB                  (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG3EN_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG3EN_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG3EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG3EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG3EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG3EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG3EN_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG3EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG3EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG2EN_BIT_LSB                  (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG2EN_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG2EN_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG2EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG2EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG2EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG2EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG2EN_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG2EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG2EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG1EN_BIT_LSB                  (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG1EN_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG1EN_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG1EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG1EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG1EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG1EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG1EN_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG1EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG1EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG0EN_BIT_LSB                  (0)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG0EN_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG0EN_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG0EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG0EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG0EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG0EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG0EN_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG0EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_0_FG0EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG7AR_BIT_LSB                  (7)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG7AR_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG7AR_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG7AR_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG7AR_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG7AR_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG7AR_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG7AR_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG7AR_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG7AR_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG6AR_BIT_LSB                  (6)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG6AR_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG6AR_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG6AR_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG6AR_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG6AR_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG6AR_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG6AR_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG6AR_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG6AR_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG5AR_BIT_LSB                  (5)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG5AR_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG5AR_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG5AR_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG5AR_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG5AR_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG5AR_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG5AR_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG5AR_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG5AR_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG4AR_BIT_LSB                  (4)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG4AR_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG4AR_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG4AR_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG4AR_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG4AR_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG4AR_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG4AR_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG4AR_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG4AR_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG3AR_BIT_LSB                  (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG3AR_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG3AR_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG3AR_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG3AR_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG3AR_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG3AR_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG3AR_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG3AR_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG3AR_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG2AR_BIT_LSB                  (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG2AR_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG2AR_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG2AR_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG2AR_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG2AR_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG2AR_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG2AR_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG2AR_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG2AR_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG1AR_BIT_LSB                  (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG1AR_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG1AR_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG1AR_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG1AR_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG1AR_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG1AR_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG1AR_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG1AR_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG1AR_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG0AR_BIT_LSB                  (0)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG0AR_BIT_WIDTH                (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG0AR_BIT_MASK                 ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG0AR_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG0AR_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG0AR_FLD_WR(reg, val)         (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG0AR_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG0AR_FLD_RD()                 ((M_CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG0AR_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CTRL_1_FG0AR_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG7RLID_BIT_LSB                   (28)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG7RLID_BIT_WIDTH                 (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG7RLID_BIT_MASK                  ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG7RLID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG7RLID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG7RLID_FLD_WR(reg, val)          (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG7RLID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG7RLID_FLD_RD()                  ((M_CMIF_DSDS_RFM_HEAVY_FNG_CFG_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG7RLID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG7RLID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG6RLID_BIT_LSB                   (24)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG6RLID_BIT_WIDTH                 (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG6RLID_BIT_MASK                  ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG6RLID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG6RLID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG6RLID_FLD_WR(reg, val)          (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG6RLID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG6RLID_FLD_RD()                  ((M_CMIF_DSDS_RFM_HEAVY_FNG_CFG_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG6RLID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG6RLID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG5RLID_BIT_LSB                   (20)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG5RLID_BIT_WIDTH                 (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG5RLID_BIT_MASK                  ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG5RLID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG5RLID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG5RLID_FLD_WR(reg, val)          (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG5RLID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG5RLID_FLD_RD()                  ((M_CMIF_DSDS_RFM_HEAVY_FNG_CFG_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG5RLID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG5RLID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG4RLID_BIT_LSB                   (16)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG4RLID_BIT_WIDTH                 (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG4RLID_BIT_MASK                  ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG4RLID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG4RLID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG4RLID_FLD_WR(reg, val)          (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG4RLID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG4RLID_FLD_RD()                  ((M_CMIF_DSDS_RFM_HEAVY_FNG_CFG_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG4RLID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG4RLID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG3RLID_BIT_LSB                   (12)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG3RLID_BIT_WIDTH                 (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG3RLID_BIT_MASK                  ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG3RLID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG3RLID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG3RLID_FLD_WR(reg, val)          (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG3RLID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG3RLID_FLD_RD()                  ((M_CMIF_DSDS_RFM_HEAVY_FNG_CFG_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG3RLID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG3RLID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG2RLID_BIT_LSB                   (8)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG2RLID_BIT_WIDTH                 (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG2RLID_BIT_MASK                  ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG2RLID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG2RLID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG2RLID_FLD_WR(reg, val)          (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG2RLID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG2RLID_FLD_RD()                  ((M_CMIF_DSDS_RFM_HEAVY_FNG_CFG_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG2RLID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG2RLID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG1RLID_BIT_LSB                   (4)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG1RLID_BIT_WIDTH                 (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG1RLID_BIT_MASK                  ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG1RLID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG1RLID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG1RLID_FLD_WR(reg, val)          (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG1RLID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG1RLID_FLD_RD()                  ((M_CMIF_DSDS_RFM_HEAVY_FNG_CFG_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG1RLID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG1RLID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG0RLID_BIT_LSB                   (0)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG0RLID_BIT_WIDTH                 (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG0RLID_BIT_MASK                  ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG0RLID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG0RLID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG0RLID_FLD_WR(reg, val)          (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG0RLID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG0RLID_FLD_RD()                  ((M_CMIF_DSDS_RFM_HEAVY_FNG_CFG_RD() & CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG0RLID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_CFG_FG0RLID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG7STA_BIT_LSB                    (14)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG7STA_BIT_WIDTH                  (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG7STA_BIT_MASK                   ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_FG7STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG7STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG7STA_FLD_WR(reg, val)           (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG7STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG7STA_FLD_RD()                   ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_FG7STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_FG7STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG6STA_BIT_LSB                    (12)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG6STA_BIT_WIDTH                  (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG6STA_BIT_MASK                   ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_FG6STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG6STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG6STA_FLD_WR(reg, val)           (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG6STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG6STA_FLD_RD()                   ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_FG6STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_FG6STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG5STA_BIT_LSB                    (10)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG5STA_BIT_WIDTH                  (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG5STA_BIT_MASK                   ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_FG5STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG5STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG5STA_FLD_WR(reg, val)           (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG5STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG5STA_FLD_RD()                   ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_FG5STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_FG5STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG4STA_BIT_LSB                    (8)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG4STA_BIT_WIDTH                  (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG4STA_BIT_MASK                   ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_FG4STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG4STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG4STA_FLD_WR(reg, val)           (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG4STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG4STA_FLD_RD()                   ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_FG4STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_FG4STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG3STA_BIT_LSB                    (6)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG3STA_BIT_WIDTH                  (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG3STA_BIT_MASK                   ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_FG3STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG3STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG3STA_FLD_WR(reg, val)           (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG3STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG3STA_FLD_RD()                   ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_FG3STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_FG3STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG2STA_BIT_LSB                    (4)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG2STA_BIT_WIDTH                  (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG2STA_BIT_MASK                   ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_FG2STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG2STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG2STA_FLD_WR(reg, val)           (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG2STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG2STA_FLD_RD()                   ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_FG2STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_FG2STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG1STA_BIT_LSB                    (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG1STA_BIT_WIDTH                  (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG1STA_BIT_MASK                   ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_FG1STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG1STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG1STA_FLD_WR(reg, val)           (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG1STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG1STA_FLD_RD()                   ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_FG1STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_FG1STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG0STA_BIT_LSB                    (0)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG0STA_BIT_WIDTH                  (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG0STA_BIT_MASK                   ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_FG0STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG0STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG0STA_FLD_WR(reg, val)           (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_FG0STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_FG0STA_FLD_RD()                   ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_FG0STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_FG0STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG7STA_BIT_LSB                (14)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG7STA_BIT_WIDTH              (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG7STA_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG7STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG7STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG7STA_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG7STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG7STA_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG7STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG7STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG6STA_BIT_LSB                (12)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG6STA_BIT_WIDTH              (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG6STA_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG6STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG6STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG6STA_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG6STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG6STA_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG6STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG6STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG5STA_BIT_LSB                (10)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG5STA_BIT_WIDTH              (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG5STA_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG5STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG5STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG5STA_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG5STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG5STA_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG5STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG5STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG4STA_BIT_LSB                (8)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG4STA_BIT_WIDTH              (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG4STA_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG4STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG4STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG4STA_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG4STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG4STA_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG4STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG4STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG3STA_BIT_LSB                (6)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG3STA_BIT_WIDTH              (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG3STA_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG3STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG3STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG3STA_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG3STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG3STA_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG3STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG3STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG2STA_BIT_LSB                (4)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG2STA_BIT_WIDTH              (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG2STA_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG2STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG2STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG2STA_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG2STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG2STA_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG2STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG2STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG1STA_BIT_LSB                (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG1STA_BIT_WIDTH              (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG1STA_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG1STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG1STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG1STA_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG1STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG1STA_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG1STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG1STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG0STA_BIT_LSB                (0)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG0STA_BIT_WIDTH              (2)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG0STA_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG0STA_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG0STA_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG0STA_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG0STA_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG0STA_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG0STA_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STS_OUT_FG0STA_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_EN_BIT_LSB                (31)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_EN_BIT_WIDTH              (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_EN_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_EN_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_EN_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_RL_ID_BIT_LSB             (28)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_RL_ID_BIT_WIDTH           (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_RL_ID_BIT_MASK            ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_RL_ID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_RL_ID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_RL_ID_FLD_WR(reg, val)    (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_RL_ID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_RL_ID_FLD_RD()            ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_RL_ID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG7_RL_ID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_EN_BIT_LSB                (27)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_EN_BIT_WIDTH              (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_EN_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_EN_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_EN_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_RL_ID_BIT_LSB             (24)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_RL_ID_BIT_WIDTH           (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_RL_ID_BIT_MASK            ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_RL_ID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_RL_ID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_RL_ID_FLD_WR(reg, val)    (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_RL_ID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_RL_ID_FLD_RD()            ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_RL_ID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG6_RL_ID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_EN_BIT_LSB                (23)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_EN_BIT_WIDTH              (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_EN_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_EN_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_EN_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_RL_ID_BIT_LSB             (20)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_RL_ID_BIT_WIDTH           (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_RL_ID_BIT_MASK            ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_RL_ID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_RL_ID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_RL_ID_FLD_WR(reg, val)    (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_RL_ID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_RL_ID_FLD_RD()            ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_RL_ID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG5_RL_ID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_EN_BIT_LSB                (19)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_EN_BIT_WIDTH              (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_EN_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_EN_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_EN_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_RL_ID_BIT_LSB             (16)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_RL_ID_BIT_WIDTH           (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_RL_ID_BIT_MASK            ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_RL_ID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_RL_ID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_RL_ID_FLD_WR(reg, val)    (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_RL_ID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_RL_ID_FLD_RD()            ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_RL_ID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG4_RL_ID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_EN_BIT_LSB                (15)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_EN_BIT_WIDTH              (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_EN_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_EN_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_EN_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_RL_ID_BIT_LSB             (12)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_RL_ID_BIT_WIDTH           (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_RL_ID_BIT_MASK            ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_RL_ID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_RL_ID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_RL_ID_FLD_WR(reg, val)    (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_RL_ID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_RL_ID_FLD_RD()            ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_RL_ID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG3_RL_ID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_EN_BIT_LSB                (11)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_EN_BIT_WIDTH              (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_EN_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_EN_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_EN_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_RL_ID_BIT_LSB             (8)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_RL_ID_BIT_WIDTH           (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_RL_ID_BIT_MASK            ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_RL_ID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_RL_ID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_RL_ID_FLD_WR(reg, val)    (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_RL_ID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_RL_ID_FLD_RD()            ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_RL_ID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG2_RL_ID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_EN_BIT_LSB                (7)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_EN_BIT_WIDTH              (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_EN_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_EN_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_EN_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_RL_ID_BIT_LSB             (4)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_RL_ID_BIT_WIDTH           (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_RL_ID_BIT_MASK            ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_RL_ID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_RL_ID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_RL_ID_FLD_WR(reg, val)    (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_RL_ID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_RL_ID_FLD_RD()            ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_RL_ID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG1_RL_ID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_EN_BIT_LSB                (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_EN_BIT_WIDTH              (1)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_EN_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_EN_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_EN_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_EN_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_EN_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_EN_FLD_RD()               ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_EN_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_EN_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_RL_ID_BIT_LSB             (0)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_RL_ID_BIT_WIDTH           (3)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_RL_ID_BIT_MASK            ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_RL_ID_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_RL_ID_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_RL_ID_FLD_WR(reg, val)    (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_RL_ID_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_RL_ID_FLD_RD()            ((M_CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_RD() & CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_RL_ID_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_STA_OUT_FG0_RL_ID_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB     (0)
#define CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_WIDTH   (16)
#define CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_MASK    ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_FLD_WR(reg, val) (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_FLD_RD(i)   ((M_CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG_RD(i) & CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB)

#define CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX_SYM_IDX_BIT_LSB               (0)
#define CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX_SYM_IDX_BIT_WIDTH             (8)
#define CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX_SYM_IDX_BIT_MASK              ((UINT32) (((1<<CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX_SYM_IDX_BIT_WIDTH)-1) << CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX_SYM_IDX_BIT_LSB) )
#define CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX_SYM_IDX_FLD_WR(reg, val)      (reg |= (val) << CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX_SYM_IDX_BIT_LSB)
#define CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX_SYM_IDX_FLD_RD()              ((M_CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX_RD() & CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX_SYM_IDX_BIT_MASK) >> CMIF_DSDS_RFM_HEAVY_FNG_SYM_IDX_SYM_IDX_BIT_LSB)

#endif /* __RFM_CMIF_H__ */
