{
  "design": {
    "design_info": {
      "boundary_crc": "0xA0FA07F5D6335FA8",
      "device": "xc7z020clg484-1",
      "name": "zycap",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "icap_ctrl_0": "",
      "axi_dma_0": ""
    },
    "interface_ports": {
      "S_AXI_LITE": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "zycap_s_axi_lite_aclk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.000"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "M_AXI_MM2S": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "zycap_s_axi_lite_aclk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_WSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "const_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "default_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY",
            "value_src": "auto_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      }
    },
    "ports": {
      "axi_resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "s_axi_lite_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI_LITE:M_AXI_MM2S",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "axi_resetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "zycap_s_axi_lite_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "mm2s_introut": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "icap_ctrl_0": {
        "vlnv": "shs.ntu:zycap:icap_ctrl:1.0",
        "xci_name": "zycap_icap_ctrl_0_1"
      },
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "zycap_axi_dma_0_0",
        "parameters": {
          "c_include_s2mm": {
            "value": "0"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_mm2s_burst_size": {
            "value": "256"
          },
          "c_sg_length_width": {
            "value": "23"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_LITE_1": {
        "interface_ports": [
          "S_AXI_LITE",
          "axi_dma_0/S_AXI_LITE"
        ]
      },
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXIS_MM2S",
          "icap_ctrl_0/S_AXIS"
        ]
      },
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "M_AXI_MM2S",
          "axi_dma_0/M_AXI_MM2S"
        ]
      }
    },
    "nets": {
      "axi_resetn_1": {
        "ports": [
          "axi_resetn",
          "axi_dma_0/axi_resetn"
        ]
      },
      "s_axi_lite_aclk_1": {
        "ports": [
          "s_axi_lite_aclk",
          "icap_ctrl_0/ACLK",
          "axi_dma_0/s_axi_lite_aclk",
          "axi_dma_0/m_axi_mm2s_aclk"
        ]
      },
      "axi_dma_0_mm2s_introut": {
        "ports": [
          "axi_dma_0/mm2s_introut",
          "mm2s_introut"
        ]
      },
      "axi_dma_0_mm2s_prmry_reset_out_n": {
        "ports": [
          "axi_dma_0/mm2s_prmry_reset_out_n",
          "icap_ctrl_0/ARESETN"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_LITE": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              }
            }
          }
        },
        "memory_maps": {
          "M_AXI_MM2S": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zycap_Reg": {
                "address_block": "/M_AXI_MM2S/Reg",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}