head	1.11;
access;
symbols
	binutils-2_23_2:1.11.20.2
	binutils-2_23_1:1.11.20.1
	binutils-2_23-branch:1.11.0.20
	binutils-2_20_1:1.11.18.2
	binutils-2_20:1.11.18.1
	binutils-2_20-branch:1.11.0.18
	binutils-2_19_1:1.11.16.2
	binutils-2_19:1.11.16.2
	binutils-2_19-branch:1.11.0.16
	binutils-2_18:1.11.14.2
	binutils-2_18-branch:1.11.0.14
	binutils-csl-sourcerygxx-3_4_4-32:1.11.10.4
	binutils-csl-sourcerygxx-3_4_4-25:1.11.10.4
	binutils-2_17:1.11.12.4
	binutils-2_17-branch:1.11.0.12
	binutils-csl-gxxpro-3_4-branch:1.11.10.4.0.2
	binutils-csl-gxxpro-3_4-branchpoint:1.11.10.4
	binutils-2_16_1:1.11.10.4
	binutils-2_16:1.11.10.3
	binutils-csl-arm-2005q1a:1.11.10.1
	binutils-csl-arm-2005q1-branch:1.11.10.1.0.2
	binutils-csl-arm-2005q1-branchpoint:1.11.10.1
	binutils-2_16-branch:1.11.0.10
	binutils-2_15:1.11.8.4
	binutils-2_15-branch:1.11.0.8
	binutils-2_14:1.11.6.4
	binutils-2_14-branch:1.11.0.6
	binutils-2_13_2_1:1.11.4.3
	binutils-2_13_2:1.11.4.2
	binutils-2_13_1:1.11.4.1
	binutils-2_13:1.11.4.1
	binutils-2_13-branch:1.11.0.4
	binutils-2_12_1:1.11.2.2
	binutils-2_12:1.11.2.1
	binutils-2_12-branch:1.11.0.2
	binutils-2_11_2:1.5
	binutils-2_11_1:1.5
	binutils-2_11:1.5
	x86_64versiong3:1.5
	binutils-2_11-branch:1.5.0.2
	binutils-2_10_1:1.2.2.1
	binutils-2_10:1.2.2.1
	binutils-2_10-branch:1.2.0.2
	binutils-2_10-branchpoint:1.2
	binutils_latest_snapshot:1.10
	repo-unification-2000-02-06:1.2
	binu_ss_19990721:1.1.1.1
	binu_ss_19990602:1.1.1.1
	binu_ss_19990502:1.1.1.1
	cygnus:1.1.1;
locks; strict;
comment	@.\" @;


1.11
date	2001.06.19.11.57.19;	author nickc;	state dead;
branches
	1.11.2.1
	1.11.4.1
	1.11.6.1
	1.11.8.1
	1.11.10.1
	1.11.12.1
	1.11.14.1
	1.11.16.1
	1.11.18.1
	1.11.20.1;
next	1.10;

1.10
date	2001.06.13.11.26.37;	author nickc;	state Exp;
branches;
next	1.9;

1.9
date	2001.06.11.20.40.36;	author hjl;	state Exp;
branches;
next	1.8;

1.8
date	2001.04.24.15.22.24;	author nickc;	state Exp;
branches;
next	1.7;

1.7
date	2001.03.25.20.32.29;	author nickc;	state Exp;
branches;
next	1.6;

1.6
date	2001.03.08.23.24.26;	author nickc;	state Exp;
branches;
next	1.5;

1.5
date	2000.11.29.21.45.14;	author nickc;	state Exp;
branches;
next	1.4;

1.4
date	2000.11.06.20.26.51;	author nickc;	state Exp;
branches;
next	1.3;

1.3
date	2000.04.25.22.55.20;	author amodra;	state Exp;
branches;
next	1.2;

1.2
date	99.10.11.04.07.10;	author geoffk;	state Exp;
branches
	1.2.2.1;
next	1.1;

1.1
date	99.05.03.07.28.44;	author rth;	state Exp;
branches
	1.1.1.1;
next	;

1.11.2.1
date	2002.03.08.17.01.22;	author drow;	state Exp;
branches;
next	1.11.2.2;

1.11.2.2
date	2002.05.14.23.51.40;	author drow;	state Exp;
branches;
next	;

1.11.4.1
date	2002.08.05.20.43.47;	author drow;	state Exp;
branches;
next	1.11.4.2;

1.11.4.2
date	2002.12.20.21.33.24;	author drow;	state Exp;
branches;
next	1.11.4.3;

1.11.4.3
date	2003.01.02.01.22.37;	author drow;	state Exp;
branches;
next	;

1.11.6.1
date	2003.04.27.20.36.10;	author drow;	state Exp;
branches;
next	1.11.6.2;

1.11.6.2
date	2003.05.06.02.21.27;	author drow;	state Exp;
branches;
next	1.11.6.3;

1.11.6.3
date	2003.06.02.20.56.02;	author drow;	state Exp;
branches;
next	1.11.6.4;

1.11.6.4
date	2003.06.12.15.54.23;	author drow;	state Exp;
branches;
next	;

1.11.8.1
date	2004.04.09.19.32.18;	author drow;	state Exp;
branches;
next	1.11.8.2;

1.11.8.2
date	2004.05.07.06.32.32;	author drow;	state Exp;
branches;
next	1.11.8.3;

1.11.8.3
date	2004.05.17.16.16.37;	author drow;	state Exp;
branches;
next	1.11.8.4;

1.11.8.4
date	2004.05.17.19.46.22;	author drow;	state Exp;
branches;
next	;

1.11.10.1
date	2005.03.08.17.19.50;	author drow;	state Exp;
branches
	1.11.10.1.2.1;
next	1.11.10.2;

1.11.10.2
date	2005.04.20.19.05.42;	author drow;	state Exp;
branches;
next	1.11.10.3;

1.11.10.3
date	2005.05.02.22.04.16;	author drow;	state Exp;
branches;
next	1.11.10.4;

1.11.10.4
date	2005.06.12.19.13.56;	author drow;	state Exp;
branches;
next	;

1.11.10.1.2.1
date	2005.04.29.15.57.08;	author pbrook;	state dead;
branches;
next	;

1.11.12.1
date	2006.04.16.18.36.44;	author drow;	state Exp;
branches;
next	1.11.12.2;

1.11.12.2
date	2006.05.17.19.13.32;	author drow;	state Exp;
branches;
next	1.11.12.3;

1.11.12.3
date	2006.06.12.13.54.18;	author drow;	state Exp;
branches;
next	1.11.12.4;

1.11.12.4
date	2006.06.23.20.05.47;	author drow;	state Exp;
branches;
next	;

1.11.14.1
date	2007.08.06.21.05.32;	author drow;	state Exp;
branches;
next	1.11.14.2;

1.11.14.2
date	2007.08.28.20.41.00;	author drow;	state Exp;
branches;
next	;

1.11.16.1
date	2008.09.11.08.24.17;	author gingold;	state Exp;
branches;
next	1.11.16.2;

1.11.16.2
date	2008.10.02.08.37.51;	author gingold;	state Exp;
branches;
next	;

1.11.18.1
date	2009.10.16.12.07.03;	author gingold;	state Exp;
branches;
next	1.11.18.2;

1.11.18.2
date	2010.03.03.12.44.19;	author gingold;	state Exp;
branches;
next	;

1.11.20.1
date	2012.11.13.14.51.30;	author gingold;	state Exp;
branches;
next	1.11.20.2;

1.11.20.2
date	2013.03.25.16.03.27;	author gingold;	state Exp;
branches;
next	;

1.2.2.1
date	2000.05.15.00.12.35;	author amodra;	state Exp;
branches;
next	;

1.1.1.1
date	99.05.03.07.28.44;	author rth;	state Exp;
branches;
next	;


desc
@@


1.11
log
@Remove auot generated man pages
@
text
@.\" Automatically generated by Pod::Man version 1.02
.\" Tue Jun 12 18:27:35 2001
.\"
.\" Standard preamble:
.\" ======================================================================
.de Sh \" Subsection heading
.br
.if t .Sp
.ne 5
.PP
\fB\\$1\fR
.PP
..
.de Sp \" Vertical space (when we can't use .PP)
.if t .sp .5v
.if n .sp
..
.de Ip \" List item
.br
.ie \\n(.$>=3 .ne \\$3
.el .ne 3
.IP "\\$1" \\$2
..
.de Vb \" Begin verbatim text
.ft CW
.nf
.ne \\$1
..
.de Ve \" End verbatim text
.ft R

.fi
..
.\" Set up some character translations and predefined strings.  \*(-- will
.\" give an unbreakable dash, \*(PI will give pi, \*(L" will give a left
.\" double quote, and \*(R" will give a right double quote.  | will give a
.\" real vertical bar.  \*(C+ will give a nicer C++.  Capital omega is used
.\" to do unbreakable dashes and therefore won't be available.  \*(C` and
.\" \*(C' expand to `' in nroff, nothing in troff, for use with C<>
.tr \(*W-|\(bv\*(Tr
.ds C+ C\v'-.1v'\h'-1p'\s-2+\h'-1p'+\s0\v'.1v'\h'-1p'
.ie n \{\
.    ds -- \(*W-
.    ds PI pi
.    if (\n(.H=4u)&(1m=24u) .ds -- \(*W\h'-12u'\(*W\h'-12u'-\" diablo 10 pitch
.    if (\n(.H=4u)&(1m=20u) .ds -- \(*W\h'-12u'\(*W\h'-8u'-\"  diablo 12 pitch
.    ds L" ""
.    ds R" ""
.    ds C` `
.    ds C' '
'br\}
.el\{\
.    ds -- \|\(em\|
.    ds PI \(*p
.    ds L" ``
.    ds R" ''
'br\}
.\"
.\" If the F register is turned on, we'll generate index entries on stderr
.\" for titles (.TH), headers (.SH), subsections (.Sh), items (.Ip), and
.\" index entries marked with X<> in POD.  Of course, you'll have to process
.\" the output yourself in some meaningful fashion.
.if \nF \{\
.    de IX
.    tm Index:\\$1\t\\n%\t"\\$2"
.    .
.    nr % 0
.    rr F
.\}
.\"
.\" For nroff, turn off justification.  Always turn off hyphenation; it
.\" makes way too many mistakes in technical documents.
.hy 0
.\"
.\" Accent mark definitions (@@(#)ms.acc 1.5 88/02/08 SMI; from UCB 4.2).
.\" Fear.  Run.  Save yourself.  No user-serviceable parts.
.bd B 3
.    \" fudge factors for nroff and troff
.if n \{\
.    ds #H 0
.    ds #V .8m
.    ds #F .3m
.    ds #[ \f1
.    ds #] \fP
.\}
.if t \{\
.    ds #H ((1u-(\\\\n(.fu%2u))*.13m)
.    ds #V .6m
.    ds #F 0
.    ds #[ \&
.    ds #] \&
.\}
.    \" simple accents for nroff and troff
.if n \{\
.    ds ' \&
.    ds ` \&
.    ds ^ \&
.    ds , \&
.    ds ~ ~
.    ds /
.\}
.if t \{\
.    ds ' \\k:\h'-(\\n(.wu*8/10-\*(#H)'\'\h"|\\n:u"
.    ds ` \\k:\h'-(\\n(.wu*8/10-\*(#H)'\`\h'|\\n:u'
.    ds ^ \\k:\h'-(\\n(.wu*10/11-\*(#H)'^\h'|\\n:u'
.    ds , \\k:\h'-(\\n(.wu*8/10)',\h'|\\n:u'
.    ds ~ \\k:\h'-(\\n(.wu-\*(#H-.1m)'~\h'|\\n:u'
.    ds / \\k:\h'-(\\n(.wu*8/10-\*(#H)'\z\(sl\h'|\\n:u'
.\}
.    \" troff and (daisy-wheel) nroff accents
.ds : \\k:\h'-(\\n(.wu*8/10-\*(#H+.1m+\*(#F)'\v'-\*(#V'\z.\h'.2m+\*(#F'.\h'|\\n:u'\v'\*(#V'
.ds 8 \h'\*(#H'\(*b\h'-\*(#H'
.ds o \\k:\h'-(\\n(.wu+\w'\(de'u-\*(#H)/2u'\v'-.3n'\*(#[\z\(de\v'.3n'\h'|\\n:u'\*(#]
.ds d- \h'\*(#H'\(pd\h'-\w'~'u'\v'-.25m'\f2\(hy\fP\v'.25m'\h'-\*(#H'
.ds D- D\\k:\h'-\w'D'u'\v'-.11m'\z\(hy\v'.11m'\h'|\\n:u'
.ds th \*(#[\v'.3m'\s+1I\s-1\v'-.3m'\h'-(\w'I'u*2/3)'\s-1o\s+1\*(#]
.ds Th \*(#[\s+2I\s-2\h'-\w'I'u*3/5'\v'-.3m'o\v'.3m'\*(#]
.ds ae a\h'-(\w'a'u*4/10)'e
.ds Ae A\h'-(\w'A'u*4/10)'E
.    \" corrections for vroff
.if v .ds ~ \\k:\h'-(\\n(.wu*9/10-\*(#H)'\s-2\u~\d\s+2\h'|\\n:u'
.if v .ds ^ \\k:\h'-(\\n(.wu*10/11-\*(#H)'\v'-.4m'^\v'.4m'\h'|\\n:u'
.    \" for low resolution devices (crt and lpr)
.if \n(.H>23 .if \n(.V>19 \
\{\
.    ds : e
.    ds 8 ss
.    ds o a
.    ds d- d\h'-1'\(ga
.    ds D- D\h'-1'\(hy
.    ds th \o'bp'
.    ds Th \o'LP'
.    ds ae ae
.    ds Ae AE
.\}
.rm #[ #] #H #V #F C
.\" ======================================================================
.\"
.IX Title "AS 1"
.TH AS 1 "binutils-2.11.90" "2001-06-12" "GNU"
.UC
.SH "NAME"
\&\s-1AS\s0 \- the portable \s-1GNU\s0 assembler.
.SH "SYNOPSIS"
.IX Header "SYNOPSIS"
as [ \-a[cdhlns][=file] ] [ \-D ]  [ \-\-defsym \fIsym\fR=\fIval\fR ]
 [ \-f ] [ \-\-gstabs ] [ \-\-gdwarf2 ] [ \-\-help ] [ \-I \fIdir\fR ] 
 [ \-J ] [ \-K ] [ \-L ]
 [ \-\-listing\*(--lhs-width=NUM ][ \-\-listing-lhs-width2=NUM ]
 [ \-\-listing-rhs-width=NUM ][ \-\-listing-cont-lines=NUM ]
 [ \-\-keep-locals ] [ \-o \fIobjfile\fR ] [ \-R ] [ \-\-statistics ] [ \-v ]
 [ \-version ] [ \-\-version ] [ \-W ] [ \-\-warn ] [ \-\-fatal-warnings ] 
 [ \-w ] [ \-x ] [ \-Z ] [ \-\-target-help ]
 [ \-marc[5|6|7|8] ]
 [ \-EB | \-EL ]
 [ \-m[arm]1 | \-m[arm]2 | \-m[arm]250 | \-m[arm]3 |
   \-m[arm]6 | \-m[arm]60 | \-m[arm]600 | \-m[arm]610 |
   \-m[arm]620 | \-m[arm]7[t][[d]m[i]][fe] | \-m[arm]70 |
   \-m[arm]700 | \-m[arm]710[c] | \-m[arm]7100 |
   \-m[arm]7500 | \-m[arm]8 | \-m[arm]810 | \-m[arm]9 |
   \-m[arm]920 | \-m[arm]920t | \-m[arm]9tdmi |
   \-mstrongarm | \-mstrongarm110 | \-mstrongarm1100 ]
 [ \-m[arm]v2 | \-m[arm]v2a | \-m[arm]v3 | \-m[arm]v3m |
   \-m[arm]v4 | \-m[arm]v4t | \-m[arm]v5 | \-[arm]v5t |
   \-[arm]v5te ]
 [ \-mthumb | \-mall ]
 [ \-mfpa10 | \-mfpa11 | \-mfpe-old | \-mno-fpu ]
 [ \-EB | \-EL ]
 [ \-mapcs-32 | \-mapcs-26 | \-mapcs-float |
   \-mapcs-reentrant ]
 [ \-mthumb-interwork ] [ \-moabi ] [ \-k ]
 [ \-O ]
 [ \-O | \-n | \-N ]
 [ \-mb | \-me ]
 [ \-Av6 | \-Av7 | \-Av8 | \-Asparclet | \-Asparclite
   \-Av8plus | \-Av8plusa | \-Av9 | \-Av9a ]
 [ \-xarch=v8plus | \-xarch=v8plusa ] [ \-bump ]
 [ \-32 | \-64 ]
 [ \-ACA | \-ACA_A | \-ACB | \-ACC | \-AKA | \-AKB |
   \-AKC | \-AMC ]
 [ \-b ] [ \-no-relax ]
 [ \-\-m32rx | \-\-[no-]warn-explicit-parallel-conflicts |
   \-\-W[n]p ]
 [ \-l ] [ \-m68000 | \-m68010 | \-m68020 | ... ]
 [ \-jsri2bsr ] [ \-sifilter ] [ \-relax ]
 [ \-mcpu=[210|340] ]
 [ \-m68hc11 | \-m68hc12 ]
 [ \-\-force-long-branchs ] [ \-\-short-branchs ]
 [ \-\-strict-direct-mode ] [ \-\-print-insn-syntax ]
 [ \-\-print-opcodes ] [ \-\-generate-example ]
 [ \-nocpp ] [ \-EL ] [ \-EB ] [ \-G \fInum\fR ] [ \-mcpu=\fI\s-1CPU\s0\fR ]
 [ \-mips1 ] [ \-mips2 ] [ \-mips3 ] [ \-mips4 ] [ \-mips5 ]
 [ \-mips32 ] [ \-mips64 ]
 [ \-m4650 ] [ \-no-m4650 ]
 [ \-\-trap ] [ \-\-break ] [ \-n ]
 [ \-\-emulation=\fIname\fR ]
 [ \*(-- | \fIfiles\fR ... ]
.SH "DESCRIPTION"
.IX Header "DESCRIPTION"
\&\s-1GNU\s0 \f(CW\*(C`as\*(C'\fR is really a family of assemblers.
If you use (or have used) the \s-1GNU\s0 assembler on one architecture, you
should find a fairly similar environment when you use it on another
architecture.  Each version has much in common with the others,
including object file formats, most assembler directives (often called
\&\fIpseudo-ops\fR) and assembler syntax.
.PP
\&\f(CW\*(C`as\*(C'\fR is primarily intended to assemble the output of the
\&\s-1GNU\s0 C compiler  for use by the linker
\&.  Nevertheless, we've tried to make \f(CW\*(C`as\*(C'\fR
assemble correctly everything that other assemblers for the same
machine would assemble.
Any exceptions are documented explicitly.
This doesn't mean \f(CW\*(C`as\*(C'\fR always uses the same syntax as another
assembler for the same architecture; for example, we know of several
incompatible versions of 680x0 assembly language syntax.
.PP
Each time you run \f(CW\*(C`as\*(C'\fR it assembles exactly one source
program.  The source program is made up of one or more files.
(The standard input is also a file.)
.PP
You give \f(CW\*(C`as\*(C'\fR a command line that has zero or more input file
names.  The input files are read (from left file name to right).  A
command line argument (in any position) that has no special meaning
is taken to be an input file name.
.PP
If you give \f(CW\*(C`as\*(C'\fR no file names it attempts to read one input file
from the \f(CW\*(C`as\*(C'\fR standard input, which is normally your terminal.  You
may have to type \fBctl-D\fR to tell \f(CW\*(C`as\*(C'\fR there is no more program
to assemble.
.PP
Use \fB\--\fR if you need to explicitly name the standard input file
in your command line.
.PP
If the source is empty, \f(CW\*(C`as\*(C'\fR produces a small, empty object
file.
.PP
\&\f(CW\*(C`as\*(C'\fR may write warnings and error messages to the standard error
file (usually your terminal).  This should not happen when  a compiler
runs \f(CW\*(C`as\*(C'\fR automatically.  Warnings report an assumption made so
that \f(CW\*(C`as\*(C'\fR could keep assembling a flawed program; errors report a
grave problem that stops the assembly.
.PP
If you are invoking \f(CW\*(C`as\*(C'\fR via the \s-1GNU\s0 C compiler (version 2),
you can use the \fB\-Wa\fR option to pass arguments through to the assembler.
The assembler arguments must be separated from each other (and the \fB\-Wa\fR)
by commas.  For example:
.PP
.Vb 1
\&        gcc -c -g -O -Wa,-alh,-L file.c
.Ve
This passes two options to the assembler: \fB\-alh\fR (emit a listing to
standard output with with high-level and assembly source) and \fB\-L\fR (retain
local symbols in the symbol table).
.PP
Usually you do not need to use this \fB\-Wa\fR mechanism, since many compiler
command-line options are automatically passed to the assembler by the compiler.
(You can call the \s-1GNU\s0 compiler driver with the \fB\-v\fR option to see
precisely what options it passes to each compilation pass, including the
assembler.)
.SH "OPTIONS"
.IX Header "OPTIONS"
.Ip "\f(CW\*(C`\-a[cdhlmns]\*(C'\fR" 4
.IX Item "-a[cdhlmns]"
Turn on listings, in any of a variety of ways:
.RS 4
.Ip "\f(CW\*(C`\-ac\*(C'\fR" 4
.IX Item "-ac"
omit false conditionals
.Ip "\f(CW\*(C`\-ad\*(C'\fR" 4
.IX Item "-ad"
omit debugging directives
.Ip "\f(CW\*(C`\-ah\*(C'\fR" 4
.IX Item "-ah"
include high-level source
.Ip "\f(CW\*(C`\-al\*(C'\fR" 4
.IX Item "-al"
include assembly
.Ip "\f(CW\*(C`\-am\*(C'\fR" 4
.IX Item "-am"
include macro expansions
.Ip "\f(CW\*(C`\-an\*(C'\fR" 4
.IX Item "-an"
omit forms processing
.Ip "\f(CW\*(C`\-as\*(C'\fR" 4
.IX Item "-as"
include symbols
.Ip "\f(CW\*(C`=file\*(C'\fR" 4
.IX Item "=file"
set the name of the listing file
.RE
.RS 4
.Sp
You may combine these options; for example, use \fB\-aln\fR for assembly
listing without forms processing.  The \fB=file\fR option, if used, must be
the last one.  By itself, \fB\-a\fR defaults to \fB\-ahls\fR.
.RE
.Ip "\f(CW\*(C`\-D\*(C'\fR" 4
.IX Item "-D"
Ignored.  This option is accepted for script compatibility with calls to
other assemblers.
.Ip "\f(CW\*(C`\-\-defsym \f(CIsym\f(CW=\f(CIvalue\f(CW\*(C'\fR" 4
.IX Item "--defsym sym=value"
Define the symbol \fIsym\fR to be \fIvalue\fR before assembling the input file.
\&\fIvalue\fR must be an integer constant.  As in C, a leading \fB0x\fR
indicates a hexadecimal value, and a leading \fB0\fR indicates an octal value.
.Ip "\f(CW\*(C`\-f\*(C'\fR" 4
.IX Item "-f"
``fast''\-\-\-skip whitespace and comment preprocessing (assume source is
compiler output).
.Ip "\f(CW\*(C`\-\-gstabs\*(C'\fR" 4
.IX Item "--gstabs"
Generate stabs debugging information for each assembler line.  This
may help debugging assembler code, if the debugger can handle it.
.Ip "\f(CW\*(C`\-\-gdwarf2\*(C'\fR" 4
.IX Item "--gdwarf2"
Generate \s-1DWARF2\s0 debugging information for each assembler line.  This
may help debugging assembler code, if the debugger can handle it.  Note \- this
option is only supported by some targets, not all of them.
.Ip "\f(CW\*(C`\-\-help\*(C'\fR" 4
.IX Item "--help"
Print a summary of the command line options and exit.
.Ip "\f(CW\*(C`\-\-target\-help\*(C'\fR" 4
.IX Item "--target-help"
Print a summary of all target specific options and exit.
.Ip "\f(CW\*(C`\-I \f(CIdir\f(CW\*(C'\fR" 4
.IX Item "-I dir"
Add directory \fIdir\fR to the search list for \f(CW\*(C`.include\*(C'\fR directives.
.Ip "\f(CW\*(C`\-J\*(C'\fR" 4
.IX Item "-J"
Don't warn about signed overflow.
.Ip "\f(CW\*(C`\-K\*(C'\fR" 4
.IX Item "-K"
This option is accepted but has no effect on the \s-1TARGET\s0 family.
.Ip "\f(CW\*(C`\-L\*(C'\fR" 4
.IX Item "-L"
.Ip "\f(CW\*(C`\-\-keep\-locals\*(C'\fR" 4
.IX Item "--keep-locals"
Keep (in the symbol table) local symbols.  On traditional a.out systems
these start with \fBL\fR, but different systems have different local
label prefixes.
.Ip "\f(CW\*(C`\-\-listing\-lhs\-width=\f(CInumber\f(CW\*(C'\fR" 4
.IX Item "--listing-lhs-width=number"
Set the maximum width, in words, of the output data column for an assembler
listing to \fInumber\fR.
.Ip "\f(CW\*(C`\-\-listing\-lhs\-width2=\f(CInumber\f(CW\*(C'\fR" 4
.IX Item "--listing-lhs-width2=number"
Set the maximum width, in words, of the output data column for continuation
lines in an assembler listing to \fInumber\fR.
.Ip "\f(CW\*(C`\-\-listing\-rhs\-width=\f(CInumber\f(CW\*(C'\fR" 4
.IX Item "--listing-rhs-width=number"
Set the maximum width of an input source line, as displayed in a listing, to
\&\fInumber\fR bytes.
.Ip "\f(CW\*(C`\-\-listing\-cont\-lines=\f(CInumber\f(CW\*(C'\fR" 4
.IX Item "--listing-cont-lines=number"
Set the maximum number of lines printed in a listing for a single line of input
to \fInumber\fR + 1.
.Ip "\f(CW\*(C`\-o \f(CIobjfile\f(CW\*(C'\fR" 4
.IX Item "-o objfile"
Name the object-file output from \f(CW\*(C`as\*(C'\fR \fIobjfile\fR.
.Ip "\f(CW\*(C`\-R\*(C'\fR" 4
.IX Item "-R"
Fold the data section into the text section.
.Ip "\f(CW\*(C`\-\-statistics\*(C'\fR" 4
.IX Item "--statistics"
Print the maximum space (in bytes) and total time (in seconds) used by
assembly.
.Ip "\f(CW\*(C`\-\-strip\-local\-absolute\*(C'\fR" 4
.IX Item "--strip-local-absolute"
Remove local absolute symbols from the outgoing symbol table.
.Ip "\f(CW\*(C`\-v\*(C'\fR" 4
.IX Item "-v"
.Ip "\f(CW\*(C`\-version\*(C'\fR" 4
.IX Item "-version"
Print the \f(CW\*(C`as\*(C'\fR version.
.Ip "\f(CW\*(C`\-\-version\*(C'\fR" 4
.IX Item "--version"
Print the \f(CW\*(C`as\*(C'\fR version and exit.
.Ip "\f(CW\*(C`\-W\*(C'\fR" 4
.IX Item "-W"
.Ip "\f(CW\*(C`\-\-no\-warn\*(C'\fR" 4
.IX Item "--no-warn"
Suppress warning messages.
.Ip "\f(CW\*(C`\-\-fatal\-warnings\*(C'\fR" 4
.IX Item "--fatal-warnings"
Treat warnings as errors.
.Ip "\f(CW\*(C`\-\-warn\*(C'\fR" 4
.IX Item "--warn"
Don't suppress warning messages or treat them as errors.
.Ip "\f(CW\*(C`\-w\*(C'\fR" 4
.IX Item "-w"
Ignored.
.Ip "\f(CW\*(C`\-x\*(C'\fR" 4
.IX Item "-x"
Ignored.
.Ip "\f(CW\*(C`\-Z\*(C'\fR" 4
.IX Item "-Z"
Generate an object file even after errors.
.Ip "\f(CW\*(C`\-\- | \f(CIfiles\f(CW ...\*(C'\fR" 4
.IX Item "-- | files ..."
Standard input, or source files to assemble.
.PP
The following options are available when as is configured for
an \s-1ARC\s0 processor.
.Ip "\f(CW\*(C`\-marc[5|6|7|8]\*(C'\fR" 4
.IX Item "-marc[5|6|7|8]"
This option selects the core processor variant.
.Ip "\f(CW\*(C`\-EB | \-EL\*(C'\fR" 4
.IX Item "-EB | -EL"
Select either big-endian (\-EB) or little-endian (\-EL) output.
.PP
The following options are available when as is configured for the \s-1ARM\s0
processor family.
.Ip "\f(CW\*(C`\-m[arm][1|2|3|6|7|8|9][...] \*(C'\fR" 4
.IX Item "-m[arm][1|2|3|6|7|8|9][...] "
Specify which \s-1ARM\s0 processor variant is the target.
.Ip "\f(CW\*(C`\-m[arm]v[2|2a|3|3m|4|4t|5|5t]\*(C'\fR" 4
.IX Item "-m[arm]v[2|2a|3|3m|4|4t|5|5t]"
Specify which \s-1ARM\s0 architecture variant is used by the target.
.Ip "\f(CW\*(C`\-mthumb | \-mall\*(C'\fR" 4
.IX Item "-mthumb | -mall"
Enable or disable Thumb only instruction decoding.
.Ip "\f(CW\*(C`\-mfpa10 | \-mfpa11 | \-mfpe\-old | \-mno\-fpu\*(C'\fR" 4
.IX Item "-mfpa10 | -mfpa11 | -mfpe-old | -mno-fpu"
Select which Floating Point architecture is the target.
.Ip "\f(CW\*(C`\-mapcs\-32 | \-mapcs\-26 | \-mapcs\-float | \-mapcs\-reentrant | \-moabi\*(C'\fR" 4
.IX Item "-mapcs-32 | -mapcs-26 | -mapcs-float | -mapcs-reentrant | -moabi"
Select which procedure calling convention is in use.
.Ip "\f(CW\*(C`\-EB | \-EL\*(C'\fR" 4
.IX Item "-EB | -EL"
Select either big-endian (\-EB) or little-endian (\-EL) output.
.Ip "\f(CW\*(C`\-mthumb\-interwork\*(C'\fR" 4
.IX Item "-mthumb-interwork"
Specify that the code has been generated with interworking between Thumb and
\&\s-1ARM\s0 code in mind.
.Ip "\f(CW\*(C`\-k\*(C'\fR" 4
.IX Item "-k"
Specify that \s-1PIC\s0 code has been generated.
.PP
The following options are available when as is configured for
a D10V processor.
.Ip "\f(CW\*(C`\-O\*(C'\fR" 4
.IX Item "-O"
Optimize output by parallelizing instructions.
.PP
The following options are available when as is configured for a D30V
processor.
.Ip "\f(CW\*(C`\-O\*(C'\fR" 4
.IX Item "-O"
Optimize output by parallelizing instructions.
.Ip "\f(CW\*(C`\-n\*(C'\fR" 4
.IX Item "-n"
Warn when nops are generated.
.Ip "\f(CW\*(C`\-N\*(C'\fR" 4
.IX Item "-N"
Warn when a nop after a 32\-bit multiply instruction is generated.
.PP
The following options are available when as is configured for the
Intel 80960 processor.
.Ip "\f(CW\*(C`\-ACA | \-ACA_A | \-ACB | \-ACC | \-AKA | \-AKB | \-AKC | \-AMC\*(C'\fR" 4
.IX Item "-ACA | -ACA_A | -ACB | -ACC | -AKA | -AKB | -AKC | -AMC"
Specify which variant of the 960 architecture is the target.
.Ip "\f(CW\*(C`\-b\*(C'\fR" 4
.IX Item "-b"
Add code to collect statistics about branches taken.
.Ip "\f(CW\*(C`\-no\-relax\*(C'\fR" 4
.IX Item "-no-relax"
Do not alter compare-and-branch instructions for long displacements;
error if necessary.
.PP
The following options are available when as is configured for the
Mitsubishi M32R series.
.Ip "\f(CW\*(C`\-\-m32rx\*(C'\fR" 4
.IX Item "--m32rx"
Specify which processor in the M32R family is the target.  The default
is normally the M32R, but this option changes it to the M32RX.
.Ip "\f(CW\*(C`\-\-warn\-explicit\-parallel\-conflicts or \-\-Wp\*(C'\fR" 4
.IX Item "--warn-explicit-parallel-conflicts or --Wp"
Produce warning messages when questionable parallel constructs are
encountered. 
.Ip "\f(CW\*(C`\-\-no\-warn\-explicit\-parallel\-conflicts or \-\-Wnp\*(C'\fR" 4
.IX Item "--no-warn-explicit-parallel-conflicts or --Wnp"
Do not produce warning messages when questionable parallel constructs are 
encountered. 
.PP
The following options are available when as is configured for the
Motorola 68000 series.
.Ip "\f(CW\*(C`\-l\*(C'\fR" 4
.IX Item "-l"
Shorten references to undefined symbols, to one word instead of two.
.Ip "\f(CW\*(C`\-m68000 | \-m68008 | \-m68010 | \-m68020 | \-m68030\*(C'\fR" 4
.IX Item "-m68000 | -m68008 | -m68010 | -m68020 | -m68030"
.Ip "\f(CW\*(C`| \-m68040 | \-m68060 | \-m68302 | \-m68331 | \-m68332\*(C'\fR" 4
.IX Item "| -m68040 | -m68060 | -m68302 | -m68331 | -m68332"
.Ip "\f(CW\*(C`| \-m68333 | \-m68340 | \-mcpu32 | \-m5200\*(C'\fR" 4
.IX Item "| -m68333 | -m68340 | -mcpu32 | -m5200"
Specify what processor in the 68000 family is the target.  The default
is normally the 68020, but this can be changed at configuration time.
.Ip "\f(CW\*(C`\-m68881 | \-m68882 | \-mno\-68881 | \-mno\-68882\*(C'\fR" 4
.IX Item "-m68881 | -m68882 | -mno-68881 | -mno-68882"
The target machine does (or does not) have a floating-point coprocessor.
The default is to assume a coprocessor for 68020, 68030, and cpu32.  Although
the basic 68000 is not compatible with the 68881, a combination of the
two can be specified, since it's possible to do emulation of the
coprocessor instructions with the main processor.
.Ip "\f(CW\*(C`\-m68851 | \-mno\-68851\*(C'\fR" 4
.IX Item "-m68851 | -mno-68851"
The target machine does (or does not) have a memory-management
unit coprocessor.  The default is to assume an \s-1MMU\s0 for 68020 and up.
.PP
For details about the \s-1PDP-11\s0 machine dependent features options,
see \f(CW@@ref\fR{PDP-11\-Options}.
.Ip "\f(CW\*(C`\-mpic | \-mno\-pic\*(C'\fR" 4
.IX Item "-mpic | -mno-pic"
Generate position-independent (or position-dependent) code.  The
default is \f(CW\*(C`\-mpic\*(C'\fR.
.Ip "\f(CW\*(C`\-mall\*(C'\fR" 4
.IX Item "-mall"
.Ip "\f(CW\*(C`\-mall\-extensions\*(C'\fR" 4
.IX Item "-mall-extensions"
Enable all instruction set extensions.  This is the default.
.Ip "\f(CW\*(C`\-mno\-extensions\*(C'\fR" 4
.IX Item "-mno-extensions"
Disable all instruction set extensions.
.Ip "\f(CW\*(C`\-m\f(CIextension\f(CW | \-mno\-\f(CIextension\f(CW\*(C'\fR" 4
.IX Item "-mextension | -mno-extension"
Enable (or disable) a particular instruction set extension.
.Ip "\f(CW\*(C`\-m\f(CIcpu\f(CW\*(C'\fR" 4
.IX Item "-mcpu"
Enable the instruction set extensions supported by a particular \s-1CPU\s0, and
disable all other extensions.
.Ip "\f(CW\*(C`\-m\f(CImachine\f(CW\*(C'\fR" 4
.IX Item "-mmachine"
Enable the instruction set extensions supported by a particular machine
model, and disable all other extensions.
.PP
The following options are available when as is configured for
a picoJava processor.
.Ip "\f(CW\*(C`\-mb\*(C'\fR" 4
.IX Item "-mb"
Generate ``big endian'' format output.
.Ip "\f(CW\*(C`\-ml\*(C'\fR" 4
.IX Item "-ml"
Generate ``little endian'' format output.
.PP
The following options are available when as is configured for the
Motorola 68HC11 or 68HC12 series.
.Ip "\f(CW\*(C`\-m68hc11 | \-m68hc12\*(C'\fR" 4
.IX Item "-m68hc11 | -m68hc12"
Specify what processor is the target.  The default is
defined by the configuration option when building the assembler.
.Ip "\f(CW\*(C`\-\-force\-long\-branchs\*(C'\fR" 4
.IX Item "--force-long-branchs"
Relative branches are turned into absolute ones. This concerns
conditional branches, unconditional branches and branches to a
sub routine.
.Ip "\f(CW\*(C`\-S | \-\-short\-branchs\*(C'\fR" 4
.IX Item "-S | --short-branchs"
Do not turn relative branchs into absolute ones
when the offset is out of range.
.Ip "\f(CW\*(C`\-\-strict\-direct\-mode\*(C'\fR" 4
.IX Item "--strict-direct-mode"
Do not turn the direct addressing mode into extended addressing mode
when the instruction does not support direct addressing mode.
.Ip "\f(CW\*(C`\-\-print\-insn\-syntax\*(C'\fR" 4
.IX Item "--print-insn-syntax"
Print the syntax of instruction in case of error.
.Ip "\f(CW\*(C`\-\-print\-opcodes\*(C'\fR" 4
.IX Item "--print-opcodes"
print the list of instructions with syntax and then exit.
.Ip "\f(CW\*(C`\-\-generate\-example\*(C'\fR" 4
.IX Item "--generate-example"
print an example of instruction for each possible instruction and then exit.
This option is only useful for testing \f(CW\*(C`as\*(C'\fR.
.PP
The following options are available when \f(CW\*(C`as\*(C'\fR is configured
for the \s-1SPARC\s0 architecture:
.Ip "\f(CW\*(C`\-Av6 | \-Av7 | \-Av8 | \-Asparclet | \-Asparclite\*(C'\fR" 4
.IX Item "-Av6 | -Av7 | -Av8 | -Asparclet | -Asparclite"
.Ip "\f(CW\*(C`\-Av8plus | \-Av8plusa | \-Av9 | \-Av9a\*(C'\fR" 4
.IX Item "-Av8plus | -Av8plusa | -Av9 | -Av9a"
Explicitly select a variant of the \s-1SPARC\s0 architecture.
.Sp
\&\fB\-Av8plus\fR and \fB\-Av8plusa\fR select a 32 bit environment.
\&\fB\-Av9\fR and \fB\-Av9a\fR select a 64 bit environment.
.Sp
\&\fB\-Av8plusa\fR and \fB\-Av9a\fR enable the \s-1SPARC\s0 V9 instruction set with
UltraSPARC extensions.
.Ip "\f(CW\*(C`\-xarch=v8plus | \-xarch=v8plusa\*(C'\fR" 4
.IX Item "-xarch=v8plus | -xarch=v8plusa"
For compatibility with the Solaris v9 assembler.  These options are
equivalent to \-Av8plus and \-Av8plusa, respectively.
.Ip "\f(CW\*(C`\-bump\*(C'\fR" 4
.IX Item "-bump"
Warn when the assembler switches to another architecture.
.PP
The following options are available when as is configured for
a \s-1MIPS\s0 processor.
.Ip "\f(CW\*(C`\-G \f(CInum\f(CW\*(C'\fR" 4
.IX Item "-G num"
This option sets the largest size of an object that can be referenced
implicitly with the \f(CW\*(C`gp\*(C'\fR register.  It is only accepted for targets that
use \s-1ECOFF\s0 format, such as a DECstation running Ultrix.  The default value is 8.
.Ip "\f(CW\*(C`\-EB\*(C'\fR" 4
.IX Item "-EB"
Generate ``big endian'' format output.
.Ip "\f(CW\*(C`\-EL\*(C'\fR" 4
.IX Item "-EL"
Generate ``little endian'' format output.
.Ip "\f(CW\*(C`\-mips1\*(C'\fR" 4
.IX Item "-mips1"
.Ip "\f(CW\*(C`\-mips2\*(C'\fR" 4
.IX Item "-mips2"
.Ip "\f(CW\*(C`\-mips3\*(C'\fR" 4
.IX Item "-mips3"
.Ip "\f(CW\*(C`\-mips4\*(C'\fR" 4
.IX Item "-mips4"
.Ip "\f(CW\*(C`\-mips32\*(C'\fR" 4
.IX Item "-mips32"
Generate code for a particular \s-1MIPS\s0 Instruction Set Architecture level.
\&\fB\-mips1\fR corresponds to the R2000 and R3000 processors,
\&\fB\-mips2\fR to the R6000 processor, and \fB\-mips3\fR to the R4000
processor.
\&\fB\-mips5\fR, \fB\-mips32\fR, and \fB\-mips64\fR correspond
to generic \s-1MIPS\s0 V, \s-1MIPS32\s0, and \s-1MIPS64\s0 \s-1ISA\s0
processors, respectively.
.Ip "\f(CW\*(C`\-m4650\*(C'\fR" 4
.IX Item "-m4650"
.Ip "\f(CW\*(C`\-no\-m4650\*(C'\fR" 4
.IX Item "-no-m4650"
Generate code for the \s-1MIPS\s0 R4650 chip.  This tells the assembler to accept
the \fBmad\fR and \fBmadu\fR instruction, and to not schedule \fBnop\fR
instructions around accesses to the \fB\s-1HI\s0\fR and \fB\s-1LO\s0\fR registers.
\&\fB\-no-m4650\fR turns off this option.
.Ip "\f(CW\*(C`\-mcpu=\f(CI\s\-1CPU\s0\f(CW\*(C'\fR" 4
.IX Item "-mcpu=CPU"
Generate code for a particular \s-1MIPS\s0 cpu.  It is exactly equivalent to
\&\fB\-m\fR\fIcpu\fR, except that there are more value of \fIcpu\fR
understood.
.Ip "\f(CW\*(C`\-\-emulation=\f(CIname\f(CW\*(C'\fR" 4
.IX Item "--emulation=name"
This option causes \f(CW\*(C`as\*(C'\fR to emulate \f(CW\*(C`as\*(C'\fR configured
for some other target, in all respects, including output format (choosing
between \s-1ELF\s0 and \s-1ECOFF\s0 only), handling of pseudo-opcodes which may generate
debugging information or store symbol table information, and default
endianness.  The available configuration names are: \fBmipsecoff\fR,
\&\fBmipself\fR, \fBmipslecoff\fR, \fBmipsbecoff\fR, \fBmipslelf\fR,
\&\fBmipsbelf\fR.  The first two do not alter the default endianness from that
of the primary target for which the assembler was configured; the others change
the default to little- or big-endian as indicated by the \fBb\fR or \fBl\fR
in the name.  Using \fB\-EB\fR or \fB\-EL\fR will override the endianness
selection in any case.
.Sp
This option is currently supported only when the primary target
\&\f(CW\*(C`as\*(C'\fR is configured for is a \s-1MIPS\s0 \s-1ELF\s0 or \s-1ECOFF\s0 target.
Furthermore, the primary target or others specified with
\&\fB\*(--enable-targets=...\fR at configuration time must include support for
the other format, if both are to be available.  For example, the Irix 5
configuration includes support for both.
.Sp
Eventually, this option will support more configurations, with more
fine-grained control over the assembler's behavior, and will be supported for
more processors.
.Ip "\f(CW\*(C`\-nocpp\*(C'\fR" 4
.IX Item "-nocpp"
\&\f(CW\*(C`as\*(C'\fR ignores this option.  It is accepted for compatibility with
the native tools.
.Ip "\f(CW\*(C`\-\-trap\*(C'\fR" 4
.IX Item "--trap"
.Ip "\f(CW\*(C`\-\-no\-trap\*(C'\fR" 4
.IX Item "--no-trap"
.Ip "\f(CW\*(C`\-\-break\*(C'\fR" 4
.IX Item "--break"
.Ip "\f(CW\*(C`\-\-no\-break\*(C'\fR" 4
.IX Item "--no-break"
Control how to deal with multiplication overflow and division by zero.
\&\fB\*(--trap\fR or \fB\*(--no-break\fR (which are synonyms) take a trap exception
(and only work for Instruction Set Architecture level 2 and higher);
\&\fB\*(--break\fR or \fB\*(--no-trap\fR (also synonyms, and the default) take a
break exception.
.Ip "\f(CW\*(C`\-n\*(C'\fR" 4
.IX Item "-n"
When this option is used, \f(CW\*(C`as\*(C'\fR will issue a warning every
time it generates a nop instruction from a macro.
.PP
The following options are available when as is configured for
an MCore processor.
.Ip "\f(CW\*(C`\-jsri2bsr\*(C'\fR" 4
.IX Item "-jsri2bsr"
.Ip "\f(CW\*(C`\-nojsri2bsr\*(C'\fR" 4
.IX Item "-nojsri2bsr"
Enable or disable the \s-1JSRI\s0 to \s-1BSR\s0 transformation.  By default this is enabled.
The command line option \fB\-nojsri2bsr\fR can be used to disable it.
.Ip "\f(CW\*(C`\-sifilter\*(C'\fR" 4
.IX Item "-sifilter"
.Ip "\f(CW\*(C`\-nosifilter\*(C'\fR" 4
.IX Item "-nosifilter"
Enable or disable the silicon filter behaviour.  By default this is disabled.
The default can be overridden by the \fB\-sifilter\fR command line option.
.Ip "\f(CW\*(C`\-relax\*(C'\fR" 4
.IX Item "-relax"
Alter jump instructions for long displacements.
.Ip "\f(CW\*(C`\-mcpu=[210|340]\*(C'\fR" 4
.IX Item "-mcpu=[210|340]"
Select the cpu type on the target hardware.  This controls which instructions
can be assembled.
.Ip "\f(CW\*(C`\-EB\*(C'\fR" 4
.IX Item "-EB"
Assemble for a big endian target.
.Ip "\f(CW\*(C`\-EL\*(C'\fR" 4
.IX Item "-EL"
Assemble for a little endian target.
.SH "SEE ALSO"
.IX Header "SEE ALSO"
\&\fIgcc\fR\|(1), \fIld\fR\|(1), and the Info entries for \fIbinutils\fR and \fIld\fR.
.SH "COPYRIGHT"
.IX Header "COPYRIGHT"
Copyright (C) 1991, 92, 93, 94, 95, 96, 97, 98, 99, 2000, 2001 Free Software Foundation, Inc.
.PP
Permission is granted to copy, distribute and/or modify this document
under the terms of the \s-1GNU\s0 Free Documentation License, Version 1.1
or any later version published by the Free Software Foundation;
with no Invariant Sections, with no Front-Cover Texts, and with no
Back-Cover Texts.  A copy of the license is included in the
section entitled \*(L"\s-1GNU\s0 Free Documentation License\*(R".
@


1.11.20.1
log
@*** empty log message ***
@
text
@d1 2
a2 1
.\" Automatically generated by Pod::Man 2.23 (Pod::Simple 3.14)
d5 9
a13 1
.\" ========================================================================
d18 6
d31 1
d36 5
a40 5
.\" double quote, and \*(R" will give a right double quote.  \*(C+ will
.\" give a nicer C++.  Capital omega is used to do unbreakable dashes and
.\" therefore won't be available.  \*(C` and \*(C' expand to `' in nroff,
.\" nothing in troff, for use with C<>.
.tr \(*W-
d49 2
a50 2
.    ds C` ""
.    ds C' ""
d59 5
a63 9
.\" Escape single quotes in literal strings from groff's Unicode transform.
.ie \n(.g .ds Aq \(aq
.el       .ds Aq '
.\"
.\" If the F register is turned on, we'll generate index entries on stderr for
.\" titles (.TH), headers (.SH), subsections (.SS), items (.Ip), and index
.\" entries marked with X<> in POD.  Of course, you'll have to process the
.\" output yourself in some meaningful fashion.
.ie \nF \{\
d66 1
a66 1
..
d70 4
a73 4
.el \{\
.    de IX
..
.\}
d77 1
d137 1
a137 1
.\" ========================================================================
d140 2
a141 5
.TH AS 1 "2012-11-13" "binutils-2.23.1" "GNU Development Tools"
.\" For nroff, turn off justification.  Always turn off hyphenation; it makes
.\" way too many mistakes in technical documents.
.if n .ad l
.nh
d143 1
a143 1
AS \- the portable GNU assembler.
d146 52
a197 210
as [\fB\-a\fR[\fBcdghlns\fR][=\fIfile\fR]] [\fB\-\-alternate\fR] [\fB\-D\fR]
 [\fB\-\-compress\-debug\-sections\fR]  [\fB\-\-nocompress\-debug\-sections\fR]
 [\fB\-\-debug\-prefix\-map\fR \fIold\fR=\fInew\fR]
 [\fB\-\-defsym\fR \fIsym\fR=\fIval\fR] [\fB\-f\fR] [\fB\-g\fR] [\fB\-\-gstabs\fR]
 [\fB\-\-gstabs+\fR] [\fB\-\-gdwarf\-2\fR] [\fB\-\-help\fR] [\fB\-I\fR \fIdir\fR] [\fB\-J\fR]
 [\fB\-K\fR] [\fB\-L\fR] [\fB\-\-listing\-lhs\-width\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-listing\-lhs\-width2\fR=\fI\s-1NUM\s0\fR] [\fB\-\-listing\-rhs\-width\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-listing\-cont\-lines\fR=\fI\s-1NUM\s0\fR] [\fB\-\-keep\-locals\fR] [\fB\-o\fR
 \fIobjfile\fR] [\fB\-R\fR] [\fB\-\-reduce\-memory\-overheads\fR] [\fB\-\-statistics\fR]
 [\fB\-v\fR] [\fB\-version\fR] [\fB\-\-version\fR] [\fB\-W\fR] [\fB\-\-warn\fR]
 [\fB\-\-fatal\-warnings\fR] [\fB\-w\fR] [\fB\-x\fR] [\fB\-Z\fR] [\fB@@\fR\fI\s-1FILE\s0\fR]
 [\fB\-\-size\-check=[error|warning]\fR]
 [\fB\-\-target\-help\fR] [\fItarget-options\fR]
 [\fB\-\-\fR|\fIfiles\fR ...]
.PP
\&\fITarget AArch64 options:\fR
   [\fB\-EB\fR|\fB\-EL\fR]
.PP
\&\fITarget Alpha options:\fR
   [\fB\-m\fR\fIcpu\fR]
   [\fB\-mdebug\fR | \fB\-no\-mdebug\fR]
   [\fB\-replace\fR | \fB\-noreplace\fR]
   [\fB\-relax\fR] [\fB\-g\fR] [\fB\-G\fR\fIsize\fR]
   [\fB\-F\fR] [\fB\-32addr\fR]
.PP
\&\fITarget \s-1ARC\s0 options:\fR
   [\fB\-marc[5|6|7|8]\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
.PP
\&\fITarget \s-1ARM\s0 options:\fR
   [\fB\-mcpu\fR=\fIprocessor\fR[+\fIextension\fR...]]
   [\fB\-march\fR=\fIarchitecture\fR[+\fIextension\fR...]]
   [\fB\-mfpu\fR=\fIfloating-point-format\fR]
   [\fB\-mfloat\-abi\fR=\fIabi\fR]
   [\fB\-meabi\fR=\fIver\fR]
   [\fB\-mthumb\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
   [\fB\-mapcs\-32\fR|\fB\-mapcs\-26\fR|\fB\-mapcs\-float\fR|
    \fB\-mapcs\-reentrant\fR]
   [\fB\-mthumb\-interwork\fR] [\fB\-k\fR]
.PP
\&\fITarget Blackfin options:\fR
   [\fB\-mcpu\fR=\fIprocessor\fR[\-\fIsirevision\fR]]
   [\fB\-mfdpic\fR]
   [\fB\-mno\-fdpic\fR]
   [\fB\-mnopic\fR]
.PP
\&\fITarget \s-1CRIS\s0 options:\fR
   [\fB\-\-underscore\fR | \fB\-\-no\-underscore\fR]
   [\fB\-\-pic\fR] [\fB\-N\fR]
   [\fB\-\-emulation=criself\fR | \fB\-\-emulation=crisaout\fR]
   [\fB\-\-march=v0_v10\fR | \fB\-\-march=v10\fR | \fB\-\-march=v32\fR | \fB\-\-march=common_v10_v32\fR]
.PP
\&\fITarget D10V options:\fR
   [\fB\-O\fR]
.PP
\&\fITarget D30V options:\fR
   [\fB\-O\fR|\fB\-n\fR|\fB\-N\fR]
.PP
\&\fITarget \s-1EPIPHANY\s0 options:\fR
   [\fB\-mepiphany\fR|\fB\-mepiphany16\fR]
.PP
\&\fITarget H8/300 options:\fR
   [\-h\-tick\-hex]
.PP
\&\fITarget i386 options:\fR
   [\fB\-\-32\fR|\fB\-\-n32\fR|\fB\-\-64\fR] [\fB\-n\fR]
   [\fB\-march\fR=\fI\s-1CPU\s0\fR[+\fI\s-1EXTENSION\s0\fR...]] [\fB\-mtune\fR=\fI\s-1CPU\s0\fR]
.PP
\&\fITarget i960 options:\fR
   [\fB\-ACA\fR|\fB\-ACA_A\fR|\fB\-ACB\fR|\fB\-ACC\fR|\fB\-AKA\fR|\fB\-AKB\fR|
    \fB\-AKC\fR|\fB\-AMC\fR]
   [\fB\-b\fR] [\fB\-no\-relax\fR]
.PP
\&\fITarget \s-1IA\-64\s0 options:\fR
   [\fB\-mconstant\-gp\fR|\fB\-mauto\-pic\fR]
   [\fB\-milp32\fR|\fB\-milp64\fR|\fB\-mlp64\fR|\fB\-mp64\fR]
   [\fB\-mle\fR|\fBmbe\fR]
   [\fB\-mtune=itanium1\fR|\fB\-mtune=itanium2\fR]
   [\fB\-munwind\-check=warning\fR|\fB\-munwind\-check=error\fR]
   [\fB\-mhint.b=ok\fR|\fB\-mhint.b=warning\fR|\fB\-mhint.b=error\fR]
   [\fB\-x\fR|\fB\-xexplicit\fR] [\fB\-xauto\fR] [\fB\-xdebug\fR]
.PP
\&\fITarget \s-1IP2K\s0 options:\fR
   [\fB\-mip2022\fR|\fB\-mip2022ext\fR]
.PP
\&\fITarget M32C options:\fR
   [\fB\-m32c\fR|\fB\-m16c\fR] [\-relax] [\-h\-tick\-hex]
.PP
\&\fITarget M32R options:\fR
   [\fB\-\-m32rx\fR|\fB\-\-[no\-]warn\-explicit\-parallel\-conflicts\fR|
   \fB\-\-W[n]p\fR]
.PP
\&\fITarget M680X0 options:\fR
   [\fB\-l\fR] [\fB\-m68000\fR|\fB\-m68010\fR|\fB\-m68020\fR|...]
.PP
\&\fITarget M68HC11 options:\fR
   [\fB\-m68hc11\fR|\fB\-m68hc12\fR|\fB\-m68hcs12\fR|\fB\-mm9s12x\fR|\fB\-mm9s12xg\fR]
   [\fB\-mshort\fR|\fB\-mlong\fR]
   [\fB\-mshort\-double\fR|\fB\-mlong\-double\fR]
   [\fB\-\-force\-long\-branches\fR] [\fB\-\-short\-branches\fR]
   [\fB\-\-strict\-direct\-mode\fR] [\fB\-\-print\-insn\-syntax\fR]
   [\fB\-\-print\-opcodes\fR] [\fB\-\-generate\-example\fR]
.PP
\&\fITarget \s-1MCORE\s0 options:\fR
   [\fB\-jsri2bsr\fR] [\fB\-sifilter\fR] [\fB\-relax\fR]
   [\fB\-mcpu=[210|340]\fR]
\&\fITarget \s-1MICROBLAZE\s0 options:\fR
.PP
\&\fITarget \s-1MIPS\s0 options:\fR
   [\fB\-nocpp\fR] [\fB\-EL\fR] [\fB\-EB\fR] [\fB\-O\fR[\fIoptimization level\fR]]
   [\fB\-g\fR[\fIdebug level\fR]] [\fB\-G\fR \fInum\fR] [\fB\-KPIC\fR] [\fB\-call_shared\fR]
   [\fB\-non_shared\fR] [\fB\-xgot\fR [\fB\-mvxworks\-pic\fR]
   [\fB\-mabi\fR=\fI\s-1ABI\s0\fR] [\fB\-32\fR] [\fB\-n32\fR] [\fB\-64\fR] [\fB\-mfp32\fR] [\fB\-mgp32\fR]
   [\fB\-march\fR=\fI\s-1CPU\s0\fR] [\fB\-mtune\fR=\fI\s-1CPU\s0\fR] [\fB\-mips1\fR] [\fB\-mips2\fR]
   [\fB\-mips3\fR] [\fB\-mips4\fR] [\fB\-mips5\fR] [\fB\-mips32\fR] [\fB\-mips32r2\fR]
   [\fB\-mips64\fR] [\fB\-mips64r2\fR]
   [\fB\-construct\-floats\fR] [\fB\-no\-construct\-floats\fR]
   [\fB\-trap\fR] [\fB\-no\-break\fR] [\fB\-break\fR] [\fB\-no\-trap\fR]
   [\fB\-mips16\fR] [\fB\-no\-mips16\fR]
   [\fB\-mmicromips\fR] [\fB\-mno\-micromips\fR]
   [\fB\-msmartmips\fR] [\fB\-mno\-smartmips\fR]
   [\fB\-mips3d\fR] [\fB\-no\-mips3d\fR]
   [\fB\-mdmx\fR] [\fB\-no\-mdmx\fR]
   [\fB\-mdsp\fR] [\fB\-mno\-dsp\fR]
   [\fB\-mdspr2\fR] [\fB\-mno\-dspr2\fR]
   [\fB\-mmt\fR] [\fB\-mno\-mt\fR]
   [\fB\-mmcu\fR] [\fB\-mno\-mcu\fR]
   [\fB\-mfix7000\fR] [\fB\-mno\-fix7000\fR]
   [\fB\-mfix\-vr4120\fR] [\fB\-mno\-fix\-vr4120\fR]
   [\fB\-mfix\-vr4130\fR] [\fB\-mno\-fix\-vr4130\fR]
   [\fB\-mdebug\fR] [\fB\-no\-mdebug\fR]
   [\fB\-mpdr\fR] [\fB\-mno\-pdr\fR]
.PP
\&\fITarget \s-1MMIX\s0 options:\fR
   [\fB\-\-fixed\-special\-register\-names\fR] [\fB\-\-globalize\-symbols\fR]
   [\fB\-\-gnu\-syntax\fR] [\fB\-\-relax\fR] [\fB\-\-no\-predefined\-symbols\fR]
   [\fB\-\-no\-expand\fR] [\fB\-\-no\-merge\-gregs\fR] [\fB\-x\fR]
   [\fB\-\-linker\-allocated\-gregs\fR]
.PP
\&\fITarget \s-1PDP11\s0 options:\fR
   [\fB\-mpic\fR|\fB\-mno\-pic\fR] [\fB\-mall\fR] [\fB\-mno\-extensions\fR]
   [\fB\-m\fR\fIextension\fR|\fB\-mno\-\fR\fIextension\fR]
   [\fB\-m\fR\fIcpu\fR] [\fB\-m\fR\fImachine\fR]
.PP
\&\fITarget picoJava options:\fR
   [\fB\-mb\fR|\fB\-me\fR]
.PP
\&\fITarget PowerPC options:\fR
   [\fB\-a32\fR|\fB\-a64\fR]
   [\fB\-mpwrx\fR|\fB\-mpwr2\fR|\fB\-mpwr\fR|\fB\-m601\fR|\fB\-mppc\fR|\fB\-mppc32\fR|\fB\-m603\fR|\fB\-m604\fR|\fB\-m403\fR|\fB\-m405\fR|
    \fB\-m440\fR|\fB\-m464\fR|\fB\-m476\fR|\fB\-m7400\fR|\fB\-m7410\fR|\fB\-m7450\fR|\fB\-m7455\fR|\fB\-m750cl\fR|\fB\-mppc64\fR|
    \fB\-m620\fR|\fB\-me500\fR|\fB\-e500x2\fR|\fB\-me500mc\fR|\fB\-me500mc64\fR|\fB\-me5500\fR|\fB\-me6500\fR|\fB\-mppc64bridge\fR|
    \fB\-mbooke\fR|\fB\-mpower4\fR|\fB\-mpr4\fR|\fB\-mpower5\fR|\fB\-mpwr5\fR|\fB\-mpwr5x\fR|\fB\-mpower6\fR|\fB\-mpwr6\fR|
    \fB\-mpower7\fR|\fB\-mpw7\fR|\fB\-ma2\fR|\fB\-mcell\fR|\fB\-mspe\fR|\fB\-mtitan\fR|\fB\-me300\fR|\fB\-mcom\fR]
   [\fB\-many\fR] [\fB\-maltivec\fR|\fB\-mvsx\fR]
   [\fB\-mregnames\fR|\fB\-mno\-regnames\fR]
   [\fB\-mrelocatable\fR|\fB\-mrelocatable\-lib\fR|\fB\-K \s-1PIC\s0\fR] [\fB\-memb\fR]
   [\fB\-mlittle\fR|\fB\-mlittle\-endian\fR|\fB\-le\fR|\fB\-mbig\fR|\fB\-mbig\-endian\fR|\fB\-be\fR]
   [\fB\-msolaris\fR|\fB\-mno\-solaris\fR]
   [\fB\-nops=\fR\fIcount\fR]
.PP
\&\fITarget \s-1RX\s0 options:\fR
   [\fB\-mlittle\-endian\fR|\fB\-mbig\-endian\fR]
   [\fB\-m32bit\-ints\fR|\fB\-m16bit\-ints\fR]
   [\fB\-m32bit\-doubles\fR|\fB\-m64bit\-doubles\fR]
.PP
\&\fITarget s390 options:\fR
   [\fB\-m31\fR|\fB\-m64\fR] [\fB\-mesa\fR|\fB\-mzarch\fR] [\fB\-march\fR=\fI\s-1CPU\s0\fR]
   [\fB\-mregnames\fR|\fB\-mno\-regnames\fR]
   [\fB\-mwarn\-areg\-zero\fR]
.PP
\&\fITarget \s-1SCORE\s0 options:\fR
   [\fB\-EB\fR][\fB\-EL\fR][\fB\-FIXDD\fR][\fB\-NWARN\fR]
   [\fB\-SCORE5\fR][\fB\-SCORE5U\fR][\fB\-SCORE7\fR][\fB\-SCORE3\fR]
   [\fB\-march=score7\fR][\fB\-march=score3\fR]
   [\fB\-USE_R1\fR][\fB\-KPIC\fR][\fB\-O0\fR][\fB\-G\fR \fInum\fR][\fB\-V\fR]
.PP
\&\fITarget \s-1SPARC\s0 options:\fR
   [\fB\-Av6\fR|\fB\-Av7\fR|\fB\-Av8\fR|\fB\-Asparclet\fR|\fB\-Asparclite\fR
    \fB\-Av8plus\fR|\fB\-Av8plusa\fR|\fB\-Av9\fR|\fB\-Av9a\fR]
   [\fB\-xarch=v8plus\fR|\fB\-xarch=v8plusa\fR] [\fB\-bump\fR]
   [\fB\-32\fR|\fB\-64\fR]
.PP
\&\fITarget \s-1TIC54X\s0 options:\fR
 [\fB\-mcpu=54[123589]\fR|\fB\-mcpu=54[56]lp\fR] [\fB\-mfar\-mode\fR|\fB\-mf\fR]
 [\fB\-merrors\-to\-file\fR \fI<filename>\fR|\fB\-me\fR \fI<filename>\fR]
.PP
\&\fITarget \s-1TIC6X\s0 options:\fR
   [\fB\-march=\fR\fIarch\fR] [\fB\-mbig\-endian\fR|\fB\-mlittle\-endian\fR]
   [\fB\-mdsbt\fR|\fB\-mno\-dsbt\fR] [\fB\-mpid=no\fR|\fB\-mpid=near\fR|\fB\-mpid=far\fR]
   [\fB\-mpic\fR|\fB\-mno\-pic\fR]
.PP
\&\fITarget TILE-Gx options:\fR
   [\fB\-m32\fR|\fB\-m64\fR][\fB\-EB\fR][\fB\-EL\fR]
.PP
\&\fITarget Xtensa options:\fR
 [\fB\-\-[no\-]text\-section\-literals\fR] [\fB\-\-[no\-]absolute\-literals\fR]
 [\fB\-\-[no\-]target\-align\fR] [\fB\-\-[no\-]longcalls\fR]
 [\fB\-\-[no\-]transform\fR]
 [\fB\-\-rename\-section\fR \fIoldname\fR=\fInewname\fR]
.PP
\&\fITarget Z80 options:\fR
  [\fB\-z80\fR] [\fB\-r800\fR]
  [ \fB\-ignore\-undocumented\-instructions\fR] [\fB\-Wnud\fR]
  [ \fB\-ignore\-unportable\-instructions\fR] [\fB\-Wnup\fR]
  [ \fB\-warn\-undocumented\-instructions\fR] [\fB\-Wud\fR]
  [ \fB\-warn\-unportable\-instructions\fR] [\fB\-Wup\fR]
  [ \fB\-forbid\-undocumented\-instructions\fR] [\fB\-Fud\fR]
  [ \fB\-forbid\-unportable\-instructions\fR] [\fB\-Fup\fR]
d200 1
a200 1
\&\s-1GNU\s0 \fBas\fR is really a family of assemblers.
d207 3
a209 3
\&\fBas\fR is primarily intended to assemble the output of the
\&\s-1GNU\s0 C compiler \f(CW\*(C`gcc\*(C'\fR for use by the linker
\&\f(CW\*(C`ld\*(C'\fR.  Nevertheless, we've tried to make \fBas\fR
d213 1
a213 1
This doesn't mean \fBas\fR always uses the same syntax as another
d217 1
a217 1
Each time you run \fBas\fR it assembles exactly one source
d221 1
a221 1
You give \fBas\fR a command line that has zero or more input file
d226 3
a228 3
If you give \fBas\fR no file names it attempts to read one input file
from the \fBas\fR standard input, which is normally your terminal.  You
may have to type \fBctl-D\fR to tell \fBas\fR there is no more program
d231 1
a231 1
Use \fB\-\-\fR if you need to explicitly name the standard input file
d234 1
a234 1
If the source is empty, \fBas\fR produces a small, empty object
d237 1
a237 1
\&\fBas\fR may write warnings and error messages to the standard error
d239 2
a240 2
runs \fBas\fR automatically.  Warnings report an assumption made so
that \fBas\fR could keep assembling a flawed program; errors report a
d243 1
a243 1
If you are invoking \fBas\fR via the \s-1GNU\s0 C compiler,
d249 1
a249 1
\&        gcc \-c \-g \-O \-Wa,\-alh,\-L file.c
a250 1
.PP
d252 1
a252 1
standard output with high-level and assembly source) and \fB\-L\fR (retain
d262 2
a263 15
.IP "\fB@@\fR\fIfile\fR" 4
.IX Item "@@file"
Read command-line options from \fIfile\fR.  The options read are
inserted in place of the original @@\fIfile\fR option.  If \fIfile\fR
does not exist, or cannot be read, then the option will be treated
literally, and not removed.
.Sp
Options in \fIfile\fR are separated by whitespace.  A whitespace
character may be included in an option by surrounding the entire
option in either single or double quotes.  Any character (including a
backslash) may be included by prefixing the character to be included
with a backslash.  The \fIfile\fR may itself contain additional
@@\fIfile\fR options; any such options will be processed recursively.
.IP "\fB\-a[cdghlmns]\fR" 4
.IX Item "-a[cdghlmns]"
d266 1
a266 1
.IP "\fB\-ac\fR" 4
d269 1
a269 1
.IP "\fB\-ad\fR" 4
d272 1
a272 4
.IP "\fB\-ag\fR" 4
.IX Item "-ag"
include general information, like as version and options passed
.IP "\fB\-ah\fR" 4
d275 1
a275 1
.IP "\fB\-al\fR" 4
d278 1
a278 1
.IP "\fB\-am\fR" 4
d281 1
a281 1
.IP "\fB\-an\fR" 4
d284 1
a284 1
.IP "\fB\-as\fR" 4
d287 1
a287 1
.IP "\fB=file\fR" 4
d297 1
a297 12
.IP "\fB\-\-alternate\fR" 4
.IX Item "--alternate"
Begin in alternate macro mode.
.IP "\fB\-\-compress\-debug\-sections\fR" 4
.IX Item "--compress-debug-sections"
Compress \s-1DWARF\s0 debug sections using zlib.  The debug sections are renamed
to begin with \fB.zdebug\fR, and the resulting object file may not be
compatible with older linkers and object file utilities.
.IP "\fB\-\-nocompress\-debug\-sections\fR" 4
.IX Item "--nocompress-debug-sections"
Do not compress \s-1DWARF\s0 debug sections.  This is the default.
.IP "\fB\-D\fR" 4
d301 1
a301 5
.IP "\fB\-\-debug\-prefix\-map\fR \fIold\fR\fB=\fR\fInew\fR" 4
.IX Item "--debug-prefix-map old=new"
When assembling files in directory \fI\fIold\fI\fR, record debugging
information describing them as in \fI\fInew\fI\fR instead.
.IP "\fB\-\-defsym\fR \fIsym\fR\fB=\fR\fIvalue\fR" 4
d305 2
a306 4
indicates a hexadecimal value, and a leading \fB0\fR indicates an octal
value.  The value of the symbol can be overridden inside a source file via the
use of a \f(CW\*(C`.set\*(C'\fR pseudo-op.
.IP "\fB\-f\fR" 4
d308 1
a308 1
\&\*(L"fast\*(R"\-\-\-skip whitespace and comment preprocessing (assume source is
d310 1
a310 10
.IP "\fB\-g\fR" 4
.IX Item "-g"
.PD 0
.IP "\fB\-\-gen\-debug\fR" 4
.IX Item "--gen-debug"
.PD
Generate debugging information for each assembler source line using whichever
debug format is preferred by the target.  This currently means either \s-1STABS\s0,
\&\s-1ECOFF\s0 or \s-1DWARF2\s0.
.IP "\fB\-\-gstabs\fR" 4
d314 2
a315 9
.IP "\fB\-\-gstabs+\fR" 4
.IX Item "--gstabs+"
Generate stabs debugging information for each assembler line, with \s-1GNU\s0
extensions that probably only gdb can handle, and that could make other
debuggers crash or refuse to read your program.  This
may help debugging assembler code.  Currently the only \s-1GNU\s0 extension is
the location of the current working directory at assembling time.
.IP "\fB\-\-gdwarf\-2\fR" 4
.IX Item "--gdwarf-2"
d317 1
a317 1
may help debugging assembler code, if the debugger can handle it.  Note\-\-\-this
d319 1
a319 8
.IP "\fB\-\-size\-check=error\fR" 4
.IX Item "--size-check=error"
.PD 0
.IP "\fB\-\-size\-check=warning\fR" 4
.IX Item "--size-check=warning"
.PD
Issue an error or warning for invalid \s-1ELF\s0 .size directive.
.IP "\fB\-\-help\fR" 4
d322 1
a322 1
.IP "\fB\-\-target\-help\fR" 4
d325 1
a325 1
.IP "\fB\-I\fR \fIdir\fR" 4
d328 1
a328 1
.IP "\fB\-J\fR" 4
d331 1
a331 1
.IP "\fB\-K\fR" 4
d333 2
a334 2
Issue warnings when difference tables altered for long displacements.
.IP "\fB\-L\fR" 4
d336 1
a336 2
.PD 0
.IP "\fB\-\-keep\-locals\fR" 4
d338 4
a341 5
.PD
Keep (in the symbol table) local symbols.  These symbols start with
system-specific local label prefixes, typically \fB.L\fR for \s-1ELF\s0 systems
or \fBL\fR for traditional a.out systems.
.IP "\fB\-\-listing\-lhs\-width=\fR\fInumber\fR" 4
d345 1
a345 1
.IP "\fB\-\-listing\-lhs\-width2=\fR\fInumber\fR" 4
d349 1
a349 1
.IP "\fB\-\-listing\-rhs\-width=\fR\fInumber\fR" 4
d353 1
a353 1
.IP "\fB\-\-listing\-cont\-lines=\fR\fInumber\fR" 4
d357 1
a357 1
.IP "\fB\-o\fR \fIobjfile\fR" 4
d359 2
a360 2
Name the object-file output from \fBas\fR \fIobjfile\fR.
.IP "\fB\-R\fR" 4
d363 1
a363 12
.Sp
Set the default size of \s-1GAS\s0's hash tables to a prime number close to
\&\fInumber\fR.  Increasing this value can reduce the length of time it takes the
assembler to perform its tasks, at the expense of increasing the assembler's
memory requirements.  Similarly reducing this value can reduce the memory
requirements at the expense of speed.
.IP "\fB\-\-reduce\-memory\-overheads\fR" 4
.IX Item "--reduce-memory-overheads"
This option reduces \s-1GAS\s0's memory requirements, at the expense of making the
assembly processes slower.  Currently this switch is a synonym for
\&\fB\-\-hash\-size=4051\fR, but in the future it may have other effects as well.
.IP "\fB\-\-statistics\fR" 4
d367 1
a367 1
.IP "\fB\-\-strip\-local\-absolute\fR" 4
d370 1
a370 1
.IP "\fB\-v\fR" 4
d372 1
a372 2
.PD 0
.IP "\fB\-version\fR" 4
d374 2
a375 3
.PD
Print the \fBas\fR version.
.IP "\fB\-\-version\fR" 4
d377 2
a378 2
Print the \fBas\fR version and exit.
.IP "\fB\-W\fR" 4
d380 1
a380 2
.PD 0
.IP "\fB\-\-no\-warn\fR" 4
a381 1
.PD
d383 1
a383 1
.IP "\fB\-\-fatal\-warnings\fR" 4
d386 1
a386 1
.IP "\fB\-\-warn\fR" 4
d389 1
a389 1
.IP "\fB\-w\fR" 4
d392 1
a392 1
.IP "\fB\-x\fR" 4
d395 1
a395 1
.IP "\fB\-Z\fR" 4
d398 1
a398 1
.IP "\fB\-\- |\fR \fIfiles\fR \fB...\fR" 4
a401 91
The following options are available when as is configured for the
64\-bit mode of the \s-1ARM\s0 Architecture (AArch64).
.IP "\fB\-EB\fR" 4
.IX Item "-EB"
This option specifies that the output generated by the assembler should
be marked as being encoded for a big-endian processor.
.IP "\fB\-EL\fR" 4
.IX Item "-EL"
This option specifies that the output generated by the assembler should
be marked as being encoded for a little-endian processor.
.PP
The following options are available when as is configured for an Alpha
processor.
.IP "\fB\-m\fR\fIcpu\fR" 4
.IX Item "-mcpu"
This option specifies the target processor.  If an attempt is made to
assemble an instruction which will not execute on the target processor,
the assembler may either expand the instruction as a macro or issue an
error message.  This option is equivalent to the \f(CW\*(C`.arch\*(C'\fR directive.
.Sp
The following processor names are recognized: 
\&\f(CW21064\fR,
\&\f(CW\*(C`21064a\*(C'\fR,
\&\f(CW21066\fR,
\&\f(CW21068\fR,
\&\f(CW21164\fR,
\&\f(CW\*(C`21164a\*(C'\fR,
\&\f(CW\*(C`21164pc\*(C'\fR,
\&\f(CW21264\fR,
\&\f(CW\*(C`21264a\*(C'\fR,
\&\f(CW\*(C`21264b\*(C'\fR,
\&\f(CW\*(C`ev4\*(C'\fR,
\&\f(CW\*(C`ev5\*(C'\fR,
\&\f(CW\*(C`lca45\*(C'\fR,
\&\f(CW\*(C`ev5\*(C'\fR,
\&\f(CW\*(C`ev56\*(C'\fR,
\&\f(CW\*(C`pca56\*(C'\fR,
\&\f(CW\*(C`ev6\*(C'\fR,
\&\f(CW\*(C`ev67\*(C'\fR,
\&\f(CW\*(C`ev68\*(C'\fR.
The special name \f(CW\*(C`all\*(C'\fR may be used to allow the assembler to accept
instructions valid for any Alpha processor.
.Sp
In order to support existing practice in \s-1OSF/1\s0 with respect to \f(CW\*(C`.arch\*(C'\fR,
and existing practice within \fB\s-1MILO\s0\fR (the Linux \s-1ARC\s0 bootloader), the
numbered processor names (e.g. 21064) enable the processor-specific PALcode
instructions, while the \*(L"electro-vlasic\*(R" names (e.g. \f(CW\*(C`ev4\*(C'\fR) do not.
.IP "\fB\-mdebug\fR" 4
.IX Item "-mdebug"
.PD 0
.IP "\fB\-no\-mdebug\fR" 4
.IX Item "-no-mdebug"
.PD
Enables or disables the generation of \f(CW\*(C`.mdebug\*(C'\fR encapsulation for
stabs directives and procedure descriptors.  The default is to automatically
enable \f(CW\*(C`.mdebug\*(C'\fR when the first stabs directive is seen.
.IP "\fB\-relax\fR" 4
.IX Item "-relax"
This option forces all relocations to be put into the object file, instead
of saving space and resolving some relocations at assembly time.  Note that
this option does not propagate all symbol arithmetic into the object file,
because not all symbol arithmetic can be represented.  However, the option
can still be useful in specific applications.
.IP "\fB\-replace\fR" 4
.IX Item "-replace"
.PD 0
.IP "\fB\-noreplace\fR" 4
.IX Item "-noreplace"
.PD
Enables or disables the optimization of procedure calls, both at assemblage
and at link time.  These options are only available for \s-1VMS\s0 targets and
\&\f(CW\*(C`\-replace\*(C'\fR is the default.  See section 1.4.1 of the OpenVMS Linker
Utility Manual.
.IP "\fB\-g\fR" 4
.IX Item "-g"
This option is used when the compiler generates debug information.  When
\&\fBgcc\fR is using \fBmips-tfile\fR to generate debug
information for \s-1ECOFF\s0, local labels must be passed through to the object
file.  Otherwise this option has no effect.
.IP "\fB\-G\fR\fIsize\fR" 4
.IX Item "-Gsize"
A local common symbol larger than \fIsize\fR is placed in \f(CW\*(C`.bss\*(C'\fR,
while smaller symbols are placed in \f(CW\*(C`.sbss\*(C'\fR.
.IP "\fB\-F\fR" 4
.IX Item "-F"
.PD 0
.IP "\fB\-32addr\fR" 4
.IX Item "-32addr"
.PD
These options are ignored for backward compatibility.
.PP
d404 1
a404 1
.IP "\fB\-marc[5|6|7|8]\fR" 4
d407 1
a407 1
.IP "\fB\-EB | \-EL\fR" 4
d413 2
a414 2
.IP "\fB\-mcpu=\fR\fIprocessor\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-mcpu=processor[+extension...]"
d416 2
a417 2
.IP "\fB\-march=\fR\fIarchitecture\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-march=architecture[+extension...]"
d419 5
a423 2
.IP "\fB\-mfpu=\fR\fIfloating-point-format\fR" 4
.IX Item "-mfpu=floating-point-format"
d425 2
a426 8
.IP "\fB\-mfloat\-abi=\fR\fIabi\fR" 4
.IX Item "-mfloat-abi=abi"
Select which floating point \s-1ABI\s0 is in use.
.IP "\fB\-mthumb\fR" 4
.IX Item "-mthumb"
Enable Thumb only instruction decoding.
.IP "\fB\-mapcs\-32 | \-mapcs\-26 | \-mapcs\-float | \-mapcs\-reentrant\fR" 4
.IX Item "-mapcs-32 | -mapcs-26 | -mapcs-float | -mapcs-reentrant"
d428 1
a428 1
.IP "\fB\-EB | \-EL\fR" 4
d431 1
a431 1
.IP "\fB\-mthumb\-interwork\fR" 4
d435 1
a435 1
.IP "\fB\-k\fR" 4
a439 57
the Blackfin processor family.
.IP "\fB\-mcpu=\fR\fIprocessor\fR[\fB\-\fR\fIsirevision\fR]" 4
.IX Item "-mcpu=processor[-sirevision]"
This option specifies the target processor.  The optional \fIsirevision\fR
is not used in assembler.  It's here such that \s-1GCC\s0 can easily pass down its
\&\f(CW\*(C`\-mcpu=\*(C'\fR option.  The assembler will issue an
error message if an attempt is made to assemble an instruction which
will not execute on the target processor.  The following processor names are
recognized: 
\&\f(CW\*(C`bf504\*(C'\fR,
\&\f(CW\*(C`bf506\*(C'\fR,
\&\f(CW\*(C`bf512\*(C'\fR,
\&\f(CW\*(C`bf514\*(C'\fR,
\&\f(CW\*(C`bf516\*(C'\fR,
\&\f(CW\*(C`bf518\*(C'\fR,
\&\f(CW\*(C`bf522\*(C'\fR,
\&\f(CW\*(C`bf523\*(C'\fR,
\&\f(CW\*(C`bf524\*(C'\fR,
\&\f(CW\*(C`bf525\*(C'\fR,
\&\f(CW\*(C`bf526\*(C'\fR,
\&\f(CW\*(C`bf527\*(C'\fR,
\&\f(CW\*(C`bf531\*(C'\fR,
\&\f(CW\*(C`bf532\*(C'\fR,
\&\f(CW\*(C`bf533\*(C'\fR,
\&\f(CW\*(C`bf534\*(C'\fR,
\&\f(CW\*(C`bf535\*(C'\fR (not implemented yet),
\&\f(CW\*(C`bf536\*(C'\fR,
\&\f(CW\*(C`bf537\*(C'\fR,
\&\f(CW\*(C`bf538\*(C'\fR,
\&\f(CW\*(C`bf539\*(C'\fR,
\&\f(CW\*(C`bf542\*(C'\fR,
\&\f(CW\*(C`bf542m\*(C'\fR,
\&\f(CW\*(C`bf544\*(C'\fR,
\&\f(CW\*(C`bf544m\*(C'\fR,
\&\f(CW\*(C`bf547\*(C'\fR,
\&\f(CW\*(C`bf547m\*(C'\fR,
\&\f(CW\*(C`bf548\*(C'\fR,
\&\f(CW\*(C`bf548m\*(C'\fR,
\&\f(CW\*(C`bf549\*(C'\fR,
\&\f(CW\*(C`bf549m\*(C'\fR,
\&\f(CW\*(C`bf561\*(C'\fR,
and
\&\f(CW\*(C`bf592\*(C'\fR.
.IP "\fB\-mfdpic\fR" 4
.IX Item "-mfdpic"
Assemble for the \s-1FDPIC\s0 \s-1ABI\s0.
.IP "\fB\-mno\-fdpic\fR" 4
.IX Item "-mno-fdpic"
.PD 0
.IP "\fB\-mnopic\fR" 4
.IX Item "-mnopic"
.PD
Disable \-mfdpic.
.PP
See the info pages for documentation of the CRIS-specific options.
.PP
The following options are available when as is configured for
d441 1
a441 1
.IP "\fB\-O\fR" 4
d447 1
a447 1
.IP "\fB\-O\fR" 4
d450 1
a450 1
.IP "\fB\-n\fR" 4
d453 1
a453 1
.IP "\fB\-N\fR" 4
a456 195
The following options are available when as is configured for
an Epiphany processor.
.IP "\fB\-mepiphany\fR" 4
.IX Item "-mepiphany"
Specifies that the both 32 and 16 bit instructions are allowed.  This is the
default behavior.
.IP "\fB\-mepiphany16\fR" 4
.IX Item "-mepiphany16"
Restricts the permitted instructions to just the 16 bit set.
.PP
The following options are available when as is configured for
an i386 processor.
.IP "\fB\-\-32 | \-\-x32 | \-\-64\fR" 4
.IX Item "--32 | --x32 | --64"
Select the word size, either 32 bits or 64 bits.  \fB\-\-32\fR
implies Intel i386 architecture, while \fB\-\-x32\fR and \fB\-\-64\fR
imply \s-1AMD\s0 x86\-64 architecture with 32\-bit or 64\-bit word-size
respectively.
.Sp
These options are only available with the \s-1ELF\s0 object file format, and
require that the necessary \s-1BFD\s0 support has been included (on a 32\-bit
platform you have to add \-\-enable\-64\-bit\-bfd to configure enable 64\-bit
usage and use x86\-64 as target platform).
.IP "\fB\-n\fR" 4
.IX Item "-n"
By default, x86 \s-1GAS\s0 replaces multiple nop instructions used for
alignment within code sections with multi-byte nop instructions such
as leal 0(%esi,1),%esi.  This switch disables the optimization.
.IP "\fB\-\-divide\fR" 4
.IX Item "--divide"
On SVR4\-derived platforms, the character \fB/\fR is treated as a comment
character, which means that it cannot be used in expressions.  The
\&\fB\-\-divide\fR option turns \fB/\fR into a normal character.  This does
not disable \fB/\fR at the beginning of a line starting a comment, or
affect using \fB#\fR for starting a comment.
.IP "\fB\-march=\fR\fI\s-1CPU\s0\fR\fB[+\fR\fI\s-1EXTENSION\s0\fR\fB...]\fR" 4
.IX Item "-march=CPU[+EXTENSION...]"
This option specifies the target processor.  The assembler will
issue an error message if an attempt is made to assemble an instruction
which will not execute on the target processor.  The following
processor names are recognized: 
\&\f(CW\*(C`i8086\*(C'\fR,
\&\f(CW\*(C`i186\*(C'\fR,
\&\f(CW\*(C`i286\*(C'\fR,
\&\f(CW\*(C`i386\*(C'\fR,
\&\f(CW\*(C`i486\*(C'\fR,
\&\f(CW\*(C`i586\*(C'\fR,
\&\f(CW\*(C`i686\*(C'\fR,
\&\f(CW\*(C`pentium\*(C'\fR,
\&\f(CW\*(C`pentiumpro\*(C'\fR,
\&\f(CW\*(C`pentiumii\*(C'\fR,
\&\f(CW\*(C`pentiumiii\*(C'\fR,
\&\f(CW\*(C`pentium4\*(C'\fR,
\&\f(CW\*(C`prescott\*(C'\fR,
\&\f(CW\*(C`nocona\*(C'\fR,
\&\f(CW\*(C`core\*(C'\fR,
\&\f(CW\*(C`core2\*(C'\fR,
\&\f(CW\*(C`corei7\*(C'\fR,
\&\f(CW\*(C`l1om\*(C'\fR,
\&\f(CW\*(C`k1om\*(C'\fR,
\&\f(CW\*(C`k6\*(C'\fR,
\&\f(CW\*(C`k6_2\*(C'\fR,
\&\f(CW\*(C`athlon\*(C'\fR,
\&\f(CW\*(C`opteron\*(C'\fR,
\&\f(CW\*(C`k8\*(C'\fR,
\&\f(CW\*(C`amdfam10\*(C'\fR,
\&\f(CW\*(C`bdver1\*(C'\fR,
\&\f(CW\*(C`bdver2\*(C'\fR,
\&\f(CW\*(C`bdver3\*(C'\fR,
\&\f(CW\*(C`btver1\*(C'\fR,
\&\f(CW\*(C`btver2\*(C'\fR,
\&\f(CW\*(C`generic32\*(C'\fR and
\&\f(CW\*(C`generic64\*(C'\fR.
.Sp
In addition to the basic instruction set, the assembler can be told to 
accept various extension mnemonics.  For example,
\&\f(CW\*(C`\-march=i686+sse4+vmx\*(C'\fR extends \fIi686\fR with \fIsse4\fR and
\&\fIvmx\fR.  The following extensions are currently supported:
\&\f(CW8087\fR,
\&\f(CW287\fR,
\&\f(CW387\fR,
\&\f(CW\*(C`no87\*(C'\fR,
\&\f(CW\*(C`mmx\*(C'\fR,
\&\f(CW\*(C`nommx\*(C'\fR,
\&\f(CW\*(C`sse\*(C'\fR,
\&\f(CW\*(C`sse2\*(C'\fR,
\&\f(CW\*(C`sse3\*(C'\fR,
\&\f(CW\*(C`ssse3\*(C'\fR,
\&\f(CW\*(C`sse4.1\*(C'\fR,
\&\f(CW\*(C`sse4.2\*(C'\fR,
\&\f(CW\*(C`sse4\*(C'\fR,
\&\f(CW\*(C`nosse\*(C'\fR,
\&\f(CW\*(C`avx\*(C'\fR,
\&\f(CW\*(C`avx2\*(C'\fR,
\&\f(CW\*(C`adx\*(C'\fR,
\&\f(CW\*(C`rdseed\*(C'\fR,
\&\f(CW\*(C`prfchw\*(C'\fR,
\&\f(CW\*(C`noavx\*(C'\fR,
\&\f(CW\*(C`vmx\*(C'\fR,
\&\f(CW\*(C`vmfunc\*(C'\fR,
\&\f(CW\*(C`smx\*(C'\fR,
\&\f(CW\*(C`xsave\*(C'\fR,
\&\f(CW\*(C`xsaveopt\*(C'\fR,
\&\f(CW\*(C`aes\*(C'\fR,
\&\f(CW\*(C`pclmul\*(C'\fR,
\&\f(CW\*(C`fsgsbase\*(C'\fR,
\&\f(CW\*(C`rdrnd\*(C'\fR,
\&\f(CW\*(C`f16c\*(C'\fR,
\&\f(CW\*(C`bmi2\*(C'\fR,
\&\f(CW\*(C`fma\*(C'\fR,
\&\f(CW\*(C`movbe\*(C'\fR,
\&\f(CW\*(C`ept\*(C'\fR,
\&\f(CW\*(C`lzcnt\*(C'\fR,
\&\f(CW\*(C`hle\*(C'\fR,
\&\f(CW\*(C`rtm\*(C'\fR,
\&\f(CW\*(C`invpcid\*(C'\fR,
\&\f(CW\*(C`clflush\*(C'\fR,
\&\f(CW\*(C`lwp\*(C'\fR,
\&\f(CW\*(C`fma4\*(C'\fR,
\&\f(CW\*(C`xop\*(C'\fR,
\&\f(CW\*(C`syscall\*(C'\fR,
\&\f(CW\*(C`rdtscp\*(C'\fR,
\&\f(CW\*(C`3dnow\*(C'\fR,
\&\f(CW\*(C`3dnowa\*(C'\fR,
\&\f(CW\*(C`sse4a\*(C'\fR,
\&\f(CW\*(C`sse5\*(C'\fR,
\&\f(CW\*(C`svme\*(C'\fR,
\&\f(CW\*(C`abm\*(C'\fR and
\&\f(CW\*(C`padlock\*(C'\fR.
Note that rather than extending a basic instruction set, the extension
mnemonics starting with \f(CW\*(C`no\*(C'\fR revoke the respective functionality.
.Sp
When the \f(CW\*(C`.arch\*(C'\fR directive is used with \fB\-march\fR, the
\&\f(CW\*(C`.arch\*(C'\fR directive will take precedent.
.IP "\fB\-mtune=\fR\fI\s-1CPU\s0\fR" 4
.IX Item "-mtune=CPU"
This option specifies a processor to optimize for. When used in
conjunction with the \fB\-march\fR option, only instructions
of the processor specified by the \fB\-march\fR option will be
generated.
.Sp
Valid \fI\s-1CPU\s0\fR values are identical to the processor list of
\&\fB\-march=\fR\fI\s-1CPU\s0\fR.
.IP "\fB\-msse2avx\fR" 4
.IX Item "-msse2avx"
This option specifies that the assembler should encode \s-1SSE\s0 instructions
with \s-1VEX\s0 prefix.
.IP "\fB\-msse\-check=\fR\fInone\fR" 4
.IX Item "-msse-check=none"
.PD 0
.IP "\fB\-msse\-check=\fR\fIwarning\fR" 4
.IX Item "-msse-check=warning"
.IP "\fB\-msse\-check=\fR\fIerror\fR" 4
.IX Item "-msse-check=error"
.PD
These options control if the assembler should check \s-1SSE\s0 intructions.
\&\fB\-msse\-check=\fR\fInone\fR will make the assembler not to check \s-1SSE\s0
instructions,  which is the default.  \fB\-msse\-check=\fR\fIwarning\fR
will make the assembler issue a warning for any \s-1SSE\s0 intruction.
\&\fB\-msse\-check=\fR\fIerror\fR will make the assembler issue an error
for any \s-1SSE\s0 intruction.
.IP "\fB\-mavxscalar=\fR\fI128\fR" 4
.IX Item "-mavxscalar=128"
.PD 0
.IP "\fB\-mavxscalar=\fR\fI256\fR" 4
.IX Item "-mavxscalar=256"
.PD
These options control how the assembler should encode scalar \s-1AVX\s0
instructions.  \fB\-mavxscalar=\fR\fI128\fR will encode scalar
\&\s-1AVX\s0 instructions with 128bit vector length, which is the default.
\&\fB\-mavxscalar=\fR\fI256\fR will encode scalar \s-1AVX\s0 instructions
with 256bit vector length.
.IP "\fB\-mmnemonic=\fR\fIatt\fR" 4
.IX Item "-mmnemonic=att"
.PD 0
.IP "\fB\-mmnemonic=\fR\fIintel\fR" 4
.IX Item "-mmnemonic=intel"
.PD
This option specifies instruction mnemonic for matching instructions. 
The \f(CW\*(C`.att_mnemonic\*(C'\fR and \f(CW\*(C`.intel_mnemonic\*(C'\fR directives will
take precedent.
.IP "\fB\-msyntax=\fR\fIatt\fR" 4
.IX Item "-msyntax=att"
.PD 0
.IP "\fB\-msyntax=\fR\fIintel\fR" 4
.IX Item "-msyntax=intel"
.PD
This option specifies instruction syntax when processing instructions. 
The \f(CW\*(C`.att_syntax\*(C'\fR and \f(CW\*(C`.intel_syntax\*(C'\fR directives will
take precedent.
.IP "\fB\-mnaked\-reg\fR" 4
.IX Item "-mnaked-reg"
This opetion specifies that registers don't require a \fB%\fR prefix.
The \f(CW\*(C`.att_syntax\*(C'\fR and \f(CW\*(C`.intel_syntax\*(C'\fR directives will take precedent.
.PP
d459 1
a459 1
.IP "\fB\-ACA | \-ACA_A | \-ACB | \-ACC | \-AKA | \-AKB | \-AKC | \-AMC\fR" 4
d462 1
a462 1
.IP "\fB\-b\fR" 4
d465 1
a465 1
.IP "\fB\-no\-relax\fR" 4
d471 2
a472 27
Ubicom \s-1IP2K\s0 series.
.IP "\fB\-mip2022ext\fR" 4
.IX Item "-mip2022ext"
Specifies that the extended \s-1IP2022\s0 instructions are allowed.
.IP "\fB\-mip2022\fR" 4
.IX Item "-mip2022"
Restores the default behaviour, which restricts the permitted instructions to
just the basic \s-1IP2022\s0 ones.
.PP
The following options are available when as is configured for the
Renesas M32C and M16C processors.
.IP "\fB\-m32c\fR" 4
.IX Item "-m32c"
Assemble M32C instructions.
.IP "\fB\-m16c\fR" 4
.IX Item "-m16c"
Assemble M16C instructions (the default).
.IP "\fB\-relax\fR" 4
.IX Item "-relax"
Enable support for link-time relaxations.
.IP "\fB\-h\-tick\-hex\fR" 4
.IX Item "-h-tick-hex"
Support H'00 style hex constants in addition to 0x00 style.
.PP
The following options are available when as is configured for the
Renesas M32R (formerly Mitsubishi M32R) series.
.IP "\fB\-\-m32rx\fR" 4
d476 1
a476 1
.IP "\fB\-\-warn\-explicit\-parallel\-conflicts or \-\-Wp\fR" 4
d479 2
a480 2
encountered.
.IP "\fB\-\-no\-warn\-explicit\-parallel\-conflicts or \-\-Wnp\fR" 4
d482 2
a483 2
Do not produce warning messages when questionable parallel constructs are
encountered.
d487 1
a487 1
.IP "\fB\-l\fR" 4
d490 1
a490 1
.IP "\fB\-m68000 | \-m68008 | \-m68010 | \-m68020 | \-m68030\fR" 4
d492 1
a492 2
.PD 0
.IP "\fB| \-m68040 | \-m68060 | \-m68302 | \-m68331 | \-m68332\fR" 4
d494 1
a494 1
.IP "\fB| \-m68333 | \-m68340 | \-mcpu32 | \-m5200\fR" 4
a495 1
.PD
d498 1
a498 1
.IP "\fB\-m68881 | \-m68882 | \-mno\-68881 | \-mno\-68882\fR" 4
d505 1
a505 1
.IP "\fB\-m68851 | \-mno\-68851\fR" 4
d510 3
a512 3
For details about the \s-1PDP\-11\s0 machine dependent features options,
see \fBPDP\-11\-Options\fR.
.IP "\fB\-mpic | \-mno\-pic\fR" 4
d515 2
a516 2
default is \fB\-mpic\fR.
.IP "\fB\-mall\fR" 4
d518 1
a518 2
.PD 0
.IP "\fB\-mall\-extensions\fR" 4
a519 1
.PD
d521 1
a521 1
.IP "\fB\-mno\-extensions\fR" 4
d524 1
a524 1
.IP "\fB\-m\fR\fIextension\fR \fB| \-mno\-\fR\fIextension\fR" 4
d527 1
a527 1
.IP "\fB\-m\fR\fIcpu\fR" 4
d531 1
a531 1
.IP "\fB\-m\fR\fImachine\fR" 4
d538 1
a538 1
.IP "\fB\-mb\fR" 4
d540 2
a541 2
Generate \*(L"big endian\*(R" format output.
.IP "\fB\-ml\fR" 4
d543 1
a543 1
Generate \*(L"little endian\*(R" format output.
d547 2
a548 2
.IP "\fB\-m68hc11 | \-m68hc12 | \-m68hcs12 | \-mm9s12x | \-mm9s12xg\fR" 4
.IX Item "-m68hc11 | -m68hc12 | -m68hcs12 | -mm9s12x | -mm9s12xg"
d551 2
a552 18
.IP "\fB\-\-xgate\-ramoffset\fR" 4
.IX Item "--xgate-ramoffset"
Instruct the linker to offset \s-1RAM\s0 addresses from S12X address space into
\&\s-1XGATE\s0 address space.
.IP "\fB\-mshort\fR" 4
.IX Item "-mshort"
Specify to use the 16\-bit integer \s-1ABI\s0.
.IP "\fB\-mlong\fR" 4
.IX Item "-mlong"
Specify to use the 32\-bit integer \s-1ABI\s0.
.IP "\fB\-mshort\-double\fR" 4
.IX Item "-mshort-double"
Specify to use the 32\-bit double \s-1ABI\s0.
.IP "\fB\-mlong\-double\fR" 4
.IX Item "-mlong-double"
Specify to use the 64\-bit double \s-1ABI\s0.
.IP "\fB\-\-force\-long\-branches\fR" 4
.IX Item "--force-long-branches"
d556 3
a558 3
.IP "\fB\-S | \-\-short\-branches\fR" 4
.IX Item "-S | --short-branches"
Do not turn relative branches into absolute ones
d560 1
a560 1
.IP "\fB\-\-strict\-direct\-mode\fR" 4
d564 1
a564 1
.IP "\fB\-\-print\-insn\-syntax\fR" 4
d567 1
a567 1
.IP "\fB\-\-print\-opcodes\fR" 4
d569 2
a570 2
Print the list of instructions with syntax and then exit.
.IP "\fB\-\-generate\-example\fR" 4
d572 2
a573 2
Print an example of instruction for each possible instruction and then exit.
This option is only useful for testing \fBas\fR.
d575 1
a575 1
The following options are available when \fBas\fR is configured
d577 1
a577 1
.IP "\fB\-Av6 | \-Av7 | \-Av8 | \-Asparclet | \-Asparclite\fR" 4
d579 1
a579 2
.PD 0
.IP "\fB\-Av8plus | \-Av8plusa | \-Av9 | \-Av9a\fR" 4
a580 1
.PD
d588 1
a588 1
.IP "\fB\-xarch=v8plus | \-xarch=v8plusa\fR" 4
d592 1
a592 1
.IP "\fB\-bump\fR" 4
a595 14
The following options are available when as is configured for the 'c54x
architecture.
.IP "\fB\-mfar\-mode\fR" 4
.IX Item "-mfar-mode"
Enable extended addressing mode.  All addresses and relocations will assume
extended addressing (usually 23 bits).
.IP "\fB\-mcpu=\fR\fI\s-1CPU_VERSION\s0\fR" 4
.IX Item "-mcpu=CPU_VERSION"
Sets the \s-1CPU\s0 version being compiled for.
.IP "\fB\-merrors\-to\-file\fR \fI\s-1FILENAME\s0\fR" 4
.IX Item "-merrors-to-file FILENAME"
Redirect error output to a file, for broken systems which don't support such
behaviour in the shell.
.PP
d598 1
a598 1
.IP "\fB\-G\fR \fInum\fR" 4
d603 1
a603 1
.IP "\fB\-EB\fR" 4
d605 2
a606 2
Generate \*(L"big endian\*(R" format output.
.IP "\fB\-EL\fR" 4
d608 2
a609 2
Generate \*(L"little endian\*(R" format output.
.IP "\fB\-mips1\fR" 4
d611 1
a611 2
.PD 0
.IP "\fB\-mips2\fR" 4
d613 1
a613 1
.IP "\fB\-mips3\fR" 4
d615 1
a615 1
.IP "\fB\-mips4\fR" 4
d617 1
a617 3
.IP "\fB\-mips5\fR" 4
.IX Item "-mips5"
.IP "\fB\-mips32\fR" 4
a618 7
.IP "\fB\-mips32r2\fR" 4
.IX Item "-mips32r2"
.IP "\fB\-mips64\fR" 4
.IX Item "-mips64"
.IP "\fB\-mips64r2\fR" 4
.IX Item "-mips64r2"
.PD
d620 20
a639 143
\&\fB\-mips1\fR is an alias for \fB\-march=r3000\fR, \fB\-mips2\fR is an
alias for \fB\-march=r6000\fR, \fB\-mips3\fR is an alias for
\&\fB\-march=r4000\fR and \fB\-mips4\fR is an alias for \fB\-march=r8000\fR.
\&\fB\-mips5\fR, \fB\-mips32\fR, \fB\-mips32r2\fR, \fB\-mips64\fR, and
\&\fB\-mips64r2\fR
correspond to generic
\&\fB\s-1MIPS\s0 V\fR, \fB\s-1MIPS32\s0\fR, \fB\s-1MIPS32\s0 Release 2\fR, \fB\s-1MIPS64\s0\fR,
and \fB\s-1MIPS64\s0 Release 2\fR
\&\s-1ISA\s0 processors, respectively.
.IP "\fB\-march=\fR\fI\s-1CPU\s0\fR" 4
.IX Item "-march=CPU"
Generate code for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mtune=\fR\fIcpu\fR" 4
.IX Item "-mtune=cpu"
Schedule and tune for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mfix7000\fR" 4
.IX Item "-mfix7000"
.PD 0
.IP "\fB\-mno\-fix7000\fR" 4
.IX Item "-mno-fix7000"
.PD
Cause nops to be inserted if the read of the destination register
of an mfhi or mflo instruction occurs in the following two instructions.
.IP "\fB\-mdebug\fR" 4
.IX Item "-mdebug"
.PD 0
.IP "\fB\-no\-mdebug\fR" 4
.IX Item "-no-mdebug"
.PD
Cause stabs-style debugging output to go into an ECOFF-style .mdebug
section instead of the standard \s-1ELF\s0 .stabs sections.
.IP "\fB\-mpdr\fR" 4
.IX Item "-mpdr"
.PD 0
.IP "\fB\-mno\-pdr\fR" 4
.IX Item "-mno-pdr"
.PD
Control generation of \f(CW\*(C`.pdr\*(C'\fR sections.
.IP "\fB\-mgp32\fR" 4
.IX Item "-mgp32"
.PD 0
.IP "\fB\-mfp32\fR" 4
.IX Item "-mfp32"
.PD
The register sizes are normally inferred from the \s-1ISA\s0 and \s-1ABI\s0, but these
flags force a certain group of registers to be treated as 32 bits wide at
all times.  \fB\-mgp32\fR controls the size of general-purpose registers
and \fB\-mfp32\fR controls the size of floating-point registers.
.IP "\fB\-mips16\fR" 4
.IX Item "-mips16"
.PD 0
.IP "\fB\-no\-mips16\fR" 4
.IX Item "-no-mips16"
.PD
Generate code for the \s-1MIPS\s0 16 processor.  This is equivalent to putting
\&\f(CW\*(C`.set mips16\*(C'\fR at the start of the assembly file.  \fB\-no\-mips16\fR
turns off this option.
.IP "\fB\-mmicromips\fR" 4
.IX Item "-mmicromips"
.PD 0
.IP "\fB\-mno\-micromips\fR" 4
.IX Item "-mno-micromips"
.PD
Generate code for the microMIPS processor.  This is equivalent to putting
\&\f(CW\*(C`.set micromips\*(C'\fR at the start of the assembly file.  \fB\-mno\-micromips\fR
turns off this option.  This is equivalent to putting \f(CW\*(C`.set nomicromips\*(C'\fR
at the start of the assembly file.
.IP "\fB\-msmartmips\fR" 4
.IX Item "-msmartmips"
.PD 0
.IP "\fB\-mno\-smartmips\fR" 4
.IX Item "-mno-smartmips"
.PD
Enables the SmartMIPS extension to the \s-1MIPS32\s0 instruction set. This is
equivalent to putting \f(CW\*(C`.set smartmips\*(C'\fR at the start of the assembly file.
\&\fB\-mno\-smartmips\fR turns off this option.
.IP "\fB\-mips3d\fR" 4
.IX Item "-mips3d"
.PD 0
.IP "\fB\-no\-mips3d\fR" 4
.IX Item "-no-mips3d"
.PD
Generate code for the \s-1MIPS\-3D\s0 Application Specific Extension.
This tells the assembler to accept \s-1MIPS\-3D\s0 instructions.
\&\fB\-no\-mips3d\fR turns off this option.
.IP "\fB\-mdmx\fR" 4
.IX Item "-mdmx"
.PD 0
.IP "\fB\-no\-mdmx\fR" 4
.IX Item "-no-mdmx"
.PD
Generate code for the \s-1MDMX\s0 Application Specific Extension.
This tells the assembler to accept \s-1MDMX\s0 instructions.
\&\fB\-no\-mdmx\fR turns off this option.
.IP "\fB\-mdsp\fR" 4
.IX Item "-mdsp"
.PD 0
.IP "\fB\-mno\-dsp\fR" 4
.IX Item "-mno-dsp"
.PD
Generate code for the \s-1DSP\s0 Release 1 Application Specific Extension.
This tells the assembler to accept \s-1DSP\s0 Release 1 instructions.
\&\fB\-mno\-dsp\fR turns off this option.
.IP "\fB\-mdspr2\fR" 4
.IX Item "-mdspr2"
.PD 0
.IP "\fB\-mno\-dspr2\fR" 4
.IX Item "-mno-dspr2"
.PD
Generate code for the \s-1DSP\s0 Release 2 Application Specific Extension.
This option implies \-mdsp.
This tells the assembler to accept \s-1DSP\s0 Release 2 instructions.
\&\fB\-mno\-dspr2\fR turns off this option.
.IP "\fB\-mmt\fR" 4
.IX Item "-mmt"
.PD 0
.IP "\fB\-mno\-mt\fR" 4
.IX Item "-mno-mt"
.PD
Generate code for the \s-1MT\s0 Application Specific Extension.
This tells the assembler to accept \s-1MT\s0 instructions.
\&\fB\-mno\-mt\fR turns off this option.
.IP "\fB\-mmcu\fR" 4
.IX Item "-mmcu"
.PD 0
.IP "\fB\-mno\-mcu\fR" 4
.IX Item "-mno-mcu"
.PD
Generate code for the \s-1MCU\s0 Application Specific Extension.
This tells the assembler to accept \s-1MCU\s0 instructions.
\&\fB\-mno\-mcu\fR turns off this option.
.IP "\fB\-\-construct\-floats\fR" 4
.IX Item "--construct-floats"
.PD 0
.IP "\fB\-\-no\-construct\-floats\fR" 4
.IX Item "--no-construct-floats"
.PD
The \fB\-\-no\-construct\-floats\fR option disables the construction of
double width floating point constants by loading the two halves of the
value into the two single width floating point registers that make up
the double width register.  By default \fB\-\-construct\-floats\fR is
selected, allowing construction of these floating point constants.
.IP "\fB\-\-emulation=\fR\fIname\fR" 4
d641 1
a641 1
This option causes \fBas\fR to emulate \fBas\fR configured
d649 1
a649 1
the default to little\- or big-endian as indicated by the \fBb\fR or \fBl\fR
d654 1
a654 1
\&\fBas\fR is configured for is a \s-1MIPS\s0 \s-1ELF\s0 or \s-1ECOFF\s0 target.
d656 1
a656 1
\&\fB\-\-enable\-targets=...\fR at configuration time must include support for
d663 1
a663 1
.IP "\fB\-nocpp\fR" 4
d665 1
a665 1
\&\fBas\fR ignores this option.  It is accepted for compatibility with
d667 1
a667 1
.IP "\fB\-\-trap\fR" 4
d669 1
a669 2
.PD 0
.IP "\fB\-\-no\-trap\fR" 4
d671 1
a671 1
.IP "\fB\-\-break\fR" 4
d673 1
a673 1
.IP "\fB\-\-no\-break\fR" 4
a674 1
.PD
d676 1
a676 1
\&\fB\-\-trap\fR or \fB\-\-no\-break\fR (which are synonyms) take a trap exception
d678 1
a678 1
\&\fB\-\-break\fR or \fB\-\-no\-trap\fR (also synonyms, and the default) take a
d680 1
a680 1
.IP "\fB\-n\fR" 4
d682 1
a682 1
When this option is used, \fBas\fR will issue a warning every
d687 1
a687 1
.IP "\fB\-jsri2bsr\fR" 4
d689 1
a689 2
.PD 0
.IP "\fB\-nojsri2bsr\fR" 4
a690 1
.PD
d693 1
a693 1
.IP "\fB\-sifilter\fR" 4
d695 1
a695 2
.PD 0
.IP "\fB\-nosifilter\fR" 4
a696 1
.PD
d699 1
a699 1
.IP "\fB\-relax\fR" 4
d702 1
a702 1
.IP "\fB\-mcpu=[210|340]\fR" 4
d706 1
a706 1
.IP "\fB\-EB\fR" 4
d709 1
a709 1
.IP "\fB\-EL\fR" 4
a711 341
.PP
See the info pages for documentation of the MMIX-specific options.
.PP
The following options are available when as is configured for a
PowerPC processor.
.IP "\fB\-a32\fR" 4
.IX Item "-a32"
Generate \s-1ELF32\s0 or \s-1XCOFF32\s0.
.IP "\fB\-a64\fR" 4
.IX Item "-a64"
Generate \s-1ELF64\s0 or \s-1XCOFF64\s0.
.IP "\fB\-K \s-1PIC\s0\fR" 4
.IX Item "-K PIC"
Set \s-1EF_PPC_RELOCATABLE_LIB\s0 in \s-1ELF\s0 flags.
.IP "\fB\-mpwrx | \-mpwr2\fR" 4
.IX Item "-mpwrx | -mpwr2"
Generate code for \s-1POWER/2\s0 (\s-1RIOS2\s0).
.IP "\fB\-mpwr\fR" 4
.IX Item "-mpwr"
Generate code for \s-1POWER\s0 (\s-1RIOS1\s0)
.IP "\fB\-m601\fR" 4
.IX Item "-m601"
Generate code for PowerPC 601.
.IP "\fB\-mppc, \-mppc32, \-m603, \-m604\fR" 4
.IX Item "-mppc, -mppc32, -m603, -m604"
Generate code for PowerPC 603/604.
.IP "\fB\-m403, \-m405\fR" 4
.IX Item "-m403, -m405"
Generate code for PowerPC 403/405.
.IP "\fB\-m440\fR" 4
.IX Item "-m440"
Generate code for PowerPC 440.  BookE and some 405 instructions.
.IP "\fB\-m464\fR" 4
.IX Item "-m464"
Generate code for PowerPC 464.
.IP "\fB\-m476\fR" 4
.IX Item "-m476"
Generate code for PowerPC 476.
.IP "\fB\-m7400, \-m7410, \-m7450, \-m7455\fR" 4
.IX Item "-m7400, -m7410, -m7450, -m7455"
Generate code for PowerPC 7400/7410/7450/7455.
.IP "\fB\-m750cl\fR" 4
.IX Item "-m750cl"
Generate code for PowerPC 750CL.
.IP "\fB\-mppc64, \-m620\fR" 4
.IX Item "-mppc64, -m620"
Generate code for PowerPC 620/625/630.
.IP "\fB\-me500, \-me500x2\fR" 4
.IX Item "-me500, -me500x2"
Generate code for Motorola e500 core complex.
.IP "\fB\-me500mc\fR" 4
.IX Item "-me500mc"
Generate code for Freescale e500mc core complex.
.IP "\fB\-me500mc64\fR" 4
.IX Item "-me500mc64"
Generate code for Freescale e500mc64 core complex.
.IP "\fB\-me5500\fR" 4
.IX Item "-me5500"
Generate code for Freescale e5500 core complex.
.IP "\fB\-me6500\fR" 4
.IX Item "-me6500"
Generate code for Freescale e6500 core complex.
.IP "\fB\-mspe\fR" 4
.IX Item "-mspe"
Generate code for Motorola \s-1SPE\s0 instructions.
.IP "\fB\-mtitan\fR" 4
.IX Item "-mtitan"
Generate code for AppliedMicro Titan core complex.
.IP "\fB\-mppc64bridge\fR" 4
.IX Item "-mppc64bridge"
Generate code for PowerPC 64, including bridge insns.
.IP "\fB\-mbooke\fR" 4
.IX Item "-mbooke"
Generate code for 32\-bit BookE.
.IP "\fB\-ma2\fR" 4
.IX Item "-ma2"
Generate code for A2 architecture.
.IP "\fB\-me300\fR" 4
.IX Item "-me300"
Generate code for PowerPC e300 family.
.IP "\fB\-maltivec\fR" 4
.IX Item "-maltivec"
Generate code for processors with AltiVec instructions.
.IP "\fB\-mvsx\fR" 4
.IX Item "-mvsx"
Generate code for processors with Vector-Scalar (\s-1VSX\s0) instructions.
.IP "\fB\-mpower4, \-mpwr4\fR" 4
.IX Item "-mpower4, -mpwr4"
Generate code for Power4 architecture.
.IP "\fB\-mpower5, \-mpwr5, \-mpwr5x\fR" 4
.IX Item "-mpower5, -mpwr5, -mpwr5x"
Generate code for Power5 architecture.
.IP "\fB\-mpower6, \-mpwr6\fR" 4
.IX Item "-mpower6, -mpwr6"
Generate code for Power6 architecture.
.IP "\fB\-mpower7, \-mpwr7\fR" 4
.IX Item "-mpower7, -mpwr7"
Generate code for Power7 architecture.
.IP "\fB\-mcell\fR" 4
.IX Item "-mcell"
Generate code for Cell Broadband Engine architecture.
.IP "\fB\-mcom\fR" 4
.IX Item "-mcom"
Generate code Power/PowerPC common instructions.
.IP "\fB\-many\fR" 4
.IX Item "-many"
Generate code for any architecture (\s-1PWR/PWRX/PPC\s0).
.IP "\fB\-mregnames\fR" 4
.IX Item "-mregnames"
Allow symbolic names for registers.
.IP "\fB\-mno\-regnames\fR" 4
.IX Item "-mno-regnames"
Do not allow symbolic names for registers.
.IP "\fB\-mrelocatable\fR" 4
.IX Item "-mrelocatable"
Support for \s-1GCC\s0's \-mrelocatable option.
.IP "\fB\-mrelocatable\-lib\fR" 4
.IX Item "-mrelocatable-lib"
Support for \s-1GCC\s0's \-mrelocatable\-lib option.
.IP "\fB\-memb\fR" 4
.IX Item "-memb"
Set \s-1PPC_EMB\s0 bit in \s-1ELF\s0 flags.
.IP "\fB\-mlittle, \-mlittle\-endian, \-le\fR" 4
.IX Item "-mlittle, -mlittle-endian, -le"
Generate code for a little endian machine.
.IP "\fB\-mbig, \-mbig\-endian, \-be\fR" 4
.IX Item "-mbig, -mbig-endian, -be"
Generate code for a big endian machine.
.IP "\fB\-msolaris\fR" 4
.IX Item "-msolaris"
Generate code for Solaris.
.IP "\fB\-mno\-solaris\fR" 4
.IX Item "-mno-solaris"
Do not generate code for Solaris.
.IP "\fB\-nops=\fR\fIcount\fR" 4
.IX Item "-nops=count"
If an alignment directive inserts more than \fIcount\fR nops, put a
branch at the beginning to skip execution of the nops.
.PP
See the info pages for documentation of the RX-specific options.
.PP
The following options are available when as is configured for the s390
processor family.
.IP "\fB\-m31\fR" 4
.IX Item "-m31"
.PD 0
.IP "\fB\-m64\fR" 4
.IX Item "-m64"
.PD
Select the word size, either 31/32 bits or 64 bits.
.IP "\fB\-mesa\fR" 4
.IX Item "-mesa"
.PD 0
.IP "\fB\-mzarch\fR" 4
.IX Item "-mzarch"
.PD
Select the architecture mode, either the Enterprise System
Architecture (esa) or the z/Architecture mode (zarch).
.IP "\fB\-march=\fR\fIprocessor\fR" 4
.IX Item "-march=processor"
Specify which s390 processor variant is the target, \fBg6\fR, \fBg6\fR,
\&\fBz900\fR, \fBz990\fR, \fBz9\-109\fR, \fBz9\-ec\fR, or \fBz10\fR.
.IP "\fB\-mregnames\fR" 4
.IX Item "-mregnames"
.PD 0
.IP "\fB\-mno\-regnames\fR" 4
.IX Item "-mno-regnames"
.PD
Allow or disallow symbolic names for registers.
.IP "\fB\-mwarn\-areg\-zero\fR" 4
.IX Item "-mwarn-areg-zero"
Warn whenever the operand for a base or index register has been specified
but evaluates to zero.
.PP
The following options are available when as is configured for a
\&\s-1TMS320C6000\s0 processor.
.IP "\fB\-march=\fR\fIarch\fR" 4
.IX Item "-march=arch"
Enable (only) instructions from architecture \fIarch\fR.  By default,
all instructions are permitted.
.Sp
The following values of \fIarch\fR are accepted: \f(CW\*(C`c62x\*(C'\fR,
\&\f(CW\*(C`c64x\*(C'\fR, \f(CW\*(C`c64x+\*(C'\fR, \f(CW\*(C`c67x\*(C'\fR, \f(CW\*(C`c67x+\*(C'\fR, \f(CW\*(C`c674x\*(C'\fR.
.IP "\fB\-mdsbt\fR" 4
.IX Item "-mdsbt"
.PD 0
.IP "\fB\-mno\-dsbt\fR" 4
.IX Item "-mno-dsbt"
.PD
The \fB\-mdsbt\fR option causes the assembler to generate the
\&\f(CW\*(C`Tag_ABI_DSBT\*(C'\fR attribute with a value of 1, indicating that the
code is using \s-1DSBT\s0 addressing.  The \fB\-mno\-dsbt\fR option, the
default, causes the tag to have a value of 0, indicating that the code
does not use \s-1DSBT\s0 addressing.  The linker will emit a warning if
objects of different type (\s-1DSBT\s0 and non-DSBT) are linked together.
.IP "\fB\-mpid=no\fR" 4
.IX Item "-mpid=no"
.PD 0
.IP "\fB\-mpid=near\fR" 4
.IX Item "-mpid=near"
.IP "\fB\-mpid=far\fR" 4
.IX Item "-mpid=far"
.PD
The \fB\-mpid=\fR option causes the assembler to generate the
\&\f(CW\*(C`Tag_ABI_PID\*(C'\fR attribute with a value indicating the form of data
addressing used by the code.  \fB\-mpid=no\fR, the default,
indicates position-dependent data addressing, \fB\-mpid=near\fR
indicates position-independent addressing with \s-1GOT\s0 accesses using near
\&\s-1DP\s0 addressing, and \fB\-mpid=far\fR indicates position-independent
addressing with \s-1GOT\s0 accesses using far \s-1DP\s0 addressing.  The linker will
emit a warning if objects built with different settings of this option
are linked together.
.IP "\fB\-mpic\fR" 4
.IX Item "-mpic"
.PD 0
.IP "\fB\-mno\-pic\fR" 4
.IX Item "-mno-pic"
.PD
The \fB\-mpic\fR option causes the assembler to generate the
\&\f(CW\*(C`Tag_ABI_PIC\*(C'\fR attribute with a value of 1, indicating that the
code is using position-independent code addressing,  The
\&\f(CW\*(C`\-mno\-pic\*(C'\fR option, the default, causes the tag to have a value of
0, indicating position-dependent code addressing.  The linker will
emit a warning if objects of different type (position-dependent and
position-independent) are linked together.
.IP "\fB\-mbig\-endian\fR" 4
.IX Item "-mbig-endian"
.PD 0
.IP "\fB\-mlittle\-endian\fR" 4
.IX Item "-mlittle-endian"
.PD
Generate code for the specified endianness.  The default is
little-endian.
.PP
The following options are available when as is configured for a TILE-Gx
processor.
.IP "\fB\-m32 | \-m64\fR" 4
.IX Item "-m32 | -m64"
Select the word size, either 32 bits or 64 bits.
.IP "\fB\-EB | \-EL\fR" 4
.IX Item "-EB | -EL"
Select the endianness, either big-endian (\-EB) or little-endian (\-EL).
.PP
The following options are available when as is configured for an
Xtensa processor.
.IP "\fB\-\-text\-section\-literals | \-\-no\-text\-section\-literals\fR" 4
.IX Item "--text-section-literals | --no-text-section-literals"
Control the treatment of literal pools.  The default is
\&\fB\-\-no\-text\-section\-literals\fR, which places literals in
separate sections in the output file.  This allows the literal pool to be
placed in a data \s-1RAM/ROM\s0.  With \fB\-\-text\-section\-literals\fR, the
literals are interspersed in the text section in order to keep them as
close as possible to their references.  This may be necessary for large
assembly files, where the literals would otherwise be out of range of the
\&\f(CW\*(C`L32R\*(C'\fR instructions in the text section.  These options only affect
literals referenced via PC-relative \f(CW\*(C`L32R\*(C'\fR instructions; literals
for absolute mode \f(CW\*(C`L32R\*(C'\fR instructions are handled separately.
.IP "\fB\-\-absolute\-literals | \-\-no\-absolute\-literals\fR" 4
.IX Item "--absolute-literals | --no-absolute-literals"
Indicate to the assembler whether \f(CW\*(C`L32R\*(C'\fR instructions use absolute
or PC-relative addressing.  If the processor includes the absolute
addressing option, the default is to use absolute \f(CW\*(C`L32R\*(C'\fR
relocations.  Otherwise, only the PC-relative \f(CW\*(C`L32R\*(C'\fR relocations
can be used.
.IP "\fB\-\-target\-align | \-\-no\-target\-align\fR" 4
.IX Item "--target-align | --no-target-align"
Enable or disable automatic alignment to reduce branch penalties at some
expense in code size.    This optimization is enabled by default.  Note
that the assembler will always align instructions like \f(CW\*(C`LOOP\*(C'\fR that
have fixed alignment requirements.
.IP "\fB\-\-longcalls | \-\-no\-longcalls\fR" 4
.IX Item "--longcalls | --no-longcalls"
Enable or disable transformation of call instructions to allow calls
across a greater range of addresses.    This option should be used when call
targets can potentially be out of range.  It may degrade both code size
and performance, but the linker can generally optimize away the
unnecessary overhead when a call ends up within range.  The default is
\&\fB\-\-no\-longcalls\fR.
.IP "\fB\-\-transform | \-\-no\-transform\fR" 4
.IX Item "--transform | --no-transform"
Enable or disable all assembler transformations of Xtensa instructions,
including both relaxation and optimization.  The default is
\&\fB\-\-transform\fR; \fB\-\-no\-transform\fR should only be used in the
rare cases when the instructions must be exactly as specified in the
assembly source.  Using \fB\-\-no\-transform\fR causes out of range
instruction operands to be errors.
.IP "\fB\-\-rename\-section\fR \fIoldname\fR\fB=\fR\fInewname\fR" 4
.IX Item "--rename-section oldname=newname"
Rename the \fIoldname\fR section to \fInewname\fR.  This option can be used
multiple times to rename multiple sections.
.PP
The following options are available when as is configured for
a Z80 family processor.
.IP "\fB\-z80\fR" 4
.IX Item "-z80"
Assemble for Z80 processor.
.IP "\fB\-r800\fR" 4
.IX Item "-r800"
Assemble for R800 processor.
.IP "\fB\-ignore\-undocumented\-instructions\fR" 4
.IX Item "-ignore-undocumented-instructions"
.PD 0
.IP "\fB\-Wnud\fR" 4
.IX Item "-Wnud"
.PD
Assemble undocumented Z80 instructions that also work on R800 without warning.
.IP "\fB\-ignore\-unportable\-instructions\fR" 4
.IX Item "-ignore-unportable-instructions"
.PD 0
.IP "\fB\-Wnup\fR" 4
.IX Item "-Wnup"
.PD
Assemble all undocumented Z80 instructions without warning.
.IP "\fB\-warn\-undocumented\-instructions\fR" 4
.IX Item "-warn-undocumented-instructions"
.PD 0
.IP "\fB\-Wud\fR" 4
.IX Item "-Wud"
.PD
Issue a warning for undocumented Z80 instructions that also work on R800.
.IP "\fB\-warn\-unportable\-instructions\fR" 4
.IX Item "-warn-unportable-instructions"
.PD 0
.IP "\fB\-Wup\fR" 4
.IX Item "-Wup"
.PD
Issue a warning for undocumented Z80 instructions that do not work on R800.
.IP "\fB\-forbid\-undocumented\-instructions\fR" 4
.IX Item "-forbid-undocumented-instructions"
.PD 0
.IP "\fB\-Fud\fR" 4
.IX Item "-Fud"
.PD
Treat all undocumented instructions as errors.
.IP "\fB\-forbid\-unportable\-instructions\fR" 4
.IX Item "-forbid-unportable-instructions"
.PD 0
.IP "\fB\-Fup\fR" 4
.IX Item "-Fup"
.PD
Treat undocumented Z80 instructions that do not work on R800 as errors.
d717 1
a717 3
Copyright (c) 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999,
2000, 2001, 2002, 2006, 2007, 2008, 2009, 2010, 2011 Free Software Foundation,
Inc.
d720 1
a720 1
under the terms of the \s-1GNU\s0 Free Documentation License, Version 1.3
@


1.11.20.2
log
@bfd/
2013-03-25  Tristan Gingold  <gingold@@adacore.com>

	* configure.in: Bump version to 2.23.2
	* Makefile.am (RELEASE): Set.
	* configure, Makefile.in: Regenerate.
@
text
@d127 1
a127 1
.TH AS 1 "2013-03-25" "binutils-2.23.2" "GNU Development Tools"
@


1.11.18.1
log
@bfd/
2009-10-16  Tristan Gingold  <gingold@@adacore.com>

	* configure.in: Bump version to 2.20
	* Makefile.am (RELEASE): Set.
	* configure, Makefile.in: Regenerate.
@
text
@d1 2
a2 1
.\" Automatically generated by Pod::Man 2.16 (Pod::Simple 3.05)
d5 1
a5 1
.\" ========================================================================
d18 6
d31 1
d36 5
a40 5
.\" double quote, and \*(R" will give a right double quote.  \*(C+ will
.\" give a nicer C++.  Capital omega is used to do unbreakable dashes and
.\" therefore won't be available.  \*(C` and \*(C' expand to `' in nroff,
.\" nothing in troff, for use with C<>.
.tr \(*W-
d49 2
a50 2
.    ds C` ""
.    ds C' ""
d59 5
a63 9
.\" Escape single quotes in literal strings from groff's Unicode transform.
.ie \n(.g .ds Aq \(aq
.el       .ds Aq '
.\"
.\" If the F register is turned on, we'll generate index entries on stderr for
.\" titles (.TH), headers (.SH), subsections (.Sh), items (.Ip), and index
.\" entries marked with X<> in POD.  Of course, you'll have to process the
.\" output yourself in some meaningful fashion.
.ie \nF \{\
d66 1
a66 1
..
d70 4
a73 4
.el \{\
.    de IX
..
.\}
d77 1
d137 1
a137 1
.\" ========================================================================
d140 2
a141 5
.TH AS 1 "2009-10-16" "binutils-2.20" "GNU Development Tools"
.\" For nroff, turn off justification.  Always turn off hyphenation; it makes
.\" way too many mistakes in technical documents.
.if n .ad l
.nh
d143 1
a143 1
AS \- the portable GNU assembler.
d146 52
a197 174
as [\fB\-a\fR[\fBcdghlns\fR][=\fIfile\fR]] [\fB\-\-alternate\fR] [\fB\-D\fR]
 [\fB\-\-debug\-prefix\-map\fR \fIold\fR=\fInew\fR]
 [\fB\-\-defsym\fR \fIsym\fR=\fIval\fR] [\fB\-f\fR] [\fB\-g\fR] [\fB\-\-gstabs\fR]
 [\fB\-\-gstabs+\fR] [\fB\-\-gdwarf\-2\fR] [\fB\-\-help\fR] [\fB\-I\fR \fIdir\fR] [\fB\-J\fR]
 [\fB\-K\fR] [\fB\-L\fR] [\fB\-\-listing\-lhs\-width\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-listing\-lhs\-width2\fR=\fI\s-1NUM\s0\fR] [\fB\-\-listing\-rhs\-width\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-listing\-cont\-lines\fR=\fI\s-1NUM\s0\fR] [\fB\-\-keep\-locals\fR] [\fB\-o\fR
 \fIobjfile\fR] [\fB\-R\fR] [\fB\-\-reduce\-memory\-overheads\fR] [\fB\-\-statistics\fR]
 [\fB\-v\fR] [\fB\-version\fR] [\fB\-\-version\fR] [\fB\-W\fR] [\fB\-\-warn\fR]
 [\fB\-\-fatal\-warnings\fR] [\fB\-w\fR] [\fB\-x\fR] [\fB\-Z\fR] [\fB@@\fR\fI\s-1FILE\s0\fR]
 [\fB\-\-target\-help\fR] [\fItarget-options\fR]
 [\fB\-\-\fR|\fIfiles\fR ...]
.PP
\&\fITarget Alpha options:\fR
   [\fB\-m\fR\fIcpu\fR]
   [\fB\-mdebug\fR | \fB\-no\-mdebug\fR]
   [\fB\-replace\fR | \fB\-noreplace\fR]
   [\fB\-relax\fR] [\fB\-g\fR] [\fB\-G\fR\fIsize\fR]
   [\fB\-F\fR] [\fB\-32addr\fR]
.PP
\&\fITarget \s-1ARC\s0 options:\fR
   [\fB\-marc[5|6|7|8]\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
.PP
\&\fITarget \s-1ARM\s0 options:\fR
   [\fB\-mcpu\fR=\fIprocessor\fR[+\fIextension\fR...]]
   [\fB\-march\fR=\fIarchitecture\fR[+\fIextension\fR...]]
   [\fB\-mfpu\fR=\fIfloating-point-format\fR]
   [\fB\-mfloat\-abi\fR=\fIabi\fR]
   [\fB\-meabi\fR=\fIver\fR]
   [\fB\-mthumb\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
   [\fB\-mapcs\-32\fR|\fB\-mapcs\-26\fR|\fB\-mapcs\-float\fR|
    \fB\-mapcs\-reentrant\fR]
   [\fB\-mthumb\-interwork\fR] [\fB\-k\fR]
.PP
\&\fITarget \s-1CRIS\s0 options:\fR
   [\fB\-\-underscore\fR | \fB\-\-no\-underscore\fR]
   [\fB\-\-pic\fR] [\fB\-N\fR]
   [\fB\-\-emulation=criself\fR | \fB\-\-emulation=crisaout\fR]
   [\fB\-\-march=v0_v10\fR | \fB\-\-march=v10\fR | \fB\-\-march=v32\fR | \fB\-\-march=common_v10_v32\fR]
.PP
\&\fITarget D10V options:\fR
   [\fB\-O\fR]
.PP
\&\fITarget D30V options:\fR
   [\fB\-O\fR|\fB\-n\fR|\fB\-N\fR]
.PP
\&\fITarget H8/300 options:\fR
   [\-h\-tick\-hex]
.PP
\&\fITarget i386 options:\fR
   [\fB\-\-32\fR|\fB\-\-64\fR] [\fB\-n\fR]
   [\fB\-march\fR=\fI\s-1CPU\s0\fR[+\fI\s-1EXTENSION\s0\fR...]] [\fB\-mtune\fR=\fI\s-1CPU\s0\fR]
.PP
\&\fITarget i960 options:\fR
   [\fB\-ACA\fR|\fB\-ACA_A\fR|\fB\-ACB\fR|\fB\-ACC\fR|\fB\-AKA\fR|\fB\-AKB\fR|
    \fB\-AKC\fR|\fB\-AMC\fR]
   [\fB\-b\fR] [\fB\-no\-relax\fR]
.PP
\&\fITarget \s-1IA\-64\s0 options:\fR
   [\fB\-mconstant\-gp\fR|\fB\-mauto\-pic\fR]
   [\fB\-milp32\fR|\fB\-milp64\fR|\fB\-mlp64\fR|\fB\-mp64\fR]
   [\fB\-mle\fR|\fBmbe\fR]
   [\fB\-mtune=itanium1\fR|\fB\-mtune=itanium2\fR]
   [\fB\-munwind\-check=warning\fR|\fB\-munwind\-check=error\fR]
   [\fB\-mhint.b=ok\fR|\fB\-mhint.b=warning\fR|\fB\-mhint.b=error\fR]
   [\fB\-x\fR|\fB\-xexplicit\fR] [\fB\-xauto\fR] [\fB\-xdebug\fR]
.PP
\&\fITarget \s-1IP2K\s0 options:\fR
   [\fB\-mip2022\fR|\fB\-mip2022ext\fR]
.PP
\&\fITarget M32C options:\fR
   [\fB\-m32c\fR|\fB\-m16c\fR] [\-relax] [\-h\-tick\-hex]
.PP
\&\fITarget M32R options:\fR
   [\fB\-\-m32rx\fR|\fB\-\-[no\-]warn\-explicit\-parallel\-conflicts\fR|
   \fB\-\-W[n]p\fR]
.PP
\&\fITarget M680X0 options:\fR
   [\fB\-l\fR] [\fB\-m68000\fR|\fB\-m68010\fR|\fB\-m68020\fR|...]
.PP
\&\fITarget M68HC11 options:\fR
   [\fB\-m68hc11\fR|\fB\-m68hc12\fR|\fB\-m68hcs12\fR]
   [\fB\-mshort\fR|\fB\-mlong\fR]
   [\fB\-mshort\-double\fR|\fB\-mlong\-double\fR]
   [\fB\-\-force\-long\-branches\fR] [\fB\-\-short\-branches\fR]
   [\fB\-\-strict\-direct\-mode\fR] [\fB\-\-print\-insn\-syntax\fR]
   [\fB\-\-print\-opcodes\fR] [\fB\-\-generate\-example\fR]
.PP
\&\fITarget \s-1MCORE\s0 options:\fR
   [\fB\-jsri2bsr\fR] [\fB\-sifilter\fR] [\fB\-relax\fR]
   [\fB\-mcpu=[210|340]\fR]
\&\fITarget \s-1MICROBLAZE\s0 options:\fR
.PP
\&\fITarget \s-1MIPS\s0 options:\fR
   [\fB\-nocpp\fR] [\fB\-EL\fR] [\fB\-EB\fR] [\fB\-O\fR[\fIoptimization level\fR]]
   [\fB\-g\fR[\fIdebug level\fR]] [\fB\-G\fR \fInum\fR] [\fB\-KPIC\fR] [\fB\-call_shared\fR]
   [\fB\-non_shared\fR] [\fB\-xgot\fR [\fB\-mvxworks\-pic\fR]
   [\fB\-mabi\fR=\fI\s-1ABI\s0\fR] [\fB\-32\fR] [\fB\-n32\fR] [\fB\-64\fR] [\fB\-mfp32\fR] [\fB\-mgp32\fR]
   [\fB\-march\fR=\fI\s-1CPU\s0\fR] [\fB\-mtune\fR=\fI\s-1CPU\s0\fR] [\fB\-mips1\fR] [\fB\-mips2\fR]
   [\fB\-mips3\fR] [\fB\-mips4\fR] [\fB\-mips5\fR] [\fB\-mips32\fR] [\fB\-mips32r2\fR]
   [\fB\-mips64\fR] [\fB\-mips64r2\fR]
   [\fB\-construct\-floats\fR] [\fB\-no\-construct\-floats\fR]
   [\fB\-trap\fR] [\fB\-no\-break\fR] [\fB\-break\fR] [\fB\-no\-trap\fR]
   [\fB\-mfix7000\fR] [\fB\-mno\-fix7000\fR]
   [\fB\-mips16\fR] [\fB\-no\-mips16\fR]
   [\fB\-msmartmips\fR] [\fB\-mno\-smartmips\fR]
   [\fB\-mips3d\fR] [\fB\-no\-mips3d\fR]
   [\fB\-mdmx\fR] [\fB\-no\-mdmx\fR]
   [\fB\-mdsp\fR] [\fB\-mno\-dsp\fR]
   [\fB\-mdspr2\fR] [\fB\-mno\-dspr2\fR]
   [\fB\-mmt\fR] [\fB\-mno\-mt\fR]
   [\fB\-mdebug\fR] [\fB\-no\-mdebug\fR]
   [\fB\-mpdr\fR] [\fB\-mno\-pdr\fR]
.PP
\&\fITarget \s-1MMIX\s0 options:\fR
   [\fB\-\-fixed\-special\-register\-names\fR] [\fB\-\-globalize\-symbols\fR]
   [\fB\-\-gnu\-syntax\fR] [\fB\-\-relax\fR] [\fB\-\-no\-predefined\-symbols\fR]
   [\fB\-\-no\-expand\fR] [\fB\-\-no\-merge\-gregs\fR] [\fB\-x\fR]
   [\fB\-\-linker\-allocated\-gregs\fR]
.PP
\&\fITarget \s-1PDP11\s0 options:\fR
   [\fB\-mpic\fR|\fB\-mno\-pic\fR] [\fB\-mall\fR] [\fB\-mno\-extensions\fR]
   [\fB\-m\fR\fIextension\fR|\fB\-mno\-\fR\fIextension\fR]
   [\fB\-m\fR\fIcpu\fR] [\fB\-m\fR\fImachine\fR]
.PP
\&\fITarget picoJava options:\fR
   [\fB\-mb\fR|\fB\-me\fR]
.PP
\&\fITarget PowerPC options:\fR
   [\fB\-mpwrx\fR|\fB\-mpwr2\fR|\fB\-mpwr\fR|\fB\-m601\fR|\fB\-mppc\fR|\fB\-mppc32\fR|\fB\-m603\fR|\fB\-m604\fR|
    \fB\-m403\fR|\fB\-m405\fR|\fB\-mppc64\fR|\fB\-m620\fR|\fB\-mppc64bridge\fR|\fB\-mbooke\fR]
   [\fB\-mcom\fR|\fB\-many\fR|\fB\-maltivec\fR|\fB\-mvsx\fR] [\fB\-memb\fR]
   [\fB\-mregnames\fR|\fB\-mno\-regnames\fR]
   [\fB\-mrelocatable\fR|\fB\-mrelocatable\-lib\fR]
   [\fB\-mlittle\fR|\fB\-mlittle\-endian\fR|\fB\-mbig\fR|\fB\-mbig\-endian\fR]
   [\fB\-msolaris\fR|\fB\-mno\-solaris\fR]
.PP
\&\fITarget s390 options:\fR
   [\fB\-m31\fR|\fB\-m64\fR] [\fB\-mesa\fR|\fB\-mzarch\fR] [\fB\-march\fR=\fI\s-1CPU\s0\fR]
   [\fB\-mregnames\fR|\fB\-mno\-regnames\fR]
   [\fB\-mwarn\-areg\-zero\fR]
.PP
\&\fITarget \s-1SCORE\s0 options:\fR
   [\fB\-EB\fR][\fB\-EL\fR][\fB\-FIXDD\fR][\fB\-NWARN\fR]
   [\fB\-SCORE5\fR][\fB\-SCORE5U\fR][\fB\-SCORE7\fR][\fB\-SCORE3\fR]
   [\fB\-march=score7\fR][\fB\-march=score3\fR]
   [\fB\-USE_R1\fR][\fB\-KPIC\fR][\fB\-O0\fR][\fB\-G\fR \fInum\fR][\fB\-V\fR]
.PP
\&\fITarget \s-1SPARC\s0 options:\fR
   [\fB\-Av6\fR|\fB\-Av7\fR|\fB\-Av8\fR|\fB\-Asparclet\fR|\fB\-Asparclite\fR
    \fB\-Av8plus\fR|\fB\-Av8plusa\fR|\fB\-Av9\fR|\fB\-Av9a\fR]
   [\fB\-xarch=v8plus\fR|\fB\-xarch=v8plusa\fR] [\fB\-bump\fR]
   [\fB\-32\fR|\fB\-64\fR]
.PP
\&\fITarget \s-1TIC54X\s0 options:\fR
 [\fB\-mcpu=54[123589]\fR|\fB\-mcpu=54[56]lp\fR] [\fB\-mfar\-mode\fR|\fB\-mf\fR] 
 [\fB\-merrors\-to\-file\fR \fI<filename>\fR|\fB\-me\fR \fI<filename>\fR]
.PP
\&\fITarget Z80 options:\fR
  [\fB\-z80\fR] [\fB\-r800\fR]
  [ \fB\-ignore\-undocumented\-instructions\fR] [\fB\-Wnud\fR]
  [ \fB\-ignore\-unportable\-instructions\fR] [\fB\-Wnup\fR]
  [ \fB\-warn\-undocumented\-instructions\fR] [\fB\-Wud\fR]
  [ \fB\-warn\-unportable\-instructions\fR] [\fB\-Wup\fR]
  [ \fB\-forbid\-undocumented\-instructions\fR] [\fB\-Fud\fR]
  [ \fB\-forbid\-unportable\-instructions\fR] [\fB\-Fup\fR]
.PP
\&\fITarget Xtensa options:\fR
 [\fB\-\-[no\-]text\-section\-literals\fR] [\fB\-\-[no\-]absolute\-literals\fR]
 [\fB\-\-[no\-]target\-align\fR] [\fB\-\-[no\-]longcalls\fR]
 [\fB\-\-[no\-]transform\fR]
 [\fB\-\-rename\-section\fR \fIoldname\fR=\fInewname\fR]
d200 1
a200 1
\&\s-1GNU\s0 \fBas\fR is really a family of assemblers.
d207 3
a209 3
\&\fBas\fR is primarily intended to assemble the output of the
\&\s-1GNU\s0 C compiler \f(CW\*(C`gcc\*(C'\fR for use by the linker
\&\f(CW\*(C`ld\*(C'\fR.  Nevertheless, we've tried to make \fBas\fR
d213 1
a213 1
This doesn't mean \fBas\fR always uses the same syntax as another
d217 1
a217 1
Each time you run \fBas\fR it assembles exactly one source
d221 1
a221 1
You give \fBas\fR a command line that has zero or more input file
d226 3
a228 3
If you give \fBas\fR no file names it attempts to read one input file
from the \fBas\fR standard input, which is normally your terminal.  You
may have to type \fBctl-D\fR to tell \fBas\fR there is no more program
d231 1
a231 1
Use \fB\-\-\fR if you need to explicitly name the standard input file
d234 1
a234 1
If the source is empty, \fBas\fR produces a small, empty object
d237 1
a237 1
\&\fBas\fR may write warnings and error messages to the standard error
d239 2
a240 2
runs \fBas\fR automatically.  Warnings report an assumption made so
that \fBas\fR could keep assembling a flawed program; errors report a
d243 1
a243 1
If you are invoking \fBas\fR via the \s-1GNU\s0 C compiler,
d249 1
a249 1
\&        gcc \-c \-g \-O \-Wa,\-alh,\-L file.c
a250 1
.PP
d252 1
a252 1
standard output with high-level and assembly source) and \fB\-L\fR (retain
d262 2
a263 15
.IP "\fB@@\fR\fIfile\fR" 4
.IX Item "@@file"
Read command-line options from \fIfile\fR.  The options read are
inserted in place of the original @@\fIfile\fR option.  If \fIfile\fR
does not exist, or cannot be read, then the option will be treated
literally, and not removed.
.Sp
Options in \fIfile\fR are separated by whitespace.  A whitespace
character may be included in an option by surrounding the entire
option in either single or double quotes.  Any character (including a
backslash) may be included by prefixing the character to be included
with a backslash.  The \fIfile\fR may itself contain additional
@@\fIfile\fR options; any such options will be processed recursively.
.IP "\fB\-a[cdghlmns]\fR" 4
.IX Item "-a[cdghlmns]"
d266 1
a266 1
.IP "\fB\-ac\fR" 4
d269 1
a269 1
.IP "\fB\-ad\fR" 4
d272 1
a272 4
.IP "\fB\-ag\fR" 4
.IX Item "-ag"
include general information, like as version and options passed
.IP "\fB\-ah\fR" 4
d275 1
a275 1
.IP "\fB\-al\fR" 4
d278 1
a278 1
.IP "\fB\-am\fR" 4
d281 1
a281 1
.IP "\fB\-an\fR" 4
d284 1
a284 1
.IP "\fB\-as\fR" 4
d287 1
a287 1
.IP "\fB=file\fR" 4
d297 1
a297 4
.IP "\fB\-\-alternate\fR" 4
.IX Item "--alternate"
Begin in alternate macro mode.
.IP "\fB\-D\fR" 4
d301 1
a301 5
.IP "\fB\-\-debug\-prefix\-map\fR \fIold\fR\fB=\fR\fInew\fR" 4
.IX Item "--debug-prefix-map old=new"
When assembling files in directory \fI\fIold\fI\fR, record debugging
information describing them as in \fI\fInew\fI\fR instead.
.IP "\fB\-\-defsym\fR \fIsym\fR\fB=\fR\fIvalue\fR" 4
d305 2
a306 4
indicates a hexadecimal value, and a leading \fB0\fR indicates an octal
value.  The value of the symbol can be overridden inside a source file via the
use of a \f(CW\*(C`.set\*(C'\fR pseudo-op.
.IP "\fB\-f\fR" 4
d308 1
a308 1
\&\*(L"fast\*(R"\-\-\-skip whitespace and comment preprocessing (assume source is
d310 1
a310 10
.IP "\fB\-g\fR" 4
.IX Item "-g"
.PD 0
.IP "\fB\-\-gen\-debug\fR" 4
.IX Item "--gen-debug"
.PD
Generate debugging information for each assembler source line using whichever
debug format is preferred by the target.  This currently means either \s-1STABS\s0,
\&\s-1ECOFF\s0 or \s-1DWARF2\s0.
.IP "\fB\-\-gstabs\fR" 4
d314 2
a315 9
.IP "\fB\-\-gstabs+\fR" 4
.IX Item "--gstabs+"
Generate stabs debugging information for each assembler line, with \s-1GNU\s0
extensions that probably only gdb can handle, and that could make other
debuggers crash or refuse to read your program.  This
may help debugging assembler code.  Currently the only \s-1GNU\s0 extension is
the location of the current working directory at assembling time.
.IP "\fB\-\-gdwarf\-2\fR" 4
.IX Item "--gdwarf-2"
d317 1
a317 1
may help debugging assembler code, if the debugger can handle it.  Note\-\-\-this
d319 1
a319 1
.IP "\fB\-\-help\fR" 4
d322 1
a322 1
.IP "\fB\-\-target\-help\fR" 4
d325 1
a325 1
.IP "\fB\-I\fR \fIdir\fR" 4
d328 1
a328 1
.IP "\fB\-J\fR" 4
d331 1
a331 1
.IP "\fB\-K\fR" 4
d333 2
a334 2
Issue warnings when difference tables altered for long displacements.
.IP "\fB\-L\fR" 4
d336 1
a336 2
.PD 0
.IP "\fB\-\-keep\-locals\fR" 4
d338 4
a341 5
.PD
Keep (in the symbol table) local symbols.  These symbols start with
system-specific local label prefixes, typically \fB.L\fR for \s-1ELF\s0 systems
or \fBL\fR for traditional a.out systems.
.IP "\fB\-\-listing\-lhs\-width=\fR\fInumber\fR" 4
d345 1
a345 1
.IP "\fB\-\-listing\-lhs\-width2=\fR\fInumber\fR" 4
d349 1
a349 1
.IP "\fB\-\-listing\-rhs\-width=\fR\fInumber\fR" 4
d353 1
a353 1
.IP "\fB\-\-listing\-cont\-lines=\fR\fInumber\fR" 4
d357 1
a357 1
.IP "\fB\-o\fR \fIobjfile\fR" 4
d359 2
a360 2
Name the object-file output from \fBas\fR \fIobjfile\fR.
.IP "\fB\-R\fR" 4
d363 1
a363 12
.Sp
Set the default size of \s-1GAS\s0's hash tables to a prime number close to
\&\fInumber\fR.  Increasing this value can reduce the length of time it takes the
assembler to perform its tasks, at the expense of increasing the assembler's
memory requirements.  Similarly reducing this value can reduce the memory
requirements at the expense of speed.
.IP "\fB\-\-reduce\-memory\-overheads\fR" 4
.IX Item "--reduce-memory-overheads"
This option reduces \s-1GAS\s0's memory requirements, at the expense of making the
assembly processes slower.  Currently this switch is a synonym for
\&\fB\-\-hash\-size=4051\fR, but in the future it may have other effects as well.
.IP "\fB\-\-statistics\fR" 4
d367 1
a367 1
.IP "\fB\-\-strip\-local\-absolute\fR" 4
d370 1
a370 1
.IP "\fB\-v\fR" 4
d372 1
a372 2
.PD 0
.IP "\fB\-version\fR" 4
d374 2
a375 3
.PD
Print the \fBas\fR version.
.IP "\fB\-\-version\fR" 4
d377 2
a378 2
Print the \fBas\fR version and exit.
.IP "\fB\-W\fR" 4
d380 1
a380 2
.PD 0
.IP "\fB\-\-no\-warn\fR" 4
a381 1
.PD
d383 1
a383 1
.IP "\fB\-\-fatal\-warnings\fR" 4
d386 1
a386 1
.IP "\fB\-\-warn\fR" 4
d389 1
a389 1
.IP "\fB\-w\fR" 4
d392 1
a392 1
.IP "\fB\-x\fR" 4
d395 1
a395 1
.IP "\fB\-Z\fR" 4
d398 1
a398 1
.IP "\fB\-\- |\fR \fIfiles\fR \fB...\fR" 4
d404 1
a404 1
.IP "\fB\-marc[5|6|7|8]\fR" 4
d407 1
a407 1
.IP "\fB\-EB | \-EL\fR" 4
d413 2
a414 2
.IP "\fB\-mcpu=\fR\fIprocessor\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-mcpu=processor[+extension...]"
d416 2
a417 2
.IP "\fB\-march=\fR\fIarchitecture\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-march=architecture[+extension...]"
d419 5
a423 2
.IP "\fB\-mfpu=\fR\fIfloating-point-format\fR" 4
.IX Item "-mfpu=floating-point-format"
d425 2
a426 8
.IP "\fB\-mfloat\-abi=\fR\fIabi\fR" 4
.IX Item "-mfloat-abi=abi"
Select which floating point \s-1ABI\s0 is in use.
.IP "\fB\-mthumb\fR" 4
.IX Item "-mthumb"
Enable Thumb only instruction decoding.
.IP "\fB\-mapcs\-32 | \-mapcs\-26 | \-mapcs\-float | \-mapcs\-reentrant\fR" 4
.IX Item "-mapcs-32 | -mapcs-26 | -mapcs-float | -mapcs-reentrant"
d428 1
a428 1
.IP "\fB\-EB | \-EL\fR" 4
d431 1
a431 1
.IP "\fB\-mthumb\-interwork\fR" 4
d435 1
a435 1
.IP "\fB\-k\fR" 4
a438 2
See the info pages for documentation of the CRIS-specific options.
.PP
d441 1
a441 1
.IP "\fB\-O\fR" 4
d447 1
a447 1
.IP "\fB\-O\fR" 4
d450 1
a450 1
.IP "\fB\-n\fR" 4
d453 1
a453 1
.IP "\fB\-N\fR" 4
d459 1
a459 1
.IP "\fB\-ACA | \-ACA_A | \-ACB | \-ACC | \-AKA | \-AKB | \-AKC | \-AMC\fR" 4
d462 1
a462 1
.IP "\fB\-b\fR" 4
d465 1
a465 1
.IP "\fB\-no\-relax\fR" 4
d471 2
a472 27
Ubicom \s-1IP2K\s0 series.
.IP "\fB\-mip2022ext\fR" 4
.IX Item "-mip2022ext"
Specifies that the extended \s-1IP2022\s0 instructions are allowed.
.IP "\fB\-mip2022\fR" 4
.IX Item "-mip2022"
Restores the default behaviour, which restricts the permitted instructions to
just the basic \s-1IP2022\s0 ones.
.PP
The following options are available when as is configured for the
Renesas M32C and M16C processors.
.IP "\fB\-m32c\fR" 4
.IX Item "-m32c"
Assemble M32C instructions.
.IP "\fB\-m16c\fR" 4
.IX Item "-m16c"
Assemble M16C instructions (the default).
.IP "\fB\-relax\fR" 4
.IX Item "-relax"
Enable support for link-time relaxations.
.IP "\fB\-h\-tick\-hex\fR" 4
.IX Item "-h-tick-hex"
Support H'00 style hex constants in addition to 0x00 style.
.PP
The following options are available when as is configured for the
Renesas M32R (formerly Mitsubishi M32R) series.
.IP "\fB\-\-m32rx\fR" 4
d476 1
a476 1
.IP "\fB\-\-warn\-explicit\-parallel\-conflicts or \-\-Wp\fR" 4
d479 2
a480 2
encountered.
.IP "\fB\-\-no\-warn\-explicit\-parallel\-conflicts or \-\-Wnp\fR" 4
d483 1
a483 1
encountered.
d487 1
a487 1
.IP "\fB\-l\fR" 4
d490 1
a490 1
.IP "\fB\-m68000 | \-m68008 | \-m68010 | \-m68020 | \-m68030\fR" 4
d492 1
a492 2
.PD 0
.IP "\fB| \-m68040 | \-m68060 | \-m68302 | \-m68331 | \-m68332\fR" 4
d494 1
a494 1
.IP "\fB| \-m68333 | \-m68340 | \-mcpu32 | \-m5200\fR" 4
a495 1
.PD
d498 1
a498 1
.IP "\fB\-m68881 | \-m68882 | \-mno\-68881 | \-mno\-68882\fR" 4
d505 1
a505 1
.IP "\fB\-m68851 | \-mno\-68851\fR" 4
d510 3
a512 3
For details about the \s-1PDP\-11\s0 machine dependent features options,
see \fBPDP\-11\-Options\fR.
.IP "\fB\-mpic | \-mno\-pic\fR" 4
d515 2
a516 2
default is \fB\-mpic\fR.
.IP "\fB\-mall\fR" 4
d518 1
a518 2
.PD 0
.IP "\fB\-mall\-extensions\fR" 4
a519 1
.PD
d521 1
a521 1
.IP "\fB\-mno\-extensions\fR" 4
d524 1
a524 1
.IP "\fB\-m\fR\fIextension\fR \fB| \-mno\-\fR\fIextension\fR" 4
d527 1
a527 1
.IP "\fB\-m\fR\fIcpu\fR" 4
d531 1
a531 1
.IP "\fB\-m\fR\fImachine\fR" 4
d538 1
a538 1
.IP "\fB\-mb\fR" 4
d540 2
a541 2
Generate \*(L"big endian\*(R" format output.
.IP "\fB\-ml\fR" 4
d543 1
a543 1
Generate \*(L"little endian\*(R" format output.
d547 2
a548 2
.IP "\fB\-m68hc11 | \-m68hc12 | \-m68hcs12\fR" 4
.IX Item "-m68hc11 | -m68hc12 | -m68hcs12"
d551 2
a552 14
.IP "\fB\-mshort\fR" 4
.IX Item "-mshort"
Specify to use the 16\-bit integer \s-1ABI\s0.
.IP "\fB\-mlong\fR" 4
.IX Item "-mlong"
Specify to use the 32\-bit integer \s-1ABI\s0.
.IP "\fB\-mshort\-double\fR" 4
.IX Item "-mshort-double"
Specify to use the 32\-bit double \s-1ABI\s0.
.IP "\fB\-mlong\-double\fR" 4
.IX Item "-mlong-double"
Specify to use the 64\-bit double \s-1ABI\s0.
.IP "\fB\-\-force\-long\-branches\fR" 4
.IX Item "--force-long-branches"
d556 3
a558 3
.IP "\fB\-S | \-\-short\-branches\fR" 4
.IX Item "-S | --short-branches"
Do not turn relative branches into absolute ones
d560 1
a560 1
.IP "\fB\-\-strict\-direct\-mode\fR" 4
d564 1
a564 1
.IP "\fB\-\-print\-insn\-syntax\fR" 4
d567 1
a567 1
.IP "\fB\-\-print\-opcodes\fR" 4
d570 1
a570 1
.IP "\fB\-\-generate\-example\fR" 4
d573 1
a573 1
This option is only useful for testing \fBas\fR.
d575 1
a575 1
The following options are available when \fBas\fR is configured
d577 1
a577 1
.IP "\fB\-Av6 | \-Av7 | \-Av8 | \-Asparclet | \-Asparclite\fR" 4
d579 1
a579 2
.PD 0
.IP "\fB\-Av8plus | \-Av8plusa | \-Av9 | \-Av9a\fR" 4
a580 1
.PD
d588 1
a588 1
.IP "\fB\-xarch=v8plus | \-xarch=v8plusa\fR" 4
d592 1
a592 1
.IP "\fB\-bump\fR" 4
a595 14
The following options are available when as is configured for the 'c54x
architecture.
.IP "\fB\-mfar\-mode\fR" 4
.IX Item "-mfar-mode"
Enable extended addressing mode.  All addresses and relocations will assume
extended addressing (usually 23 bits).
.IP "\fB\-mcpu=\fR\fI\s-1CPU_VERSION\s0\fR" 4
.IX Item "-mcpu=CPU_VERSION"
Sets the \s-1CPU\s0 version being compiled for.
.IP "\fB\-merrors\-to\-file\fR \fI\s-1FILENAME\s0\fR" 4
.IX Item "-merrors-to-file FILENAME"
Redirect error output to a file, for broken systems which don't support such
behaviour in the shell.
.PP
d598 1
a598 1
.IP "\fB\-G\fR \fInum\fR" 4
d603 1
a603 1
.IP "\fB\-EB\fR" 4
d605 2
a606 2
Generate \*(L"big endian\*(R" format output.
.IP "\fB\-EL\fR" 4
d608 2
a609 2
Generate \*(L"little endian\*(R" format output.
.IP "\fB\-mips1\fR" 4
d611 1
a611 2
.PD 0
.IP "\fB\-mips2\fR" 4
d613 1
a613 1
.IP "\fB\-mips3\fR" 4
d615 1
a615 1
.IP "\fB\-mips4\fR" 4
d617 1
a617 3
.IP "\fB\-mips5\fR" 4
.IX Item "-mips5"
.IP "\fB\-mips32\fR" 4
a618 7
.IP "\fB\-mips32r2\fR" 4
.IX Item "-mips32r2"
.IP "\fB\-mips64\fR" 4
.IX Item "-mips64"
.IP "\fB\-mips64r2\fR" 4
.IX Item "-mips64r2"
.PD
d620 20
a639 124
\&\fB\-mips1\fR is an alias for \fB\-march=r3000\fR, \fB\-mips2\fR is an
alias for \fB\-march=r6000\fR, \fB\-mips3\fR is an alias for
\&\fB\-march=r4000\fR and \fB\-mips4\fR is an alias for \fB\-march=r8000\fR.
\&\fB\-mips5\fR, \fB\-mips32\fR, \fB\-mips32r2\fR, \fB\-mips64\fR, and
\&\fB\-mips64r2\fR
correspond to generic
\&\fB\s-1MIPS\s0 V\fR, \fB\s-1MIPS32\s0\fR, \fB\s-1MIPS32\s0 Release 2\fR, \fB\s-1MIPS64\s0\fR,
and \fB\s-1MIPS64\s0 Release 2\fR
\&\s-1ISA\s0 processors, respectively.
.IP "\fB\-march=\fR\fI\s-1CPU\s0\fR" 4
.IX Item "-march=CPU"
Generate code for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mtune=\fR\fIcpu\fR" 4
.IX Item "-mtune=cpu"
Schedule and tune for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mfix7000\fR" 4
.IX Item "-mfix7000"
.PD 0
.IP "\fB\-mno\-fix7000\fR" 4
.IX Item "-mno-fix7000"
.PD
Cause nops to be inserted if the read of the destination register
of an mfhi or mflo instruction occurs in the following two instructions.
.IP "\fB\-mdebug\fR" 4
.IX Item "-mdebug"
.PD 0
.IP "\fB\-no\-mdebug\fR" 4
.IX Item "-no-mdebug"
.PD
Cause stabs-style debugging output to go into an ECOFF-style .mdebug
section instead of the standard \s-1ELF\s0 .stabs sections.
.IP "\fB\-mpdr\fR" 4
.IX Item "-mpdr"
.PD 0
.IP "\fB\-mno\-pdr\fR" 4
.IX Item "-mno-pdr"
.PD
Control generation of \f(CW\*(C`.pdr\*(C'\fR sections.
.IP "\fB\-mgp32\fR" 4
.IX Item "-mgp32"
.PD 0
.IP "\fB\-mfp32\fR" 4
.IX Item "-mfp32"
.PD
The register sizes are normally inferred from the \s-1ISA\s0 and \s-1ABI\s0, but these
flags force a certain group of registers to be treated as 32 bits wide at
all times.  \fB\-mgp32\fR controls the size of general-purpose registers
and \fB\-mfp32\fR controls the size of floating-point registers.
.IP "\fB\-mips16\fR" 4
.IX Item "-mips16"
.PD 0
.IP "\fB\-no\-mips16\fR" 4
.IX Item "-no-mips16"
.PD
Generate code for the \s-1MIPS\s0 16 processor.  This is equivalent to putting
\&\f(CW\*(C`.set mips16\*(C'\fR at the start of the assembly file.  \fB\-no\-mips16\fR
turns off this option.
.IP "\fB\-msmartmips\fR" 4
.IX Item "-msmartmips"
.PD 0
.IP "\fB\-mno\-smartmips\fR" 4
.IX Item "-mno-smartmips"
.PD
Enables the SmartMIPS extension to the \s-1MIPS32\s0 instruction set. This is
equivalent to putting \f(CW\*(C`.set smartmips\*(C'\fR at the start of the assembly file.
\&\fB\-mno\-smartmips\fR turns off this option.
.IP "\fB\-mips3d\fR" 4
.IX Item "-mips3d"
.PD 0
.IP "\fB\-no\-mips3d\fR" 4
.IX Item "-no-mips3d"
.PD
Generate code for the \s-1MIPS\-3D\s0 Application Specific Extension.
This tells the assembler to accept \s-1MIPS\-3D\s0 instructions.
\&\fB\-no\-mips3d\fR turns off this option.
.IP "\fB\-mdmx\fR" 4
.IX Item "-mdmx"
.PD 0
.IP "\fB\-no\-mdmx\fR" 4
.IX Item "-no-mdmx"
.PD
Generate code for the \s-1MDMX\s0 Application Specific Extension.
This tells the assembler to accept \s-1MDMX\s0 instructions.
\&\fB\-no\-mdmx\fR turns off this option.
.IP "\fB\-mdsp\fR" 4
.IX Item "-mdsp"
.PD 0
.IP "\fB\-mno\-dsp\fR" 4
.IX Item "-mno-dsp"
.PD
Generate code for the \s-1DSP\s0 Release 1 Application Specific Extension.
This tells the assembler to accept \s-1DSP\s0 Release 1 instructions.
\&\fB\-mno\-dsp\fR turns off this option.
.IP "\fB\-mdspr2\fR" 4
.IX Item "-mdspr2"
.PD 0
.IP "\fB\-mno\-dspr2\fR" 4
.IX Item "-mno-dspr2"
.PD
Generate code for the \s-1DSP\s0 Release 2 Application Specific Extension.
This option implies \-mdsp.
This tells the assembler to accept \s-1DSP\s0 Release 2 instructions.
\&\fB\-mno\-dspr2\fR turns off this option.
.IP "\fB\-mmt\fR" 4
.IX Item "-mmt"
.PD 0
.IP "\fB\-mno\-mt\fR" 4
.IX Item "-mno-mt"
.PD
Generate code for the \s-1MT\s0 Application Specific Extension.
This tells the assembler to accept \s-1MT\s0 instructions.
\&\fB\-mno\-mt\fR turns off this option.
.IP "\fB\-\-construct\-floats\fR" 4
.IX Item "--construct-floats"
.PD 0
.IP "\fB\-\-no\-construct\-floats\fR" 4
.IX Item "--no-construct-floats"
.PD
The \fB\-\-no\-construct\-floats\fR option disables the construction of
double width floating point constants by loading the two halves of the
value into the two single width floating point registers that make up
the double width register.  By default \fB\-\-construct\-floats\fR is
selected, allowing construction of these floating point constants.
.IP "\fB\-\-emulation=\fR\fIname\fR" 4
d641 1
a641 1
This option causes \fBas\fR to emulate \fBas\fR configured
d649 1
a649 1
the default to little\- or big-endian as indicated by the \fBb\fR or \fBl\fR
d654 1
a654 1
\&\fBas\fR is configured for is a \s-1MIPS\s0 \s-1ELF\s0 or \s-1ECOFF\s0 target.
d656 1
a656 1
\&\fB\-\-enable\-targets=...\fR at configuration time must include support for
d663 1
a663 1
.IP "\fB\-nocpp\fR" 4
d665 1
a665 1
\&\fBas\fR ignores this option.  It is accepted for compatibility with
d667 1
a667 1
.IP "\fB\-\-trap\fR" 4
d669 1
a669 2
.PD 0
.IP "\fB\-\-no\-trap\fR" 4
d671 1
a671 1
.IP "\fB\-\-break\fR" 4
d673 1
a673 1
.IP "\fB\-\-no\-break\fR" 4
a674 1
.PD
d676 1
a676 1
\&\fB\-\-trap\fR or \fB\-\-no\-break\fR (which are synonyms) take a trap exception
d678 1
a678 1
\&\fB\-\-break\fR or \fB\-\-no\-trap\fR (also synonyms, and the default) take a
d680 1
a680 1
.IP "\fB\-n\fR" 4
d682 1
a682 1
When this option is used, \fBas\fR will issue a warning every
d687 1
a687 1
.IP "\fB\-jsri2bsr\fR" 4
d689 1
a689 2
.PD 0
.IP "\fB\-nojsri2bsr\fR" 4
a690 1
.PD
d693 1
a693 1
.IP "\fB\-sifilter\fR" 4
d695 1
a695 2
.PD 0
.IP "\fB\-nosifilter\fR" 4
a696 1
.PD
d699 1
a699 1
.IP "\fB\-relax\fR" 4
d702 1
a702 1
.IP "\fB\-mcpu=[210|340]\fR" 4
d706 1
a706 1
.IP "\fB\-EB\fR" 4
d709 1
a709 1
.IP "\fB\-EL\fR" 4
a711 122
.PP
See the info pages for documentation of the MMIX-specific options.
.PP
The following options are available when as is configured for the s390
processor family.
.IP "\fB\-m31\fR" 4
.IX Item "-m31"
.PD 0
.IP "\fB\-m64\fR" 4
.IX Item "-m64"
.PD
Select the word size, either 31/32 bits or 64 bits.
.IP "\fB\-mesa\fR" 4
.IX Item "-mesa"
.PD 0
.IP "\fB\-mzarch\fR" 4
.IX Item "-mzarch"
.PD
Select the architecture mode, either the Enterprise System
Architecture (esa) or the z/Architecture mode (zarch).
.IP "\fB\-march=\fR\fIprocessor\fR" 4
.IX Item "-march=processor"
Specify which s390 processor variant is the target, \fBg6\fR, \fBg6\fR,
\&\fBz900\fR, \fBz990\fR, \fBz9\-109\fR, \fBz9\-ec\fR, or \fBz10\fR.
.IP "\fB\-mregnames\fR" 4
.IX Item "-mregnames"
.PD 0
.IP "\fB\-mno\-regnames\fR" 4
.IX Item "-mno-regnames"
.PD
Allow or disallow symbolic names for registers.
.IP "\fB\-mwarn\-areg\-zero\fR" 4
.IX Item "-mwarn-areg-zero"
Warn whenever the operand for a base or index register has been specified
but evaluates to zero.
.PP
The following options are available when as is configured for
an Xtensa processor.
.IP "\fB\-\-text\-section\-literals | \-\-no\-text\-section\-literals\fR" 4
.IX Item "--text-section-literals | --no-text-section-literals"
With \fB\-\-text\-section\-literals\fR, literal pools are interspersed
in the text section.  The default is
\&\fB\-\-no\-text\-section\-literals\fR, which places literals in a
separate section in the output file.  These options only affect literals
referenced via PC-relative \f(CW\*(C`L32R\*(C'\fR instructions; literals for
absolute mode \f(CW\*(C`L32R\*(C'\fR instructions are handled separately.
.IP "\fB\-\-absolute\-literals | \-\-no\-absolute\-literals\fR" 4
.IX Item "--absolute-literals | --no-absolute-literals"
Indicate to the assembler whether \f(CW\*(C`L32R\*(C'\fR instructions use absolute
or PC-relative addressing.  The default is to assume absolute addressing
if the Xtensa processor includes the absolute \f(CW\*(C`L32R\*(C'\fR addressing
option.  Otherwise, only the PC-relative \f(CW\*(C`L32R\*(C'\fR mode can be used.
.IP "\fB\-\-target\-align | \-\-no\-target\-align\fR" 4
.IX Item "--target-align | --no-target-align"
Enable or disable automatic alignment to reduce branch penalties at the
expense of some code density.  The default is \fB\-\-target\-align\fR.
.IP "\fB\-\-longcalls | \-\-no\-longcalls\fR" 4
.IX Item "--longcalls | --no-longcalls"
Enable or disable transformation of call instructions to allow calls
across a greater range of addresses.  The default is
\&\fB\-\-no\-longcalls\fR.
.IP "\fB\-\-transform | \-\-no\-transform\fR" 4
.IX Item "--transform | --no-transform"
Enable or disable all assembler transformations of Xtensa instructions.
The default is \fB\-\-transform\fR;
\&\fB\-\-no\-transform\fR should be used only in the rare cases when the
instructions must be exactly as specified in the assembly source.
.IP "\fB\-\-rename\-section\fR \fIoldname\fR\fB=\fR\fInewname\fR" 4
.IX Item "--rename-section oldname=newname"
When generating output sections, rename the \fIoldname\fR section to
\&\fInewname\fR.
.PP
The following options are available when as is configured for
a Z80 family processor.
.IP "\fB\-z80\fR" 4
.IX Item "-z80"
Assemble for Z80 processor.
.IP "\fB\-r800\fR" 4
.IX Item "-r800"
Assemble for R800 processor.
.IP "\fB\-ignore\-undocumented\-instructions\fR" 4
.IX Item "-ignore-undocumented-instructions"
.PD 0
.IP "\fB\-Wnud\fR" 4
.IX Item "-Wnud"
.PD
Assemble undocumented Z80 instructions that also work on R800 without warning.
.IP "\fB\-ignore\-unportable\-instructions\fR" 4
.IX Item "-ignore-unportable-instructions"
.PD 0
.IP "\fB\-Wnup\fR" 4
.IX Item "-Wnup"
.PD
Assemble all undocumented Z80 instructions without warning.
.IP "\fB\-warn\-undocumented\-instructions\fR" 4
.IX Item "-warn-undocumented-instructions"
.PD 0
.IP "\fB\-Wud\fR" 4
.IX Item "-Wud"
.PD
Issue a warning for undocumented Z80 instructions that also work on R800.
.IP "\fB\-warn\-unportable\-instructions\fR" 4
.IX Item "-warn-unportable-instructions"
.PD 0
.IP "\fB\-Wup\fR" 4
.IX Item "-Wup"
.PD
Issue a warning for undocumented Z80 instructions that do not work on R800.
.IP "\fB\-forbid\-undocumented\-instructions\fR" 4
.IX Item "-forbid-undocumented-instructions"
.PD 0
.IP "\fB\-Fud\fR" 4
.IX Item "-Fud"
.PD
Treat all undocumented instructions as errors.
.IP "\fB\-forbid\-unportable\-instructions\fR" 4
.IX Item "-forbid-unportable-instructions"
.PD 0
.IP "\fB\-Fup\fR" 4
.IX Item "-Fup"
.PD
Treat undocumented Z80 instructions that do not work on R800 as errors.
d717 1
a717 2
Copyright (c) 1991, 92, 93, 94, 95, 96, 97, 98, 99, 2000, 2001, 2002,
2006, 2007, 2008, 2009 Free Software Foundation, Inc.
d720 1
a720 1
under the terms of the \s-1GNU\s0 Free Documentation License, Version 1.3
@


1.11.18.2
log
@bfd/
2010-03-01  Tristan Gingold  <gingold@@adacore.com>

	* configure.in: Bump version to 2.20.1
	* Makefile.am (RELEASE): Set.
	* configure, Makefile.in: Regenerate.
@
text
@d135 1
a135 1
.TH AS 1 "2010-03-01" "binutils-2.20.1" "GNU Development Tools"
@


1.11.16.1
log
@Generated files for binutils 2.19.
@
text
@d1 2
a2 1
.\" Automatically generated by Pod::Man v1.37, Pod::Parser v1.32
d5 1
a5 1
.\" ========================================================================
d18 6
d31 1
d37 3
a39 3
.\" real vertical bar.  \*(C+ will give a nicer C++.  Capital omega is used to
.\" do unbreakable dashes and therefore won't be available.  \*(C` and \*(C'
.\" expand to `' in nroff, nothing in troff, for use with C<>.
d49 2
a50 2
.    ds C` ""
.    ds C' ""
d59 4
a62 4
.\" If the F register is turned on, we'll generate index entries on stderr for
.\" titles (.TH), headers (.SH), subsections (.Sh), items (.Ip), and index
.\" entries marked with X<> in POD.  Of course, you'll have to process the
.\" output yourself in some meaningful fashion.
d66 1
a66 1
..
d71 2
a72 2
.\" For nroff, turn off justification.  Always turn off hyphenation; it makes
.\" way too many mistakes in technical documents.
d77 1
d137 1
a137 1
.\" ========================================================================
d140 2
a141 1
.TH AS 1 "2008-09-10" "binutils-2.18.90" "GNU Development Tools"
d143 1
a143 1
AS \- the portable GNU assembler.
d146 52
a197 162
as [\fB\-a\fR[\fBcdghlns\fR][=\fIfile\fR]] [\fB\-\-alternate\fR] [\fB\-D\fR]
 [\fB\-\-debug\-prefix\-map\fR \fIold\fR=\fInew\fR]
 [\fB\-\-defsym\fR \fIsym\fR=\fIval\fR] [\fB\-f\fR] [\fB\-g\fR] [\fB\-\-gstabs\fR]
 [\fB\-\-gstabs+\fR] [\fB\-\-gdwarf\-2\fR] [\fB\-\-help\fR] [\fB\-I\fR \fIdir\fR] [\fB\-J\fR]
 [\fB\-K\fR] [\fB\-L\fR] [\fB\-\-listing\-lhs\-width\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-listing\-lhs\-width2\fR=\fI\s-1NUM\s0\fR] [\fB\-\-listing\-rhs\-width\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-listing\-cont\-lines\fR=\fI\s-1NUM\s0\fR] [\fB\-\-keep\-locals\fR] [\fB\-o\fR
 \fIobjfile\fR] [\fB\-R\fR] [\fB\-\-reduce\-memory\-overheads\fR] [\fB\-\-statistics\fR]
 [\fB\-v\fR] [\fB\-version\fR] [\fB\-\-version\fR] [\fB\-W\fR] [\fB\-\-warn\fR]
 [\fB\-\-fatal\-warnings\fR] [\fB\-w\fR] [\fB\-x\fR] [\fB\-Z\fR] [\fB@@\fR\fI\s-1FILE\s0\fR]
 [\fB\-\-target\-help\fR] [\fItarget-options\fR]
 [\fB\-\-\fR|\fIfiles\fR ...]
.PP
\&\fITarget Alpha options:\fR
   [\fB\-m\fR\fIcpu\fR]
   [\fB\-mdebug\fR | \fB\-no\-mdebug\fR]
   [\fB\-relax\fR] [\fB\-g\fR] [\fB\-G\fR\fIsize\fR]
   [\fB\-F\fR] [\fB\-32addr\fR]
.PP
\&\fITarget \s-1ARC\s0 options:\fR
   [\fB\-marc[5|6|7|8]\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
.PP
\&\fITarget \s-1ARM\s0 options:\fR
   [\fB\-mcpu\fR=\fIprocessor\fR[+\fIextension\fR...]]
   [\fB\-march\fR=\fIarchitecture\fR[+\fIextension\fR...]]
   [\fB\-mfpu\fR=\fIfloating-point-format\fR]
   [\fB\-mfloat\-abi\fR=\fIabi\fR]
   [\fB\-meabi\fR=\fIver\fR]
   [\fB\-mthumb\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
   [\fB\-mapcs\-32\fR|\fB\-mapcs\-26\fR|\fB\-mapcs\-float\fR|
    \fB\-mapcs\-reentrant\fR]
   [\fB\-mthumb\-interwork\fR] [\fB\-k\fR]
.PP
\&\fITarget \s-1CRIS\s0 options:\fR
   [\fB\-\-underscore\fR | \fB\-\-no\-underscore\fR]
   [\fB\-\-pic\fR] [\fB\-N\fR]
   [\fB\-\-emulation=criself\fR | \fB\-\-emulation=crisaout\fR]
   [\fB\-\-march=v0_v10\fR | \fB\-\-march=v10\fR | \fB\-\-march=v32\fR | \fB\-\-march=common_v10_v32\fR]
.PP
\&\fITarget D10V options:\fR
   [\fB\-O\fR]
.PP
\&\fITarget D30V options:\fR
   [\fB\-O\fR|\fB\-n\fR|\fB\-N\fR]
.PP
\&\fITarget H8/300 options:\fR
   [\-h\-tick\-hex]
.PP
\&\fITarget i386 options:\fR
   [\fB\-\-32\fR|\fB\-\-64\fR] [\fB\-n\fR]
   [\fB\-march\fR=\fI\s-1CPU\s0\fR[+\fI\s-1EXTENSION\s0\fR...]] [\fB\-mtune\fR=\fI\s-1CPU\s0\fR] 
.PP
\&\fITarget i960 options:\fR
   [\fB\-ACA\fR|\fB\-ACA_A\fR|\fB\-ACB\fR|\fB\-ACC\fR|\fB\-AKA\fR|\fB\-AKB\fR|
    \fB\-AKC\fR|\fB\-AMC\fR]
   [\fB\-b\fR] [\fB\-no\-relax\fR]
.PP
\&\fITarget \s-1IA\-64\s0 options:\fR
   [\fB\-mconstant\-gp\fR|\fB\-mauto\-pic\fR]
   [\fB\-milp32\fR|\fB\-milp64\fR|\fB\-mlp64\fR|\fB\-mp64\fR]
   [\fB\-mle\fR|\fBmbe\fR]
   [\fB\-mtune=itanium1\fR|\fB\-mtune=itanium2\fR]
   [\fB\-munwind\-check=warning\fR|\fB\-munwind\-check=error\fR]
   [\fB\-mhint.b=ok\fR|\fB\-mhint.b=warning\fR|\fB\-mhint.b=error\fR]
   [\fB\-x\fR|\fB\-xexplicit\fR] [\fB\-xauto\fR] [\fB\-xdebug\fR]
.PP
\&\fITarget \s-1IP2K\s0 options:\fR
   [\fB\-mip2022\fR|\fB\-mip2022ext\fR]
.PP
\&\fITarget M32C options:\fR
   [\fB\-m32c\fR|\fB\-m16c\fR] [\-relax] [\-h\-tick\-hex]
.PP
\&\fITarget M32R options:\fR
   [\fB\-\-m32rx\fR|\fB\-\-[no\-]warn\-explicit\-parallel\-conflicts\fR|
   \fB\-\-W[n]p\fR]
.PP
\&\fITarget M680X0 options:\fR
   [\fB\-l\fR] [\fB\-m68000\fR|\fB\-m68010\fR|\fB\-m68020\fR|...]
.PP
\&\fITarget M68HC11 options:\fR
   [\fB\-m68hc11\fR|\fB\-m68hc12\fR|\fB\-m68hcs12\fR]
   [\fB\-mshort\fR|\fB\-mlong\fR]
   [\fB\-mshort\-double\fR|\fB\-mlong\-double\fR]
   [\fB\-\-force\-long\-branches\fR] [\fB\-\-short\-branches\fR]
   [\fB\-\-strict\-direct\-mode\fR] [\fB\-\-print\-insn\-syntax\fR]
   [\fB\-\-print\-opcodes\fR] [\fB\-\-generate\-example\fR]
.PP
\&\fITarget \s-1MCORE\s0 options:\fR
   [\fB\-jsri2bsr\fR] [\fB\-sifilter\fR] [\fB\-relax\fR]
   [\fB\-mcpu=[210|340]\fR]
.PP
\&\fITarget \s-1MIPS\s0 options:\fR
   [\fB\-nocpp\fR] [\fB\-EL\fR] [\fB\-EB\fR] [\fB\-O\fR[\fIoptimization level\fR]]
   [\fB\-g\fR[\fIdebug level\fR]] [\fB\-G\fR \fInum\fR] [\fB\-KPIC\fR] [\fB\-call_shared\fR]
   [\fB\-non_shared\fR] [\fB\-xgot\fR [\fB\-mvxworks\-pic\fR]
   [\fB\-mabi\fR=\fI\s-1ABI\s0\fR] [\fB\-32\fR] [\fB\-n32\fR] [\fB\-64\fR] [\fB\-mfp32\fR] [\fB\-mgp32\fR]
   [\fB\-march\fR=\fI\s-1CPU\s0\fR] [\fB\-mtune\fR=\fI\s-1CPU\s0\fR] [\fB\-mips1\fR] [\fB\-mips2\fR]
   [\fB\-mips3\fR] [\fB\-mips4\fR] [\fB\-mips5\fR] [\fB\-mips32\fR] [\fB\-mips32r2\fR]
   [\fB\-mips64\fR] [\fB\-mips64r2\fR]
   [\fB\-construct\-floats\fR] [\fB\-no\-construct\-floats\fR]
   [\fB\-trap\fR] [\fB\-no\-break\fR] [\fB\-break\fR] [\fB\-no\-trap\fR]
   [\fB\-mfix7000\fR] [\fB\-mno\-fix7000\fR]
   [\fB\-mips16\fR] [\fB\-no\-mips16\fR]
   [\fB\-msmartmips\fR] [\fB\-mno\-smartmips\fR]
   [\fB\-mips3d\fR] [\fB\-no\-mips3d\fR]
   [\fB\-mdmx\fR] [\fB\-no\-mdmx\fR]
   [\fB\-mdsp\fR] [\fB\-mno\-dsp\fR]
   [\fB\-mdspr2\fR] [\fB\-mno\-dspr2\fR]
   [\fB\-mmt\fR] [\fB\-mno\-mt\fR]
   [\fB\-mdebug\fR] [\fB\-no\-mdebug\fR]
   [\fB\-mpdr\fR] [\fB\-mno\-pdr\fR]
.PP
\&\fITarget \s-1MMIX\s0 options:\fR
   [\fB\-\-fixed\-special\-register\-names\fR] [\fB\-\-globalize\-symbols\fR]
   [\fB\-\-gnu\-syntax\fR] [\fB\-\-relax\fR] [\fB\-\-no\-predefined\-symbols\fR]
   [\fB\-\-no\-expand\fR] [\fB\-\-no\-merge\-gregs\fR] [\fB\-x\fR]
   [\fB\-\-linker\-allocated\-gregs\fR]
.PP
\&\fITarget \s-1PDP11\s0 options:\fR
   [\fB\-mpic\fR|\fB\-mno\-pic\fR] [\fB\-mall\fR] [\fB\-mno\-extensions\fR]
   [\fB\-m\fR\fIextension\fR|\fB\-mno\-\fR\fIextension\fR]
   [\fB\-m\fR\fIcpu\fR] [\fB\-m\fR\fImachine\fR]  
.PP
\&\fITarget picoJava options:\fR
   [\fB\-mb\fR|\fB\-me\fR]
.PP
\&\fITarget PowerPC options:\fR
   [\fB\-mpwrx\fR|\fB\-mpwr2\fR|\fB\-mpwr\fR|\fB\-m601\fR|\fB\-mppc\fR|\fB\-mppc32\fR|\fB\-m603\fR|\fB\-m604\fR|
    \fB\-m403\fR|\fB\-m405\fR|\fB\-mppc64\fR|\fB\-m620\fR|\fB\-mppc64bridge\fR|\fB\-mbooke\fR|
    \fB\-mbooke32\fR|\fB\-mbooke64\fR]
   [\fB\-mcom\fR|\fB\-many\fR|\fB\-maltivec\fR|\fB\-mvsx\fR] [\fB\-memb\fR]
   [\fB\-mregnames\fR|\fB\-mno\-regnames\fR]
   [\fB\-mrelocatable\fR|\fB\-mrelocatable\-lib\fR]
   [\fB\-mlittle\fR|\fB\-mlittle\-endian\fR|\fB\-mbig\fR|\fB\-mbig\-endian\fR]
   [\fB\-msolaris\fR|\fB\-mno\-solaris\fR]
.PP
\&\fITarget \s-1SPARC\s0 options:\fR
   [\fB\-Av6\fR|\fB\-Av7\fR|\fB\-Av8\fR|\fB\-Asparclet\fR|\fB\-Asparclite\fR
    \fB\-Av8plus\fR|\fB\-Av8plusa\fR|\fB\-Av9\fR|\fB\-Av9a\fR]
   [\fB\-xarch=v8plus\fR|\fB\-xarch=v8plusa\fR] [\fB\-bump\fR]
   [\fB\-32\fR|\fB\-64\fR]
.PP
\&\fITarget \s-1TIC54X\s0 options:\fR
 [\fB\-mcpu=54[123589]\fR|\fB\-mcpu=54[56]lp\fR] [\fB\-mfar\-mode\fR|\fB\-mf\fR] 
 [\fB\-merrors\-to\-file\fR \fI<filename>\fR|\fB\-me\fR \fI<filename>\fR]
.PP
\&\fITarget Z80 options:\fR
  [\fB\-z80\fR] [\fB\-r800\fR]
  [ \fB\-ignore\-undocumented\-instructions\fR] [\fB\-Wnud\fR]
  [ \fB\-ignore\-unportable\-instructions\fR] [\fB\-Wnup\fR]
  [ \fB\-warn\-undocumented\-instructions\fR] [\fB\-Wud\fR]
  [ \fB\-warn\-unportable\-instructions\fR] [\fB\-Wup\fR]
  [ \fB\-forbid\-undocumented\-instructions\fR] [\fB\-Fud\fR]
  [ \fB\-forbid\-unportable\-instructions\fR] [\fB\-Fup\fR]
.PP
\&\fITarget Xtensa options:\fR
 [\fB\-\-[no\-]text\-section\-literals\fR] [\fB\-\-[no\-]absolute\-literals\fR]
 [\fB\-\-[no\-]target\-align\fR] [\fB\-\-[no\-]longcalls\fR]
 [\fB\-\-[no\-]transform\fR]
 [\fB\-\-rename\-section\fR \fIoldname\fR=\fInewname\fR]
d200 1
a200 1
\&\s-1GNU\s0 \fBas\fR is really a family of assemblers.
d207 3
a209 3
\&\fBas\fR is primarily intended to assemble the output of the
\&\s-1GNU\s0 C compiler \f(CW\*(C`gcc\*(C'\fR for use by the linker
\&\f(CW\*(C`ld\*(C'\fR.  Nevertheless, we've tried to make \fBas\fR
d213 1
a213 1
This doesn't mean \fBas\fR always uses the same syntax as another
d217 1
a217 1
Each time you run \fBas\fR it assembles exactly one source
d221 1
a221 1
You give \fBas\fR a command line that has zero or more input file
d226 3
a228 3
If you give \fBas\fR no file names it attempts to read one input file
from the \fBas\fR standard input, which is normally your terminal.  You
may have to type \fBctl-D\fR to tell \fBas\fR there is no more program
d231 1
a231 1
Use \fB\-\-\fR if you need to explicitly name the standard input file
d234 1
a234 1
If the source is empty, \fBas\fR produces a small, empty object
d237 1
a237 1
\&\fBas\fR may write warnings and error messages to the standard error
d239 2
a240 2
runs \fBas\fR automatically.  Warnings report an assumption made so
that \fBas\fR could keep assembling a flawed program; errors report a
d243 1
a243 1
If you are invoking \fBas\fR via the \s-1GNU\s0 C compiler,
a250 1
.PP
d252 1
a252 1
standard output with high-level and assembly source) and \fB\-L\fR (retain
d262 2
a263 15
.IP "\fB@@\fR\fIfile\fR" 4
.IX Item "@@file"
Read command-line options from \fIfile\fR.  The options read are
inserted in place of the original @@\fIfile\fR option.  If \fIfile\fR
does not exist, or cannot be read, then the option will be treated
literally, and not removed.  
.Sp
Options in \fIfile\fR are separated by whitespace.  A whitespace
character may be included in an option by surrounding the entire
option in either single or double quotes.  Any character (including a
backslash) may be included by prefixing the character to be included
with a backslash.  The \fIfile\fR may itself contain additional
@@\fIfile\fR options; any such options will be processed recursively.
.IP "\fB\-a[cdghlmns]\fR" 4
.IX Item "-a[cdghlmns]"
d266 1
a266 1
.IP "\fB\-ac\fR" 4
d269 1
a269 1
.IP "\fB\-ad\fR" 4
d272 1
a272 4
.IP "\fB\-ag\fR" 4
.IX Item "-ag"
include general information, like as version and options passed
.IP "\fB\-ah\fR" 4
d275 1
a275 1
.IP "\fB\-al\fR" 4
d278 1
a278 1
.IP "\fB\-am\fR" 4
d281 1
a281 1
.IP "\fB\-an\fR" 4
d284 1
a284 1
.IP "\fB\-as\fR" 4
d287 1
a287 1
.IP "\fB=file\fR" 4
d297 1
a297 4
.IP "\fB\-\-alternate\fR" 4
.IX Item "--alternate"
Begin in alternate macro mode.
.IP "\fB\-D\fR" 4
d301 1
a301 5
.IP "\fB\-\-debug\-prefix\-map\fR \fIold\fR\fB=\fR\fInew\fR" 4
.IX Item "--debug-prefix-map old=new"
When assembling files in directory \fI\fIold\fI\fR, record debugging
information describing them as in \fI\fInew\fI\fR instead.
.IP "\fB\-\-defsym\fR \fIsym\fR\fB=\fR\fIvalue\fR" 4
d305 2
a306 4
indicates a hexadecimal value, and a leading \fB0\fR indicates an octal
value.  The value of the symbol can be overridden inside a source file via the
use of a \f(CW\*(C`.set\*(C'\fR pseudo\-op.
.IP "\fB\-f\fR" 4
d308 1
a308 1
\&\*(L"fast\*(R"\-\-\-skip whitespace and comment preprocessing (assume source is
d310 1
a310 10
.IP "\fB\-g\fR" 4
.IX Item "-g"
.PD 0
.IP "\fB\-\-gen\-debug\fR" 4
.IX Item "--gen-debug"
.PD
Generate debugging information for each assembler source line using whichever
debug format is preferred by the target.  This currently means either \s-1STABS\s0,
\&\s-1ECOFF\s0 or \s-1DWARF2\s0.
.IP "\fB\-\-gstabs\fR" 4
d314 2
a315 9
.IP "\fB\-\-gstabs+\fR" 4
.IX Item "--gstabs+"
Generate stabs debugging information for each assembler line, with \s-1GNU\s0
extensions that probably only gdb can handle, and that could make other
debuggers crash or refuse to read your program.  This
may help debugging assembler code.  Currently the only \s-1GNU\s0 extension is
the location of the current working directory at assembling time.
.IP "\fB\-\-gdwarf\-2\fR" 4
.IX Item "--gdwarf-2"
d317 1
a317 1
may help debugging assembler code, if the debugger can handle it.  Note\-\-\-this
d319 1
a319 1
.IP "\fB\-\-help\fR" 4
d322 1
a322 1
.IP "\fB\-\-target\-help\fR" 4
d325 1
a325 1
.IP "\fB\-I\fR \fIdir\fR" 4
d328 1
a328 1
.IP "\fB\-J\fR" 4
d331 1
a331 1
.IP "\fB\-K\fR" 4
d333 2
a334 2
Issue warnings when difference tables altered for long displacements.
.IP "\fB\-L\fR" 4
d336 1
a336 2
.PD 0
.IP "\fB\-\-keep\-locals\fR" 4
d338 4
a341 5
.PD
Keep (in the symbol table) local symbols.  These symbols start with
system-specific local label prefixes, typically \fB.L\fR for \s-1ELF\s0 systems
or \fBL\fR for traditional a.out systems.
.IP "\fB\-\-listing\-lhs\-width=\fR\fInumber\fR" 4
d345 1
a345 1
.IP "\fB\-\-listing\-lhs\-width2=\fR\fInumber\fR" 4
d349 1
a349 1
.IP "\fB\-\-listing\-rhs\-width=\fR\fInumber\fR" 4
d353 1
a353 1
.IP "\fB\-\-listing\-cont\-lines=\fR\fInumber\fR" 4
d357 1
a357 1
.IP "\fB\-o\fR \fIobjfile\fR" 4
d359 2
a360 2
Name the object-file output from \fBas\fR \fIobjfile\fR.
.IP "\fB\-R\fR" 4
d363 1
a363 12
.Sp
Set the default size of \s-1GAS\s0's hash tables to a prime number close to
\&\fInumber\fR.  Increasing this value can reduce the length of time it takes the
assembler to perform its tasks, at the expense of increasing the assembler's
memory requirements.  Similarly reducing this value can reduce the memory
requirements at the expense of speed.
.IP "\fB\-\-reduce\-memory\-overheads\fR" 4
.IX Item "--reduce-memory-overheads"
This option reduces \s-1GAS\s0's memory requirements, at the expense of making the
assembly processes slower.  Currently this switch is a synonym for
\&\fB\-\-hash\-size=4051\fR, but in the future it may have other effects as well.
.IP "\fB\-\-statistics\fR" 4
d367 1
a367 1
.IP "\fB\-\-strip\-local\-absolute\fR" 4
d370 1
a370 1
.IP "\fB\-v\fR" 4
d372 1
a372 2
.PD 0
.IP "\fB\-version\fR" 4
d374 2
a375 3
.PD
Print the \fBas\fR version.
.IP "\fB\-\-version\fR" 4
d377 2
a378 2
Print the \fBas\fR version and exit.
.IP "\fB\-W\fR" 4
d380 1
a380 2
.PD 0
.IP "\fB\-\-no\-warn\fR" 4
a381 1
.PD
d383 1
a383 1
.IP "\fB\-\-fatal\-warnings\fR" 4
d386 1
a386 1
.IP "\fB\-\-warn\fR" 4
d389 1
a389 1
.IP "\fB\-w\fR" 4
d392 1
a392 1
.IP "\fB\-x\fR" 4
d395 1
a395 1
.IP "\fB\-Z\fR" 4
d398 1
a398 1
.IP "\fB\-\- |\fR \fIfiles\fR \fB...\fR" 4
d404 1
a404 1
.IP "\fB\-marc[5|6|7|8]\fR" 4
d407 1
a407 1
.IP "\fB\-EB | \-EL\fR" 4
d413 2
a414 2
.IP "\fB\-mcpu=\fR\fIprocessor\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-mcpu=processor[+extension...]"
d416 2
a417 2
.IP "\fB\-march=\fR\fIarchitecture\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-march=architecture[+extension...]"
d419 5
a423 2
.IP "\fB\-mfpu=\fR\fIfloating-point-format\fR" 4
.IX Item "-mfpu=floating-point-format"
d425 2
a426 8
.IP "\fB\-mfloat\-abi=\fR\fIabi\fR" 4
.IX Item "-mfloat-abi=abi"
Select which floating point \s-1ABI\s0 is in use.
.IP "\fB\-mthumb\fR" 4
.IX Item "-mthumb"
Enable Thumb only instruction decoding.
.IP "\fB\-mapcs\-32 | \-mapcs\-26 | \-mapcs\-float | \-mapcs\-reentrant\fR" 4
.IX Item "-mapcs-32 | -mapcs-26 | -mapcs-float | -mapcs-reentrant"
d428 1
a428 1
.IP "\fB\-EB | \-EL\fR" 4
d431 1
a431 1
.IP "\fB\-mthumb\-interwork\fR" 4
d435 1
a435 1
.IP "\fB\-k\fR" 4
a438 2
See the info pages for documentation of the CRIS-specific options.
.PP
d441 1
a441 1
.IP "\fB\-O\fR" 4
d447 1
a447 1
.IP "\fB\-O\fR" 4
d450 1
a450 1
.IP "\fB\-n\fR" 4
d453 1
a453 1
.IP "\fB\-N\fR" 4
d459 1
a459 1
.IP "\fB\-ACA | \-ACA_A | \-ACB | \-ACC | \-AKA | \-AKB | \-AKC | \-AMC\fR" 4
d462 1
a462 1
.IP "\fB\-b\fR" 4
d465 1
a465 1
.IP "\fB\-no\-relax\fR" 4
d471 2
a472 27
Ubicom \s-1IP2K\s0 series.
.IP "\fB\-mip2022ext\fR" 4
.IX Item "-mip2022ext"
Specifies that the extended \s-1IP2022\s0 instructions are allowed.
.IP "\fB\-mip2022\fR" 4
.IX Item "-mip2022"
Restores the default behaviour, which restricts the permitted instructions to
just the basic \s-1IP2022\s0 ones.
.PP
The following options are available when as is configured for the
Renesas M32C and M16C processors.
.IP "\fB\-m32c\fR" 4
.IX Item "-m32c"
Assemble M32C instructions.
.IP "\fB\-m16c\fR" 4
.IX Item "-m16c"
Assemble M16C instructions (the default).
.IP "\fB\-relax\fR" 4
.IX Item "-relax"
Enable support for link-time relaxations.
.IP "\fB\-h\-tick\-hex\fR" 4
.IX Item "-h-tick-hex"
Support H'00 style hex constants in addition to 0x00 style.
.PP
The following options are available when as is configured for the
Renesas M32R (formerly Mitsubishi M32R) series.
.IP "\fB\-\-m32rx\fR" 4
d476 1
a476 1
.IP "\fB\-\-warn\-explicit\-parallel\-conflicts or \-\-Wp\fR" 4
d480 1
a480 1
.IP "\fB\-\-no\-warn\-explicit\-parallel\-conflicts or \-\-Wnp\fR" 4
d487 1
a487 1
.IP "\fB\-l\fR" 4
d490 1
a490 1
.IP "\fB\-m68000 | \-m68008 | \-m68010 | \-m68020 | \-m68030\fR" 4
d492 1
a492 2
.PD 0
.IP "\fB| \-m68040 | \-m68060 | \-m68302 | \-m68331 | \-m68332\fR" 4
d494 1
a494 1
.IP "\fB| \-m68333 | \-m68340 | \-mcpu32 | \-m5200\fR" 4
a495 1
.PD
d498 1
a498 1
.IP "\fB\-m68881 | \-m68882 | \-mno\-68881 | \-mno\-68882\fR" 4
d505 1
a505 1
.IP "\fB\-m68851 | \-mno\-68851\fR" 4
d510 3
a512 3
For details about the \s-1PDP\-11\s0 machine dependent features options,
see \fBPDP\-11\-Options\fR.
.IP "\fB\-mpic | \-mno\-pic\fR" 4
d514 3
a516 3
Generate position-independent (or position\-dependent) code.  The
default is \fB\-mpic\fR.
.IP "\fB\-mall\fR" 4
d518 1
a518 2
.PD 0
.IP "\fB\-mall\-extensions\fR" 4
a519 1
.PD
d521 1
a521 1
.IP "\fB\-mno\-extensions\fR" 4
d524 1
a524 1
.IP "\fB\-m\fR\fIextension\fR \fB| \-mno\-\fR\fIextension\fR" 4
d527 1
a527 1
.IP "\fB\-m\fR\fIcpu\fR" 4
d531 1
a531 1
.IP "\fB\-m\fR\fImachine\fR" 4
d538 1
a538 1
.IP "\fB\-mb\fR" 4
d540 2
a541 2
Generate \*(L"big endian\*(R" format output.
.IP "\fB\-ml\fR" 4
d543 1
a543 1
Generate \*(L"little endian\*(R" format output.
d547 2
a548 2
.IP "\fB\-m68hc11 | \-m68hc12 | \-m68hcs12\fR" 4
.IX Item "-m68hc11 | -m68hc12 | -m68hcs12"
d551 2
a552 14
.IP "\fB\-mshort\fR" 4
.IX Item "-mshort"
Specify to use the 16\-bit integer \s-1ABI\s0.
.IP "\fB\-mlong\fR" 4
.IX Item "-mlong"
Specify to use the 32\-bit integer \s-1ABI\s0.  
.IP "\fB\-mshort\-double\fR" 4
.IX Item "-mshort-double"
Specify to use the 32\-bit double \s-1ABI\s0.  
.IP "\fB\-mlong\-double\fR" 4
.IX Item "-mlong-double"
Specify to use the 64\-bit double \s-1ABI\s0.  
.IP "\fB\-\-force\-long\-branches\fR" 4
.IX Item "--force-long-branches"
d556 3
a558 3
.IP "\fB\-S | \-\-short\-branches\fR" 4
.IX Item "-S | --short-branches"
Do not turn relative branches into absolute ones
d560 1
a560 1
.IP "\fB\-\-strict\-direct\-mode\fR" 4
d564 1
a564 1
.IP "\fB\-\-print\-insn\-syntax\fR" 4
d567 1
a567 1
.IP "\fB\-\-print\-opcodes\fR" 4
d570 1
a570 1
.IP "\fB\-\-generate\-example\fR" 4
d573 1
a573 1
This option is only useful for testing \fBas\fR.
d575 1
a575 1
The following options are available when \fBas\fR is configured
d577 1
a577 1
.IP "\fB\-Av6 | \-Av7 | \-Av8 | \-Asparclet | \-Asparclite\fR" 4
d579 1
a579 2
.PD 0
.IP "\fB\-Av8plus | \-Av8plusa | \-Av9 | \-Av9a\fR" 4
a580 1
.PD
d588 1
a588 1
.IP "\fB\-xarch=v8plus | \-xarch=v8plusa\fR" 4
d592 1
a592 1
.IP "\fB\-bump\fR" 4
a595 14
The following options are available when as is configured for the 'c54x
architecture. 
.IP "\fB\-mfar\-mode\fR" 4
.IX Item "-mfar-mode"
Enable extended addressing mode.  All addresses and relocations will assume
extended addressing (usually 23 bits).
.IP "\fB\-mcpu=\fR\fI\s-1CPU_VERSION\s0\fR" 4
.IX Item "-mcpu=CPU_VERSION"
Sets the \s-1CPU\s0 version being compiled for.
.IP "\fB\-merrors\-to\-file\fR \fI\s-1FILENAME\s0\fR" 4
.IX Item "-merrors-to-file FILENAME"
Redirect error output to a file, for broken systems which don't support such
behaviour in the shell.
.PP
d598 1
a598 1
.IP "\fB\-G\fR \fInum\fR" 4
d603 1
a603 1
.IP "\fB\-EB\fR" 4
d605 2
a606 2
Generate \*(L"big endian\*(R" format output.
.IP "\fB\-EL\fR" 4
d608 2
a609 2
Generate \*(L"little endian\*(R" format output.
.IP "\fB\-mips1\fR" 4
d611 1
a611 2
.PD 0
.IP "\fB\-mips2\fR" 4
d613 1
a613 1
.IP "\fB\-mips3\fR" 4
d615 1
a615 1
.IP "\fB\-mips4\fR" 4
d617 1
a617 3
.IP "\fB\-mips5\fR" 4
.IX Item "-mips5"
.IP "\fB\-mips32\fR" 4
a618 7
.IP "\fB\-mips32r2\fR" 4
.IX Item "-mips32r2"
.IP "\fB\-mips64\fR" 4
.IX Item "-mips64"
.IP "\fB\-mips64r2\fR" 4
.IX Item "-mips64r2"
.PD
d620 20
a639 124
\&\fB\-mips1\fR is an alias for \fB\-march=r3000\fR, \fB\-mips2\fR is an
alias for \fB\-march=r6000\fR, \fB\-mips3\fR is an alias for
\&\fB\-march=r4000\fR and \fB\-mips4\fR is an alias for \fB\-march=r8000\fR.
\&\fB\-mips5\fR, \fB\-mips32\fR, \fB\-mips32r2\fR, \fB\-mips64\fR, and
\&\fB\-mips64r2\fR
correspond to generic
\&\fB\s-1MIPS\s0 V\fR, \fB\s-1MIPS32\s0\fR, \fB\s-1MIPS32\s0 Release 2\fR, \fB\s-1MIPS64\s0\fR,
and \fB\s-1MIPS64\s0 Release 2\fR
\&\s-1ISA\s0 processors, respectively.
.IP "\fB\-march=\fR\fI\s-1CPU\s0\fR" 4
.IX Item "-march=CPU"
Generate code for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mtune=\fR\fIcpu\fR" 4
.IX Item "-mtune=cpu"
Schedule and tune for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mfix7000\fR" 4
.IX Item "-mfix7000"
.PD 0
.IP "\fB\-mno\-fix7000\fR" 4
.IX Item "-mno-fix7000"
.PD
Cause nops to be inserted if the read of the destination register
of an mfhi or mflo instruction occurs in the following two instructions.
.IP "\fB\-mdebug\fR" 4
.IX Item "-mdebug"
.PD 0
.IP "\fB\-no\-mdebug\fR" 4
.IX Item "-no-mdebug"
.PD
Cause stabs-style debugging output to go into an ECOFF-style .mdebug
section instead of the standard \s-1ELF\s0 .stabs sections.
.IP "\fB\-mpdr\fR" 4
.IX Item "-mpdr"
.PD 0
.IP "\fB\-mno\-pdr\fR" 4
.IX Item "-mno-pdr"
.PD
Control generation of \f(CW\*(C`.pdr\*(C'\fR sections.
.IP "\fB\-mgp32\fR" 4
.IX Item "-mgp32"
.PD 0
.IP "\fB\-mfp32\fR" 4
.IX Item "-mfp32"
.PD
The register sizes are normally inferred from the \s-1ISA\s0 and \s-1ABI\s0, but these
flags force a certain group of registers to be treated as 32 bits wide at
all times.  \fB\-mgp32\fR controls the size of general-purpose registers
and \fB\-mfp32\fR controls the size of floating-point registers.
.IP "\fB\-mips16\fR" 4
.IX Item "-mips16"
.PD 0
.IP "\fB\-no\-mips16\fR" 4
.IX Item "-no-mips16"
.PD
Generate code for the \s-1MIPS\s0 16 processor.  This is equivalent to putting
\&\f(CW\*(C`.set mips16\*(C'\fR at the start of the assembly file.  \fB\-no\-mips16\fR
turns off this option.
.IP "\fB\-msmartmips\fR" 4
.IX Item "-msmartmips"
.PD 0
.IP "\fB\-mno\-smartmips\fR" 4
.IX Item "-mno-smartmips"
.PD
Enables the SmartMIPS extension to the \s-1MIPS32\s0 instruction set. This is
equivalent to putting \f(CW\*(C`.set smartmips\*(C'\fR at the start of the assembly file.
\&\fB\-mno\-smartmips\fR turns off this option.
.IP "\fB\-mips3d\fR" 4
.IX Item "-mips3d"
.PD 0
.IP "\fB\-no\-mips3d\fR" 4
.IX Item "-no-mips3d"
.PD
Generate code for the \s-1MIPS\-3D\s0 Application Specific Extension.
This tells the assembler to accept \s-1MIPS\-3D\s0 instructions.
\&\fB\-no\-mips3d\fR turns off this option.
.IP "\fB\-mdmx\fR" 4
.IX Item "-mdmx"
.PD 0
.IP "\fB\-no\-mdmx\fR" 4
.IX Item "-no-mdmx"
.PD
Generate code for the \s-1MDMX\s0 Application Specific Extension.
This tells the assembler to accept \s-1MDMX\s0 instructions.
\&\fB\-no\-mdmx\fR turns off this option.
.IP "\fB\-mdsp\fR" 4
.IX Item "-mdsp"
.PD 0
.IP "\fB\-mno\-dsp\fR" 4
.IX Item "-mno-dsp"
.PD
Generate code for the \s-1DSP\s0 Release 1 Application Specific Extension.
This tells the assembler to accept \s-1DSP\s0 Release 1 instructions.
\&\fB\-mno\-dsp\fR turns off this option.
.IP "\fB\-mdspr2\fR" 4
.IX Item "-mdspr2"
.PD 0
.IP "\fB\-mno\-dspr2\fR" 4
.IX Item "-mno-dspr2"
.PD
Generate code for the \s-1DSP\s0 Release 2 Application Specific Extension.
This option implies \-mdsp.
This tells the assembler to accept \s-1DSP\s0 Release 2 instructions.
\&\fB\-mno\-dspr2\fR turns off this option.
.IP "\fB\-mmt\fR" 4
.IX Item "-mmt"
.PD 0
.IP "\fB\-mno\-mt\fR" 4
.IX Item "-mno-mt"
.PD
Generate code for the \s-1MT\s0 Application Specific Extension.
This tells the assembler to accept \s-1MT\s0 instructions.
\&\fB\-mno\-mt\fR turns off this option.
.IP "\fB\-\-construct\-floats\fR" 4
.IX Item "--construct-floats"
.PD 0
.IP "\fB\-\-no\-construct\-floats\fR" 4
.IX Item "--no-construct-floats"
.PD
The \fB\-\-no\-construct\-floats\fR option disables the construction of
double width floating point constants by loading the two halves of the
value into the two single width floating point registers that make up
the double width register.  By default \fB\-\-construct\-floats\fR is
selected, allowing construction of these floating point constants.
.IP "\fB\-\-emulation=\fR\fIname\fR" 4
d641 1
a641 1
This option causes \fBas\fR to emulate \fBas\fR configured
d649 1
a649 1
the default to little\- or big-endian as indicated by the \fBb\fR or \fBl\fR
d654 1
a654 1
\&\fBas\fR is configured for is a \s-1MIPS\s0 \s-1ELF\s0 or \s-1ECOFF\s0 target.
d656 1
a656 1
\&\fB\-\-enable\-targets=...\fR at configuration time must include support for
d663 1
a663 1
.IP "\fB\-nocpp\fR" 4
d665 1
a665 1
\&\fBas\fR ignores this option.  It is accepted for compatibility with
d667 1
a667 1
.IP "\fB\-\-trap\fR" 4
d669 1
a669 2
.PD 0
.IP "\fB\-\-no\-trap\fR" 4
d671 1
a671 1
.IP "\fB\-\-break\fR" 4
d673 1
a673 1
.IP "\fB\-\-no\-break\fR" 4
a674 1
.PD
d676 1
a676 1
\&\fB\-\-trap\fR or \fB\-\-no\-break\fR (which are synonyms) take a trap exception
d678 1
a678 1
\&\fB\-\-break\fR or \fB\-\-no\-trap\fR (also synonyms, and the default) take a
d680 1
a680 1
.IP "\fB\-n\fR" 4
d682 1
a682 1
When this option is used, \fBas\fR will issue a warning every
d687 1
a687 1
.IP "\fB\-jsri2bsr\fR" 4
d689 1
a689 2
.PD 0
.IP "\fB\-nojsri2bsr\fR" 4
a690 1
.PD
d693 1
a693 1
.IP "\fB\-sifilter\fR" 4
d695 1
a695 2
.PD 0
.IP "\fB\-nosifilter\fR" 4
a696 1
.PD
d699 1
a699 1
.IP "\fB\-relax\fR" 4
d702 1
a702 1
.IP "\fB\-mcpu=[210|340]\fR" 4
d706 1
a706 1
.IP "\fB\-EB\fR" 4
d709 1
a709 1
.IP "\fB\-EL\fR" 4
a711 89
.PP
See the info pages for documentation of the MMIX-specific options.
.PP
The following options are available when as is configured for
an Xtensa processor.
.IP "\fB\-\-text\-section\-literals | \-\-no\-text\-section\-literals\fR" 4
.IX Item "--text-section-literals | --no-text-section-literals"
With \fB\-\-text\-section\-literals\fR, literal pools are interspersed
in the text section.  The default is
\&\fB\-\-no\-text\-section\-literals\fR, which places literals in a
separate section in the output file.  These options only affect literals
referenced via PC-relative \f(CW\*(C`L32R\*(C'\fR instructions; literals for
absolute mode \f(CW\*(C`L32R\*(C'\fR instructions are handled separately.
.IP "\fB\-\-absolute\-literals | \-\-no\-absolute\-literals\fR" 4
.IX Item "--absolute-literals | --no-absolute-literals"
Indicate to the assembler whether \f(CW\*(C`L32R\*(C'\fR instructions use absolute
or PC-relative addressing.  The default is to assume absolute addressing
if the Xtensa processor includes the absolute \f(CW\*(C`L32R\*(C'\fR addressing
option.  Otherwise, only the PC-relative \f(CW\*(C`L32R\*(C'\fR mode can be used.
.IP "\fB\-\-target\-align | \-\-no\-target\-align\fR" 4
.IX Item "--target-align | --no-target-align"
Enable or disable automatic alignment to reduce branch penalties at the
expense of some code density.  The default is \fB\-\-target\-align\fR.
.IP "\fB\-\-longcalls | \-\-no\-longcalls\fR" 4
.IX Item "--longcalls | --no-longcalls"
Enable or disable transformation of call instructions to allow calls
across a greater range of addresses.  The default is
\&\fB\-\-no\-longcalls\fR.
.IP "\fB\-\-transform | \-\-no\-transform\fR" 4
.IX Item "--transform | --no-transform"
Enable or disable all assembler transformations of Xtensa instructions.
The default is \fB\-\-transform\fR;
\&\fB\-\-no\-transform\fR should be used only in the rare cases when the
instructions must be exactly as specified in the assembly source.
.IP "\fB\-\-rename\-section\fR \fIoldname\fR\fB=\fR\fInewname\fR" 4
.IX Item "--rename-section oldname=newname"
When generating output sections, rename the \fIoldname\fR section to
\&\fInewname\fR.
.PP
The following options are available when as is configured for
a Z80 family processor.
.IP "\fB\-z80\fR" 4
.IX Item "-z80"
Assemble for Z80 processor.
.IP "\fB\-r800\fR" 4
.IX Item "-r800"
Assemble for R800 processor.
.IP "\fB\-ignore\-undocumented\-instructions\fR" 4
.IX Item "-ignore-undocumented-instructions"
.PD 0
.IP "\fB\-Wnud\fR" 4
.IX Item "-Wnud"
.PD
Assemble undocumented Z80 instructions that also work on R800 without warning.
.IP "\fB\-ignore\-unportable\-instructions\fR" 4
.IX Item "-ignore-unportable-instructions"
.PD 0
.IP "\fB\-Wnup\fR" 4
.IX Item "-Wnup"
.PD
Assemble all undocumented Z80 instructions without warning.
.IP "\fB\-warn\-undocumented\-instructions\fR" 4
.IX Item "-warn-undocumented-instructions"
.PD 0
.IP "\fB\-Wud\fR" 4
.IX Item "-Wud"
.PD
Issue a warning for undocumented Z80 instructions that also work on R800.
.IP "\fB\-warn\-unportable\-instructions\fR" 4
.IX Item "-warn-unportable-instructions"
.PD 0
.IP "\fB\-Wup\fR" 4
.IX Item "-Wup"
.PD
Issue a warning for undocumented Z80 instructions that do not work on R800.  
.IP "\fB\-forbid\-undocumented\-instructions\fR" 4
.IX Item "-forbid-undocumented-instructions"
.PD 0
.IP "\fB\-Fud\fR" 4
.IX Item "-Fud"
.PD
Treat all undocumented instructions as errors.
.IP "\fB\-forbid\-unportable\-instructions\fR" 4
.IX Item "-forbid-unportable-instructions"
.PD 0
.IP "\fB\-Fup\fR" 4
.IX Item "-Fup"
.PD
Treat undocumented Z80 instructions that do not work on R800 as errors.
d717 1
a717 2
Copyright (c) 1991, 92, 93, 94, 95, 96, 97, 98, 99, 2000, 2001, 2002,
2006, 2007 Free Software Foundation, Inc.
@


1.11.16.2
log
@bfd/
2008-10-02  Tristan Gingold  <gingold@@adacore.com>

	* configure.in: Bump version to 2.18.92
	* configure: Regenerated.
@
text
@d131 1
a131 1
.TH AS 1 "2008-10-02" "binutils-2.18.92" "GNU Development Tools"
@


1.11.14.1
log
@Commit generated files for binutils 2.17.90.
@
text
@d1 2
a2 1
.\" Automatically generated by Pod::Man v1.37, Pod::Parser v1.32
d5 1
a5 1
.\" ========================================================================
d18 6
d31 1
d36 5
a40 5
.\" double quote, and \*(R" will give a right double quote.  \*(C+ will
.\" give a nicer C++.  Capital omega is used to do unbreakable dashes and
.\" therefore won't be available.  \*(C` and \*(C' expand to `' in nroff,
.\" nothing in troff, for use with C<>.
.tr \(*W-
d49 2
a50 2
.    ds C` ""
.    ds C' ""
d59 4
a62 4
.\" If the F register is turned on, we'll generate index entries on stderr for
.\" titles (.TH), headers (.SH), subsections (.Sh), items (.Ip), and index
.\" entries marked with X<> in POD.  Of course, you'll have to process the
.\" output yourself in some meaningful fashion.
d66 1
a66 1
..
d71 2
a72 2
.\" For nroff, turn off justification.  Always turn off hyphenation; it makes
.\" way too many mistakes in technical documents.
d77 1
d137 1
a137 1
.\" ========================================================================
d140 2
a141 1
.TH AS 1 "2007-08-06" "binutils-2.17.90" "GNU Development Tools"
d143 1
a143 1
AS \- the portable GNU assembler.
d146 52
a197 158
as [\fB\-a\fR[\fBcdhlns\fR][=\fIfile\fR]] [\fB\-\-alternate\fR] [\fB\-D\fR]
 [\fB\-\-defsym\fR \fIsym\fR=\fIval\fR] [\fB\-f\fR] [\fB\-g\fR] [\fB\-\-gstabs\fR]
 [\fB\-\-gstabs+\fR] [\fB\-\-gdwarf\-2\fR] [\fB\-\-help\fR] [\fB\-I\fR \fIdir\fR] [\fB\-J\fR]
 [\fB\-K\fR] [\fB\-L\fR] [\fB\-\-listing\-lhs\-width\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-listing\-lhs\-width2\fR=\fI\s-1NUM\s0\fR] [\fB\-\-listing\-rhs\-width\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-listing\-cont\-lines\fR=\fI\s-1NUM\s0\fR] [\fB\-\-keep\-locals\fR] [\fB\-o\fR
 \fIobjfile\fR] [\fB\-R\fR] [\fB\-\-reduce\-memory\-overheads\fR] [\fB\-\-statistics\fR]
 [\fB\-v\fR] [\fB\-version\fR] [\fB\-\-version\fR] [\fB\-W\fR] [\fB\-\-warn\fR]
 [\fB\-\-fatal\-warnings\fR] [\fB\-w\fR] [\fB\-x\fR] [\fB\-Z\fR] [\fB@@\fR\fI\s-1FILE\s0\fR]
 [\fB\-\-target\-help\fR] [\fItarget-options\fR]
 [\fB\-\-\fR|\fIfiles\fR ...]
.PP
\&\fITarget Alpha options:\fR
   [\fB\-m\fR\fIcpu\fR]
   [\fB\-mdebug\fR | \fB\-no\-mdebug\fR]
   [\fB\-relax\fR] [\fB\-g\fR] [\fB\-G\fR\fIsize\fR]
   [\fB\-F\fR] [\fB\-32addr\fR]
.PP
\&\fITarget \s-1ARC\s0 options:\fR
   [\fB\-marc[5|6|7|8]\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
.PP
\&\fITarget \s-1ARM\s0 options:\fR
   [\fB\-mcpu\fR=\fIprocessor\fR[+\fIextension\fR...]]
   [\fB\-march\fR=\fIarchitecture\fR[+\fIextension\fR...]]
   [\fB\-mfpu\fR=\fIfloating-point-format\fR]
   [\fB\-mfloat\-abi\fR=\fIabi\fR]
   [\fB\-meabi\fR=\fIver\fR]
   [\fB\-mthumb\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
   [\fB\-mapcs\-32\fR|\fB\-mapcs\-26\fR|\fB\-mapcs\-float\fR|
    \fB\-mapcs\-reentrant\fR]
   [\fB\-mthumb\-interwork\fR] [\fB\-k\fR]
.PP
\&\fITarget \s-1CRIS\s0 options:\fR
   [\fB\-\-underscore\fR | \fB\-\-no\-underscore\fR]
   [\fB\-\-pic\fR] [\fB\-N\fR]
   [\fB\-\-emulation=criself\fR | \fB\-\-emulation=crisaout\fR]
   [\fB\-\-march=v0_v10\fR | \fB\-\-march=v10\fR | \fB\-\-march=v32\fR | \fB\-\-march=common_v10_v32\fR]
.PP
\&\fITarget D10V options:\fR
   [\fB\-O\fR]
.PP
\&\fITarget D30V options:\fR
   [\fB\-O\fR|\fB\-n\fR|\fB\-N\fR]
.PP
\&\fITarget i386 options:\fR
   [\fB\-\-32\fR|\fB\-\-64\fR] [\fB\-n\fR]
   [\fB\-march\fR=\fI\s-1CPU\s0\fR] [\fB\-mtune\fR=\fI\s-1CPU\s0\fR] 
.PP
\&\fITarget i960 options:\fR
   [\fB\-ACA\fR|\fB\-ACA_A\fR|\fB\-ACB\fR|\fB\-ACC\fR|\fB\-AKA\fR|\fB\-AKB\fR|
    \fB\-AKC\fR|\fB\-AMC\fR]
   [\fB\-b\fR] [\fB\-no\-relax\fR]
.PP
\&\fITarget \s-1IA\-64\s0 options:\fR
   [\fB\-mconstant\-gp\fR|\fB\-mauto\-pic\fR]
   [\fB\-milp32\fR|\fB\-milp64\fR|\fB\-mlp64\fR|\fB\-mp64\fR]
   [\fB\-mle\fR|\fBmbe\fR]
   [\fB\-mtune=itanium1\fR|\fB\-mtune=itanium2\fR]
   [\fB\-munwind\-check=warning\fR|\fB\-munwind\-check=error\fR]
   [\fB\-mhint.b=ok\fR|\fB\-mhint.b=warning\fR|\fB\-mhint.b=error\fR]
   [\fB\-x\fR|\fB\-xexplicit\fR] [\fB\-xauto\fR] [\fB\-xdebug\fR]
.PP
\&\fITarget \s-1IP2K\s0 options:\fR
   [\fB\-mip2022\fR|\fB\-mip2022ext\fR]
.PP
\&\fITarget M32C options:\fR
   [\fB\-m32c\fR|\fB\-m16c\fR]
.PP
\&\fITarget M32R options:\fR
   [\fB\-\-m32rx\fR|\fB\-\-[no\-]warn\-explicit\-parallel\-conflicts\fR|
   \fB\-\-W[n]p\fR]
.PP
\&\fITarget M680X0 options:\fR
   [\fB\-l\fR] [\fB\-m68000\fR|\fB\-m68010\fR|\fB\-m68020\fR|...]
.PP
\&\fITarget M68HC11 options:\fR
   [\fB\-m68hc11\fR|\fB\-m68hc12\fR|\fB\-m68hcs12\fR]
   [\fB\-mshort\fR|\fB\-mlong\fR]
   [\fB\-mshort\-double\fR|\fB\-mlong\-double\fR]
   [\fB\-\-force\-long\-branches\fR] [\fB\-\-short\-branches\fR]
   [\fB\-\-strict\-direct\-mode\fR] [\fB\-\-print\-insn\-syntax\fR]
   [\fB\-\-print\-opcodes\fR] [\fB\-\-generate\-example\fR]
.PP
\&\fITarget \s-1MCORE\s0 options:\fR
   [\fB\-jsri2bsr\fR] [\fB\-sifilter\fR] [\fB\-relax\fR]
   [\fB\-mcpu=[210|340]\fR]
.PP
\&\fITarget \s-1MIPS\s0 options:\fR
   [\fB\-nocpp\fR] [\fB\-EL\fR] [\fB\-EB\fR] [\fB\-O\fR[\fIoptimization level\fR]]
   [\fB\-g\fR[\fIdebug level\fR]] [\fB\-G\fR \fInum\fR] [\fB\-KPIC\fR] [\fB\-call_shared\fR]
   [\fB\-non_shared\fR] [\fB\-xgot\fR [\fB\-mvxworks\-pic\fR]
   [\fB\-mabi\fR=\fI\s-1ABI\s0\fR] [\fB\-32\fR] [\fB\-n32\fR] [\fB\-64\fR] [\fB\-mfp32\fR] [\fB\-mgp32\fR]
   [\fB\-march\fR=\fI\s-1CPU\s0\fR] [\fB\-mtune\fR=\fI\s-1CPU\s0\fR] [\fB\-mips1\fR] [\fB\-mips2\fR]
   [\fB\-mips3\fR] [\fB\-mips4\fR] [\fB\-mips5\fR] [\fB\-mips32\fR] [\fB\-mips32r2\fR]
   [\fB\-mips64\fR] [\fB\-mips64r2\fR]
   [\fB\-construct\-floats\fR] [\fB\-no\-construct\-floats\fR]
   [\fB\-trap\fR] [\fB\-no\-break\fR] [\fB\-break\fR] [\fB\-no\-trap\fR]
   [\fB\-mfix7000\fR] [\fB\-mno\-fix7000\fR]
   [\fB\-mips16\fR] [\fB\-no\-mips16\fR]
   [\fB\-msmartmips\fR] [\fB\-mno\-smartmips\fR]
   [\fB\-mips3d\fR] [\fB\-no\-mips3d\fR]
   [\fB\-mdmx\fR] [\fB\-no\-mdmx\fR]
   [\fB\-mdsp\fR] [\fB\-mno\-dsp\fR]
   [\fB\-mdspr2\fR] [\fB\-mno\-dspr2\fR]
   [\fB\-mmt\fR] [\fB\-mno\-mt\fR]
   [\fB\-mdebug\fR] [\fB\-no\-mdebug\fR]
   [\fB\-mpdr\fR] [\fB\-mno\-pdr\fR]
.PP
\&\fITarget \s-1MMIX\s0 options:\fR
   [\fB\-\-fixed\-special\-register\-names\fR] [\fB\-\-globalize\-symbols\fR]
   [\fB\-\-gnu\-syntax\fR] [\fB\-\-relax\fR] [\fB\-\-no\-predefined\-symbols\fR]
   [\fB\-\-no\-expand\fR] [\fB\-\-no\-merge\-gregs\fR] [\fB\-x\fR]
   [\fB\-\-linker\-allocated\-gregs\fR]
.PP
\&\fITarget \s-1PDP11\s0 options:\fR
   [\fB\-mpic\fR|\fB\-mno\-pic\fR] [\fB\-mall\fR] [\fB\-mno\-extensions\fR]
   [\fB\-m\fR\fIextension\fR|\fB\-mno\-\fR\fIextension\fR]
   [\fB\-m\fR\fIcpu\fR] [\fB\-m\fR\fImachine\fR]  
.PP
\&\fITarget picoJava options:\fR
   [\fB\-mb\fR|\fB\-me\fR]
.PP
\&\fITarget PowerPC options:\fR
   [\fB\-mpwrx\fR|\fB\-mpwr2\fR|\fB\-mpwr\fR|\fB\-m601\fR|\fB\-mppc\fR|\fB\-mppc32\fR|\fB\-m603\fR|\fB\-m604\fR|
    \fB\-m403\fR|\fB\-m405\fR|\fB\-mppc64\fR|\fB\-m620\fR|\fB\-mppc64bridge\fR|\fB\-mbooke\fR|
    \fB\-mbooke32\fR|\fB\-mbooke64\fR]
   [\fB\-mcom\fR|\fB\-many\fR|\fB\-maltivec\fR] [\fB\-memb\fR]
   [\fB\-mregnames\fR|\fB\-mno\-regnames\fR]
   [\fB\-mrelocatable\fR|\fB\-mrelocatable\-lib\fR]
   [\fB\-mlittle\fR|\fB\-mlittle\-endian\fR|\fB\-mbig\fR|\fB\-mbig\-endian\fR]
   [\fB\-msolaris\fR|\fB\-mno\-solaris\fR]
.PP
\&\fITarget \s-1SPARC\s0 options:\fR
   [\fB\-Av6\fR|\fB\-Av7\fR|\fB\-Av8\fR|\fB\-Asparclet\fR|\fB\-Asparclite\fR
    \fB\-Av8plus\fR|\fB\-Av8plusa\fR|\fB\-Av9\fR|\fB\-Av9a\fR]
   [\fB\-xarch=v8plus\fR|\fB\-xarch=v8plusa\fR] [\fB\-bump\fR]
   [\fB\-32\fR|\fB\-64\fR]
.PP
\&\fITarget \s-1TIC54X\s0 options:\fR
 [\fB\-mcpu=54[123589]\fR|\fB\-mcpu=54[56]lp\fR] [\fB\-mfar\-mode\fR|\fB\-mf\fR] 
 [\fB\-merrors\-to\-file\fR \fI<filename>\fR|\fB\-me\fR \fI<filename>\fR]
.PP
\&\fITarget Z80 options:\fR
  [\fB\-z80\fR] [\fB\-r800\fR]
  [ \fB\-ignore\-undocumented\-instructions\fR] [\fB\-Wnud\fR]
  [ \fB\-ignore\-unportable\-instructions\fR] [\fB\-Wnup\fR]
  [ \fB\-warn\-undocumented\-instructions\fR] [\fB\-Wud\fR]
  [ \fB\-warn\-unportable\-instructions\fR] [\fB\-Wup\fR]
  [ \fB\-forbid\-undocumented\-instructions\fR] [\fB\-Fud\fR]
  [ \fB\-forbid\-unportable\-instructions\fR] [\fB\-Fup\fR]
.PP
\&\fITarget Xtensa options:\fR
 [\fB\-\-[no\-]text\-section\-literals\fR] [\fB\-\-[no\-]absolute\-literals\fR]
 [\fB\-\-[no\-]target\-align\fR] [\fB\-\-[no\-]longcalls\fR]
 [\fB\-\-[no\-]transform\fR]
 [\fB\-\-rename\-section\fR \fIoldname\fR=\fInewname\fR]
d200 1
a200 1
\&\s-1GNU\s0 \fBas\fR is really a family of assemblers.
d207 3
a209 3
\&\fBas\fR is primarily intended to assemble the output of the
\&\s-1GNU\s0 C compiler \f(CW\*(C`gcc\*(C'\fR for use by the linker
\&\f(CW\*(C`ld\*(C'\fR.  Nevertheless, we've tried to make \fBas\fR
d213 1
a213 1
This doesn't mean \fBas\fR always uses the same syntax as another
d217 1
a217 1
Each time you run \fBas\fR it assembles exactly one source
d221 1
a221 1
You give \fBas\fR a command line that has zero or more input file
d226 3
a228 3
If you give \fBas\fR no file names it attempts to read one input file
from the \fBas\fR standard input, which is normally your terminal.  You
may have to type \fBctl-D\fR to tell \fBas\fR there is no more program
d231 1
a231 1
Use \fB\-\-\fR if you need to explicitly name the standard input file
d234 1
a234 1
If the source is empty, \fBas\fR produces a small, empty object
d237 1
a237 1
\&\fBas\fR may write warnings and error messages to the standard error
d239 2
a240 2
runs \fBas\fR automatically.  Warnings report an assumption made so
that \fBas\fR could keep assembling a flawed program; errors report a
d243 1
a243 1
If you are invoking \fBas\fR via the \s-1GNU\s0 C compiler,
d249 1
a249 1
\&        gcc \-c \-g \-O \-Wa,\-alh,\-L file.c
a250 1
.PP
d252 1
a252 1
standard output with high-level and assembly source) and \fB\-L\fR (retain
d262 1
a262 14
.IP "\fB@@\fR\fIfile\fR" 4
.IX Item "@@file"
Read command-line options from \fIfile\fR.  The options read are
inserted in place of the original @@\fIfile\fR option.  If \fIfile\fR
does not exist, or cannot be read, then the option will be treated
literally, and not removed.  
.Sp
Options in \fIfile\fR are separated by whitespace.  A whitespace
character may be included in an option by surrounding the entire
option in either single or double quotes.  Any character (including a
backslash) may be included by prefixing the character to be included
with a backslash.  The \fIfile\fR may itself contain additional
@@\fIfile\fR options; any such options will be processed recursively.
.IP "\fB\-a[cdhlmns]\fR" 4
d266 1
a266 1
.IP "\fB\-ac\fR" 4
d269 1
a269 1
.IP "\fB\-ad\fR" 4
d272 1
a272 1
.IP "\fB\-ah\fR" 4
d275 1
a275 1
.IP "\fB\-al\fR" 4
d278 1
a278 1
.IP "\fB\-am\fR" 4
d281 1
a281 1
.IP "\fB\-an\fR" 4
d284 1
a284 1
.IP "\fB\-as\fR" 4
d287 1
a287 1
.IP "\fB=file\fR" 4
d297 1
a297 4
.IP "\fB\-\-alternate\fR" 4
.IX Item "--alternate"
Begin in alternate macro mode.
.IP "\fB\-D\fR" 4
d301 1
a301 1
.IP "\fB\-\-defsym\fR \fIsym\fR\fB=\fR\fIvalue\fR" 4
d305 2
a306 4
indicates a hexadecimal value, and a leading \fB0\fR indicates an octal
value.  The value of the symbol can be overridden inside a source file via the
use of a \f(CW\*(C`.set\*(C'\fR pseudo\-op.
.IP "\fB\-f\fR" 4
d308 1
a308 1
\&\*(L"fast\*(R"\-\-\-skip whitespace and comment preprocessing (assume source is
d310 1
a310 10
.IP "\fB\-g\fR" 4
.IX Item "-g"
.PD 0
.IP "\fB\-\-gen\-debug\fR" 4
.IX Item "--gen-debug"
.PD
Generate debugging information for each assembler source line using whichever
debug format is preferred by the target.  This currently means either \s-1STABS\s0,
\&\s-1ECOFF\s0 or \s-1DWARF2\s0.
.IP "\fB\-\-gstabs\fR" 4
d314 2
a315 9
.IP "\fB\-\-gstabs+\fR" 4
.IX Item "--gstabs+"
Generate stabs debugging information for each assembler line, with \s-1GNU\s0
extensions that probably only gdb can handle, and that could make other
debuggers crash or refuse to read your program.  This
may help debugging assembler code.  Currently the only \s-1GNU\s0 extension is
the location of the current working directory at assembling time.
.IP "\fB\-\-gdwarf\-2\fR" 4
.IX Item "--gdwarf-2"
d317 1
a317 1
may help debugging assembler code, if the debugger can handle it.  Note\-\-\-this
d319 1
a319 1
.IP "\fB\-\-help\fR" 4
d322 1
a322 1
.IP "\fB\-\-target\-help\fR" 4
d325 1
a325 1
.IP "\fB\-I\fR \fIdir\fR" 4
d328 1
a328 1
.IP "\fB\-J\fR" 4
d331 1
a331 1
.IP "\fB\-K\fR" 4
d333 2
a334 2
Issue warnings when difference tables altered for long displacements.
.IP "\fB\-L\fR" 4
d336 1
a336 2
.PD 0
.IP "\fB\-\-keep\-locals\fR" 4
d338 4
a341 5
.PD
Keep (in the symbol table) local symbols.  These symbols start with
system-specific local label prefixes, typically \fB.L\fR for \s-1ELF\s0 systems
or \fBL\fR for traditional a.out systems.
.IP "\fB\-\-listing\-lhs\-width=\fR\fInumber\fR" 4
d345 1
a345 1
.IP "\fB\-\-listing\-lhs\-width2=\fR\fInumber\fR" 4
d349 1
a349 1
.IP "\fB\-\-listing\-rhs\-width=\fR\fInumber\fR" 4
d353 1
a353 1
.IP "\fB\-\-listing\-cont\-lines=\fR\fInumber\fR" 4
d357 1
a357 1
.IP "\fB\-o\fR \fIobjfile\fR" 4
d359 2
a360 2
Name the object-file output from \fBas\fR \fIobjfile\fR.
.IP "\fB\-R\fR" 4
d363 1
a363 12
.Sp
Set the default size of \s-1GAS\s0's hash tables to a prime number close to
\&\fInumber\fR.  Increasing this value can reduce the length of time it takes the
assembler to perform its tasks, at the expense of increasing the assembler's
memory requirements.  Similarly reducing this value can reduce the memory
requirements at the expense of speed.
.IP "\fB\-\-reduce\-memory\-overheads\fR" 4
.IX Item "--reduce-memory-overheads"
This option reduces \s-1GAS\s0's memory requirements, at the expense of making the
assembly processes slower.  Currently this switch is a synonym for
\&\fB\-\-hash\-size=4051\fR, but in the future it may have other effects as well.
.IP "\fB\-\-statistics\fR" 4
d367 1
a367 1
.IP "\fB\-\-strip\-local\-absolute\fR" 4
d370 1
a370 1
.IP "\fB\-v\fR" 4
d372 1
a372 2
.PD 0
.IP "\fB\-version\fR" 4
d374 2
a375 3
.PD
Print the \fBas\fR version.
.IP "\fB\-\-version\fR" 4
d377 2
a378 2
Print the \fBas\fR version and exit.
.IP "\fB\-W\fR" 4
d380 1
a380 2
.PD 0
.IP "\fB\-\-no\-warn\fR" 4
a381 1
.PD
d383 1
a383 1
.IP "\fB\-\-fatal\-warnings\fR" 4
d386 1
a386 1
.IP "\fB\-\-warn\fR" 4
d389 1
a389 1
.IP "\fB\-w\fR" 4
d392 1
a392 1
.IP "\fB\-x\fR" 4
d395 1
a395 1
.IP "\fB\-Z\fR" 4
d398 1
a398 1
.IP "\fB\-\- |\fR \fIfiles\fR \fB...\fR" 4
d404 1
a404 1
.IP "\fB\-marc[5|6|7|8]\fR" 4
d407 1
a407 1
.IP "\fB\-EB | \-EL\fR" 4
d413 2
a414 2
.IP "\fB\-mcpu=\fR\fIprocessor\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-mcpu=processor[+extension...]"
d416 2
a417 2
.IP "\fB\-march=\fR\fIarchitecture\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-march=architecture[+extension...]"
d419 5
a423 2
.IP "\fB\-mfpu=\fR\fIfloating-point-format\fR" 4
.IX Item "-mfpu=floating-point-format"
d425 2
a426 8
.IP "\fB\-mfloat\-abi=\fR\fIabi\fR" 4
.IX Item "-mfloat-abi=abi"
Select which floating point \s-1ABI\s0 is in use.
.IP "\fB\-mthumb\fR" 4
.IX Item "-mthumb"
Enable Thumb only instruction decoding.
.IP "\fB\-mapcs\-32 | \-mapcs\-26 | \-mapcs\-float | \-mapcs\-reentrant\fR" 4
.IX Item "-mapcs-32 | -mapcs-26 | -mapcs-float | -mapcs-reentrant"
d428 1
a428 1
.IP "\fB\-EB | \-EL\fR" 4
d431 1
a431 1
.IP "\fB\-mthumb\-interwork\fR" 4
d435 1
a435 1
.IP "\fB\-k\fR" 4
a438 2
See the info pages for documentation of the CRIS-specific options.
.PP
d441 1
a441 1
.IP "\fB\-O\fR" 4
d447 1
a447 1
.IP "\fB\-O\fR" 4
d450 1
a450 1
.IP "\fB\-n\fR" 4
d453 1
a453 1
.IP "\fB\-N\fR" 4
d459 1
a459 1
.IP "\fB\-ACA | \-ACA_A | \-ACB | \-ACC | \-AKA | \-AKB | \-AKC | \-AMC\fR" 4
d462 1
a462 1
.IP "\fB\-b\fR" 4
d465 1
a465 1
.IP "\fB\-no\-relax\fR" 4
d471 2
a472 21
Ubicom \s-1IP2K\s0 series.
.IP "\fB\-mip2022ext\fR" 4
.IX Item "-mip2022ext"
Specifies that the extended \s-1IP2022\s0 instructions are allowed.
.IP "\fB\-mip2022\fR" 4
.IX Item "-mip2022"
Restores the default behaviour, which restricts the permitted instructions to
just the basic \s-1IP2022\s0 ones.
.PP
The following options are available when as is configured for the
Renesas M32C and M16C processors.
.IP "\fB\-m32c\fR" 4
.IX Item "-m32c"
Assemble M32C instructions.
.IP "\fB\-m16c\fR" 4
.IX Item "-m16c"
Assemble M16C instructions (the default).
.PP
The following options are available when as is configured for the
Renesas M32R (formerly Mitsubishi M32R) series.
.IP "\fB\-\-m32rx\fR" 4
d476 1
a476 1
.IP "\fB\-\-warn\-explicit\-parallel\-conflicts or \-\-Wp\fR" 4
d480 1
a480 1
.IP "\fB\-\-no\-warn\-explicit\-parallel\-conflicts or \-\-Wnp\fR" 4
d487 1
a487 1
.IP "\fB\-l\fR" 4
d490 1
a490 1
.IP "\fB\-m68000 | \-m68008 | \-m68010 | \-m68020 | \-m68030\fR" 4
d492 1
a492 2
.PD 0
.IP "\fB| \-m68040 | \-m68060 | \-m68302 | \-m68331 | \-m68332\fR" 4
d494 1
a494 1
.IP "\fB| \-m68333 | \-m68340 | \-mcpu32 | \-m5200\fR" 4
a495 1
.PD
d498 1
a498 1
.IP "\fB\-m68881 | \-m68882 | \-mno\-68881 | \-mno\-68882\fR" 4
d505 1
a505 1
.IP "\fB\-m68851 | \-mno\-68851\fR" 4
d510 3
a512 3
For details about the \s-1PDP\-11\s0 machine dependent features options,
see \fBPDP\-11\-Options\fR.
.IP "\fB\-mpic | \-mno\-pic\fR" 4
d514 3
a516 3
Generate position-independent (or position\-dependent) code.  The
default is \fB\-mpic\fR.
.IP "\fB\-mall\fR" 4
d518 1
a518 2
.PD 0
.IP "\fB\-mall\-extensions\fR" 4
a519 1
.PD
d521 1
a521 1
.IP "\fB\-mno\-extensions\fR" 4
d524 1
a524 1
.IP "\fB\-m\fR\fIextension\fR \fB| \-mno\-\fR\fIextension\fR" 4
d527 1
a527 1
.IP "\fB\-m\fR\fIcpu\fR" 4
d531 1
a531 1
.IP "\fB\-m\fR\fImachine\fR" 4
d538 1
a538 1
.IP "\fB\-mb\fR" 4
d540 2
a541 2
Generate \*(L"big endian\*(R" format output.
.IP "\fB\-ml\fR" 4
d543 1
a543 1
Generate \*(L"little endian\*(R" format output.
d547 2
a548 2
.IP "\fB\-m68hc11 | \-m68hc12 | \-m68hcs12\fR" 4
.IX Item "-m68hc11 | -m68hc12 | -m68hcs12"
d551 2
a552 14
.IP "\fB\-mshort\fR" 4
.IX Item "-mshort"
Specify to use the 16\-bit integer \s-1ABI\s0.
.IP "\fB\-mlong\fR" 4
.IX Item "-mlong"
Specify to use the 32\-bit integer \s-1ABI\s0.  
.IP "\fB\-mshort\-double\fR" 4
.IX Item "-mshort-double"
Specify to use the 32\-bit double \s-1ABI\s0.  
.IP "\fB\-mlong\-double\fR" 4
.IX Item "-mlong-double"
Specify to use the 64\-bit double \s-1ABI\s0.  
.IP "\fB\-\-force\-long\-branches\fR" 4
.IX Item "--force-long-branches"
d556 3
a558 3
.IP "\fB\-S | \-\-short\-branches\fR" 4
.IX Item "-S | --short-branches"
Do not turn relative branches into absolute ones
d560 1
a560 1
.IP "\fB\-\-strict\-direct\-mode\fR" 4
d564 1
a564 1
.IP "\fB\-\-print\-insn\-syntax\fR" 4
d567 1
a567 1
.IP "\fB\-\-print\-opcodes\fR" 4
d570 1
a570 1
.IP "\fB\-\-generate\-example\fR" 4
d573 1
a573 1
This option is only useful for testing \fBas\fR.
d575 1
a575 1
The following options are available when \fBas\fR is configured
d577 1
a577 1
.IP "\fB\-Av6 | \-Av7 | \-Av8 | \-Asparclet | \-Asparclite\fR" 4
d579 1
a579 2
.PD 0
.IP "\fB\-Av8plus | \-Av8plusa | \-Av9 | \-Av9a\fR" 4
a580 1
.PD
d588 1
a588 1
.IP "\fB\-xarch=v8plus | \-xarch=v8plusa\fR" 4
d592 1
a592 1
.IP "\fB\-bump\fR" 4
a595 14
The following options are available when as is configured for the 'c54x
architecture. 
.IP "\fB\-mfar\-mode\fR" 4
.IX Item "-mfar-mode"
Enable extended addressing mode.  All addresses and relocations will assume
extended addressing (usually 23 bits).
.IP "\fB\-mcpu=\fR\fI\s-1CPU_VERSION\s0\fR" 4
.IX Item "-mcpu=CPU_VERSION"
Sets the \s-1CPU\s0 version being compiled for.
.IP "\fB\-merrors\-to\-file\fR \fI\s-1FILENAME\s0\fR" 4
.IX Item "-merrors-to-file FILENAME"
Redirect error output to a file, for broken systems which don't support such
behaviour in the shell.
.PP
d598 1
a598 1
.IP "\fB\-G\fR \fInum\fR" 4
d603 1
a603 1
.IP "\fB\-EB\fR" 4
d605 2
a606 2
Generate \*(L"big endian\*(R" format output.
.IP "\fB\-EL\fR" 4
d608 2
a609 2
Generate \*(L"little endian\*(R" format output.
.IP "\fB\-mips1\fR" 4
d611 1
a611 2
.PD 0
.IP "\fB\-mips2\fR" 4
d613 1
a613 1
.IP "\fB\-mips3\fR" 4
d615 1
a615 1
.IP "\fB\-mips4\fR" 4
d617 1
a617 3
.IP "\fB\-mips5\fR" 4
.IX Item "-mips5"
.IP "\fB\-mips32\fR" 4
a618 7
.IP "\fB\-mips32r2\fR" 4
.IX Item "-mips32r2"
.IP "\fB\-mips64\fR" 4
.IX Item "-mips64"
.IP "\fB\-mips64r2\fR" 4
.IX Item "-mips64r2"
.PD
d620 20
a639 124
\&\fB\-mips1\fR is an alias for \fB\-march=r3000\fR, \fB\-mips2\fR is an
alias for \fB\-march=r6000\fR, \fB\-mips3\fR is an alias for
\&\fB\-march=r4000\fR and \fB\-mips4\fR is an alias for \fB\-march=r8000\fR.
\&\fB\-mips5\fR, \fB\-mips32\fR, \fB\-mips32r2\fR, \fB\-mips64\fR, and
\&\fB\-mips64r2\fR
correspond to generic
\&\fB\s-1MIPS\s0 V\fR, \fB\s-1MIPS32\s0\fR, \fB\s-1MIPS32\s0 Release 2\fR, \fB\s-1MIPS64\s0\fR,
and \fB\s-1MIPS64\s0 Release 2\fR
\&\s-1ISA\s0 processors, respectively.
.IP "\fB\-march=\fR\fI\s-1CPU\s0\fR" 4
.IX Item "-march=CPU"
Generate code for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mtune=\fR\fIcpu\fR" 4
.IX Item "-mtune=cpu"
Schedule and tune for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mfix7000\fR" 4
.IX Item "-mfix7000"
.PD 0
.IP "\fB\-mno\-fix7000\fR" 4
.IX Item "-mno-fix7000"
.PD
Cause nops to be inserted if the read of the destination register
of an mfhi or mflo instruction occurs in the following two instructions.
.IP "\fB\-mdebug\fR" 4
.IX Item "-mdebug"
.PD 0
.IP "\fB\-no\-mdebug\fR" 4
.IX Item "-no-mdebug"
.PD
Cause stabs-style debugging output to go into an ECOFF-style .mdebug
section instead of the standard \s-1ELF\s0 .stabs sections.
.IP "\fB\-mpdr\fR" 4
.IX Item "-mpdr"
.PD 0
.IP "\fB\-mno\-pdr\fR" 4
.IX Item "-mno-pdr"
.PD
Control generation of \f(CW\*(C`.pdr\*(C'\fR sections.
.IP "\fB\-mgp32\fR" 4
.IX Item "-mgp32"
.PD 0
.IP "\fB\-mfp32\fR" 4
.IX Item "-mfp32"
.PD
The register sizes are normally inferred from the \s-1ISA\s0 and \s-1ABI\s0, but these
flags force a certain group of registers to be treated as 32 bits wide at
all times.  \fB\-mgp32\fR controls the size of general-purpose registers
and \fB\-mfp32\fR controls the size of floating-point registers.
.IP "\fB\-mips16\fR" 4
.IX Item "-mips16"
.PD 0
.IP "\fB\-no\-mips16\fR" 4
.IX Item "-no-mips16"
.PD
Generate code for the \s-1MIPS\s0 16 processor.  This is equivalent to putting
\&\f(CW\*(C`.set mips16\*(C'\fR at the start of the assembly file.  \fB\-no\-mips16\fR
turns off this option.
.IP "\fB\-msmartmips\fR" 4
.IX Item "-msmartmips"
.PD 0
.IP "\fB\-mno\-smartmips\fR" 4
.IX Item "-mno-smartmips"
.PD
Enables the SmartMIPS extension to the \s-1MIPS32\s0 instruction set. This is
equivalent to putting \f(CW\*(C`.set smartmips\*(C'\fR at the start of the assembly file.
\&\fB\-mno\-smartmips\fR turns off this option.
.IP "\fB\-mips3d\fR" 4
.IX Item "-mips3d"
.PD 0
.IP "\fB\-no\-mips3d\fR" 4
.IX Item "-no-mips3d"
.PD
Generate code for the \s-1MIPS\-3D\s0 Application Specific Extension.
This tells the assembler to accept \s-1MIPS\-3D\s0 instructions.
\&\fB\-no\-mips3d\fR turns off this option.
.IP "\fB\-mdmx\fR" 4
.IX Item "-mdmx"
.PD 0
.IP "\fB\-no\-mdmx\fR" 4
.IX Item "-no-mdmx"
.PD
Generate code for the \s-1MDMX\s0 Application Specific Extension.
This tells the assembler to accept \s-1MDMX\s0 instructions.
\&\fB\-no\-mdmx\fR turns off this option.
.IP "\fB\-mdsp\fR" 4
.IX Item "-mdsp"
.PD 0
.IP "\fB\-mno\-dsp\fR" 4
.IX Item "-mno-dsp"
.PD
Generate code for the \s-1DSP\s0 Release 1 Application Specific Extension.
This tells the assembler to accept \s-1DSP\s0 Release 1 instructions.
\&\fB\-mno\-dsp\fR turns off this option.
.IP "\fB\-mdspr2\fR" 4
.IX Item "-mdspr2"
.PD 0
.IP "\fB\-mno\-dspr2\fR" 4
.IX Item "-mno-dspr2"
.PD
Generate code for the \s-1DSP\s0 Release 2 Application Specific Extension.
This option implies \-mdsp.
This tells the assembler to accept \s-1DSP\s0 Release 2 instructions.
\&\fB\-mno\-dspr2\fR turns off this option.
.IP "\fB\-mmt\fR" 4
.IX Item "-mmt"
.PD 0
.IP "\fB\-mno\-mt\fR" 4
.IX Item "-mno-mt"
.PD
Generate code for the \s-1MT\s0 Application Specific Extension.
This tells the assembler to accept \s-1MT\s0 instructions.
\&\fB\-mno\-mt\fR turns off this option.
.IP "\fB\-\-construct\-floats\fR" 4
.IX Item "--construct-floats"
.PD 0
.IP "\fB\-\-no\-construct\-floats\fR" 4
.IX Item "--no-construct-floats"
.PD
The \fB\-\-no\-construct\-floats\fR option disables the construction of
double width floating point constants by loading the two halves of the
value into the two single width floating point registers that make up
the double width register.  By default \fB\-\-construct\-floats\fR is
selected, allowing construction of these floating point constants.
.IP "\fB\-\-emulation=\fR\fIname\fR" 4
d641 1
a641 1
This option causes \fBas\fR to emulate \fBas\fR configured
d649 1
a649 1
the default to little\- or big-endian as indicated by the \fBb\fR or \fBl\fR
d654 1
a654 1
\&\fBas\fR is configured for is a \s-1MIPS\s0 \s-1ELF\s0 or \s-1ECOFF\s0 target.
d656 1
a656 1
\&\fB\-\-enable\-targets=...\fR at configuration time must include support for
d663 1
a663 1
.IP "\fB\-nocpp\fR" 4
d665 1
a665 1
\&\fBas\fR ignores this option.  It is accepted for compatibility with
d667 1
a667 1
.IP "\fB\-\-trap\fR" 4
d669 1
a669 2
.PD 0
.IP "\fB\-\-no\-trap\fR" 4
d671 1
a671 1
.IP "\fB\-\-break\fR" 4
d673 1
a673 1
.IP "\fB\-\-no\-break\fR" 4
a674 1
.PD
d676 1
a676 1
\&\fB\-\-trap\fR or \fB\-\-no\-break\fR (which are synonyms) take a trap exception
d678 1
a678 1
\&\fB\-\-break\fR or \fB\-\-no\-trap\fR (also synonyms, and the default) take a
d680 1
a680 1
.IP "\fB\-n\fR" 4
d682 1
a682 1
When this option is used, \fBas\fR will issue a warning every
d687 1
a687 1
.IP "\fB\-jsri2bsr\fR" 4
d689 1
a689 2
.PD 0
.IP "\fB\-nojsri2bsr\fR" 4
a690 1
.PD
d693 1
a693 1
.IP "\fB\-sifilter\fR" 4
d695 1
a695 2
.PD 0
.IP "\fB\-nosifilter\fR" 4
a696 1
.PD
d699 1
a699 1
.IP "\fB\-relax\fR" 4
d702 1
a702 1
.IP "\fB\-mcpu=[210|340]\fR" 4
d706 1
a706 1
.IP "\fB\-EB\fR" 4
d709 1
a709 1
.IP "\fB\-EL\fR" 4
a711 85
.PP
See the info pages for documentation of the MMIX-specific options.
.PP
The following options are available when as is configured for
an Xtensa processor.
.IP "\fB\-\-text\-section\-literals | \-\-no\-text\-section\-literals\fR" 4
.IX Item "--text-section-literals | --no-text-section-literals"
With \fB\-\-text\-section\-literals\fR, literal pools are interspersed
in the text section.  The default is
\&\fB\-\-no\-text\-section\-literals\fR, which places literals in a
separate section in the output file.  These options only affect literals
referenced via PC-relative \f(CW\*(C`L32R\*(C'\fR instructions; literals for
absolute mode \f(CW\*(C`L32R\*(C'\fR instructions are handled separately.
.IP "\fB\-\-absolute\-literals | \-\-no\-absolute\-literals\fR" 4
.IX Item "--absolute-literals | --no-absolute-literals"
Indicate to the assembler whether \f(CW\*(C`L32R\*(C'\fR instructions use absolute
or PC-relative addressing.  The default is to assume absolute addressing
if the Xtensa processor includes the absolute \f(CW\*(C`L32R\*(C'\fR addressing
option.  Otherwise, only the PC-relative \f(CW\*(C`L32R\*(C'\fR mode can be used.
.IP "\fB\-\-target\-align | \-\-no\-target\-align\fR" 4
.IX Item "--target-align | --no-target-align"
Enable or disable automatic alignment to reduce branch penalties at the
expense of some code density.  The default is \fB\-\-target\-align\fR.
.IP "\fB\-\-longcalls | \-\-no\-longcalls\fR" 4
.IX Item "--longcalls | --no-longcalls"
Enable or disable transformation of call instructions to allow calls
across a greater range of addresses.  The default is
\&\fB\-\-no\-longcalls\fR.
.IP "\fB\-\-transform | \-\-no\-transform\fR" 4
.IX Item "--transform | --no-transform"
Enable or disable all assembler transformations of Xtensa instructions.
The default is \fB\-\-transform\fR;
\&\fB\-\-no\-transform\fR should be used only in the rare cases when the
instructions must be exactly as specified in the assembly source.
.PP
The following options are available when as is configured for
a Z80 family processor.
.IP "\fB\-z80\fR" 4
.IX Item "-z80"
Assemble for Z80 processor.
.IP "\fB\-r800\fR" 4
.IX Item "-r800"
Assemble for R800 processor.
.IP "\fB\-ignore\-undocumented\-instructions\fR" 4
.IX Item "-ignore-undocumented-instructions"
.PD 0
.IP "\fB\-Wnud\fR" 4
.IX Item "-Wnud"
.PD
Assemble undocumented Z80 instructions that also work on R800 without warning.
.IP "\fB\-ignore\-unportable\-instructions\fR" 4
.IX Item "-ignore-unportable-instructions"
.PD 0
.IP "\fB\-Wnup\fR" 4
.IX Item "-Wnup"
.PD
Assemble all undocumented Z80 instructions without warning.
.IP "\fB\-warn\-undocumented\-instructions\fR" 4
.IX Item "-warn-undocumented-instructions"
.PD 0
.IP "\fB\-Wud\fR" 4
.IX Item "-Wud"
.PD
Issue a warning for undocumented Z80 instructions that also work on R800.
.IP "\fB\-warn\-unportable\-instructions\fR" 4
.IX Item "-warn-unportable-instructions"
.PD 0
.IP "\fB\-Wup\fR" 4
.IX Item "-Wup"
.PD
Issue a warning for undocumented Z80 instructions that do not work on R800.  
.IP "\fB\-forbid\-undocumented\-instructions\fR" 4
.IX Item "-forbid-undocumented-instructions"
.PD 0
.IP "\fB\-Fud\fR" 4
.IX Item "-Fud"
.PD
Treat all undocumented instructions as errors.
.IP "\fB\-forbid\-unportable\-instructions\fR" 4
.IX Item "-forbid-unportable-instructions"
.PD 0
.IP "\fB\-Fup\fR" 4
.IX Item "-Fup"
.PD
Treat undocumented Z80 instructions that do not work on R800 as errors.
d717 1
a717 2
Copyright (c) 1991, 92, 93, 94, 95, 96, 97, 98, 99, 2000, 2001, 2002,
2006, 2007 Free Software Foundation, Inc.
@


1.11.14.2
log
@Commit generated files for binutils 2.18.
@
text
@d131 1
a131 1
.TH AS 1 "2007-08-28" "binutils-2.18" "GNU Development Tools"
a136 1
 [\fB\-\-debug\-prefix\-map\fR \fIold\fR=\fInew\fR]
a413 4
.IP "\fB\-\-debug\-prefix\-map\fR \fIold\fR\fB=\fR\fInew\fR" 4
.IX Item "--debug-prefix-map old=new"
When assembling files in directory \fI\fIold\fI\fR, record debugging
information describing them as in \fI\fInew\fI\fR instead.
@


1.11.12.1
log
@Commit generated files.
@
text
@d1 2
a2 1
.\" Automatically generated by Pod::Man v1.37, Pod::Parser v1.32
d5 1
a5 1
.\" ========================================================================
d18 6
d31 1
d36 5
a40 5
.\" double quote, and \*(R" will give a right double quote.  \*(C+ will
.\" give a nicer C++.  Capital omega is used to do unbreakable dashes and
.\" therefore won't be available.  \*(C` and \*(C' expand to `' in nroff,
.\" nothing in troff, for use with C<>.
.tr \(*W-
d49 2
a50 2
.    ds C` ""
.    ds C' ""
d59 4
a62 4
.\" If the F register is turned on, we'll generate index entries on stderr for
.\" titles (.TH), headers (.SH), subsections (.Sh), items (.Ip), and index
.\" entries marked with X<> in POD.  Of course, you'll have to process the
.\" output yourself in some meaningful fashion.
d66 1
a66 1
..
d71 2
a72 2
.\" For nroff, turn off justification.  Always turn off hyphenation; it makes
.\" way too many mistakes in technical documents.
d77 1
d137 1
a137 1
.\" ========================================================================
d140 2
a141 1
.TH AS 1 "2006-04-16" "binutils-2.16.92" "GNU Development Tools"
d143 1
a143 1
AS \- the portable GNU assembler.
d146 52
a197 155
as [\fB\-a\fR[\fBcdhlns\fR][=\fIfile\fR]] [\fB\-\-alternate\fR] [\fB\-D\fR]
 [\fB\-\-defsym\fR \fIsym\fR=\fIval\fR] [\fB\-f\fR] [\fB\-g\fR] [\fB\-\-gstabs\fR]
 [\fB\-\-gstabs+\fR] [\fB\-\-gdwarf\-2\fR] [\fB\-\-help\fR] [\fB\-I\fR \fIdir\fR] [\fB\-J\fR]
 [\fB\-K\fR] [\fB\-L\fR] [\fB\-\-listing\-lhs\-width\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-listing\-lhs\-width2\fR=\fI\s-1NUM\s0\fR] [\fB\-\-listing\-rhs\-width\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-listing\-cont\-lines\fR=\fI\s-1NUM\s0\fR] [\fB\-\-keep\-locals\fR] [\fB\-o\fR
 \fIobjfile\fR] [\fB\-R\fR] [\fB\-\-reduce\-memory\-overheads\fR] [\fB\-\-statistics\fR]
 [\fB\-v\fR] [\fB\-version\fR] [\fB\-\-version\fR] [\fB\-W\fR] [\fB\-\-warn\fR]
 [\fB\-\-fatal\-warnings\fR] [\fB\-w\fR] [\fB\-x\fR] [\fB\-Z\fR] [\fB@@\fR\fI\s-1FILE\s0\fR]
 [\fB\-\-target\-help\fR] [\fItarget-options\fR]
 [\fB\-\-\fR|\fIfiles\fR ...]
.PP
\&\fITarget Alpha options:\fR
   [\fB\-m\fR\fIcpu\fR]
   [\fB\-mdebug\fR | \fB\-no\-mdebug\fR]
   [\fB\-relax\fR] [\fB\-g\fR] [\fB\-G\fR\fIsize\fR]
   [\fB\-F\fR] [\fB\-32addr\fR]
.PP
\&\fITarget \s-1ARC\s0 options:\fR
   [\fB\-marc[5|6|7|8]\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
.PP
\&\fITarget \s-1ARM\s0 options:\fR
   [\fB\-mcpu\fR=\fIprocessor\fR[+\fIextension\fR...]]
   [\fB\-march\fR=\fIarchitecture\fR[+\fIextension\fR...]]
   [\fB\-mfpu\fR=\fIfloating-point-format\fR]
   [\fB\-mfloat\-abi\fR=\fIabi\fR]
   [\fB\-meabi\fR=\fIver\fR]
   [\fB\-mthumb\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
   [\fB\-mapcs\-32\fR|\fB\-mapcs\-26\fR|\fB\-mapcs\-float\fR|
    \fB\-mapcs\-reentrant\fR]
   [\fB\-mthumb\-interwork\fR] [\fB\-k\fR]
.PP
\&\fITarget \s-1CRIS\s0 options:\fR
   [\fB\-\-underscore\fR | \fB\-\-no\-underscore\fR]
   [\fB\-\-pic\fR] [\fB\-N\fR]
   [\fB\-\-emulation=criself\fR | \fB\-\-emulation=crisaout\fR]
   [\fB\-\-march=v0_v10\fR | \fB\-\-march=v10\fR | \fB\-\-march=v32\fR | \fB\-\-march=common_v10_v32\fR]
.PP
\&\fITarget D10V options:\fR
   [\fB\-O\fR]
.PP
\&\fITarget D30V options:\fR
   [\fB\-O\fR|\fB\-n\fR|\fB\-N\fR]
.PP
\&\fITarget i386 options:\fR
   [\fB\-\-32\fR|\fB\-\-64\fR] [\fB\-n\fR]
.PP
\&\fITarget i960 options:\fR
   [\fB\-ACA\fR|\fB\-ACA_A\fR|\fB\-ACB\fR|\fB\-ACC\fR|\fB\-AKA\fR|\fB\-AKB\fR|
    \fB\-AKC\fR|\fB\-AMC\fR]
   [\fB\-b\fR] [\fB\-no\-relax\fR]
.PP
\&\fITarget \s-1IA\-64\s0 options:\fR
   [\fB\-mconstant\-gp\fR|\fB\-mauto\-pic\fR]
   [\fB\-milp32\fR|\fB\-milp64\fR|\fB\-mlp64\fR|\fB\-mp64\fR]
   [\fB\-mle\fR|\fBmbe\fR]
   [\fB\-mtune=itanium1\fR|\fB\-mtune=itanium2\fR]
   [\fB\-munwind\-check=warning\fR|\fB\-munwind\-check=error\fR]
   [\fB\-mhint.b=ok\fR|\fB\-mhint.b=warning\fR|\fB\-mhint.b=error\fR]
   [\fB\-x\fR|\fB\-xexplicit\fR] [\fB\-xauto\fR] [\fB\-xdebug\fR]
.PP
\&\fITarget \s-1IP2K\s0 options:\fR
   [\fB\-mip2022\fR|\fB\-mip2022ext\fR]
.PP
\&\fITarget M32C options:\fR
   [\fB\-m32c\fR|\fB\-m16c\fR]
.PP
\&\fITarget M32R options:\fR
   [\fB\-\-m32rx\fR|\fB\-\-[no\-]warn\-explicit\-parallel\-conflicts\fR|
   \fB\-\-W[n]p\fR]
.PP
\&\fITarget M680X0 options:\fR
   [\fB\-l\fR] [\fB\-m68000\fR|\fB\-m68010\fR|\fB\-m68020\fR|...]
.PP
\&\fITarget M68HC11 options:\fR
   [\fB\-m68hc11\fR|\fB\-m68hc12\fR|\fB\-m68hcs12\fR]
   [\fB\-mshort\fR|\fB\-mlong\fR]
   [\fB\-mshort\-double\fR|\fB\-mlong\-double\fR]
   [\fB\-\-force\-long\-branchs\fR] [\fB\-\-short\-branchs\fR]
   [\fB\-\-strict\-direct\-mode\fR] [\fB\-\-print\-insn\-syntax\fR]
   [\fB\-\-print\-opcodes\fR] [\fB\-\-generate\-example\fR]
.PP
\&\fITarget \s-1MCORE\s0 options:\fR
   [\fB\-jsri2bsr\fR] [\fB\-sifilter\fR] [\fB\-relax\fR]
   [\fB\-mcpu=[210|340]\fR]
.PP
\&\fITarget \s-1MIPS\s0 options:\fR
   [\fB\-nocpp\fR] [\fB\-EL\fR] [\fB\-EB\fR] [\fB\-O\fR[\fIoptimization level\fR]]
   [\fB\-g\fR[\fIdebug level\fR]] [\fB\-G\fR \fInum\fR] [\fB\-KPIC\fR] [\fB\-call_shared\fR]
   [\fB\-non_shared\fR] [\fB\-xgot\fR]
   [\fB\-mabi\fR=\fI\s-1ABI\s0\fR] [\fB\-32\fR] [\fB\-n32\fR] [\fB\-64\fR] [\fB\-mfp32\fR] [\fB\-mgp32\fR]
   [\fB\-march\fR=\fI\s-1CPU\s0\fR] [\fB\-mtune\fR=\fI\s-1CPU\s0\fR] [\fB\-mips1\fR] [\fB\-mips2\fR]
   [\fB\-mips3\fR] [\fB\-mips4\fR] [\fB\-mips5\fR] [\fB\-mips32\fR] [\fB\-mips32r2\fR]
   [\fB\-mips64\fR] [\fB\-mips64r2\fR]
   [\fB\-construct\-floats\fR] [\fB\-no\-construct\-floats\fR]
   [\fB\-trap\fR] [\fB\-no\-break\fR] [\fB\-break\fR] [\fB\-no\-trap\fR]
   [\fB\-mfix7000\fR] [\fB\-mno\-fix7000\fR]
   [\fB\-mips16\fR] [\fB\-no\-mips16\fR]
   [\fB\-mips3d\fR] [\fB\-no\-mips3d\fR]
   [\fB\-mdmx\fR] [\fB\-no\-mdmx\fR]
   [\fB\-mdsp\fR] [\fB\-mno\-dsp\fR]
   [\fB\-mmt\fR] [\fB\-mno\-mt\fR]
   [\fB\-mdebug\fR] [\fB\-no\-mdebug\fR]
   [\fB\-mpdr\fR] [\fB\-mno\-pdr\fR]
.PP
\&\fITarget \s-1MMIX\s0 options:\fR
   [\fB\-\-fixed\-special\-register\-names\fR] [\fB\-\-globalize\-symbols\fR]
   [\fB\-\-gnu\-syntax\fR] [\fB\-\-relax\fR] [\fB\-\-no\-predefined\-symbols\fR]
   [\fB\-\-no\-expand\fR] [\fB\-\-no\-merge\-gregs\fR] [\fB\-x\fR]
   [\fB\-\-linker\-allocated\-gregs\fR]
.PP
\&\fITarget \s-1PDP11\s0 options:\fR
   [\fB\-mpic\fR|\fB\-mno\-pic\fR] [\fB\-mall\fR] [\fB\-mno\-extensions\fR]
   [\fB\-m\fR\fIextension\fR|\fB\-mno\-\fR\fIextension\fR]
   [\fB\-m\fR\fIcpu\fR] [\fB\-m\fR\fImachine\fR]  
.PP
\&\fITarget picoJava options:\fR
   [\fB\-mb\fR|\fB\-me\fR]
.PP
\&\fITarget PowerPC options:\fR
   [\fB\-mpwrx\fR|\fB\-mpwr2\fR|\fB\-mpwr\fR|\fB\-m601\fR|\fB\-mppc\fR|\fB\-mppc32\fR|\fB\-m603\fR|\fB\-m604\fR|
    \fB\-m403\fR|\fB\-m405\fR|\fB\-mppc64\fR|\fB\-m620\fR|\fB\-mppc64bridge\fR|\fB\-mbooke\fR|
    \fB\-mbooke32\fR|\fB\-mbooke64\fR]
   [\fB\-mcom\fR|\fB\-many\fR|\fB\-maltivec\fR] [\fB\-memb\fR]
   [\fB\-mregnames\fR|\fB\-mno\-regnames\fR]
   [\fB\-mrelocatable\fR|\fB\-mrelocatable\-lib\fR]
   [\fB\-mlittle\fR|\fB\-mlittle\-endian\fR|\fB\-mbig\fR|\fB\-mbig\-endian\fR]
   [\fB\-msolaris\fR|\fB\-mno\-solaris\fR]
.PP
\&\fITarget \s-1SPARC\s0 options:\fR
   [\fB\-Av6\fR|\fB\-Av7\fR|\fB\-Av8\fR|\fB\-Asparclet\fR|\fB\-Asparclite\fR
    \fB\-Av8plus\fR|\fB\-Av8plusa\fR|\fB\-Av9\fR|\fB\-Av9a\fR]
   [\fB\-xarch=v8plus\fR|\fB\-xarch=v8plusa\fR] [\fB\-bump\fR]
   [\fB\-32\fR|\fB\-64\fR]
.PP
\&\fITarget \s-1TIC54X\s0 options:\fR
 [\fB\-mcpu=54[123589]\fR|\fB\-mcpu=54[56]lp\fR] [\fB\-mfar\-mode\fR|\fB\-mf\fR] 
 [\fB\-merrors\-to\-file\fR \fI<filename>\fR|\fB\-me\fR \fI<filename>\fR]
.PP
\&\fITarget Z80 options:\fR
  [\fB\-z80\fR] [\fB\-r800\fR]
  [ \fB\-ignore\-undocumented\-instructions\fR] [\fB\-Wnud\fR]
  [ \fB\-ignore\-unportable\-instructions\fR] [\fB\-Wnup\fR]
  [ \fB\-warn\-undocumented\-instructions\fR] [\fB\-Wud\fR]
  [ \fB\-warn\-unportable\-instructions\fR] [\fB\-Wup\fR]
  [ \fB\-forbid\-undocumented\-instructions\fR] [\fB\-Fud\fR]
  [ \fB\-forbid\-unportable\-instructions\fR] [\fB\-Fup\fR]
.PP
\&\fITarget Xtensa options:\fR
 [\fB\-\-[no\-]text\-section\-literals\fR] [\fB\-\-[no\-]absolute\-literals\fR]
 [\fB\-\-[no\-]target\-align\fR] [\fB\-\-[no\-]longcalls\fR]
 [\fB\-\-[no\-]transform\fR]
 [\fB\-\-rename\-section\fR \fIoldname\fR=\fInewname\fR]
d200 1
a200 1
\&\s-1GNU\s0 \fBas\fR is really a family of assemblers.
d207 3
a209 3
\&\fBas\fR is primarily intended to assemble the output of the
\&\s-1GNU\s0 C compiler \f(CW\*(C`gcc\*(C'\fR for use by the linker
\&\f(CW\*(C`ld\*(C'\fR.  Nevertheless, we've tried to make \fBas\fR
d213 1
a213 1
This doesn't mean \fBas\fR always uses the same syntax as another
d217 1
a217 1
Each time you run \fBas\fR it assembles exactly one source
d221 1
a221 1
You give \fBas\fR a command line that has zero or more input file
d226 3
a228 3
If you give \fBas\fR no file names it attempts to read one input file
from the \fBas\fR standard input, which is normally your terminal.  You
may have to type \fBctl-D\fR to tell \fBas\fR there is no more program
d231 1
a231 1
Use \fB\-\-\fR if you need to explicitly name the standard input file
d234 1
a234 1
If the source is empty, \fBas\fR produces a small, empty object
d237 1
a237 1
\&\fBas\fR may write warnings and error messages to the standard error
d239 2
a240 2
runs \fBas\fR automatically.  Warnings report an assumption made so
that \fBas\fR could keep assembling a flawed program; errors report a
d243 1
a243 1
If you are invoking \fBas\fR via the \s-1GNU\s0 C compiler,
d249 1
a249 1
\&        gcc \-c \-g \-O \-Wa,\-alh,\-L file.c
a250 1
.PP
d252 1
a252 1
standard output with high-level and assembly source) and \fB\-L\fR (retain
d262 1
a262 14
.IP "\fB@@\fR\fIfile\fR" 4
.IX Item "@@file"
Read command-line options from \fIfile\fR.  The options read are
inserted in place of the original @@\fIfile\fR option.  If \fIfile\fR
does not exist, or cannot be read, then the option will be treated
literally, and not removed.  
.Sp
Options in \fIfile\fR are separated by whitespace.  A whitespace
character may be included in an option by surrounding the entire
option in either single or double quotes.  Any character (including a
backslash) may be included by prefixing the character to be included
with a backslash.  The \fIfile\fR may itself contain additional
@@\fIfile\fR options; any such options will be processed recursively.
.IP "\fB\-a[cdhlmns]\fR" 4
d266 1
a266 1
.IP "\fB\-ac\fR" 4
d269 1
a269 1
.IP "\fB\-ad\fR" 4
d272 1
a272 1
.IP "\fB\-ah\fR" 4
d275 1
a275 1
.IP "\fB\-al\fR" 4
d278 1
a278 1
.IP "\fB\-am\fR" 4
d281 1
a281 1
.IP "\fB\-an\fR" 4
d284 1
a284 1
.IP "\fB\-as\fR" 4
d287 1
a287 1
.IP "\fB=file\fR" 4
d297 1
a297 4
.IP "\fB\-\-alternate\fR" 4
.IX Item "--alternate"
Begin in alternate macro mode, see \fBAltmacro,,\f(CB\*(C`.altmacro\*(C'\fB\fR.
.IP "\fB\-D\fR" 4
d301 1
a301 1
.IP "\fB\-\-defsym\fR \fIsym\fR\fB=\fR\fIvalue\fR" 4
d306 1
a306 1
.IP "\fB\-f\fR" 4
d308 1
a308 1
\&\*(L"fast\*(R"\-\-\-skip whitespace and comment preprocessing (assume source is
d310 1
a310 10
.IP "\fB\-g\fR" 4
.IX Item "-g"
.PD 0
.IP "\fB\-\-gen\-debug\fR" 4
.IX Item "--gen-debug"
.PD
Generate debugging information for each assembler source line using whichever
debug format is preferred by the target.  This currently means either \s-1STABS\s0,
\&\s-1ECOFF\s0 or \s-1DWARF2\s0.
.IP "\fB\-\-gstabs\fR" 4
d314 2
a315 9
.IP "\fB\-\-gstabs+\fR" 4
.IX Item "--gstabs+"
Generate stabs debugging information for each assembler line, with \s-1GNU\s0
extensions that probably only gdb can handle, and that could make other
debuggers crash or refuse to read your program.  This
may help debugging assembler code.  Currently the only \s-1GNU\s0 extension is
the location of the current working directory at assembling time.
.IP "\fB\-\-gdwarf\-2\fR" 4
.IX Item "--gdwarf-2"
d317 1
a317 1
may help debugging assembler code, if the debugger can handle it.  Note\-\-\-this
d319 1
a319 1
.IP "\fB\-\-help\fR" 4
d322 1
a322 1
.IP "\fB\-\-target\-help\fR" 4
d325 1
a325 1
.IP "\fB\-I\fR \fIdir\fR" 4
d328 1
a328 1
.IP "\fB\-J\fR" 4
d331 1
a331 1
.IP "\fB\-K\fR" 4
d333 2
a334 2
Issue warnings when difference tables altered for long displacements.
.IP "\fB\-L\fR" 4
d336 1
a336 2
.PD 0
.IP "\fB\-\-keep\-locals\fR" 4
a337 1
.PD
d341 1
a341 1
.IP "\fB\-\-listing\-lhs\-width=\fR\fInumber\fR" 4
d345 1
a345 1
.IP "\fB\-\-listing\-lhs\-width2=\fR\fInumber\fR" 4
d349 1
a349 1
.IP "\fB\-\-listing\-rhs\-width=\fR\fInumber\fR" 4
d353 1
a353 1
.IP "\fB\-\-listing\-cont\-lines=\fR\fInumber\fR" 4
d357 1
a357 1
.IP "\fB\-o\fR \fIobjfile\fR" 4
d359 2
a360 2
Name the object-file output from \fBas\fR \fIobjfile\fR.
.IP "\fB\-R\fR" 4
d363 1
a363 12
.Sp
Set the default size of \s-1GAS\s0's hash tables to a prime number close to
\&\fInumber\fR.  Increasing this value can reduce the length of time it takes the
assembler to perform its tasks, at the expense of increasing the assembler's
memory requirements.  Similarly reducing this value can reduce the memory
requirements at the expense of speed.
.IP "\fB\-\-reduce\-memory\-overheads\fR" 4
.IX Item "--reduce-memory-overheads"
This option reduces \s-1GAS\s0's memory requirements, at the expense of making the
assembly processes slower.  Currently this switch is a synonym for
\&\fB\-\-hash\-size=4051\fR, but in the future it may have other effects as well.
.IP "\fB\-\-statistics\fR" 4
d367 1
a367 1
.IP "\fB\-\-strip\-local\-absolute\fR" 4
d370 1
a370 1
.IP "\fB\-v\fR" 4
d372 1
a372 2
.PD 0
.IP "\fB\-version\fR" 4
d374 2
a375 3
.PD
Print the \fBas\fR version.
.IP "\fB\-\-version\fR" 4
d377 2
a378 2
Print the \fBas\fR version and exit.
.IP "\fB\-W\fR" 4
d380 1
a380 2
.PD 0
.IP "\fB\-\-no\-warn\fR" 4
a381 1
.PD
d383 1
a383 1
.IP "\fB\-\-fatal\-warnings\fR" 4
d386 1
a386 1
.IP "\fB\-\-warn\fR" 4
d389 1
a389 1
.IP "\fB\-w\fR" 4
d392 1
a392 1
.IP "\fB\-x\fR" 4
d395 1
a395 1
.IP "\fB\-Z\fR" 4
d398 1
a398 1
.IP "\fB\-\- |\fR \fIfiles\fR \fB...\fR" 4
d404 1
a404 1
.IP "\fB\-marc[5|6|7|8]\fR" 4
d407 1
a407 1
.IP "\fB\-EB | \-EL\fR" 4
d413 2
a414 2
.IP "\fB\-mcpu=\fR\fIprocessor\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-mcpu=processor[+extension...]"
d416 2
a417 2
.IP "\fB\-march=\fR\fIarchitecture\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-march=architecture[+extension...]"
d419 5
a423 2
.IP "\fB\-mfpu=\fR\fIfloating-point-format\fR" 4
.IX Item "-mfpu=floating-point-format"
d425 2
a426 8
.IP "\fB\-mfloat\-abi=\fR\fIabi\fR" 4
.IX Item "-mfloat-abi=abi"
Select which floating point \s-1ABI\s0 is in use.
.IP "\fB\-mthumb\fR" 4
.IX Item "-mthumb"
Enable Thumb only instruction decoding.
.IP "\fB\-mapcs\-32 | \-mapcs\-26 | \-mapcs\-float | \-mapcs\-reentrant\fR" 4
.IX Item "-mapcs-32 | -mapcs-26 | -mapcs-float | -mapcs-reentrant"
d428 1
a428 1
.IP "\fB\-EB | \-EL\fR" 4
d431 1
a431 1
.IP "\fB\-mthumb\-interwork\fR" 4
d435 1
a435 1
.IP "\fB\-k\fR" 4
a438 2
See the info pages for documentation of the CRIS-specific options.
.PP
d441 1
a441 1
.IP "\fB\-O\fR" 4
d447 1
a447 1
.IP "\fB\-O\fR" 4
d450 1
a450 1
.IP "\fB\-n\fR" 4
d453 1
a453 1
.IP "\fB\-N\fR" 4
d459 1
a459 1
.IP "\fB\-ACA | \-ACA_A | \-ACB | \-ACC | \-AKA | \-AKB | \-AKC | \-AMC\fR" 4
d462 1
a462 1
.IP "\fB\-b\fR" 4
d465 1
a465 1
.IP "\fB\-no\-relax\fR" 4
d471 2
a472 21
Ubicom \s-1IP2K\s0 series.
.IP "\fB\-mip2022ext\fR" 4
.IX Item "-mip2022ext"
Specifies that the extended \s-1IP2022\s0 instructions are allowed.
.IP "\fB\-mip2022\fR" 4
.IX Item "-mip2022"
Restores the default behaviour, which restricts the permitted instructions to
just the basic \s-1IP2022\s0 ones.
.PP
The following options are available when as is configured for the
Renesas M32C and M16C processors.
.IP "\fB\-m32c\fR" 4
.IX Item "-m32c"
Assemble M32C instructions.
.IP "\fB\-m16c\fR" 4
.IX Item "-m16c"
Assemble M16C instructions (the default).
.PP
The following options are available when as is configured for the
Renesas M32R (formerly Mitsubishi M32R) series.
.IP "\fB\-\-m32rx\fR" 4
d476 1
a476 1
.IP "\fB\-\-warn\-explicit\-parallel\-conflicts or \-\-Wp\fR" 4
d480 1
a480 1
.IP "\fB\-\-no\-warn\-explicit\-parallel\-conflicts or \-\-Wnp\fR" 4
d487 1
a487 1
.IP "\fB\-l\fR" 4
d490 1
a490 1
.IP "\fB\-m68000 | \-m68008 | \-m68010 | \-m68020 | \-m68030\fR" 4
d492 1
a492 2
.PD 0
.IP "\fB| \-m68040 | \-m68060 | \-m68302 | \-m68331 | \-m68332\fR" 4
d494 1
a494 1
.IP "\fB| \-m68333 | \-m68340 | \-mcpu32 | \-m5200\fR" 4
a495 1
.PD
d498 1
a498 1
.IP "\fB\-m68881 | \-m68882 | \-mno\-68881 | \-mno\-68882\fR" 4
d505 1
a505 1
.IP "\fB\-m68851 | \-mno\-68851\fR" 4
d510 3
a512 3
For details about the \s-1PDP\-11\s0 machine dependent features options,
see \fBPDP\-11\-Options\fR.
.IP "\fB\-mpic | \-mno\-pic\fR" 4
d514 3
a516 3
Generate position-independent (or position\-dependent) code.  The
default is \fB\-mpic\fR.
.IP "\fB\-mall\fR" 4
d518 1
a518 2
.PD 0
.IP "\fB\-mall\-extensions\fR" 4
a519 1
.PD
d521 1
a521 1
.IP "\fB\-mno\-extensions\fR" 4
d524 1
a524 1
.IP "\fB\-m\fR\fIextension\fR \fB| \-mno\-\fR\fIextension\fR" 4
d527 1
a527 1
.IP "\fB\-m\fR\fIcpu\fR" 4
d531 1
a531 1
.IP "\fB\-m\fR\fImachine\fR" 4
d538 1
a538 1
.IP "\fB\-mb\fR" 4
d540 2
a541 2
Generate \*(L"big endian\*(R" format output.
.IP "\fB\-ml\fR" 4
d543 1
a543 1
Generate \*(L"little endian\*(R" format output.
d547 2
a548 2
.IP "\fB\-m68hc11 | \-m68hc12 | \-m68hcs12\fR" 4
.IX Item "-m68hc11 | -m68hc12 | -m68hcs12"
d551 1
a551 13
.IP "\fB\-mshort\fR" 4
.IX Item "-mshort"
Specify to use the 16\-bit integer \s-1ABI\s0.
.IP "\fB\-mlong\fR" 4
.IX Item "-mlong"
Specify to use the 32\-bit integer \s-1ABI\s0.  
.IP "\fB\-mshort\-double\fR" 4
.IX Item "-mshort-double"
Specify to use the 32\-bit double \s-1ABI\s0.  
.IP "\fB\-mlong\-double\fR" 4
.IX Item "-mlong-double"
Specify to use the 64\-bit double \s-1ABI\s0.  
.IP "\fB\-\-force\-long\-branchs\fR" 4
d556 1
a556 1
.IP "\fB\-S | \-\-short\-branchs\fR" 4
d560 1
a560 1
.IP "\fB\-\-strict\-direct\-mode\fR" 4
d564 1
a564 1
.IP "\fB\-\-print\-insn\-syntax\fR" 4
d567 1
a567 1
.IP "\fB\-\-print\-opcodes\fR" 4
d570 1
a570 1
.IP "\fB\-\-generate\-example\fR" 4
d573 1
a573 1
This option is only useful for testing \fBas\fR.
d575 1
a575 1
The following options are available when \fBas\fR is configured
d577 1
a577 1
.IP "\fB\-Av6 | \-Av7 | \-Av8 | \-Asparclet | \-Asparclite\fR" 4
d579 1
a579 2
.PD 0
.IP "\fB\-Av8plus | \-Av8plusa | \-Av9 | \-Av9a\fR" 4
a580 1
.PD
d588 1
a588 1
.IP "\fB\-xarch=v8plus | \-xarch=v8plusa\fR" 4
d592 1
a592 1
.IP "\fB\-bump\fR" 4
a595 14
The following options are available when as is configured for the 'c54x
architecture. 
.IP "\fB\-mfar\-mode\fR" 4
.IX Item "-mfar-mode"
Enable extended addressing mode.  All addresses and relocations will assume
extended addressing (usually 23 bits).
.IP "\fB\-mcpu=\fR\fI\s-1CPU_VERSION\s0\fR" 4
.IX Item "-mcpu=CPU_VERSION"
Sets the \s-1CPU\s0 version being compiled for.
.IP "\fB\-merrors\-to\-file\fR \fI\s-1FILENAME\s0\fR" 4
.IX Item "-merrors-to-file FILENAME"
Redirect error output to a file, for broken systems which don't support such
behaviour in the shell.
.PP
d598 1
a598 1
.IP "\fB\-G\fR \fInum\fR" 4
d603 1
a603 1
.IP "\fB\-EB\fR" 4
d605 2
a606 2
Generate \*(L"big endian\*(R" format output.
.IP "\fB\-EL\fR" 4
d608 2
a609 2
Generate \*(L"little endian\*(R" format output.
.IP "\fB\-mips1\fR" 4
d611 1
a611 2
.PD 0
.IP "\fB\-mips2\fR" 4
d613 1
a613 1
.IP "\fB\-mips3\fR" 4
d615 1
a615 1
.IP "\fB\-mips4\fR" 4
d617 1
a617 3
.IP "\fB\-mips5\fR" 4
.IX Item "-mips5"
.IP "\fB\-mips32\fR" 4
a618 7
.IP "\fB\-mips32r2\fR" 4
.IX Item "-mips32r2"
.IP "\fB\-mips64\fR" 4
.IX Item "-mips64"
.IP "\fB\-mips64r2\fR" 4
.IX Item "-mips64r2"
.PD
d620 20
a639 105
\&\fB\-mips1\fR is an alias for \fB\-march=r3000\fR, \fB\-mips2\fR is an
alias for \fB\-march=r6000\fR, \fB\-mips3\fR is an alias for
\&\fB\-march=r4000\fR and \fB\-mips4\fR is an alias for \fB\-march=r8000\fR.
\&\fB\-mips5\fR, \fB\-mips32\fR, \fB\-mips32r2\fR, \fB\-mips64\fR, and
\&\fB\-mips64r2\fR
correspond to generic
\&\fB\s-1MIPS\s0 V\fR, \fB\s-1MIPS32\s0\fR, \fB\s-1MIPS32\s0 Release 2\fR, \fB\s-1MIPS64\s0\fR,
and \fB\s-1MIPS64\s0 Release 2\fR
\&\s-1ISA\s0 processors, respectively.
.IP "\fB\-march=\fR\fI\s-1CPU\s0\fR" 4
.IX Item "-march=CPU"
Generate code for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mtune=\fR\fIcpu\fR" 4
.IX Item "-mtune=cpu"
Schedule and tune for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mfix7000\fR" 4
.IX Item "-mfix7000"
.PD 0
.IP "\fB\-mno\-fix7000\fR" 4
.IX Item "-mno-fix7000"
.PD
Cause nops to be inserted if the read of the destination register
of an mfhi or mflo instruction occurs in the following two instructions.
.IP "\fB\-mdebug\fR" 4
.IX Item "-mdebug"
.PD 0
.IP "\fB\-no\-mdebug\fR" 4
.IX Item "-no-mdebug"
.PD
Cause stabs-style debugging output to go into an ECOFF-style .mdebug
section instead of the standard \s-1ELF\s0 .stabs sections.
.IP "\fB\-mpdr\fR" 4
.IX Item "-mpdr"
.PD 0
.IP "\fB\-mno\-pdr\fR" 4
.IX Item "-mno-pdr"
.PD
Control generation of \f(CW\*(C`.pdr\*(C'\fR sections.
.IP "\fB\-mgp32\fR" 4
.IX Item "-mgp32"
.PD 0
.IP "\fB\-mfp32\fR" 4
.IX Item "-mfp32"
.PD
The register sizes are normally inferred from the \s-1ISA\s0 and \s-1ABI\s0, but these
flags force a certain group of registers to be treated as 32 bits wide at
all times.  \fB\-mgp32\fR controls the size of general-purpose registers
and \fB\-mfp32\fR controls the size of floating-point registers.
.IP "\fB\-mips16\fR" 4
.IX Item "-mips16"
.PD 0
.IP "\fB\-no\-mips16\fR" 4
.IX Item "-no-mips16"
.PD
Generate code for the \s-1MIPS\s0 16 processor.  This is equivalent to putting
\&\f(CW\*(C`.set mips16\*(C'\fR at the start of the assembly file.  \fB\-no\-mips16\fR
turns off this option.
.IP "\fB\-mips3d\fR" 4
.IX Item "-mips3d"
.PD 0
.IP "\fB\-no\-mips3d\fR" 4
.IX Item "-no-mips3d"
.PD
Generate code for the \s-1MIPS\-3D\s0 Application Specific Extension.
This tells the assembler to accept \s-1MIPS\-3D\s0 instructions.
\&\fB\-no\-mips3d\fR turns off this option.
.IP "\fB\-mdmx\fR" 4
.IX Item "-mdmx"
.PD 0
.IP "\fB\-no\-mdmx\fR" 4
.IX Item "-no-mdmx"
.PD
Generate code for the \s-1MDMX\s0 Application Specific Extension.
This tells the assembler to accept \s-1MDMX\s0 instructions.
\&\fB\-no\-mdmx\fR turns off this option.
.IP "\fB\-mdsp\fR" 4
.IX Item "-mdsp"
.PD 0
.IP "\fB\-mno\-dsp\fR" 4
.IX Item "-mno-dsp"
.PD
Generate code for the \s-1DSP\s0 Application Specific Extension.
This tells the assembler to accept \s-1DSP\s0 instructions.
\&\fB\-mno\-dsp\fR turns off this option.
.IP "\fB\-mmt\fR" 4
.IX Item "-mmt"
.PD 0
.IP "\fB\-mno\-mt\fR" 4
.IX Item "-mno-mt"
.PD
Generate code for the \s-1MT\s0 Application Specific Extension.
This tells the assembler to accept \s-1MT\s0 instructions.
\&\fB\-mno\-mt\fR turns off this option.
.IP "\fB\-\-construct\-floats\fR" 4
.IX Item "--construct-floats"
.PD 0
.IP "\fB\-\-no\-construct\-floats\fR" 4
.IX Item "--no-construct-floats"
.PD
The \fB\-\-no\-construct\-floats\fR option disables the construction of
double width floating point constants by loading the two halves of the
value into the two single width floating point registers that make up
the double width register.  By default \fB\-\-construct\-floats\fR is
selected, allowing construction of these floating point constants.
.IP "\fB\-\-emulation=\fR\fIname\fR" 4
d641 1
a641 1
This option causes \fBas\fR to emulate \fBas\fR configured
d649 1
a649 1
the default to little\- or big-endian as indicated by the \fBb\fR or \fBl\fR
d654 1
a654 1
\&\fBas\fR is configured for is a \s-1MIPS\s0 \s-1ELF\s0 or \s-1ECOFF\s0 target.
d656 1
a656 1
\&\fB\-\-enable\-targets=...\fR at configuration time must include support for
d663 1
a663 1
.IP "\fB\-nocpp\fR" 4
d665 1
a665 1
\&\fBas\fR ignores this option.  It is accepted for compatibility with
d667 1
a667 1
.IP "\fB\-\-trap\fR" 4
d669 1
a669 2
.PD 0
.IP "\fB\-\-no\-trap\fR" 4
d671 1
a671 1
.IP "\fB\-\-break\fR" 4
d673 1
a673 1
.IP "\fB\-\-no\-break\fR" 4
a674 1
.PD
d676 1
a676 1
\&\fB\-\-trap\fR or \fB\-\-no\-break\fR (which are synonyms) take a trap exception
d678 1
a678 1
\&\fB\-\-break\fR or \fB\-\-no\-trap\fR (also synonyms, and the default) take a
d680 1
a680 1
.IP "\fB\-n\fR" 4
d682 1
a682 1
When this option is used, \fBas\fR will issue a warning every
d687 1
a687 1
.IP "\fB\-jsri2bsr\fR" 4
d689 1
a689 2
.PD 0
.IP "\fB\-nojsri2bsr\fR" 4
a690 1
.PD
d693 1
a693 1
.IP "\fB\-sifilter\fR" 4
d695 1
a695 2
.PD 0
.IP "\fB\-nosifilter\fR" 4
a696 1
.PD
d699 1
a699 1
.IP "\fB\-relax\fR" 4
d702 1
a702 1
.IP "\fB\-mcpu=[210|340]\fR" 4
d706 1
a706 1
.IP "\fB\-EB\fR" 4
d709 1
a709 1
.IP "\fB\-EL\fR" 4
a711 85
.PP
See the info pages for documentation of the MMIX-specific options.
.PP
The following options are available when as is configured for
an Xtensa processor.
.IP "\fB\-\-text\-section\-literals | \-\-no\-text\-section\-literals\fR" 4
.IX Item "--text-section-literals | --no-text-section-literals"
With \fB\-\-text\-section\-literals\fR, literal pools are interspersed
in the text section.  The default is
\&\fB\-\-no\-text\-section\-literals\fR, which places literals in a
separate section in the output file.  These options only affect literals
referenced via PC-relative \f(CW\*(C`L32R\*(C'\fR instructions; literals for
absolute mode \f(CW\*(C`L32R\*(C'\fR instructions are handled separately.
.IP "\fB\-\-absolute\-literals | \-\-no\-absolute\-literals\fR" 4
.IX Item "--absolute-literals | --no-absolute-literals"
Indicate to the assembler whether \f(CW\*(C`L32R\*(C'\fR instructions use absolute
or PC-relative addressing.  The default is to assume absolute addressing
if the Xtensa processor includes the absolute \f(CW\*(C`L32R\*(C'\fR addressing
option.  Otherwise, only the PC-relative \f(CW\*(C`L32R\*(C'\fR mode can be used.
.IP "\fB\-\-target\-align | \-\-no\-target\-align\fR" 4
.IX Item "--target-align | --no-target-align"
Enable or disable automatic alignment to reduce branch penalties at the
expense of some code density.  The default is \fB\-\-target\-align\fR.
.IP "\fB\-\-longcalls | \-\-no\-longcalls\fR" 4
.IX Item "--longcalls | --no-longcalls"
Enable or disable transformation of call instructions to allow calls
across a greater range of addresses.  The default is
\&\fB\-\-no\-longcalls\fR.
.IP "\fB\-\-transform | \-\-no\-transform\fR" 4
.IX Item "--transform | --no-transform"
Enable or disable all assembler transformations of Xtensa instructions.
The default is \fB\-\-transform\fR;
\&\fB\-\-no\-transform\fR should be used only in the rare cases when the
instructions must be exactly as specified in the assembly source.
.PP
The following options are available when as is configured for
a Z80 family processor.
.IP "\fB\-z80\fR" 4
.IX Item "-z80"
Assemble for Z80 processor.
.IP "\fB\-r800\fR" 4
.IX Item "-r800"
Assemble for R800 processor.
.IP "\fB\-ignore\-undocumented\-instructions\fR" 4
.IX Item "-ignore-undocumented-instructions"
.PD 0
.IP "\fB\-Wnud\fR" 4
.IX Item "-Wnud"
.PD
Assemble undocumented Z80 instructions that also work on R800 without warning.
.IP "\fB\-ignore\-unportable\-instructions\fR" 4
.IX Item "-ignore-unportable-instructions"
.PD 0
.IP "\fB\-Wnup\fR" 4
.IX Item "-Wnup"
.PD
Assemble all undocumented Z80 instructions without warning.
.IP "\fB\-warn\-undocumented\-instructions\fR" 4
.IX Item "-warn-undocumented-instructions"
.PD 0
.IP "\fB\-Wud\fR" 4
.IX Item "-Wud"
.PD
Issue a warning for undocumented Z80 instructions that also work on R800.
.IP "\fB\-warn\-unportable\-instructions\fR" 4
.IX Item "-warn-unportable-instructions"
.PD 0
.IP "\fB\-Wup\fR" 4
.IX Item "-Wup"
.PD
Issue a warning for undocumented Z80 instructions that do notwork on R800.  
.IP "\fB\-forbid\-undocumented\-instructions\fR" 4
.IX Item "-forbid-undocumented-instructions"
.PD 0
.IP "\fB\-Fud\fR" 4
.IX Item "-Fud"
.PD
Treat all undocumented instructions as errors.
.IP "\fB\-forbid\-unportable\-instructions\fR" 4
.IX Item "-forbid-unportable-instructions"
.PD 0
.IP "\fB\-Fup\fR" 4
.IX Item "-Fup"
.PD
Treat undocumented Z80 intructions that do notwork on R800 as errors.
d717 1
a717 1
Copyright (C) 1991, 92, 93, 94, 95, 96, 97, 98, 99, 2000, 2001, 2002 Free Software Foundation, Inc.
@


1.11.12.2
log
@Update generated files on the branch.
@
text
@d131 1
a131 1
.TH AS 1 "2006-05-17" "binutils-2.16.93" "GNU Development Tools"
@


1.11.12.3
log
@Update generated files.
@
text
@d131 1
a131 1
.TH AS 1 "2006-06-12" "binutils-2.16.94" "GNU Development Tools"
@


1.11.12.4
log
@Commit generated files.
@
text
@d131 1
a131 1
.TH AS 1 "2006-06-23" "binutils-2.17" "GNU Development Tools"
@


1.11.10.1
log
@Commit generated files for the binutils 2.16 branch.
@
text
@d1 2
a2 1
.\" Automatically generated by Pod::Man v1.37, Pod::Parser v1.14
d5 1
a5 1
.\" ========================================================================
d18 6
d31 1
d37 3
a39 3
.\" real vertical bar.  \*(C+ will give a nicer C++.  Capital omega is used to
.\" do unbreakable dashes and therefore won't be available.  \*(C` and \*(C'
.\" expand to `' in nroff, nothing in troff, for use with C<>.
d49 2
a50 2
.    ds C` ""
.    ds C' ""
d59 4
a62 4
.\" If the F register is turned on, we'll generate index entries on stderr for
.\" titles (.TH), headers (.SH), subsections (.Sh), items (.Ip), and index
.\" entries marked with X<> in POD.  Of course, you'll have to process the
.\" output yourself in some meaningful fashion.
d66 1
a66 1
..
d71 2
a72 2
.\" For nroff, turn off justification.  Always turn off hyphenation; it makes
.\" way too many mistakes in technical documents.
d77 1
d137 1
a137 1
.\" ========================================================================
d140 2
a141 1
.TH AS 1 "2005-03-08" "binutils-2.15.96" "GNU Development Tools"
d143 1
a143 1
AS \- the portable GNU assembler.
d146 52
a197 138
as [\fB\-a\fR[\fBcdhlns\fR][=\fIfile\fR]] [\fB\-\-alternate\fR] [\fB\-D\fR]
 [\fB\-\-defsym\fR \fIsym\fR=\fIval\fR] [\fB\-f\fR] [\fB\-g\fR] [\fB\-\-gstabs\fR] [\fB\-\-gstabs+\fR]
 [\fB\-\-gdwarf\-2\fR] [\fB\-\-help\fR] [\fB\-I\fR \fIdir\fR] [\fB\-J\fR] [\fB\-K\fR] [\fB\-L\fR]
 [\fB\-\-listing\-lhs\-width\fR=\fI\s-1NUM\s0\fR] [\fB\-\-listing\-lhs\-width2\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-listing\-rhs\-width\fR=\fI\s-1NUM\s0\fR] [\fB\-\-listing\-cont\-lines\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-keep\-locals\fR] [\fB\-o\fR \fIobjfile\fR] [\fB\-R\fR] [\fB\-\-statistics\fR] [\fB\-v\fR]
 [\fB\-version\fR] [\fB\-\-version\fR] [\fB\-W\fR] [\fB\-\-warn\fR] [\fB\-\-fatal\-warnings\fR] 
 [\fB\-w\fR] [\fB\-x\fR] [\fB\-Z\fR] [\fB\-\-target\-help\fR] [\fItarget-options\fR] 
 [\fB\-\-\fR|\fIfiles\fR ...]
.PP
\&\fITarget Alpha options:\fR
   [\fB\-m\fR\fIcpu\fR]
   [\fB\-mdebug\fR | \fB\-no\-mdebug\fR]
   [\fB\-relax\fR] [\fB\-g\fR] [\fB\-G\fR\fIsize\fR]
   [\fB\-F\fR] [\fB\-32addr\fR]
.PP
\&\fITarget \s-1ARC\s0 options:\fR
   [\fB\-marc[5|6|7|8]\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
.PP
\&\fITarget \s-1ARM\s0 options:\fR
   [\fB\-mcpu\fR=\fIprocessor\fR[+\fIextension\fR...]]
   [\fB\-march\fR=\fIarchitecture\fR[+\fIextension\fR...]]
   [\fB\-mfpu\fR=\fIfloating-point-format\fR]
   [\fB\-mfloat\-abi\fR=\fIabi\fR]
   [\fB\-meabi\fR=\fIver\fR]
   [\fB\-mthumb\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
   [\fB\-mapcs\-32\fR|\fB\-mapcs\-26\fR|\fB\-mapcs\-float\fR|
    \fB\-mapcs\-reentrant\fR]
   [\fB\-mthumb\-interwork\fR] [\fB\-k\fR]
.PP
\&\fITarget \s-1CRIS\s0 options:\fR
   [\fB\-\-underscore\fR | \fB\-\-no\-underscore\fR]
   [\fB\-\-pic\fR] [\fB\-N\fR]
   [\fB\-\-emulation=criself\fR | \fB\-\-emulation=crisaout\fR]
   [\fB\-\-march=v0_v10\fR | \fB\-\-march=v10\fR | \fB\-\-march=v32\fR | \fB\-\-march=common_v10_v32\fR]
.PP
\&\fITarget D10V options:\fR
   [\fB\-O\fR]
.PP
\&\fITarget D30V options:\fR
   [\fB\-O\fR|\fB\-n\fR|\fB\-N\fR]
.PP
\&\fITarget i386 options:\fR
   [\fB\-\-32\fR|\fB\-\-64\fR] [\fB\-n\fR]
.PP
\&\fITarget i960 options:\fR
   [\fB\-ACA\fR|\fB\-ACA_A\fR|\fB\-ACB\fR|\fB\-ACC\fR|\fB\-AKA\fR|\fB\-AKB\fR|
    \fB\-AKC\fR|\fB\-AMC\fR]
   [\fB\-b\fR] [\fB\-no\-relax\fR]
.PP
\&\fITarget \s-1IA\-64\s0 options:\fR
   [\fB\-mconstant\-gp\fR|\fB\-mauto\-pic\fR]
   [\fB\-milp32\fR|\fB\-milp64\fR|\fB\-mlp64\fR|\fB\-mp64\fR]
   [\fB\-mle\fR|\fBmbe\fR]
   [\fB\-munwind\-check=warning\fR|\fB\-munwind\-check=error\fR]
   [\fB\-mhint.b=ok\fR|\fB\-mhint.b=warning\fR|\fB\-mhint.b=error\fR]
   [\fB\-x\fR|\fB\-xexplicit\fR] [\fB\-xauto\fR] [\fB\-xdebug\fR]
.PP
\&\fITarget \s-1IP2K\s0 options:\fR
   [\fB\-mip2022\fR|\fB\-mip2022ext\fR]
.PP
\&\fITarget M32R options:\fR
   [\fB\-\-m32rx\fR|\fB\-\-[no\-]warn\-explicit\-parallel\-conflicts\fR|
   \fB\-\-W[n]p\fR]
.PP
\&\fITarget M680X0 options:\fR
   [\fB\-l\fR] [\fB\-m68000\fR|\fB\-m68010\fR|\fB\-m68020\fR|...]
.PP
\&\fITarget M68HC11 options:\fR
   [\fB\-m68hc11\fR|\fB\-m68hc12\fR|\fB\-m68hcs12\fR]
   [\fB\-mshort\fR|\fB\-mlong\fR]
   [\fB\-mshort\-double\fR|\fB\-mlong\-double\fR]
   [\fB\-\-force\-long\-branchs\fR] [\fB\-\-short\-branchs\fR]
   [\fB\-\-strict\-direct\-mode\fR] [\fB\-\-print\-insn\-syntax\fR]
   [\fB\-\-print\-opcodes\fR] [\fB\-\-generate\-example\fR]
.PP
\&\fITarget \s-1MCORE\s0 options:\fR
   [\fB\-jsri2bsr\fR] [\fB\-sifilter\fR] [\fB\-relax\fR]
   [\fB\-mcpu=[210|340]\fR]
.PP
\&\fITarget \s-1MIPS\s0 options:\fR
   [\fB\-nocpp\fR] [\fB\-EL\fR] [\fB\-EB\fR] [\fB\-O\fR[\fIoptimization level\fR]]
   [\fB\-g\fR[\fIdebug level\fR]] [\fB\-G\fR \fInum\fR] [\fB\-KPIC\fR] [\fB\-call_shared\fR]
   [\fB\-non_shared\fR] [\fB\-xgot\fR]
   [\fB\-mabi\fR=\fI\s-1ABI\s0\fR] [\fB\-32\fR] [\fB\-n32\fR] [\fB\-64\fR] [\fB\-mfp32\fR] [\fB\-mgp32\fR]
   [\fB\-march\fR=\fI\s-1CPU\s0\fR] [\fB\-mtune\fR=\fI\s-1CPU\s0\fR] [\fB\-mips1\fR] [\fB\-mips2\fR]
   [\fB\-mips3\fR] [\fB\-mips4\fR] [\fB\-mips5\fR] [\fB\-mips32\fR] [\fB\-mips32r2\fR]
   [\fB\-mips64\fR] [\fB\-mips64r2\fR]
   [\fB\-construct\-floats\fR] [\fB\-no\-construct\-floats\fR]
   [\fB\-trap\fR] [\fB\-no\-break\fR] [\fB\-break\fR] [\fB\-no\-trap\fR]
   [\fB\-mfix7000\fR] [\fB\-mno\-fix7000\fR]
   [\fB\-mips16\fR] [\fB\-no\-mips16\fR]
   [\fB\-mips3d\fR] [\fB\-no\-mips3d\fR]
   [\fB\-mdmx\fR] [\fB\-no\-mdmx\fR]
   [\fB\-mdebug\fR] [\fB\-no\-mdebug\fR]
   [\fB\-mpdr\fR] [\fB\-mno\-pdr\fR]
.PP
\&\fITarget \s-1MMIX\s0 options:\fR
   [\fB\-\-fixed\-special\-register\-names\fR] [\fB\-\-globalize\-symbols\fR]
   [\fB\-\-gnu\-syntax\fR] [\fB\-\-relax\fR] [\fB\-\-no\-predefined\-symbols\fR]
   [\fB\-\-no\-expand\fR] [\fB\-\-no\-merge\-gregs\fR] [\fB\-x\fR]
   [\fB\-\-linker\-allocated\-gregs\fR]
.PP
\&\fITarget \s-1PDP11\s0 options:\fR
   [\fB\-mpic\fR|\fB\-mno\-pic\fR] [\fB\-mall\fR] [\fB\-mno\-extensions\fR]
   [\fB\-m\fR\fIextension\fR|\fB\-mno\-\fR\fIextension\fR]
   [\fB\-m\fR\fIcpu\fR] [\fB\-m\fR\fImachine\fR]  
.PP
\&\fITarget picoJava options:\fR
   [\fB\-mb\fR|\fB\-me\fR]
.PP
\&\fITarget PowerPC options:\fR
   [\fB\-mpwrx\fR|\fB\-mpwr2\fR|\fB\-mpwr\fR|\fB\-m601\fR|\fB\-mppc\fR|\fB\-mppc32\fR|\fB\-m603\fR|\fB\-m604\fR|
    \fB\-m403\fR|\fB\-m405\fR|\fB\-mppc64\fR|\fB\-m620\fR|\fB\-mppc64bridge\fR|\fB\-mbooke\fR|
    \fB\-mbooke32\fR|\fB\-mbooke64\fR]
   [\fB\-mcom\fR|\fB\-many\fR|\fB\-maltivec\fR] [\fB\-memb\fR]
   [\fB\-mregnames\fR|\fB\-mno\-regnames\fR]
   [\fB\-mrelocatable\fR|\fB\-mrelocatable\-lib\fR]
   [\fB\-mlittle\fR|\fB\-mlittle\-endian\fR|\fB\-mbig\fR|\fB\-mbig\-endian\fR]
   [\fB\-msolaris\fR|\fB\-mno\-solaris\fR]
.PP
\&\fITarget \s-1SPARC\s0 options:\fR
   [\fB\-Av6\fR|\fB\-Av7\fR|\fB\-Av8\fR|\fB\-Asparclet\fR|\fB\-Asparclite\fR
    \fB\-Av8plus\fR|\fB\-Av8plusa\fR|\fB\-Av9\fR|\fB\-Av9a\fR]
   [\fB\-xarch=v8plus\fR|\fB\-xarch=v8plusa\fR] [\fB\-bump\fR]
   [\fB\-32\fR|\fB\-64\fR]
.PP
\&\fITarget \s-1TIC54X\s0 options:\fR
 [\fB\-mcpu=54[123589]\fR|\fB\-mcpu=54[56]lp\fR] [\fB\-mfar\-mode\fR|\fB\-mf\fR] 
 [\fB\-merrors\-to\-file\fR \fI<filename>\fR|\fB\-me\fR \fI<filename>\fR]
.PP
\&\fITarget Xtensa options:\fR
 [\fB\-\-[no\-]text\-section\-literals\fR] [\fB\-\-[no\-]absolute\-literals\fR]
 [\fB\-\-[no\-]target\-align\fR] [\fB\-\-[no\-]longcalls\fR]
 [\fB\-\-[no\-]transform\fR]
 [\fB\-\-rename\-section\fR \fIoldname\fR=\fInewname\fR]
d200 1
a200 1
\&\s-1GNU\s0 \fBas\fR is really a family of assemblers.
d207 3
a209 3
\&\fBas\fR is primarily intended to assemble the output of the
\&\s-1GNU\s0 C compiler \f(CW\*(C`gcc\*(C'\fR for use by the linker
\&\f(CW\*(C`ld\*(C'\fR.  Nevertheless, we've tried to make \fBas\fR
d213 1
a213 1
This doesn't mean \fBas\fR always uses the same syntax as another
d217 1
a217 1
Each time you run \fBas\fR it assembles exactly one source
d221 1
a221 1
You give \fBas\fR a command line that has zero or more input file
d226 3
a228 3
If you give \fBas\fR no file names it attempts to read one input file
from the \fBas\fR standard input, which is normally your terminal.  You
may have to type \fBctl-D\fR to tell \fBas\fR there is no more program
d231 1
a231 1
Use \fB\-\-\fR if you need to explicitly name the standard input file
d234 1
a234 1
If the source is empty, \fBas\fR produces a small, empty object
d237 1
a237 1
\&\fBas\fR may write warnings and error messages to the standard error
d239 2
a240 2
runs \fBas\fR automatically.  Warnings report an assumption made so
that \fBas\fR could keep assembling a flawed program; errors report a
d243 1
a243 1
If you are invoking \fBas\fR via the \s-1GNU\s0 C compiler,
a250 1
.PP
d252 1
a252 1
standard output with high-level and assembly source) and \fB\-L\fR (retain
d262 1
a262 1
.IP "\fB\-a[cdhlmns]\fR" 4
d266 1
a266 1
.IP "\fB\-ac\fR" 4
d269 1
a269 1
.IP "\fB\-ad\fR" 4
d272 1
a272 1
.IP "\fB\-ah\fR" 4
d275 1
a275 1
.IP "\fB\-al\fR" 4
d278 1
a278 1
.IP "\fB\-am\fR" 4
d281 1
a281 1
.IP "\fB\-an\fR" 4
d284 1
a284 1
.IP "\fB\-as\fR" 4
d287 1
a287 1
.IP "\fB=file\fR" 4
d297 1
a297 4
.IP "\fB\-\-alternate\fR" 4
.IX Item "--alternate"
Begin in alternate macro mode, see \f(CW@@ref\fR{Altmacro,,\f(CW\*(C`.altmacro\*(C'\fR}.
.IP "\fB\-D\fR" 4
d301 1
a301 1
.IP "\fB\-\-defsym\fR \fIsym\fR\fB=\fR\fIvalue\fR" 4
d306 1
a306 1
.IP "\fB\-f\fR" 4
d310 1
a310 10
.IP "\fB\-g\fR" 4
.IX Item "-g"
.PD 0
.IP "\fB\-\-gen\-debug\fR" 4
.IX Item "--gen-debug"
.PD
Generate debugging information for each assembler source line using whichever
debug format is preferred by the target.  This currently means either \s-1STABS\s0,
\&\s-1ECOFF\s0 or \s-1DWARF2\s0.
.IP "\fB\-\-gstabs\fR" 4
d314 2
a315 9
.IP "\fB\-\-gstabs+\fR" 4
.IX Item "--gstabs+"
Generate stabs debugging information for each assembler line, with \s-1GNU\s0
extensions that probably only gdb can handle, and that could make other
debuggers crash or refuse to read your program.  This
may help debugging assembler code.  Currently the only \s-1GNU\s0 extension is
the location of the current working directory at assembling time.
.IP "\fB\-\-gdwarf\-2\fR" 4
.IX Item "--gdwarf-2"
d317 1
a317 1
may help debugging assembler code, if the debugger can handle it.  Note\-\-\-this
d319 1
a319 1
.IP "\fB\-\-help\fR" 4
d322 1
a322 1
.IP "\fB\-\-target\-help\fR" 4
d325 1
a325 1
.IP "\fB\-I\fR \fIdir\fR" 4
d328 1
a328 1
.IP "\fB\-J\fR" 4
d331 1
a331 1
.IP "\fB\-K\fR" 4
d333 2
a334 2
Issue warnings when difference tables altered for long displacements.
.IP "\fB\-L\fR" 4
d336 1
a336 2
.PD 0
.IP "\fB\-\-keep\-locals\fR" 4
a337 1
.PD
d341 1
a341 1
.IP "\fB\-\-listing\-lhs\-width=\fR\fInumber\fR" 4
d345 1
a345 1
.IP "\fB\-\-listing\-lhs\-width2=\fR\fInumber\fR" 4
d349 1
a349 1
.IP "\fB\-\-listing\-rhs\-width=\fR\fInumber\fR" 4
d353 1
a353 1
.IP "\fB\-\-listing\-cont\-lines=\fR\fInumber\fR" 4
d357 1
a357 1
.IP "\fB\-o\fR \fIobjfile\fR" 4
d359 2
a360 2
Name the object-file output from \fBas\fR \fIobjfile\fR.
.IP "\fB\-R\fR" 4
d363 1
a363 1
.IP "\fB\-\-statistics\fR" 4
d367 1
a367 1
.IP "\fB\-\-strip\-local\-absolute\fR" 4
d370 1
a370 1
.IP "\fB\-v\fR" 4
d372 1
a372 2
.PD 0
.IP "\fB\-version\fR" 4
d374 2
a375 3
.PD
Print the \fBas\fR version.
.IP "\fB\-\-version\fR" 4
d377 2
a378 2
Print the \fBas\fR version and exit.
.IP "\fB\-W\fR" 4
d380 1
a380 2
.PD 0
.IP "\fB\-\-no\-warn\fR" 4
a381 1
.PD
d383 1
a383 1
.IP "\fB\-\-fatal\-warnings\fR" 4
d386 1
a386 1
.IP "\fB\-\-warn\fR" 4
d389 1
a389 1
.IP "\fB\-w\fR" 4
d392 1
a392 1
.IP "\fB\-x\fR" 4
d395 1
a395 1
.IP "\fB\-Z\fR" 4
d398 1
a398 1
.IP "\fB\-\- |\fR \fIfiles\fR \fB...\fR" 4
d404 1
a404 1
.IP "\fB\-marc[5|6|7|8]\fR" 4
d407 1
a407 1
.IP "\fB\-EB | \-EL\fR" 4
d413 2
a414 2
.IP "\fB\-mcpu=\fR\fIprocessor\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-mcpu=processor[+extension...]"
d416 2
a417 2
.IP "\fB\-march=\fR\fIarchitecture\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-march=architecture[+extension...]"
d419 5
a423 2
.IP "\fB\-mfpu=\fR\fIfloating-point-format\fR" 4
.IX Item "-mfpu=floating-point-format"
d425 2
a426 8
.IP "\fB\-mfloat\-abi=\fR\fIabi\fR" 4
.IX Item "-mfloat-abi=abi"
Select which floating point \s-1ABI\s0 is in use.
.IP "\fB\-mthumb\fR" 4
.IX Item "-mthumb"
Enable Thumb only instruction decoding.
.IP "\fB\-mapcs\-32 | \-mapcs\-26 | \-mapcs\-float | \-mapcs\-reentrant\fR" 4
.IX Item "-mapcs-32 | -mapcs-26 | -mapcs-float | -mapcs-reentrant"
d428 1
a428 1
.IP "\fB\-EB | \-EL\fR" 4
d431 1
a431 1
.IP "\fB\-mthumb\-interwork\fR" 4
d435 1
a435 1
.IP "\fB\-k\fR" 4
a438 2
See the info pages for documentation of the CRIS-specific options.
.PP
d441 1
a441 1
.IP "\fB\-O\fR" 4
d447 1
a447 1
.IP "\fB\-O\fR" 4
d450 1
a450 1
.IP "\fB\-n\fR" 4
d453 1
a453 1
.IP "\fB\-N\fR" 4
d459 1
a459 1
.IP "\fB\-ACA | \-ACA_A | \-ACB | \-ACC | \-AKA | \-AKB | \-AKC | \-AMC\fR" 4
d462 1
a462 1
.IP "\fB\-b\fR" 4
d465 1
a465 1
.IP "\fB\-no\-relax\fR" 4
d471 2
a472 12
Ubicom \s-1IP2K\s0 series.
.IP "\fB\-mip2022ext\fR" 4
.IX Item "-mip2022ext"
Specifies that the extended \s-1IP2022\s0 instructions are allowed.
.IP "\fB\-mip2022\fR" 4
.IX Item "-mip2022"
Restores the default behaviour, which restricts the permitted instructions to
just the basic \s-1IP2022\s0 ones.
.PP
The following options are available when as is configured for the
Renesas M32R (formerly Mitsubishi M32R) series.
.IP "\fB\-\-m32rx\fR" 4
d476 1
a476 1
.IP "\fB\-\-warn\-explicit\-parallel\-conflicts or \-\-Wp\fR" 4
d480 1
a480 1
.IP "\fB\-\-no\-warn\-explicit\-parallel\-conflicts or \-\-Wnp\fR" 4
d487 1
a487 1
.IP "\fB\-l\fR" 4
d490 1
a490 1
.IP "\fB\-m68000 | \-m68008 | \-m68010 | \-m68020 | \-m68030\fR" 4
d492 1
a492 2
.PD 0
.IP "\fB| \-m68040 | \-m68060 | \-m68302 | \-m68331 | \-m68332\fR" 4
d494 1
a494 1
.IP "\fB| \-m68333 | \-m68340 | \-mcpu32 | \-m5200\fR" 4
a495 1
.PD
d498 1
a498 1
.IP "\fB\-m68881 | \-m68882 | \-mno\-68881 | \-mno\-68882\fR" 4
d505 1
a505 1
.IP "\fB\-m68851 | \-mno\-68851\fR" 4
d510 3
a512 3
For details about the \s-1PDP\-11\s0 machine dependent features options,
see \f(CW@@ref\fR{PDP\-11\-Options}.
.IP "\fB\-mpic | \-mno\-pic\fR" 4
d514 3
a516 3
Generate position-independent (or position\-dependent) code.  The
default is \fB\-mpic\fR.
.IP "\fB\-mall\fR" 4
d518 1
a518 2
.PD 0
.IP "\fB\-mall\-extensions\fR" 4
a519 1
.PD
d521 1
a521 1
.IP "\fB\-mno\-extensions\fR" 4
d524 1
a524 1
.IP "\fB\-m\fR\fIextension\fR \fB| \-mno\-\fR\fIextension\fR" 4
d527 1
a527 1
.IP "\fB\-m\fR\fIcpu\fR" 4
d531 1
a531 1
.IP "\fB\-m\fR\fImachine\fR" 4
d538 1
a538 1
.IP "\fB\-mb\fR" 4
d541 1
a541 1
.IP "\fB\-ml\fR" 4
d547 2
a548 2
.IP "\fB\-m68hc11 | \-m68hc12 | \-m68hcs12\fR" 4
.IX Item "-m68hc11 | -m68hc12 | -m68hcs12"
d551 1
a551 13
.IP "\fB\-mshort\fR" 4
.IX Item "-mshort"
Specify to use the 16\-bit integer \s-1ABI\s0.
.IP "\fB\-mlong\fR" 4
.IX Item "-mlong"
Specify to use the 32\-bit integer \s-1ABI\s0.  
.IP "\fB\-mshort\-double\fR" 4
.IX Item "-mshort-double"
Specify to use the 32\-bit double \s-1ABI\s0.  
.IP "\fB\-mlong\-double\fR" 4
.IX Item "-mlong-double"
Specify to use the 64\-bit double \s-1ABI\s0.  
.IP "\fB\-\-force\-long\-branchs\fR" 4
d556 1
a556 1
.IP "\fB\-S | \-\-short\-branchs\fR" 4
d560 1
a560 1
.IP "\fB\-\-strict\-direct\-mode\fR" 4
d564 1
a564 1
.IP "\fB\-\-print\-insn\-syntax\fR" 4
d567 1
a567 1
.IP "\fB\-\-print\-opcodes\fR" 4
d570 1
a570 1
.IP "\fB\-\-generate\-example\fR" 4
d573 1
a573 1
This option is only useful for testing \fBas\fR.
d575 1
a575 1
The following options are available when \fBas\fR is configured
d577 1
a577 1
.IP "\fB\-Av6 | \-Av7 | \-Av8 | \-Asparclet | \-Asparclite\fR" 4
d579 1
a579 2
.PD 0
.IP "\fB\-Av8plus | \-Av8plusa | \-Av9 | \-Av9a\fR" 4
a580 1
.PD
d588 1
a588 1
.IP "\fB\-xarch=v8plus | \-xarch=v8plusa\fR" 4
d592 1
a592 1
.IP "\fB\-bump\fR" 4
a595 14
The following options are available when as is configured for the 'c54x
architecture. 
.IP "\fB\-mfar\-mode\fR" 4
.IX Item "-mfar-mode"
Enable extended addressing mode.  All addresses and relocations will assume
extended addressing (usually 23 bits).
.IP "\fB\-mcpu=\fR\fI\s-1CPU_VERSION\s0\fR" 4
.IX Item "-mcpu=CPU_VERSION"
Sets the \s-1CPU\s0 version being compiled for.
.IP "\fB\-merrors\-to\-file\fR \fI\s-1FILENAME\s0\fR" 4
.IX Item "-merrors-to-file FILENAME"
Redirect error output to a file, for broken systems which don't support such
behaviour in the shell.
.PP
d598 1
a598 1
.IP "\fB\-G\fR \fInum\fR" 4
d603 1
a603 1
.IP "\fB\-EB\fR" 4
d606 1
a606 1
.IP "\fB\-EL\fR" 4
d609 1
a609 1
.IP "\fB\-mips1\fR" 4
d611 1
a611 2
.PD 0
.IP "\fB\-mips2\fR" 4
d613 1
a613 1
.IP "\fB\-mips3\fR" 4
d615 1
a615 1
.IP "\fB\-mips4\fR" 4
d617 1
a617 3
.IP "\fB\-mips5\fR" 4
.IX Item "-mips5"
.IP "\fB\-mips32\fR" 4
a618 7
.IP "\fB\-mips32r2\fR" 4
.IX Item "-mips32r2"
.IP "\fB\-mips64\fR" 4
.IX Item "-mips64"
.IP "\fB\-mips64r2\fR" 4
.IX Item "-mips64r2"
.PD
d620 20
a639 87
\&\fB\-mips1\fR is an alias for \fB\-march=r3000\fR, \fB\-mips2\fR is an
alias for \fB\-march=r6000\fR, \fB\-mips3\fR is an alias for
\&\fB\-march=r4000\fR and \fB\-mips4\fR is an alias for \fB\-march=r8000\fR.
\&\fB\-mips5\fR, \fB\-mips32\fR, \fB\-mips32r2\fR, \fB\-mips64\fR, and
\&\fB\-mips64r2\fR
correspond to generic
\&\fB\s-1MIPS\s0 V\fR, \fB\s-1MIPS32\s0\fR, \fB\s-1MIPS32\s0 Release 2\fR, \fB\s-1MIPS64\s0\fR,
and \fB\s-1MIPS64\s0 Release 2\fR
\&\s-1ISA\s0 processors, respectively.
.IP "\fB\-march=\fR\fI\s-1CPU\s0\fR" 4
.IX Item "-march=CPU"
Generate code for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mtune=\fR\fIcpu\fR" 4
.IX Item "-mtune=cpu"
Schedule and tune for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mfix7000\fR" 4
.IX Item "-mfix7000"
.PD 0
.IP "\fB\-mno\-fix7000\fR" 4
.IX Item "-mno-fix7000"
.PD
Cause nops to be inserted if the read of the destination register
of an mfhi or mflo instruction occurs in the following two instructions.
.IP "\fB\-mdebug\fR" 4
.IX Item "-mdebug"
.PD 0
.IP "\fB\-no\-mdebug\fR" 4
.IX Item "-no-mdebug"
.PD
Cause stabs-style debugging output to go into an ECOFF-style .mdebug
section instead of the standard \s-1ELF\s0 .stabs sections.
.IP "\fB\-mpdr\fR" 4
.IX Item "-mpdr"
.PD 0
.IP "\fB\-mno\-pdr\fR" 4
.IX Item "-mno-pdr"
.PD
Control generation of \f(CW\*(C`.pdr\*(C'\fR sections.
.IP "\fB\-mgp32\fR" 4
.IX Item "-mgp32"
.PD 0
.IP "\fB\-mfp32\fR" 4
.IX Item "-mfp32"
.PD
The register sizes are normally inferred from the \s-1ISA\s0 and \s-1ABI\s0, but these
flags force a certain group of registers to be treated as 32 bits wide at
all times.  \fB\-mgp32\fR controls the size of general-purpose registers
and \fB\-mfp32\fR controls the size of floating-point registers.
.IP "\fB\-mips16\fR" 4
.IX Item "-mips16"
.PD 0
.IP "\fB\-no\-mips16\fR" 4
.IX Item "-no-mips16"
.PD
Generate code for the \s-1MIPS\s0 16 processor.  This is equivalent to putting
\&\f(CW\*(C`.set mips16\*(C'\fR at the start of the assembly file.  \fB\-no\-mips16\fR
turns off this option.
.IP "\fB\-mips3d\fR" 4
.IX Item "-mips3d"
.PD 0
.IP "\fB\-no\-mips3d\fR" 4
.IX Item "-no-mips3d"
.PD
Generate code for the \s-1MIPS\-3D\s0 Application Specific Extension.
This tells the assembler to accept \s-1MIPS\-3D\s0 instructions.
\&\fB\-no\-mips3d\fR turns off this option.
.IP "\fB\-mdmx\fR" 4
.IX Item "-mdmx"
.PD 0
.IP "\fB\-no\-mdmx\fR" 4
.IX Item "-no-mdmx"
.PD
Generate code for the \s-1MDMX\s0 Application Specific Extension.
This tells the assembler to accept \s-1MDMX\s0 instructions.
\&\fB\-no\-mdmx\fR turns off this option.
.IP "\fB\-\-construct\-floats\fR" 4
.IX Item "--construct-floats"
.PD 0
.IP "\fB\-\-no\-construct\-floats\fR" 4
.IX Item "--no-construct-floats"
.PD
The \fB\-\-no\-construct\-floats\fR option disables the construction of
double width floating point constants by loading the two halves of the
value into the two single width floating point registers that make up
the double width register.  By default \fB\-\-construct\-floats\fR is
selected, allowing construction of these floating point constants.
.IP "\fB\-\-emulation=\fR\fIname\fR" 4
d641 1
a641 1
This option causes \fBas\fR to emulate \fBas\fR configured
d649 1
a649 1
the default to little\- or big-endian as indicated by the \fBb\fR or \fBl\fR
d654 1
a654 1
\&\fBas\fR is configured for is a \s-1MIPS\s0 \s-1ELF\s0 or \s-1ECOFF\s0 target.
d656 1
a656 1
\&\fB\-\-enable\-targets=...\fR at configuration time must include support for
d663 1
a663 1
.IP "\fB\-nocpp\fR" 4
d665 1
a665 1
\&\fBas\fR ignores this option.  It is accepted for compatibility with
d667 1
a667 1
.IP "\fB\-\-trap\fR" 4
d669 1
a669 2
.PD 0
.IP "\fB\-\-no\-trap\fR" 4
d671 1
a671 1
.IP "\fB\-\-break\fR" 4
d673 1
a673 1
.IP "\fB\-\-no\-break\fR" 4
a674 1
.PD
d676 1
a676 1
\&\fB\-\-trap\fR or \fB\-\-no\-break\fR (which are synonyms) take a trap exception
d678 1
a678 1
\&\fB\-\-break\fR or \fB\-\-no\-trap\fR (also synonyms, and the default) take a
d680 1
a680 1
.IP "\fB\-n\fR" 4
d682 1
a682 1
When this option is used, \fBas\fR will issue a warning every
d687 1
a687 1
.IP "\fB\-jsri2bsr\fR" 4
d689 1
a689 2
.PD 0
.IP "\fB\-nojsri2bsr\fR" 4
a690 1
.PD
d693 1
a693 1
.IP "\fB\-sifilter\fR" 4
d695 1
a695 2
.PD 0
.IP "\fB\-nosifilter\fR" 4
a696 1
.PD
d699 1
a699 1
.IP "\fB\-relax\fR" 4
d702 1
a702 1
.IP "\fB\-mcpu=[210|340]\fR" 4
d706 1
a706 1
.IP "\fB\-EB\fR" 4
d709 1
a709 1
.IP "\fB\-EL\fR" 4
a711 34
.PP
See the info pages for documentation of the MMIX-specific options.
.PP
The following options are available when as is configured for
an Xtensa processor.
.IP "\fB\-\-text\-section\-literals | \-\-no\-text\-section\-literals\fR" 4
.IX Item "--text-section-literals | --no-text-section-literals"
With \fB\-\-text\-section\-literals\fR, literal pools are interspersed
in the text section.  The default is
\&\fB\-\-no\-text\-section\-literals\fR, which places literals in a
separate section in the output file.  These options only affect literals
referenced via PC-relative \f(CW\*(C`L32R\*(C'\fR instructions; literals for
absolute mode \f(CW\*(C`L32R\*(C'\fR instructions are handled separately.
.IP "\fB\-\-absolute\-literals | \-\-no\-absolute\-literals\fR" 4
.IX Item "--absolute-literals | --no-absolute-literals"
Indicate to the assembler whether \f(CW\*(C`L32R\*(C'\fR instructions use absolute
or PC-relative addressing.  The default is to assume absolute addressing
if the Xtensa processor includes the absolute \f(CW\*(C`L32R\*(C'\fR addressing
option.  Otherwise, only the PC-relative \f(CW\*(C`L32R\*(C'\fR mode can be used.
.IP "\fB\-\-target\-align | \-\-no\-target\-align\fR" 4
.IX Item "--target-align | --no-target-align"
Enable or disable automatic alignment to reduce branch penalties at the
expense of some code density.  The default is \fB\-\-target\-align\fR.
.IP "\fB\-\-longcalls | \-\-no\-longcalls\fR" 4
.IX Item "--longcalls | --no-longcalls"
Enable or disable transformation of call instructions to allow calls
across a greater range of addresses.  The default is
\&\fB\-\-no\-longcalls\fR.
.IP "\fB\-\-transform | \-\-no\-transform\fR" 4
.IX Item "--transform | --no-transform"
Enable or disable all assembler transformations of Xtensa instructions.
The default is \fB\-\-transform\fR;
\&\fB\-\-no\-transform\fR should be used only in the rare cases when the
instructions must be exactly as specified in the assembly source.
d717 1
a717 1
Copyright (C) 1991, 92, 93, 94, 95, 96, 97, 98, 99, 2000, 2001, 2002 Free Software Foundation, Inc.
d724 1
a724 1
section entitled ``\s-1GNU\s0 Free Documentation License''.
@


1.11.10.1.2.1
log
@Remove generated documentation and translation files from CVS.
@
text
@@


1.11.10.2
log
@Committing generated files for binutils 2.15.97.
@
text
@d131 1
a131 1
.TH AS 1 "2005-04-20" "binutils-2.15.97" "GNU Development Tools"
d325 1
a325 1
\&        gcc \-c \-g \-O \-Wa,\-alh,\-L file.c
@


1.11.10.3
log
@Update generated files on the branch.
@
text
@d131 1
a131 1
.TH AS 1 "2005-05-02" "binutils-2.16" "GNU Development Tools"
@


1.11.10.4
log
@Update generated files for binutils 2.16.1.
@
text
@d131 1
a131 1
.TH AS 1 "2005-06-12" "binutils-2.16.1" "GNU Development Tools"
@


1.11.8.1
log
@Generated files for the 2.15 branch.
@
text
@d1 2
a2 1
.\" Automatically generated by Pod::Man v1.37, Pod::Parser v1.14
d5 1
a5 1
.\" ========================================================================
d18 6
d31 1
d37 3
a39 3
.\" real vertical bar.  \*(C+ will give a nicer C++.  Capital omega is used to
.\" do unbreakable dashes and therefore won't be available.  \*(C` and \*(C'
.\" expand to `' in nroff, nothing in troff, for use with C<>.
d49 2
a50 2
.    ds C` ""
.    ds C' ""
d59 4
a62 4
.\" If the F register is turned on, we'll generate index entries on stderr for
.\" titles (.TH), headers (.SH), subsections (.Sh), items (.Ip), and index
.\" entries marked with X<> in POD.  Of course, you'll have to process the
.\" output yourself in some meaningful fashion.
d66 1
a66 1
..
d71 2
a72 2
.\" For nroff, turn off justification.  Always turn off hyphenation; it makes
.\" way too many mistakes in technical documents.
d77 1
d137 1
a137 1
.\" ========================================================================
d140 2
a141 1
.TH AS 1 "2004-04-09" "binutils-2.14.91" "GNU Development Tools"
d143 1
a143 1
AS \- the portable GNU assembler.
d146 52
a197 127
as [\fB\-a\fR[\fBcdhlns\fR][=\fIfile\fR]] [\fB\-D\fR] [\fB\-\-defsym\fR \fIsym\fR=\fIval\fR]
 [\fB\-f\fR] [\fB\-\-gstabs\fR] [\fB\-\-gstabs+\fR] [\fB\-\-gdwarf2\fR] [\fB\-\-help\fR]
 [\fB\-I\fR \fIdir\fR] [\fB\-J\fR] [\fB\-K\fR] [\fB\-L\fR]
 [\fB\-\-listing\-lhs\-width\fR=\fI\s-1NUM\s0\fR] [\fB\-\-listing\-lhs\-width2\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-listing\-rhs\-width\fR=\fI\s-1NUM\s0\fR] [\fB\-\-listing\-cont\-lines\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-keep\-locals\fR] [\fB\-o\fR \fIobjfile\fR] [\fB\-R\fR] [\fB\-\-statistics\fR] [\fB\-v\fR]
 [\fB\-version\fR] [\fB\-\-version\fR] [\fB\-W\fR] [\fB\-\-warn\fR] [\fB\-\-fatal\-warnings\fR] 
 [\fB\-w\fR] [\fB\-x\fR] [\fB\-Z\fR] [\fB\-\-target\-help\fR] [\fItarget-options\fR] 
 [\fB\-\-\fR|\fIfiles\fR ...]
.PP
\&\fITarget Alpha options:\fR
   [\fB\-m\fR\fIcpu\fR]
   [\fB\-mdebug\fR | \fB\-no\-mdebug\fR]
   [\fB\-relax\fR] [\fB\-g\fR] [\fB\-G\fR\fIsize\fR]
   [\fB\-F\fR] [\fB\-32addr\fR]
.PP
\&\fITarget \s-1ARC\s0 options:\fR
   [\fB\-marc[5|6|7|8]\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
.PP
\&\fITarget \s-1ARM\s0 options:\fR
   [\fB\-mcpu\fR=\fIprocessor\fR[+\fIextension\fR...]]
   [\fB\-march\fR=\fIarchitecture\fR[+\fIextension\fR...]]
   [\fB\-mfpu\fR=\fIfloating-point-format\fR]
   [\fB\-mfloat\-abi\fR=\fIabi\fR]
   [\fB\-mthumb\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
   [\fB\-mapcs\-32\fR|\fB\-mapcs\-26\fR|\fB\-mapcs\-float\fR|
    \fB\-mapcs\-reentrant\fR]
   [\fB\-mthumb\-interwork\fR] [\fB\-moabi\fR] [\fB\-k\fR]
.PP
\&\fITarget \s-1CRIS\s0 options:\fR
   [\fB\-\-underscore\fR | \fB\-\-no\-underscore\fR]
   [\fB\-\-pic\fR] [\fB\-N\fR]
   [\fB\-\-emulation=criself\fR | \fB\-\-emulation=crisaout\fR]
.PP
\&\fITarget D10V options:\fR
   [\fB\-O\fR]
.PP
\&\fITarget D30V options:\fR
   [\fB\-O\fR|\fB\-n\fR|\fB\-N\fR]
.PP
\&\fITarget i386 options:\fR
   [\fB\-\-32\fR|\fB\-\-64\fR] [\fB\-n\fR]
.PP
\&\fITarget i960 options:\fR
   [\fB\-ACA\fR|\fB\-ACA_A\fR|\fB\-ACB\fR|\fB\-ACC\fR|\fB\-AKA\fR|\fB\-AKB\fR|
    \fB\-AKC\fR|\fB\-AMC\fR]
   [\fB\-b\fR] [\fB\-no\-relax\fR]
.PP
\&\fITarget \s-1IP2K\s0 options:\fR
   [\fB\-mip2022\fR|\fB\-mip2022ext\fR]
.PP
\&\fITarget M32R options:\fR
   [\fB\-\-m32rx\fR|\fB\-\-[no\-]warn\-explicit\-parallel\-conflicts\fR|
   \fB\-\-W[n]p\fR]
.PP
\&\fITarget M680X0 options:\fR
   [\fB\-l\fR] [\fB\-m68000\fR|\fB\-m68010\fR|\fB\-m68020\fR|...]
.PP
\&\fITarget M68HC11 options:\fR
   [\fB\-m68hc11\fR|\fB\-m68hc12\fR|\fB\-m68hcs12\fR]
   [\fB\-mshort\fR|\fB\-mlong\fR]
   [\fB\-mshort\-double\fR|\fB\-mlong\-double\fR]
   [\fB\-\-force\-long\-branchs\fR] [\fB\-\-short\-branchs\fR]
   [\fB\-\-strict\-direct\-mode\fR] [\fB\-\-print\-insn\-syntax\fR]
   [\fB\-\-print\-opcodes\fR] [\fB\-\-generate\-example\fR]
.PP
\&\fITarget \s-1MCORE\s0 options:\fR
   [\fB\-jsri2bsr\fR] [\fB\-sifilter\fR] [\fB\-relax\fR]
   [\fB\-mcpu=[210|340]\fR]
.PP
\&\fITarget \s-1MIPS\s0 options:\fR
   [\fB\-nocpp\fR] [\fB\-EL\fR] [\fB\-EB\fR] [\fB\-O\fR[\fIoptimization level\fR]]
   [\fB\-g\fR[\fIdebug level\fR]] [\fB\-G\fR \fInum\fR] [\fB\-KPIC\fR] [\fB\-call_shared\fR]
   [\fB\-non_shared\fR] [\fB\-xgot\fR] [\fB\-\-membedded\-pic\fR]
   [\fB\-mabi\fR=\fI\s-1ABI\s0\fR] [\fB\-32\fR] [\fB\-n32\fR] [\fB\-64\fR] [\fB\-mfp32\fR] [\fB\-mgp32\fR]
   [\fB\-march\fR=\fI\s-1CPU\s0\fR] [\fB\-mtune\fR=\fI\s-1CPU\s0\fR] [\fB\-mips1\fR] [\fB\-mips2\fR]
   [\fB\-mips3\fR] [\fB\-mips4\fR] [\fB\-mips5\fR] [\fB\-mips32\fR] [\fB\-mips32r2\fR]
   [\fB\-mips64\fR] [\fB\-mips64r2\fR]
   [\fB\-construct\-floats\fR] [\fB\-no\-construct\-floats\fR]
   [\fB\-trap\fR] [\fB\-no\-break\fR] [\fB\-break\fR] [\fB\-no\-trap\fR]
   [\fB\-mfix7000\fR] [\fB\-mno\-fix7000\fR]
   [\fB\-mips16\fR] [\fB\-no\-mips16\fR]
   [\fB\-mips3d\fR] [\fB\-no\-mips3d\fR]
   [\fB\-mdmx\fR] [\fB\-no\-mdmx\fR]
   [\fB\-mdebug\fR] [\fB\-no\-mdebug\fR]
   [\fB\-mpdr\fR] [\fB\-mno\-pdr\fR]
.PP
\&\fITarget \s-1MMIX\s0 options:\fR
   [\fB\-\-fixed\-special\-register\-names\fR] [\fB\-\-globalize\-symbols\fR]
   [\fB\-\-gnu\-syntax\fR] [\fB\-\-relax\fR] [\fB\-\-no\-predefined\-symbols\fR]
   [\fB\-\-no\-expand\fR] [\fB\-\-no\-merge\-gregs\fR] [\fB\-x\fR]
   [\fB\-\-linker\-allocated\-gregs\fR]
.PP
\&\fITarget \s-1PDP11\s0 options:\fR
   [\fB\-mpic\fR|\fB\-mno\-pic\fR] [\fB\-mall\fR] [\fB\-mno\-extensions\fR]
   [\fB\-m\fR\fIextension\fR|\fB\-mno\-\fR\fIextension\fR]
   [\fB\-m\fR\fIcpu\fR] [\fB\-m\fR\fImachine\fR]  
.PP
\&\fITarget picoJava options:\fR
   [\fB\-mb\fR|\fB\-me\fR]
.PP
\&\fITarget PowerPC options:\fR
   [\fB\-mpwrx\fR|\fB\-mpwr2\fR|\fB\-mpwr\fR|\fB\-m601\fR|\fB\-mppc\fR|\fB\-mppc32\fR|\fB\-m603\fR|\fB\-m604\fR|
    \fB\-m403\fR|\fB\-m405\fR|\fB\-mppc64\fR|\fB\-m620\fR|\fB\-mppc64bridge\fR|\fB\-mbooke\fR|
    \fB\-mbooke32\fR|\fB\-mbooke64\fR]
   [\fB\-mcom\fR|\fB\-many\fR|\fB\-maltivec\fR] [\fB\-memb\fR]
   [\fB\-mregnames\fR|\fB\-mno\-regnames\fR]
   [\fB\-mrelocatable\fR|\fB\-mrelocatable\-lib\fR]
   [\fB\-mlittle\fR|\fB\-mlittle\-endian\fR|\fB\-mbig\fR|\fB\-mbig\-endian\fR]
   [\fB\-msolaris\fR|\fB\-mno\-solaris\fR]
.PP
\&\fITarget \s-1SPARC\s0 options:\fR
   [\fB\-Av6\fR|\fB\-Av7\fR|\fB\-Av8\fR|\fB\-Asparclet\fR|\fB\-Asparclite\fR
    \fB\-Av8plus\fR|\fB\-Av8plusa\fR|\fB\-Av9\fR|\fB\-Av9a\fR]
   [\fB\-xarch=v8plus\fR|\fB\-xarch=v8plusa\fR] [\fB\-bump\fR]
   [\fB\-32\fR|\fB\-64\fR]
.PP
\&\fITarget \s-1TIC54X\s0 options:\fR
 [\fB\-mcpu=54[123589]\fR|\fB\-mcpu=54[56]lp\fR] [\fB\-mfar\-mode\fR|\fB\-mf\fR] 
 [\fB\-merrors\-to\-file\fR \fI<filename>\fR|\fB\-me\fR \fI<filename>\fR]
.PP
\&\fITarget Xtensa options:\fR
 [\fB\-\-[no\-]density\fR] [\fB\-\-[no\-]relax\fR] [\fB\-\-[no\-]generics\fR]
 [\fB\-\-[no\-]text\-section\-literals\fR]
 [\fB\-\-[no\-]target\-align\fR] [\fB\-\-[no\-]longcalls\fR]
d200 1
a200 1
\&\s-1GNU\s0 \fBas\fR is really a family of assemblers.
d207 3
a209 3
\&\fBas\fR is primarily intended to assemble the output of the
\&\s-1GNU\s0 C compiler \f(CW\*(C`gcc\*(C'\fR for use by the linker
\&\f(CW\*(C`ld\*(C'\fR.  Nevertheless, we've tried to make \fBas\fR
d213 1
a213 1
This doesn't mean \fBas\fR always uses the same syntax as another
d217 1
a217 1
Each time you run \fBas\fR it assembles exactly one source
d221 1
a221 1
You give \fBas\fR a command line that has zero or more input file
d226 3
a228 3
If you give \fBas\fR no file names it attempts to read one input file
from the \fBas\fR standard input, which is normally your terminal.  You
may have to type \fBctl-D\fR to tell \fBas\fR there is no more program
d231 1
a231 1
Use \fB\-\-\fR if you need to explicitly name the standard input file
d234 1
a234 1
If the source is empty, \fBas\fR produces a small, empty object
d237 1
a237 1
\&\fBas\fR may write warnings and error messages to the standard error
d239 2
a240 2
runs \fBas\fR automatically.  Warnings report an assumption made so
that \fBas\fR could keep assembling a flawed program; errors report a
d243 1
a243 1
If you are invoking \fBas\fR via the \s-1GNU\s0 C compiler,
a250 1
.PP
d252 1
a252 1
standard output with high-level and assembly source) and \fB\-L\fR (retain
d262 1
a262 1
.IP "\fB\-a[cdhlmns]\fR" 4
d266 1
a266 1
.IP "\fB\-ac\fR" 4
d269 1
a269 1
.IP "\fB\-ad\fR" 4
d272 1
a272 1
.IP "\fB\-ah\fR" 4
d275 1
a275 1
.IP "\fB\-al\fR" 4
d278 1
a278 1
.IP "\fB\-am\fR" 4
d281 1
a281 1
.IP "\fB\-an\fR" 4
d284 1
a284 1
.IP "\fB\-as\fR" 4
d287 1
a287 1
.IP "\fB=file\fR" 4
d297 1
a297 1
.IP "\fB\-D\fR" 4
d301 1
a301 1
.IP "\fB\-\-defsym\fR \fIsym\fR\fB=\fR\fIvalue\fR" 4
d306 1
a306 1
.IP "\fB\-f\fR" 4
d310 1
a310 1
.IP "\fB\-\-gstabs\fR" 4
d314 1
a314 8
.IP "\fB\-\-gstabs+\fR" 4
.IX Item "--gstabs+"
Generate stabs debugging information for each assembler line, with \s-1GNU\s0
extensions that probably only gdb can handle, and that could make other
debuggers crash or refuse to read your program.  This
may help debugging assembler code.  Currently the only \s-1GNU\s0 extension is
the location of the current working directory at assembling time.
.IP "\fB\-\-gdwarf2\fR" 4
d317 1
a317 1
may help debugging assembler code, if the debugger can handle it.  Note\-\-\-this
d319 1
a319 1
.IP "\fB\-\-help\fR" 4
d322 1
a322 1
.IP "\fB\-\-target\-help\fR" 4
d325 1
a325 1
.IP "\fB\-I\fR \fIdir\fR" 4
d328 1
a328 1
.IP "\fB\-J\fR" 4
d331 1
a331 1
.IP "\fB\-K\fR" 4
d333 2
a334 2
Issue warnings when difference tables altered for long displacements.
.IP "\fB\-L\fR" 4
d336 1
a336 2
.PD 0
.IP "\fB\-\-keep\-locals\fR" 4
a337 1
.PD
d341 1
a341 1
.IP "\fB\-\-listing\-lhs\-width=\fR\fInumber\fR" 4
d345 1
a345 1
.IP "\fB\-\-listing\-lhs\-width2=\fR\fInumber\fR" 4
d349 1
a349 1
.IP "\fB\-\-listing\-rhs\-width=\fR\fInumber\fR" 4
d353 1
a353 1
.IP "\fB\-\-listing\-cont\-lines=\fR\fInumber\fR" 4
d357 1
a357 1
.IP "\fB\-o\fR \fIobjfile\fR" 4
d359 2
a360 2
Name the object-file output from \fBas\fR \fIobjfile\fR.
.IP "\fB\-R\fR" 4
d363 1
a363 1
.IP "\fB\-\-statistics\fR" 4
d367 1
a367 1
.IP "\fB\-\-strip\-local\-absolute\fR" 4
d370 1
a370 1
.IP "\fB\-v\fR" 4
d372 1
a372 2
.PD 0
.IP "\fB\-version\fR" 4
d374 2
a375 3
.PD
Print the \fBas\fR version.
.IP "\fB\-\-version\fR" 4
d377 2
a378 2
Print the \fBas\fR version and exit.
.IP "\fB\-W\fR" 4
d380 1
a380 2
.PD 0
.IP "\fB\-\-no\-warn\fR" 4
a381 1
.PD
d383 1
a383 1
.IP "\fB\-\-fatal\-warnings\fR" 4
d386 1
a386 1
.IP "\fB\-\-warn\fR" 4
d389 1
a389 1
.IP "\fB\-w\fR" 4
d392 1
a392 1
.IP "\fB\-x\fR" 4
d395 1
a395 1
.IP "\fB\-Z\fR" 4
d398 1
a398 1
.IP "\fB\-\- |\fR \fIfiles\fR \fB...\fR" 4
d404 1
a404 1
.IP "\fB\-marc[5|6|7|8]\fR" 4
d407 1
a407 1
.IP "\fB\-EB | \-EL\fR" 4
d413 2
a414 2
.IP "\fB\-mcpu=\fR\fIprocessor\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-mcpu=processor[+extension...]"
d416 2
a417 2
.IP "\fB\-march=\fR\fIarchitecture\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-march=architecture[+extension...]"
d419 5
a423 2
.IP "\fB\-mfpu=\fR\fIfloating-point-format\fR" 4
.IX Item "-mfpu=floating-point-format"
d425 1
a425 7
.IP "\fB\-mfloat\-abi=\fR\fIabi\fR" 4
.IX Item "-mfloat-abi=abi"
Select which floating point \s-1ABI\s0 is in use.
.IP "\fB\-mthumb\fR" 4
.IX Item "-mthumb"
Enable Thumb only instruction decoding.
.IP "\fB\-mapcs\-32 | \-mapcs\-26 | \-mapcs\-float | \-mapcs\-reentrant | \-moabi\fR" 4
d428 1
a428 1
.IP "\fB\-EB | \-EL\fR" 4
d431 1
a431 1
.IP "\fB\-mthumb\-interwork\fR" 4
d435 1
a435 1
.IP "\fB\-k\fR" 4
a438 2
See the info pages for documentation of the CRIS-specific options.
.PP
d441 1
a441 1
.IP "\fB\-O\fR" 4
d447 1
a447 1
.IP "\fB\-O\fR" 4
d450 1
a450 1
.IP "\fB\-n\fR" 4
d453 1
a453 1
.IP "\fB\-N\fR" 4
d459 1
a459 1
.IP "\fB\-ACA | \-ACA_A | \-ACB | \-ACC | \-AKA | \-AKB | \-AKC | \-AMC\fR" 4
d462 1
a462 1
.IP "\fB\-b\fR" 4
d465 1
a465 1
.IP "\fB\-no\-relax\fR" 4
d471 2
a472 12
Ubicom \s-1IP2K\s0 series.
.IP "\fB\-mip2022ext\fR" 4
.IX Item "-mip2022ext"
Specifies that the extended \s-1IP2022\s0 instructions are allowed.
.IP "\fB\-mip2022\fR" 4
.IX Item "-mip2022"
Restores the default behaviour, which restricts the permitted instructions to
just the basic \s-1IP2022\s0 ones.
.PP
The following options are available when as is configured for the
Renesas M32R (formerly Mitsubishi M32R) series.
.IP "\fB\-\-m32rx\fR" 4
d476 1
a476 1
.IP "\fB\-\-warn\-explicit\-parallel\-conflicts or \-\-Wp\fR" 4
d480 1
a480 1
.IP "\fB\-\-no\-warn\-explicit\-parallel\-conflicts or \-\-Wnp\fR" 4
d487 1
a487 1
.IP "\fB\-l\fR" 4
d490 1
a490 1
.IP "\fB\-m68000 | \-m68008 | \-m68010 | \-m68020 | \-m68030\fR" 4
d492 1
a492 2
.PD 0
.IP "\fB| \-m68040 | \-m68060 | \-m68302 | \-m68331 | \-m68332\fR" 4
d494 1
a494 1
.IP "\fB| \-m68333 | \-m68340 | \-mcpu32 | \-m5200\fR" 4
a495 1
.PD
d498 1
a498 1
.IP "\fB\-m68881 | \-m68882 | \-mno\-68881 | \-mno\-68882\fR" 4
d505 1
a505 1
.IP "\fB\-m68851 | \-mno\-68851\fR" 4
d510 3
a512 3
For details about the \s-1PDP\-11\s0 machine dependent features options,
see \f(CW@@ref\fR{PDP\-11\-Options}.
.IP "\fB\-mpic | \-mno\-pic\fR" 4
d514 3
a516 3
Generate position-independent (or position\-dependent) code.  The
default is \fB\-mpic\fR.
.IP "\fB\-mall\fR" 4
d518 1
a518 2
.PD 0
.IP "\fB\-mall\-extensions\fR" 4
a519 1
.PD
d521 1
a521 1
.IP "\fB\-mno\-extensions\fR" 4
d524 1
a524 1
.IP "\fB\-m\fR\fIextension\fR \fB| \-mno\-\fR\fIextension\fR" 4
d527 1
a527 1
.IP "\fB\-m\fR\fIcpu\fR" 4
d531 1
a531 1
.IP "\fB\-m\fR\fImachine\fR" 4
d538 1
a538 1
.IP "\fB\-mb\fR" 4
d541 1
a541 1
.IP "\fB\-ml\fR" 4
d547 2
a548 2
.IP "\fB\-m68hc11 | \-m68hc12 | \-m68hcs12\fR" 4
.IX Item "-m68hc11 | -m68hc12 | -m68hcs12"
d551 1
a551 13
.IP "\fB\-mshort\fR" 4
.IX Item "-mshort"
Specify to use the 16\-bit integer \s-1ABI\s0.
.IP "\fB\-mlong\fR" 4
.IX Item "-mlong"
Specify to use the 32\-bit integer \s-1ABI\s0.  
.IP "\fB\-mshort\-double\fR" 4
.IX Item "-mshort-double"
Specify to use the 32\-bit double \s-1ABI\s0.  
.IP "\fB\-mlong\-double\fR" 4
.IX Item "-mlong-double"
Specify to use the 64\-bit double \s-1ABI\s0.  
.IP "\fB\-\-force\-long\-branchs\fR" 4
d556 1
a556 1
.IP "\fB\-S | \-\-short\-branchs\fR" 4
d560 1
a560 1
.IP "\fB\-\-strict\-direct\-mode\fR" 4
d564 1
a564 1
.IP "\fB\-\-print\-insn\-syntax\fR" 4
d567 1
a567 1
.IP "\fB\-\-print\-opcodes\fR" 4
d570 1
a570 1
.IP "\fB\-\-generate\-example\fR" 4
d573 1
a573 1
This option is only useful for testing \fBas\fR.
d575 1
a575 1
The following options are available when \fBas\fR is configured
d577 1
a577 1
.IP "\fB\-Av6 | \-Av7 | \-Av8 | \-Asparclet | \-Asparclite\fR" 4
d579 1
a579 2
.PD 0
.IP "\fB\-Av8plus | \-Av8plusa | \-Av9 | \-Av9a\fR" 4
a580 1
.PD
d588 1
a588 1
.IP "\fB\-xarch=v8plus | \-xarch=v8plusa\fR" 4
d592 1
a592 1
.IP "\fB\-bump\fR" 4
a595 14
The following options are available when as is configured for the 'c54x
architecture. 
.IP "\fB\-mfar\-mode\fR" 4
.IX Item "-mfar-mode"
Enable extended addressing mode.  All addresses and relocations will assume
extended addressing (usually 23 bits).
.IP "\fB\-mcpu=\fR\fI\s-1CPU_VERSION\s0\fR" 4
.IX Item "-mcpu=CPU_VERSION"
Sets the \s-1CPU\s0 version being compiled for.
.IP "\fB\-merrors\-to\-file\fR \fI\s-1FILENAME\s0\fR" 4
.IX Item "-merrors-to-file FILENAME"
Redirect error output to a file, for broken systems which don't support such
behaviour in the shell.
.PP
d598 1
a598 1
.IP "\fB\-G\fR \fInum\fR" 4
d603 1
a603 1
.IP "\fB\-EB\fR" 4
d606 1
a606 1
.IP "\fB\-EL\fR" 4
d609 1
a609 1
.IP "\fB\-mips1\fR" 4
d611 1
a611 2
.PD 0
.IP "\fB\-mips2\fR" 4
d613 1
a613 1
.IP "\fB\-mips3\fR" 4
d615 1
a615 1
.IP "\fB\-mips4\fR" 4
d617 1
a617 3
.IP "\fB\-mips5\fR" 4
.IX Item "-mips5"
.IP "\fB\-mips32\fR" 4
a618 7
.IP "\fB\-mips32r2\fR" 4
.IX Item "-mips32r2"
.IP "\fB\-mips64\fR" 4
.IX Item "-mips64"
.IP "\fB\-mips64r2\fR" 4
.IX Item "-mips64r2"
.PD
d620 20
a639 87
\&\fB\-mips1\fR is an alias for \fB\-march=r3000\fR, \fB\-mips2\fR is an
alias for \fB\-march=r6000\fR, \fB\-mips3\fR is an alias for
\&\fB\-march=r4000\fR and \fB\-mips4\fR is an alias for \fB\-march=r8000\fR.
\&\fB\-mips5\fR, \fB\-mips32\fR, \fB\-mips32r2\fR, \fB\-mips64\fR, and
\&\fB\-mips64r2\fR
correspond to generic
\&\fB\s-1MIPS\s0 V\fR, \fB\s-1MIPS32\s0\fR, \fB\s-1MIPS32\s0 Release 2\fR, \fB\s-1MIPS64\s0\fR,
and \fB\s-1MIPS64\s0 Release 2\fR
\&\s-1ISA\s0 processors, respectively.
.IP "\fB\-march=\fR\fI\s-1CPU\s0\fR" 4
.IX Item "-march=CPU"
Generate code for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mtune=\fR\fIcpu\fR" 4
.IX Item "-mtune=cpu"
Schedule and tune for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mfix7000\fR" 4
.IX Item "-mfix7000"
.PD 0
.IP "\fB\-mno\-fix7000\fR" 4
.IX Item "-mno-fix7000"
.PD
Cause nops to be inserted if the read of the destination register
of an mfhi or mflo instruction occurs in the following two instructions.
.IP "\fB\-mdebug\fR" 4
.IX Item "-mdebug"
.PD 0
.IP "\fB\-no\-mdebug\fR" 4
.IX Item "-no-mdebug"
.PD
Cause stabs-style debugging output to go into an ECOFF-style .mdebug
section instead of the standard \s-1ELF\s0 .stabs sections.
.IP "\fB\-mpdr\fR" 4
.IX Item "-mpdr"
.PD 0
.IP "\fB\-mno\-pdr\fR" 4
.IX Item "-mno-pdr"
.PD
Control generation of \f(CW\*(C`.pdr\*(C'\fR sections.
.IP "\fB\-mgp32\fR" 4
.IX Item "-mgp32"
.PD 0
.IP "\fB\-mfp32\fR" 4
.IX Item "-mfp32"
.PD
The register sizes are normally inferred from the \s-1ISA\s0 and \s-1ABI\s0, but these
flags force a certain group of registers to be treated as 32 bits wide at
all times.  \fB\-mgp32\fR controls the size of general-purpose registers
and \fB\-mfp32\fR controls the size of floating-point registers.
.IP "\fB\-mips16\fR" 4
.IX Item "-mips16"
.PD 0
.IP "\fB\-no\-mips16\fR" 4
.IX Item "-no-mips16"
.PD
Generate code for the \s-1MIPS\s0 16 processor.  This is equivalent to putting
\&\f(CW\*(C`.set mips16\*(C'\fR at the start of the assembly file.  \fB\-no\-mips16\fR
turns off this option.
.IP "\fB\-mips3d\fR" 4
.IX Item "-mips3d"
.PD 0
.IP "\fB\-no\-mips3d\fR" 4
.IX Item "-no-mips3d"
.PD
Generate code for the \s-1MIPS\-3D\s0 Application Specific Extension.
This tells the assembler to accept \s-1MIPS\-3D\s0 instructions.
\&\fB\-no\-mips3d\fR turns off this option.
.IP "\fB\-mdmx\fR" 4
.IX Item "-mdmx"
.PD 0
.IP "\fB\-no\-mdmx\fR" 4
.IX Item "-no-mdmx"
.PD
Generate code for the \s-1MDMX\s0 Application Specific Extension.
This tells the assembler to accept \s-1MDMX\s0 instructions.
\&\fB\-no\-mdmx\fR turns off this option.
.IP "\fB\-\-construct\-floats\fR" 4
.IX Item "--construct-floats"
.PD 0
.IP "\fB\-\-no\-construct\-floats\fR" 4
.IX Item "--no-construct-floats"
.PD
The \fB\-\-no\-construct\-floats\fR option disables the construction of
double width floating point constants by loading the two halves of the
value into the two single width floating point registers that make up
the double width register.  By default \fB\-\-construct\-floats\fR is
selected, allowing construction of these floating point constants.
.IP "\fB\-\-emulation=\fR\fIname\fR" 4
d641 1
a641 1
This option causes \fBas\fR to emulate \fBas\fR configured
d649 1
a649 1
the default to little\- or big-endian as indicated by the \fBb\fR or \fBl\fR
d654 1
a654 1
\&\fBas\fR is configured for is a \s-1MIPS\s0 \s-1ELF\s0 or \s-1ECOFF\s0 target.
d656 1
a656 1
\&\fB\-\-enable\-targets=...\fR at configuration time must include support for
d663 1
a663 1
.IP "\fB\-nocpp\fR" 4
d665 1
a665 1
\&\fBas\fR ignores this option.  It is accepted for compatibility with
d667 1
a667 1
.IP "\fB\-\-trap\fR" 4
d669 1
a669 2
.PD 0
.IP "\fB\-\-no\-trap\fR" 4
d671 1
a671 1
.IP "\fB\-\-break\fR" 4
d673 1
a673 1
.IP "\fB\-\-no\-break\fR" 4
a674 1
.PD
d676 1
a676 1
\&\fB\-\-trap\fR or \fB\-\-no\-break\fR (which are synonyms) take a trap exception
d678 1
a678 1
\&\fB\-\-break\fR or \fB\-\-no\-trap\fR (also synonyms, and the default) take a
d680 1
a680 1
.IP "\fB\-n\fR" 4
d682 1
a682 1
When this option is used, \fBas\fR will issue a warning every
d687 1
a687 1
.IP "\fB\-jsri2bsr\fR" 4
d689 1
a689 2
.PD 0
.IP "\fB\-nojsri2bsr\fR" 4
a690 1
.PD
d693 1
a693 1
.IP "\fB\-sifilter\fR" 4
d695 1
a695 2
.PD 0
.IP "\fB\-nosifilter\fR" 4
a696 1
.PD
d699 1
a699 1
.IP "\fB\-relax\fR" 4
d702 1
a702 1
.IP "\fB\-mcpu=[210|340]\fR" 4
d706 1
a706 1
.IP "\fB\-EB\fR" 4
d709 1
a709 1
.IP "\fB\-EL\fR" 4
a711 37
.PP
See the info pages for documentation of the MMIX-specific options.
.PP
The following options are available when as is configured for
an Xtensa processor.
.IP "\fB\-\-density | \-\-no\-density\fR" 4
.IX Item "--density | --no-density"
Enable or disable use of instructions from the Xtensa code density
option.  This is enabled by default when the Xtensa processor supports
the code density option.
.IP "\fB\-\-relax | \-\-no\-relax\fR" 4
.IX Item "--relax | --no-relax"
Enable or disable instruction relaxation.  This is enabled by default.
Note: In the current implementation, these options also control whether
assembler optimizations are performed, making these options equivalent
to \fB\-\-generics\fR and \fB\-\-no\-generics\fR.
.IP "\fB\-\-generics | \-\-no\-generics\fR" 4
.IX Item "--generics | --no-generics"
Enable or disable all assembler transformations of Xtensa instructions.
The default is \fB\-\-generics\fR;
\&\fB\-\-no\-generics\fR should be used only in the rare cases when the
instructions must be exactly as specified in the assembly source.
.IP "\fB\-\-text\-section\-literals | \-\-no\-text\-section\-literals\fR" 4
.IX Item "--text-section-literals | --no-text-section-literals"
With \fB\-\-text\-section\-literals\fR, literal pools are interspersed
in the text section.  The default is
\&\fB\-\-no\-text\-section\-literals\fR, which places literals in a
separate section in the output file.
.IP "\fB\-\-target\-align | \-\-no\-target\-align\fR" 4
.IX Item "--target-align | --no-target-align"
Enable or disable automatic alignment to reduce branch penalties at the
expense of some code density.  The default is \fB\-\-target\-align\fR.
.IP "\fB\-\-longcalls | \-\-no\-longcalls\fR" 4
.IX Item "--longcalls | --no-longcalls"
Enable or disable transformation of call instructions to allow calls
across a greater range of addresses.  The default is
\&\fB\-\-no\-longcalls\fR.
d717 1
a717 1
Copyright (C) 1991, 92, 93, 94, 95, 96, 97, 98, 99, 2000, 2001, 2002 Free Software Foundation, Inc.
d724 1
a724 1
section entitled ``\s-1GNU\s0 Free Documentation License''.
@


1.11.8.2
log
@Additional merges to branch for 2.15.
@
text
@d131 1
a131 1
.TH AS 1 "2004-05-07" "binutils-2.14.91" "GNU Development Tools"
@


1.11.8.3
log
@Merge or32-rtems, French translation, and ARM mapping symbol testsuite fix
to 2.15.
@
text
@d131 1
a131 1
.TH AS 1 "2004-05-07" "binutils-2.14.92" "GNU Development Tools"
@


1.11.8.4
log
@Update generated files for 2.15.
@
text
@d131 1
a131 1
.TH AS 1 "2004-05-17" "binutils-2.15" "GNU Development Tools"
@


1.11.6.1
log
@Add generated files on 2.14 branch.
@
text
@d1 2
a2 1
.\" Automatically generated by Pod::Man v1.34, Pod::Parser v1.13
d5 1
a5 1
.\" ========================================================================
d18 6
d31 1
d37 3
a39 3
.\" real vertical bar.  \*(C+ will give a nicer C++.  Capital omega is used to
.\" do unbreakable dashes and therefore won't be available.  \*(C` and \*(C'
.\" expand to `' in nroff, nothing in troff, for use with C<>.
d49 2
a50 2
.    ds C` ""
.    ds C' ""
d59 4
a62 4
.\" If the F register is turned on, we'll generate index entries on stderr for
.\" titles (.TH), headers (.SH), subsections (.Sh), items (.Ip), and index
.\" entries marked with X<> in POD.  Of course, you'll have to process the
.\" output yourself in some meaningful fashion.
d66 1
a66 1
..
d71 2
a72 2
.\" For nroff, turn off justification.  Always turn off hyphenation; it makes
.\" way too many mistakes in technical documents.
d77 1
d137 1
a137 1
.\" ========================================================================
d140 2
a141 1
.TH AS 1 "2003-04-27" "binutils-2.13.90" "GNU Development Tools"
d143 1
a143 1
AS \- the portable GNU assembler.
d146 52
a197 125
as [\fB\-a\fR[\fBcdhlns\fR][=\fIfile\fR]] [\fB\-D\fR] [\fB\-\-defsym\fR \fIsym\fR=\fIval\fR]
 [\fB\-f\fR] [\fB\-\-gstabs\fR] [\fB\-\-gdwarf2\fR] [\fB\-\-help\fR] [\fB\-I\fR \fIdir\fR] 
 [\fB\-J\fR] [\fB\-K\fR] [\fB\-L\fR]
 [\fB\-\-listing\-lhs\-width\fR=\fI\s-1NUM\s0\fR] [\fB\-\-listing\-lhs\-width2\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-listing\-rhs\-width\fR=\fI\s-1NUM\s0\fR] [\fB\-\-listing\-cont\-lines\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-keep\-locals\fR] [\fB\-o\fR \fIobjfile\fR] [\fB\-R\fR] [\fB\-\-statistics\fR] [\fB\-v\fR]
 [\fB\-version\fR] [\fB\-\-version\fR] [\fB\-W\fR] [\fB\-\-warn\fR] [\fB\-\-fatal\-warnings\fR] 
 [\fB\-w\fR] [\fB\-x\fR] [\fB\-Z\fR] [\fB\-\-target\-help\fR] [\fItarget-options\fR] 
 [\fB\-\-\fR|\fIfiles\fR ...]
.PP
\&\fITarget Alpha options:\fR
   [\fB\-m\fR\fIcpu\fR]
   [\fB\-mdebug\fR | \fB\-no\-mdebug\fR]
   [\fB\-relax\fR] [\fB\-g\fR] [\fB\-G\fR\fIsize\fR]
   [\fB\-F\fR] [\fB\-32addr\fR]
.PP
\&\fITarget \s-1ARC\s0 options:\fR
   [\fB\-marc[5|6|7|8]\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
.PP
\&\fITarget \s-1ARM\s0 options:\fR
   [\fB\-mcpu\fR=\fIprocessor\fR[+\fIextension\fR...]]
   [\fB\-march\fR=\fIarchitecture\fR[+\fIextension\fR...]]
   [\fB\-mfpu\fR=\fIfloating-point-fromat\fR]
   [\fB\-mthumb\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
   [\fB\-mapcs\-32\fR|\fB\-mapcs\-26\fR|\fB\-mapcs\-float\fR|
    \fB\-mapcs\-reentrant\fR]
   [\fB\-mthumb\-interwork\fR] [\fB\-moabi\fR] [\fB\-k\fR]
.PP
\&\fITarget \s-1CRIS\s0 options:\fR
   [\fB\-\-underscore\fR | \fB\-\-no\-underscore\fR]
   [\fB\-\-pic\fR] [\fB\-N\fR]
   [\fB\-\-emulation=criself\fR | \fB\-\-emulation=crisaout\fR]
.PP
\&\fITarget D10V options:\fR
   [\fB\-O\fR]
.PP
\&\fITarget D30V options:\fR
   [\fB\-O\fR|\fB\-n\fR|\fB\-N\fR]
.PP
\&\fITarget i386 options:\fR
   [\fB\-\-32\fR|\fB\-\-64\fR]
.PP
\&\fITarget i960 options:\fR
   [\fB\-ACA\fR|\fB\-ACA_A\fR|\fB\-ACB\fR|\fB\-ACC\fR|\fB\-AKA\fR|\fB\-AKB\fR|
    \fB\-AKC\fR|\fB\-AMC\fR]
   [\fB\-b\fR] [\fB\-no\-relax\fR]
.PP
\&\fITarget \s-1IP2K\s0 options:\fR
   [\fB\-mip2022\fR|\fB\-mip2022ext\fR]
.PP
\&\fITarget M32R options:\fR
   [\fB\-\-m32rx\fR|\fB\-\-[no\-]warn\-explicit\-parallel\-conflicts\fR|
   \fB\-\-W[n]p\fR]
.PP
\&\fITarget M680X0 options:\fR
   [\fB\-l\fR] [\fB\-m68000\fR|\fB\-m68010\fR|\fB\-m68020\fR|...]
.PP
\&\fITarget M68HC11 options:\fR
   [\fB\-m68hc11\fR|\fB\-m68hc12\fR|\fB\-m68hcs12\fR]
   [\fB\-mshort\fR|\fB\-mlong\fR]
   [\fB\-mshort\-double\fR|\fB\-mlong\-double\fR]
   [\fB\-\-force\-long\-branchs\fR] [\fB\-\-short\-branchs\fR]
   [\fB\-\-strict\-direct\-mode\fR] [\fB\-\-print\-insn\-syntax\fR]
   [\fB\-\-print\-opcodes\fR] [\fB\-\-generate\-example\fR]
.PP
\&\fITarget \s-1MCORE\s0 options:\fR
   [\fB\-jsri2bsr\fR] [\fB\-sifilter\fR] [\fB\-relax\fR]
   [\fB\-mcpu=[210|340]\fR]
.PP
\&\fITarget \s-1MIPS\s0 options:\fR
   [\fB\-nocpp\fR] [\fB\-EL\fR] [\fB\-EB\fR] [\fB\-n\fR] [\fB\-O\fR[\fIoptimization level\fR]]
   [\fB\-g\fR[\fIdebug level\fR]] [\fB\-G\fR \fInum\fR] [\fB\-KPIC\fR] [\fB\-call_shared\fR]
   [\fB\-non_shared\fR] [\fB\-xgot\fR] [\fB\-\-membedded\-pic\fR]
   [\fB\-mabi\fR=\fI\s-1ABI\s0\fR] [\fB\-32\fR] [\fB\-n32\fR] [\fB\-64\fR] [\fB\-mfp32\fR] [\fB\-mgp32\fR]
   [\fB\-march\fR=\fI\s-1CPU\s0\fR] [\fB\-mtune\fR=\fI\s-1CPU\s0\fR] [\fB\-mips1\fR] [\fB\-mips2\fR]
   [\fB\-mips3\fR] [\fB\-mips4\fR] [\fB\-mips5\fR] [\fB\-mips32\fR] [\fB\-mips32r2\fR]
   [\fB\-mips64\fR]
   [\fB\-construct\-floats\fR] [\fB\-no\-construct\-floats\fR]
   [\fB\-trap\fR] [\fB\-no\-break\fR] [\fB\-break\fR] [\fB\-no\-trap\fR]
   [\fB\-mfix7000\fR] [\fB\-mno\-fix7000\fR]
   [\fB\-mips16\fR] [\fB\-no\-mips16\fR]
   [\fB\-mips3d\fR] [\fB\-no\-mips3d\fR]
   [\fB\-mdmx\fR] [\fB\-no\-mdmx\fR]
   [\fB\-mdebug\fR] [\fB\-no\-mdebug\fR]
.PP
\&\fITarget \s-1MMIX\s0 options:\fR
   [\fB\-\-fixed\-special\-register\-names\fR] [\fB\-\-globalize\-symbols\fR]
   [\fB\-\-gnu\-syntax\fR] [\fB\-\-relax\fR] [\fB\-\-no\-predefined\-symbols\fR]
   [\fB\-\-no\-expand\fR] [\fB\-\-no\-merge\-gregs\fR] [\fB\-x\fR]
   [\fB\-\-linker\-allocated\-gregs\fR]
.PP
\&\fITarget \s-1PDP11\s0 options:\fR
   [\fB\-mpic\fR|\fB\-mno\-pic\fR] [\fB\-mall\fR] [\fB\-mno\-extensions\fR]
   [\fB\-m\fR\fIextension\fR|\fB\-mno\-\fR\fIextension\fR]
   [\fB\-m\fR\fIcpu\fR] [\fB\-m\fR\fImachine\fR]  
.PP
\&\fITarget picoJava options:\fR
   [\fB\-mb\fR|\fB\-me\fR]
.PP
\&\fITarget PowerPC options:\fR
   [\fB\-mpwrx\fR|\fB\-mpwr2\fR|\fB\-mpwr\fR|\fB\-m601\fR|\fB\-mppc\fR|\fB\-mppc32\fR|\fB\-m603\fR|\fB\-m604\fR|
    \fB\-m403\fR|\fB\-m405\fR|\fB\-mppc64\fR|\fB\-m620\fR|\fB\-mppc64bridge\fR|\fB\-mbooke\fR|
    \fB\-mbooke32\fR|\fB\-mbooke64\fR]
   [\fB\-mcom\fR|\fB\-many\fR|\fB\-maltivec\fR] [\fB\-memb\fR]
   [\fB\-mregnames\fR|\fB\-mno\-regnames\fR]
   [\fB\-mrelocatable\fR|\fB\-mrelocatable\-lib\fR]
   [\fB\-mlittle\fR|\fB\-mlittle\-endian\fR|\fB\-mbig\fR|\fB\-mbig\-endian\fR]
   [\fB\-msolaris\fR|\fB\-mno\-solaris\fR]
.PP
\&\fITarget \s-1SPARC\s0 options:\fR
   [\fB\-Av6\fR|\fB\-Av7\fR|\fB\-Av8\fR|\fB\-Asparclet\fR|\fB\-Asparclite\fR
    \fB\-Av8plus\fR|\fB\-Av8plusa\fR|\fB\-Av9\fR|\fB\-Av9a\fR]
   [\fB\-xarch=v8plus\fR|\fB\-xarch=v8plusa\fR] [\fB\-bump\fR]
   [\fB\-32\fR|\fB\-64\fR]
.PP
\&\fITarget \s-1TIC54X\s0 options:\fR
 [\fB\-mcpu=54[123589]\fR|\fB\-mcpu=54[56]lp\fR] [\fB\-mfar\-mode\fR|\fB\-mf\fR] 
 [\fB\-merrors\-to\-file\fR \fI<filename>\fR|\fB\-me\fR \fI<filename>\fR]
.PP
\&\fITarget Xtensa options:\fR
 [\fB\-\-[no\-]density\fR] [\fB\-\-[no\-]relax\fR] [\fB\-\-[no\-]generics\fR]
 [\fB\-\-[no\-]text\-section\-literals\fR]
 [\fB\-\-[no\-]target\-align\fR] [\fB\-\-[no\-]longcalls\fR]
d200 1
a200 1
\&\s-1GNU\s0 \fBas\fR is really a family of assemblers.
d207 1
a207 1
\&\fBas\fR is primarily intended to assemble the output of the
d209 1
a209 1
\&.  Nevertheless, we've tried to make \fBas\fR
d213 1
a213 1
This doesn't mean \fBas\fR always uses the same syntax as another
d217 1
a217 1
Each time you run \fBas\fR it assembles exactly one source
d221 1
a221 1
You give \fBas\fR a command line that has zero or more input file
d226 3
a228 3
If you give \fBas\fR no file names it attempts to read one input file
from the \fBas\fR standard input, which is normally your terminal.  You
may have to type \fBctl-D\fR to tell \fBas\fR there is no more program
d231 1
a231 1
Use \fB\-\-\fR if you need to explicitly name the standard input file
d234 1
a234 1
If the source is empty, \fBas\fR produces a small, empty object
d237 1
a237 1
\&\fBas\fR may write warnings and error messages to the standard error
d239 2
a240 2
runs \fBas\fR automatically.  Warnings report an assumption made so
that \fBas\fR could keep assembling a flawed program; errors report a
d243 1
a243 1
If you are invoking \fBas\fR via the \s-1GNU\s0 C compiler,
a250 1
.PP
d252 1
a252 1
standard output with high-level and assembly source) and \fB\-L\fR (retain
d262 1
a262 1
.IP "\fB\-a[cdhlmns]\fR" 4
d266 1
a266 1
.IP "\fB\-ac\fR" 4
d269 1
a269 1
.IP "\fB\-ad\fR" 4
d272 1
a272 1
.IP "\fB\-ah\fR" 4
d275 1
a275 1
.IP "\fB\-al\fR" 4
d278 1
a278 1
.IP "\fB\-am\fR" 4
d281 1
a281 1
.IP "\fB\-an\fR" 4
d284 1
a284 1
.IP "\fB\-as\fR" 4
d287 1
a287 1
.IP "\fB=file\fR" 4
d297 1
a297 1
.IP "\fB\-D\fR" 4
d301 1
a301 1
.IP "\fB\-\-defsym\fR \fIsym\fR\fB=\fR\fIvalue\fR" 4
d306 1
a306 1
.IP "\fB\-f\fR" 4
d310 1
a310 1
.IP "\fB\-\-gstabs\fR" 4
d314 1
a314 1
.IP "\fB\-\-gdwarf2\fR" 4
d317 1
a317 1
may help debugging assembler code, if the debugger can handle it.  Note\-\-\-this
d319 1
a319 1
.IP "\fB\-\-help\fR" 4
d322 1
a322 1
.IP "\fB\-\-target\-help\fR" 4
d325 1
a325 1
.IP "\fB\-I\fR \fIdir\fR" 4
d328 1
a328 1
.IP "\fB\-J\fR" 4
d331 1
a331 1
.IP "\fB\-K\fR" 4
d334 1
a334 1
.IP "\fB\-L\fR" 4
d336 1
a336 2
.PD 0
.IP "\fB\-\-keep\-locals\fR" 4
a337 1
.PD
d341 1
a341 1
.IP "\fB\-\-listing\-lhs\-width=\fR\fInumber\fR" 4
d345 1
a345 1
.IP "\fB\-\-listing\-lhs\-width2=\fR\fInumber\fR" 4
d349 1
a349 1
.IP "\fB\-\-listing\-rhs\-width=\fR\fInumber\fR" 4
d353 1
a353 1
.IP "\fB\-\-listing\-cont\-lines=\fR\fInumber\fR" 4
d357 1
a357 1
.IP "\fB\-o\fR \fIobjfile\fR" 4
d359 2
a360 2
Name the object-file output from \fBas\fR \fIobjfile\fR.
.IP "\fB\-R\fR" 4
d363 1
a363 1
.IP "\fB\-\-statistics\fR" 4
d367 1
a367 1
.IP "\fB\-\-strip\-local\-absolute\fR" 4
d370 1
a370 1
.IP "\fB\-v\fR" 4
d372 1
a372 2
.PD 0
.IP "\fB\-version\fR" 4
d374 2
a375 3
.PD
Print the \fBas\fR version.
.IP "\fB\-\-version\fR" 4
d377 2
a378 2
Print the \fBas\fR version and exit.
.IP "\fB\-W\fR" 4
d380 1
a380 2
.PD 0
.IP "\fB\-\-no\-warn\fR" 4
a381 1
.PD
d383 1
a383 1
.IP "\fB\-\-fatal\-warnings\fR" 4
d386 1
a386 1
.IP "\fB\-\-warn\fR" 4
d389 1
a389 1
.IP "\fB\-w\fR" 4
d392 1
a392 1
.IP "\fB\-x\fR" 4
d395 1
a395 1
.IP "\fB\-Z\fR" 4
d398 1
a398 1
.IP "\fB\-\- |\fR \fIfiles\fR \fB...\fR" 4
d404 1
a404 1
.IP "\fB\-marc[5|6|7|8]\fR" 4
d407 1
a407 1
.IP "\fB\-EB | \-EL\fR" 4
d413 2
a414 2
.IP "\fB\-mcpu=\fR\fIprocessor\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-mcpu=processor[+extension...]"
d416 2
a417 2
.IP "\fB\-march=\fR\fIarchitecture\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-march=architecture[+extension...]"
d419 5
a423 2
.IP "\fB\-mfpu=\fR\fIfloating-point-format\fR" 4
.IX Item "-mfpu=floating-point-format"
d425 1
a425 4
.IP "\fB\-mthumb\fR" 4
.IX Item "-mthumb"
Enable Thumb only instruction decoding.
.IP "\fB\-mapcs\-32 | \-mapcs\-26 | \-mapcs\-float | \-mapcs\-reentrant | \-moabi\fR" 4
d428 1
a428 1
.IP "\fB\-EB | \-EL\fR" 4
d431 1
a431 1
.IP "\fB\-mthumb\-interwork\fR" 4
d435 1
a435 1
.IP "\fB\-k\fR" 4
a438 2
See the info pages for documentation of the CRIS-specific options.
.PP
d441 1
a441 1
.IP "\fB\-O\fR" 4
d447 1
a447 1
.IP "\fB\-O\fR" 4
d450 1
a450 1
.IP "\fB\-n\fR" 4
d453 1
a453 1
.IP "\fB\-N\fR" 4
d459 1
a459 1
.IP "\fB\-ACA | \-ACA_A | \-ACB | \-ACC | \-AKA | \-AKB | \-AKC | \-AMC\fR" 4
d462 1
a462 1
.IP "\fB\-b\fR" 4
d465 1
a465 1
.IP "\fB\-no\-relax\fR" 4
d471 2
a472 12
Ubicom \s-1IP2K\s0 series.
.IP "\fB\-mip2022ext\fR" 4
.IX Item "-mip2022ext"
Specifies that the extended \s-1IP2022\s0 instructions are allowed.
.IP "\fB\-mip2022\fR" 4
.IX Item "-mip2022"
Restores the default behaviour, which restricts the permitted instructions to
just the basic \s-1IP2022\s0 ones.
.PP
The following options are available when as is configured for the
Renesas M32R (formerly Mitsubishi M32R) series.
.IP "\fB\-\-m32rx\fR" 4
d476 1
a476 1
.IP "\fB\-\-warn\-explicit\-parallel\-conflicts or \-\-Wp\fR" 4
d480 1
a480 1
.IP "\fB\-\-no\-warn\-explicit\-parallel\-conflicts or \-\-Wnp\fR" 4
d487 1
a487 1
.IP "\fB\-l\fR" 4
d490 1
a490 1
.IP "\fB\-m68000 | \-m68008 | \-m68010 | \-m68020 | \-m68030\fR" 4
d492 1
a492 2
.PD 0
.IP "\fB| \-m68040 | \-m68060 | \-m68302 | \-m68331 | \-m68332\fR" 4
d494 1
a494 1
.IP "\fB| \-m68333 | \-m68340 | \-mcpu32 | \-m5200\fR" 4
a495 1
.PD
d498 1
a498 1
.IP "\fB\-m68881 | \-m68882 | \-mno\-68881 | \-mno\-68882\fR" 4
d505 1
a505 1
.IP "\fB\-m68851 | \-mno\-68851\fR" 4
d510 3
a512 3
For details about the \s-1PDP\-11\s0 machine dependent features options,
see \f(CW@@ref\fR{PDP\-11\-Options}.
.IP "\fB\-mpic | \-mno\-pic\fR" 4
d514 3
a516 3
Generate position-independent (or position\-dependent) code.  The
default is \fB\-mpic\fR.
.IP "\fB\-mall\fR" 4
d518 1
a518 2
.PD 0
.IP "\fB\-mall\-extensions\fR" 4
a519 1
.PD
d521 1
a521 1
.IP "\fB\-mno\-extensions\fR" 4
d524 1
a524 1
.IP "\fB\-m\fR\fIextension\fR \fB| \-mno\-\fR\fIextension\fR" 4
d527 1
a527 1
.IP "\fB\-m\fR\fIcpu\fR" 4
d531 1
a531 1
.IP "\fB\-m\fR\fImachine\fR" 4
d538 1
a538 1
.IP "\fB\-mb\fR" 4
d541 1
a541 1
.IP "\fB\-ml\fR" 4
d547 2
a548 2
.IP "\fB\-m68hc11 | \-m68hc12 | \-m68hcs12\fR" 4
.IX Item "-m68hc11 | -m68hc12 | -m68hcs12"
d551 1
a551 13
.IP "\fB\-mshort\fR" 4
.IX Item "-mshort"
Specify to use the 16\-bit integer \s-1ABI\s0.
.IP "\fB\-mlong\fR" 4
.IX Item "-mlong"
Specify to use the 32\-bit integer \s-1ABI\s0.  
.IP "\fB\-mshort\-double\fR" 4
.IX Item "-mshort-double"
Specify to use the 32\-bit double \s-1ABI\s0.  
.IP "\fB\-mlong\-double\fR" 4
.IX Item "-mlong-double"
Specify to use the 64\-bit double \s-1ABI\s0.  
.IP "\fB\-\-force\-long\-branchs\fR" 4
d556 1
a556 1
.IP "\fB\-S | \-\-short\-branchs\fR" 4
d560 1
a560 1
.IP "\fB\-\-strict\-direct\-mode\fR" 4
d564 1
a564 1
.IP "\fB\-\-print\-insn\-syntax\fR" 4
d567 1
a567 1
.IP "\fB\-\-print\-opcodes\fR" 4
d570 1
a570 1
.IP "\fB\-\-generate\-example\fR" 4
d573 1
a573 1
This option is only useful for testing \fBas\fR.
d575 1
a575 1
The following options are available when \fBas\fR is configured
d577 1
a577 1
.IP "\fB\-Av6 | \-Av7 | \-Av8 | \-Asparclet | \-Asparclite\fR" 4
d579 1
a579 2
.PD 0
.IP "\fB\-Av8plus | \-Av8plusa | \-Av9 | \-Av9a\fR" 4
a580 1
.PD
d588 1
a588 1
.IP "\fB\-xarch=v8plus | \-xarch=v8plusa\fR" 4
d592 1
a592 1
.IP "\fB\-bump\fR" 4
a595 14
The following options are available when as is configured for the 'c54x
architecture. 
.IP "\fB\-mfar\-mode\fR" 4
.IX Item "-mfar-mode"
Enable extended addressing mode.  All addresses and relocations will assume
extended addressing (usually 23 bits).
.IP "\fB\-mcpu=\fR\fI\s-1CPU_VERSION\s0\fR" 4
.IX Item "-mcpu=CPU_VERSION"
Sets the \s-1CPU\s0 version being compiled for.
.IP "\fB\-merrors\-to\-file\fR \fI\s-1FILENAME\s0\fR" 4
.IX Item "-merrors-to-file FILENAME"
Redirect error output to a file, for broken systems which don't support such
behaviour in the shell.
.PP
d598 1
a598 1
.IP "\fB\-G\fR \fInum\fR" 4
d603 1
a603 1
.IP "\fB\-EB\fR" 4
d606 1
a606 1
.IP "\fB\-EL\fR" 4
d609 1
a609 1
.IP "\fB\-mips1\fR" 4
d611 1
a611 2
.PD 0
.IP "\fB\-mips2\fR" 4
d613 1
a613 1
.IP "\fB\-mips3\fR" 4
d615 1
a615 1
.IP "\fB\-mips4\fR" 4
d617 1
a617 3
.IP "\fB\-mips5\fR" 4
.IX Item "-mips5"
.IP "\fB\-mips32\fR" 4
a618 5
.IP "\fB\-mips32r2\fR" 4
.IX Item "-mips32r2"
.IP "\fB\-mips64\fR" 4
.IX Item "-mips64"
.PD
d620 20
a639 79
\&\fB\-mips1\fR is an alias for \fB\-march=r3000\fR, \fB\-mips2\fR is an
alias for \fB\-march=r6000\fR, \fB\-mips3\fR is an alias for
\&\fB\-march=r4000\fR and \fB\-mips4\fR is an alias for \fB\-march=r8000\fR.
\&\fB\-mips5\fR, \fB\-mips32\fR, \fB\-mips32r2\fR, and \fB\-mips64\fR
correspond to generic
\&\fB\s-1MIPS\s0 V\fR, \fB\s-1MIPS32\s0\fR, \fB\s-1MIPS32\s0 Release 2\fR, and
\&\fB\s-1MIPS64\s0\fR \s-1ISA\s0 processors,
respectively.
.IP "\fB\-march=\fR\fI\s-1CPU\s0\fR" 4
.IX Item "-march=CPU"
Generate code for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mtune=\fR\fIcpu\fR" 4
.IX Item "-mtune=cpu"
Schedule and tune for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mfix7000\fR" 4
.IX Item "-mfix7000"
.PD 0
.IP "\fB\-mno\-fix7000\fR" 4
.IX Item "-mno-fix7000"
.PD
Cause nops to be inserted if the read of the destination register
of an mfhi or mflo instruction occurs in the following two instructions.
.IP "\fB\-mdebug\fR" 4
.IX Item "-mdebug"
.PD 0
.IP "\fB\-no\-mdebug\fR" 4
.IX Item "-no-mdebug"
.PD
Cause stabs-style debugging output to go into an ECOFF-style .mdebug
section instead of the standard \s-1ELF\s0 .stabs sections.
.IP "\fB\-mgp32\fR" 4
.IX Item "-mgp32"
.PD 0
.IP "\fB\-mfp32\fR" 4
.IX Item "-mfp32"
.PD
The register sizes are normally inferred from the \s-1ISA\s0 and \s-1ABI\s0, but these
flags force a certain group of registers to be treated as 32 bits wide at
all times.  \fB\-mgp32\fR controls the size of general-purpose registers
and \fB\-mfp32\fR controls the size of floating-point registers.
.IP "\fB\-mips16\fR" 4
.IX Item "-mips16"
.PD 0
.IP "\fB\-no\-mips16\fR" 4
.IX Item "-no-mips16"
.PD
Generate code for the \s-1MIPS\s0 16 processor.  This is equivalent to putting
\&\f(CW\*(C`.set mips16\*(C'\fR at the start of the assembly file.  \fB\-no\-mips16\fR
turns off this option.
.IP "\fB\-mips3d\fR" 4
.IX Item "-mips3d"
.PD 0
.IP "\fB\-no\-mips3d\fR" 4
.IX Item "-no-mips3d"
.PD
Generate code for the \s-1MIPS\-3D\s0 Application Specific Extension.
This tells the assembler to accept \s-1MIPS\-3D\s0 instructions.
\&\fB\-no\-mips3d\fR turns off this option.
.IP "\fB\-mdmx\fR" 4
.IX Item "-mdmx"
.PD 0
.IP "\fB\-no\-mdmx\fR" 4
.IX Item "-no-mdmx"
.PD
Generate code for the \s-1MDMX\s0 Application Specific Extension.
This tells the assembler to accept \s-1MDMX\s0 instructions.
\&\fB\-no\-mdmx\fR turns off this option.
.IP "\fB\-\-construct\-floats\fR" 4
.IX Item "--construct-floats"
.PD 0
.IP "\fB\-\-no\-construct\-floats\fR" 4
.IX Item "--no-construct-floats"
.PD
The \fB\-\-no\-construct\-floats\fR option disables the construction of
double width floating point constants by loading the two halves of the
value into the two single width floating point registers that make up
the double width register.  By default \fB\-\-construct\-floats\fR is
selected, allowing construction of these floating point constants.
.IP "\fB\-\-emulation=\fR\fIname\fR" 4
d641 1
a641 1
This option causes \fBas\fR to emulate \fBas\fR configured
d649 1
a649 1
the default to little\- or big-endian as indicated by the \fBb\fR or \fBl\fR
d654 1
a654 1
\&\fBas\fR is configured for is a \s-1MIPS\s0 \s-1ELF\s0 or \s-1ECOFF\s0 target.
d656 1
a656 1
\&\fB\-\-enable\-targets=...\fR at configuration time must include support for
d663 1
a663 1
.IP "\fB\-nocpp\fR" 4
d665 1
a665 1
\&\fBas\fR ignores this option.  It is accepted for compatibility with
d667 1
a667 1
.IP "\fB\-\-trap\fR" 4
d669 1
a669 2
.PD 0
.IP "\fB\-\-no\-trap\fR" 4
d671 1
a671 1
.IP "\fB\-\-break\fR" 4
d673 1
a673 1
.IP "\fB\-\-no\-break\fR" 4
a674 1
.PD
d676 1
a676 1
\&\fB\-\-trap\fR or \fB\-\-no\-break\fR (which are synonyms) take a trap exception
d678 1
a678 1
\&\fB\-\-break\fR or \fB\-\-no\-trap\fR (also synonyms, and the default) take a
d680 1
a680 1
.IP "\fB\-n\fR" 4
d682 1
a682 1
When this option is used, \fBas\fR will issue a warning every
d687 1
a687 1
.IP "\fB\-jsri2bsr\fR" 4
d689 1
a689 2
.PD 0
.IP "\fB\-nojsri2bsr\fR" 4
a690 1
.PD
d693 1
a693 1
.IP "\fB\-sifilter\fR" 4
d695 1
a695 2
.PD 0
.IP "\fB\-nosifilter\fR" 4
a696 1
.PD
d699 1
a699 1
.IP "\fB\-relax\fR" 4
d702 1
a702 1
.IP "\fB\-mcpu=[210|340]\fR" 4
d706 1
a706 1
.IP "\fB\-EB\fR" 4
d709 1
a709 1
.IP "\fB\-EL\fR" 4
a711 37
.PP
See the info pages for documentation of the MMIX-specific options.
.PP
The following options are available when as is configured for
an Xtensa processor.
.IP "\fB\-\-density | \-\-no\-density\fR" 4
.IX Item "--density | --no-density"
Enable or disable use of instructions from the Xtensa code density
option.  This is enabled by default when the Xtensa processor supports
the code density option.
.IP "\fB\-\-relax | \-\-no\-relax\fR" 4
.IX Item "--relax | --no-relax"
Enable or disable instruction relaxation.  This is enabled by default.
Note: In the current implementation, these options also control whether
assembler optimizations are performed, making these options equivalent
to \fB\-\-generics\fR and \fB\-\-no\-generics\fR.
.IP "\fB\-\-generics | \-\-no\-generics\fR" 4
.IX Item "--generics | --no-generics"
Enable or disable all assembler transformations of Xtensa instructions.
The default is \fB\-\-generics\fR;
\&\fB\-\-no\-generics\fR should be used only in the rare cases when the
instructions must be exactly as specified in the assembly source.
.IP "\fB\-\-text\-section\-literals | \-\-no\-text\-section\-literals\fR" 4
.IX Item "--text-section-literals | --no-text-section-literals"
With \fB\-\-text\-section\-literals\fR, literal pools are interspersed
in the text section.  The default is
\&\fB\-\-no\-text\-section\-literals\fR, which places literals in a
separate section in the output file.
.IP "\fB\-\-target\-align | \-\-no\-target\-align\fR" 4
.IX Item "--target-align | --no-target-align"
Enable or disable automatic alignment to reduce branch penalties at the
expense of some code density.  The default is \fB\-\-target\-align\fR.
.IP "\fB\-\-longcalls | \-\-no\-longcalls\fR" 4
.IX Item "--longcalls | --no-longcalls"
Enable or disable transformation of call instructions to allow calls
across a greater range of addresses.  The default is
\&\fB\-\-no\-longcalls\fR.
d717 1
a717 1
Copyright (C) 1991, 92, 93, 94, 95, 96, 97, 98, 99, 2000, 2001, 2002 Free Software Foundation, Inc.
d724 1
a724 1
section entitled ``\s-1GNU\s0 Free Documentation License''.
@


1.11.6.2
log
@Update generated files on the release branch.
@
text
@d131 1
a131 1
.TH AS 1 "2003-05-05" "binutils-2.13.91" "GNU Development Tools"
@


1.11.6.3
log
@Update generated files.
@
text
@d131 1
a131 1
.TH AS 1 "2003-06-02" "binutils-2.13.92" "GNU Development Tools"
@


1.11.6.4
log
@Update generated files for binutils 2.14.
@
text
@d131 1
a131 1
.TH AS 1 "2003-06-12" "binutils-2.14" "GNU Development Tools"
@


1.11.4.1
log
@Add generated files.
@
text
@d1 2
a2 1
.\" Automatically generated by Pod::Man v1.3, Pod::Parser v1.13
d5 1
a5 1
.\" ========================================================================
d18 6
d37 3
a39 3
.\" real vertical bar.  \*(C+ will give a nicer C++.  Capital omega is used to
.\" do unbreakable dashes and therefore won't be available.  \*(C` and \*(C'
.\" expand to `' in nroff, nothing in troff, for use with C<>.
d49 2
a50 2
.    ds C` ""
.    ds C' ""
d59 4
a62 4
.\" If the F register is turned on, we'll generate index entries on stderr for
.\" titles (.TH), headers (.SH), subsections (.Sh), items (.Ip), and index
.\" entries marked with X<> in POD.  Of course, you'll have to process the
.\" output yourself in some meaningful fashion.
d66 1
a66 1
..
d71 2
a72 2
.\" For nroff, turn off justification.  Always turn off hyphenation; it makes
.\" way too many mistakes in technical documents.
d77 1
d137 1
a137 1
.\" ========================================================================
d140 1
a140 1
.TH AS 1 "2002-08-05" "binutils-2.12.91" "GNU Development Tools"
d146 52
a197 110
as [\fB\-a\fR[\fBcdhlns\fR][=\fIfile\fR]] [\fB\-D\fR] [\fB\-\-defsym\fR \fIsym\fR=\fIval\fR]
 [\fB\-f\fR] [\fB\-\-gstabs\fR] [\fB\-\-gdwarf2\fR] [\fB\-\-help\fR] [\fB\-I\fR \fIdir\fR] 
 [\fB\-J\fR] [\fB\-K\fR] [\fB\-L\fR]
 [\fB\-\-listing\-lhs\-width\fR=\fI\s-1NUM\s0\fR] [\fB\-\-listing\-lhs\-width2\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-listing\-rhs\-width\fR=\fI\s-1NUM\s0\fR] [\fB\-\-listing\-cont\-lines\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-keep\-locals\fR] [\fB\-o\fR \fIobjfile\fR] [\fB\-R\fR] [\fB\-\-statistics\fR] [\fB\-v\fR]
 [\fB\-version\fR] [\fB\-\-version\fR] [\fB\-W\fR] [\fB\-\-warn\fR] [\fB\-\-fatal\-warnings\fR] 
 [\fB\-w\fR] [\fB\-x\fR] [\fB\-Z\fR] [\fB\-\-target\-help\fR] [\fItarget-options\fR] 
 [\fB\-\-\fR|\fIfiles\fR ...]
.PP
\&\fITarget Alpha options:\fR
   [\fB\-m\fR\fIcpu\fR]
   [\fB\-mdebug\fR | \fB\-no\-mdebug\fR]
   [\fB\-relax\fR] [\fB\-g\fR] [\fB\-G\fR\fIsize\fR]
   [\fB\-F\fR] [\fB\-32addr\fR]
.PP
\&\fITarget \s-1ARC\s0 options:\fR
   [\fB\-marc[5|6|7|8]\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
.PP
\&\fITarget \s-1ARM\s0 options:\fR
   [\fB\-mcpu\fR=\fIprocessor\fR[+\fIextension\fR...]]
   [\fB\-march\fR=\fIarchitecture\fR[+\fIextension\fR...]]
   [\fB\-mfpu\fR=\fIfloating-point-fromat\fR]
   [\fB\-mthumb\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
   [\fB\-mapcs\-32\fR|\fB\-mapcs\-26\fR|\fB\-mapcs\-float\fR|
    \fB\-mapcs\-reentrant\fR]
   [\fB\-mthumb\-interwork\fR] [\fB\-moabi\fR] [\fB\-k\fR]
.PP
\&\fITarget \s-1CRIS\s0 options:\fR
   [\fB\-\-underscore\fR | \fB\-\-no\-underscore\fR]
   [\fB\-\-pic\fR] [\fB\-N\fR]
   [\fB\-\-emulation=criself\fR | \fB\-\-emulation=crisaout\fR]
.PP
\&\fITarget D10V options:\fR
   [\fB\-O\fR]
.PP
\&\fITarget D30V options:\fR
   [\fB\-O\fR|\fB\-n\fR|\fB\-N\fR]
.PP
\&\fITarget i386 options:\fR
   [\fB\-\-32\fR|\fB\-\-64\fR]
.PP
\&\fITarget i960 options:\fR
   [\fB\-ACA\fR|\fB\-ACA_A\fR|\fB\-ACB\fR|\fB\-ACC\fR|\fB\-AKA\fR|\fB\-AKB\fR|
    \fB\-AKC\fR|\fB\-AMC\fR]
   [\fB\-b\fR] [\fB\-no\-relax\fR]
.PP
\&\fITarget M32R options:\fR
   [\fB\-\-m32rx\fR|\fB\-\-[no\-]warn\-explicit\-parallel\-conflicts\fR|
   \fB\-\-W[n]p\fR]
.PP
\&\fITarget M680X0 options:\fR
   [\fB\-l\fR] [\fB\-m68000\fR|\fB\-m68010\fR|\fB\-m68020\fR|...]
.PP
\&\fITarget M68HC11 options:\fR
   [\fB\-m68hc11\fR|\fB\-m68hc12\fR]
   [\fB\-\-force\-long\-branchs\fR] [\fB\-\-short\-branchs\fR]
   [\fB\-\-strict\-direct\-mode\fR] [\fB\-\-print\-insn\-syntax\fR]
   [\fB\-\-print\-opcodes\fR] [\fB\-\-generate\-example\fR]
.PP
\&\fITarget \s-1MCORE\s0 options:\fR
   [\fB\-jsri2bsr\fR] [\fB\-sifilter\fR] [\fB\-relax\fR]
   [\fB\-mcpu=[210|340]\fR]
.PP
\&\fITarget \s-1MIPS\s0 options:\fR
   [\fB\-nocpp\fR] [\fB\-EL\fR] [\fB\-EB\fR] [\fB\-n\fR] [\fB\-O\fR[\fIoptimization level\fR]]
   [\fB\-g\fR[\fIdebug level\fR]] [\fB\-G\fR \fInum\fR] [\fB\-KPIC\fR] [\fB\-call_shared\fR]
   [\fB\-non_shared\fR] [\fB\-xgot\fR] [\fB\-\-membedded\-pic\fR]
   [\fB\-mabi\fR=\fI\s-1ABI\s0\fR] [\fB\-32\fR] [\fB\-n32\fR] [\fB\-64\fR] [\fB\-mfp32\fR] [\fB\-mgp32\fR]
   [\fB\-march\fR=\fI\s-1CPU\s0\fR] [\fB\-mtune\fR=\fI\s-1CPU\s0\fR] [\fB\-mips1\fR] [\fB\-mips2\fR]
   [\fB\-mips3\fR] [\fB\-mips4\fR] [\fB\-mips5\fR] [\fB\-mips32\fR] [\fB\-mips64\fR]
   [\fB\-construct\-floats\fR] [\fB\-no\-construct\-floats\fR]
   [\fB\-trap\fR] [\fB\-no\-break\fR] [\fB\-break\fR] [\fB\-no\-trap\fR]
   [\fB\-mfix7000\fR] [\fB\-mno\-fix7000\fR]
   [\fB\-mips16\fR] [\fB\-no\-mips16\fR]
   [\fB\-mips3d\fR] [\fB\-no\-mips3d\fR]
   [\fB\-mdmx\fR] [\fB\-no\-mdmx\fR]
   [\fB\-mdebug\fR] [\fB\-no\-mdebug\fR]
.PP
\&\fITarget \s-1MMIX\s0 options:\fR
   [\fB\-\-fixed\-special\-register\-names\fR] [\fB\-\-globalize\-symbols\fR]
   [\fB\-\-gnu\-syntax\fR] [\fB\-\-relax\fR] [\fB\-\-no\-predefined\-symbols\fR]
   [\fB\-\-no\-expand\fR] [\fB\-\-no\-merge\-gregs\fR] [\fB\-x\fR]
   [\fB\-\-linker\-allocated\-gregs\fR]
.PP
\&\fITarget \s-1PDP11\s0 options:\fR
   [\fB\-mpic\fR|\fB\-mno\-pic\fR] [\fB\-mall\fR] [\fB\-mno\-extensions\fR]
   [\fB\-m\fR\fIextension\fR|\fB\-mno\-\fR\fIextension\fR]
   [\fB\-m\fR\fIcpu\fR] [\fB\-m\fR\fImachine\fR]  
.PP
\&\fITarget picoJava options:\fR
   [\fB\-mb\fR|\fB\-me\fR]
.PP
\&\fITarget PowerPC options:\fR
   [\fB\-mpwrx\fR|\fB\-mpwr2\fR|\fB\-mpwr\fR|\fB\-m601\fR|\fB\-mppc\fR|\fB\-mppc32\fR|\fB\-m603\fR|\fB\-m604\fR|
    \fB\-m403\fR|\fB\-m405\fR|\fB\-mppc64\fR|\fB\-m620\fR|\fB\-mppc64bridge\fR|\fB\-mbooke\fR|
    \fB\-mbooke32\fR|\fB\-mbooke64\fR]
   [\fB\-mcom\fR|\fB\-many\fR|\fB\-maltivec\fR] [\fB\-memb\fR]
   [\fB\-mregnames\fR|\fB\-mno\-regnames\fR]
   [\fB\-mrelocatable\fR|\fB\-mrelocatable\-lib\fR]
   [\fB\-mlittle\fR|\fB\-mlittle\-endian\fR|\fB\-mbig\fR|\fB\-mbig\-endian\fR]
   [\fB\-msolaris\fR|\fB\-mno\-solaris\fR]
.PP
\&\fITarget \s-1SPARC\s0 options:\fR
   [\fB\-Av6\fR|\fB\-Av7\fR|\fB\-Av8\fR|\fB\-Asparclet\fR|\fB\-Asparclite\fR
    \fB\-Av8plus\fR|\fB\-Av8plusa\fR|\fB\-Av9\fR|\fB\-Av9a\fR]
   [\fB\-xarch=v8plus\fR|\fB\-xarch=v8plusa\fR] [\fB\-bump\fR]
   [\fB\-32\fR|\fB\-64\fR]
d200 1
a200 1
\&\s-1GNU\s0 \fBas\fR is really a family of assemblers.
d207 1
a207 1
\&\fBas\fR is primarily intended to assemble the output of the
d209 1
a209 1
\&.  Nevertheless, we've tried to make \fBas\fR
d213 1
a213 1
This doesn't mean \fBas\fR always uses the same syntax as another
d217 1
a217 1
Each time you run \fBas\fR it assembles exactly one source
d221 1
a221 1
You give \fBas\fR a command line that has zero or more input file
d226 3
a228 3
If you give \fBas\fR no file names it attempts to read one input file
from the \fBas\fR standard input, which is normally your terminal.  You
may have to type \fBctl-D\fR to tell \fBas\fR there is no more program
d231 1
a231 1
Use \fB\-\-\fR if you need to explicitly name the standard input file
d234 1
a234 1
If the source is empty, \fBas\fR produces a small, empty object
d237 1
a237 1
\&\fBas\fR may write warnings and error messages to the standard error
d239 2
a240 2
runs \fBas\fR automatically.  Warnings report an assumption made so
that \fBas\fR could keep assembling a flawed program; errors report a
d243 1
a243 1
If you are invoking \fBas\fR via the \s-1GNU\s0 C compiler (version 2),
d262 1
a262 1
.IP "\fB\-a[cdhlmns]\fR" 4
d266 1
a266 1
.IP "\fB\-ac\fR" 4
d269 1
a269 1
.IP "\fB\-ad\fR" 4
d272 1
a272 1
.IP "\fB\-ah\fR" 4
d275 1
a275 1
.IP "\fB\-al\fR" 4
d278 1
a278 1
.IP "\fB\-am\fR" 4
d281 1
a281 1
.IP "\fB\-an\fR" 4
d284 1
a284 1
.IP "\fB\-as\fR" 4
d287 1
a287 1
.IP "\fB=file\fR" 4
d297 1
a297 1
.IP "\fB\-D\fR" 4
d301 1
a301 1
.IP "\fB\-\-defsym\fR \fIsym\fR\fB=\fR\fIvalue\fR" 4
d306 1
a306 1
.IP "\fB\-f\fR" 4
d310 1
a310 1
.IP "\fB\-\-gstabs\fR" 4
d314 1
a314 1
.IP "\fB\-\-gdwarf2\fR" 4
d319 1
a319 1
.IP "\fB\-\-help\fR" 4
d322 1
a322 1
.IP "\fB\-\-target\-help\fR" 4
d325 1
a325 1
.IP "\fB\-I\fR \fIdir\fR" 4
d328 1
a328 1
.IP "\fB\-J\fR" 4
d331 1
a331 1
.IP "\fB\-K\fR" 4
d334 1
a334 1
.IP "\fB\-L\fR" 4
d336 1
a336 2
.PD 0
.IP "\fB\-\-keep\-locals\fR" 4
a337 1
.PD
d341 1
a341 1
.IP "\fB\-\-listing\-lhs\-width=\fR\fInumber\fR" 4
d345 1
a345 1
.IP "\fB\-\-listing\-lhs\-width2=\fR\fInumber\fR" 4
d349 1
a349 1
.IP "\fB\-\-listing\-rhs\-width=\fR\fInumber\fR" 4
d353 1
a353 1
.IP "\fB\-\-listing\-cont\-lines=\fR\fInumber\fR" 4
d357 1
a357 1
.IP "\fB\-o\fR \fIobjfile\fR" 4
d359 2
a360 2
Name the object-file output from \fBas\fR \fIobjfile\fR.
.IP "\fB\-R\fR" 4
d363 1
a363 1
.IP "\fB\-\-statistics\fR" 4
d367 1
a367 1
.IP "\fB\-\-strip\-local\-absolute\fR" 4
d370 1
a370 1
.IP "\fB\-v\fR" 4
d372 1
a372 2
.PD 0
.IP "\fB\-version\fR" 4
d374 2
a375 3
.PD
Print the \fBas\fR version.
.IP "\fB\-\-version\fR" 4
d377 2
a378 2
Print the \fBas\fR version and exit.
.IP "\fB\-W\fR" 4
d380 1
a380 2
.PD 0
.IP "\fB\-\-no\-warn\fR" 4
a381 1
.PD
d383 1
a383 1
.IP "\fB\-\-fatal\-warnings\fR" 4
d386 1
a386 1
.IP "\fB\-\-warn\fR" 4
d389 1
a389 1
.IP "\fB\-w\fR" 4
d392 1
a392 1
.IP "\fB\-x\fR" 4
d395 1
a395 1
.IP "\fB\-Z\fR" 4
d398 1
a398 1
.IP "\fB\-\- |\fR \fIfiles\fR \fB...\fR" 4
d404 1
a404 1
.IP "\fB\-marc[5|6|7|8]\fR" 4
d407 1
a407 1
.IP "\fB\-EB | \-EL\fR" 4
d413 2
a414 2
.IP "\fB\-mcpu=\fR\fIprocessor\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-mcpu=processor[+extension...]"
d416 2
a417 2
.IP "\fB\-march=\fR\fIarchitecture\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-march=architecture[+extension...]"
d419 5
a423 2
.IP "\fB\-mfpu=\fR\fIfloating-point-format\fR" 4
.IX Item "-mfpu=floating-point-format"
d425 1
a425 4
.IP "\fB\-mthumb\fR" 4
.IX Item "-mthumb"
Enable Thumb only instruction decoding.
.IP "\fB\-mapcs\-32 | \-mapcs\-26 | \-mapcs\-float | \-mapcs\-reentrant | \-moabi\fR" 4
d428 1
a428 1
.IP "\fB\-EB | \-EL\fR" 4
d431 1
a431 1
.IP "\fB\-mthumb\-interwork\fR" 4
d435 1
a435 1
.IP "\fB\-k\fR" 4
a438 2
See the info pages for documentation of the CRIS-specific options.
.PP
d441 1
a441 1
.IP "\fB\-O\fR" 4
d447 1
a447 1
.IP "\fB\-O\fR" 4
d450 1
a450 1
.IP "\fB\-n\fR" 4
d453 1
a453 1
.IP "\fB\-N\fR" 4
d459 1
a459 1
.IP "\fB\-ACA | \-ACA_A | \-ACB | \-ACC | \-AKA | \-AKB | \-AKC | \-AMC\fR" 4
d462 1
a462 1
.IP "\fB\-b\fR" 4
d465 1
a465 1
.IP "\fB\-no\-relax\fR" 4
d472 1
a472 1
.IP "\fB\-\-m32rx\fR" 4
d476 1
a476 1
.IP "\fB\-\-warn\-explicit\-parallel\-conflicts or \-\-Wp\fR" 4
d480 1
a480 1
.IP "\fB\-\-no\-warn\-explicit\-parallel\-conflicts or \-\-Wnp\fR" 4
d487 1
a487 1
.IP "\fB\-l\fR" 4
d490 1
a490 1
.IP "\fB\-m68000 | \-m68008 | \-m68010 | \-m68020 | \-m68030\fR" 4
d492 1
a492 2
.PD 0
.IP "\fB| \-m68040 | \-m68060 | \-m68302 | \-m68331 | \-m68332\fR" 4
d494 1
a494 1
.IP "\fB| \-m68333 | \-m68340 | \-mcpu32 | \-m5200\fR" 4
a495 1
.PD
d498 1
a498 1
.IP "\fB\-m68881 | \-m68882 | \-mno\-68881 | \-mno\-68882\fR" 4
d505 1
a505 1
.IP "\fB\-m68851 | \-mno\-68851\fR" 4
d510 3
a512 3
For details about the \s-1PDP\-11\s0 machine dependent features options,
see \f(CW@@ref\fR{PDP\-11\-Options}.
.IP "\fB\-mpic | \-mno\-pic\fR" 4
d514 3
a516 3
Generate position-independent (or position\-dependent) code.  The
default is \fB\-mpic\fR.
.IP "\fB\-mall\fR" 4
d518 1
a518 2
.PD 0
.IP "\fB\-mall\-extensions\fR" 4
a519 1
.PD
d521 1
a521 1
.IP "\fB\-mno\-extensions\fR" 4
d524 1
a524 1
.IP "\fB\-m\fR\fIextension\fR \fB| \-mno\-\fR\fIextension\fR" 4
d527 1
a527 1
.IP "\fB\-m\fR\fIcpu\fR" 4
d531 1
a531 1
.IP "\fB\-m\fR\fImachine\fR" 4
d538 1
a538 1
.IP "\fB\-mb\fR" 4
d541 1
a541 1
.IP "\fB\-ml\fR" 4
d547 1
a547 1
.IP "\fB\-m68hc11 | \-m68hc12\fR" 4
d551 1
a551 1
.IP "\fB\-\-force\-long\-branchs\fR" 4
d556 1
a556 1
.IP "\fB\-S | \-\-short\-branchs\fR" 4
d560 1
a560 1
.IP "\fB\-\-strict\-direct\-mode\fR" 4
d564 1
a564 1
.IP "\fB\-\-print\-insn\-syntax\fR" 4
d567 1
a567 1
.IP "\fB\-\-print\-opcodes\fR" 4
d570 1
a570 1
.IP "\fB\-\-generate\-example\fR" 4
d573 1
a573 1
This option is only useful for testing \fBas\fR.
d575 1
a575 1
The following options are available when \fBas\fR is configured
d577 1
a577 1
.IP "\fB\-Av6 | \-Av7 | \-Av8 | \-Asparclet | \-Asparclite\fR" 4
d579 1
a579 2
.PD 0
.IP "\fB\-Av8plus | \-Av8plusa | \-Av9 | \-Av9a\fR" 4
a580 1
.PD
d588 1
a588 1
.IP "\fB\-xarch=v8plus | \-xarch=v8plusa\fR" 4
d592 1
a592 1
.IP "\fB\-bump\fR" 4
d598 1
a598 1
.IP "\fB\-G\fR \fInum\fR" 4
d603 1
a603 1
.IP "\fB\-EB\fR" 4
d606 1
a606 1
.IP "\fB\-EL\fR" 4
d609 1
a609 1
.IP "\fB\-mips1\fR" 4
d611 1
a611 2
.PD 0
.IP "\fB\-mips2\fR" 4
d613 1
a613 1
.IP "\fB\-mips3\fR" 4
d615 1
a615 1
.IP "\fB\-mips4\fR" 4
d617 1
a617 3
.IP "\fB\-mips5\fR" 4
.IX Item "-mips5"
.IP "\fB\-mips32\fR" 4
a618 3
.IP "\fB\-mips64\fR" 4
.IX Item "-mips64"
.PD
d620 20
a639 77
\&\fB\-mips1\fR is an alias for \fB\-march=r3000\fR, \fB\-mips2\fR is an
alias for \fB\-march=r6000\fR, \fB\-mips3\fR is an alias for
\&\fB\-march=r4000\fR and \fB\-mips4\fR is an alias for \fB\-march=r8000\fR.
\&\fB\-mips5\fR, \fB\-mips32\fR, and \fB\-mips64\fR correspond to generic
\&\fB\s-1MIPS\s0 V\fR, \fB\s-1MIPS32\s0\fR, and \fB\s-1MIPS64\s0\fR \s-1ISA\s0 processors,
respectively.
.IP "\fB\-march=\fR\fI\s-1CPU\s0\fR" 4
.IX Item "-march=CPU"
Generate code for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mtune=\fR\fIcpu\fR" 4
.IX Item "-mtune=cpu"
Schedule and tune for a particular \s-1MIPS\s0 cpu.
.IP "\fB\-mfix7000\fR" 4
.IX Item "-mfix7000"
.PD 0
.IP "\fB\-mno\-fix7000\fR" 4
.IX Item "-mno-fix7000"
.PD
Cause nops to be inserted if the read of the destination register
of an mfhi or mflo instruction occurs in the following two instructions.
.IP "\fB\-mdebug\fR" 4
.IX Item "-mdebug"
.PD 0
.IP "\fB\-no\-mdebug\fR" 4
.IX Item "-no-mdebug"
.PD
Cause stabs-style debugging output to go into an ECOFF-style .mdebug
section instead of the standard \s-1ELF\s0 .stabs sections.
.IP "\fB\-mgp32\fR" 4
.IX Item "-mgp32"
.PD 0
.IP "\fB\-mfp32\fR" 4
.IX Item "-mfp32"
.PD
The register sizes are normally inferred from the \s-1ISA\s0 and \s-1ABI\s0, but these
flags force a certain group of registers to be treated as 32 bits wide at
all times.  \fB\-mgp32\fR controls the size of general-purpose registers
and \fB\-mfp32\fR controls the size of floating-point registers.
.IP "\fB\-mips16\fR" 4
.IX Item "-mips16"
.PD 0
.IP "\fB\-no\-mips16\fR" 4
.IX Item "-no-mips16"
.PD
Generate code for the \s-1MIPS\s0 16 processor.  This is equivalent to putting
\&\f(CW\*(C`.set mips16\*(C'\fR at the start of the assembly file.  \fB\-no\-mips16\fR
turns off this option.
.IP "\fB\-mips3d\fR" 4
.IX Item "-mips3d"
.PD 0
.IP "\fB\-no\-mips3d\fR" 4
.IX Item "-no-mips3d"
.PD
Generate code for the \s-1MIPS\-3D\s0 Application Specific Extension.
This tells the assembler to accept \s-1MIPS\-3D\s0 instructions.
\&\fB\-no\-mips3d\fR turns off this option.
.IP "\fB\-mdmx\fR" 4
.IX Item "-mdmx"
.PD 0
.IP "\fB\-no\-mdmx\fR" 4
.IX Item "-no-mdmx"
.PD
Generate code for the \s-1MDMX\s0 Application Specific Extension.
This tells the assembler to accept \s-1MDMX\s0 instructions.
\&\fB\-no\-mdmx\fR turns off this option.
.IP "\fB\-\-construct\-floats\fR" 4
.IX Item "--construct-floats"
.PD 0
.IP "\fB\-\-no\-construct\-floats\fR" 4
.IX Item "--no-construct-floats"
.PD
The \fB\-\-no\-construct\-floats\fR option disables the construction of
double width floating point constants by loading the two halves of the
value into the two single width floating point registers that make up
the double width register.  By default \fB\-\-construct\-floats\fR is
selected, allowing construction of these floating point constants.
.IP "\fB\-\-emulation=\fR\fIname\fR" 4
d641 1
a641 1
This option causes \fBas\fR to emulate \fBas\fR configured
d649 1
a649 1
the default to little\- or big-endian as indicated by the \fBb\fR or \fBl\fR
d654 1
a654 1
\&\fBas\fR is configured for is a \s-1MIPS\s0 \s-1ELF\s0 or \s-1ECOFF\s0 target.
d656 1
a656 1
\&\fB\-\-enable\-targets=...\fR at configuration time must include support for
d663 1
a663 1
.IP "\fB\-nocpp\fR" 4
d665 1
a665 1
\&\fBas\fR ignores this option.  It is accepted for compatibility with
d667 1
a667 1
.IP "\fB\-\-trap\fR" 4
d669 1
a669 2
.PD 0
.IP "\fB\-\-no\-trap\fR" 4
d671 1
a671 1
.IP "\fB\-\-break\fR" 4
d673 1
a673 1
.IP "\fB\-\-no\-break\fR" 4
a674 1
.PD
d676 1
a676 1
\&\fB\-\-trap\fR or \fB\-\-no\-break\fR (which are synonyms) take a trap exception
d678 1
a678 1
\&\fB\-\-break\fR or \fB\-\-no\-trap\fR (also synonyms, and the default) take a
d680 1
a680 1
.IP "\fB\-n\fR" 4
d682 1
a682 1
When this option is used, \fBas\fR will issue a warning every
d687 1
a687 1
.IP "\fB\-jsri2bsr\fR" 4
d689 1
a689 2
.PD 0
.IP "\fB\-nojsri2bsr\fR" 4
a690 1
.PD
d693 1
a693 1
.IP "\fB\-sifilter\fR" 4
d695 1
a695 2
.PD 0
.IP "\fB\-nosifilter\fR" 4
a696 1
.PD
d699 1
a699 1
.IP "\fB\-relax\fR" 4
d702 1
a702 1
.IP "\fB\-mcpu=[210|340]\fR" 4
d706 1
a706 1
.IP "\fB\-EB\fR" 4
d709 1
a709 1
.IP "\fB\-EL\fR" 4
a711 2
.PP
See the info pages for documentation of the MMIX-specific options.
d717 1
a717 1
Copyright (C) 1991, 92, 93, 94, 95, 96, 97, 98, 99, 2000, 2001, 2002 Free Software Foundation, Inc.
@


1.11.4.2
log
@Commit generated files for 2.13.2.
@
text
@d1 1
a1 1
.\" Automatically generated by Pod::Man v1.34, Pod::Parser v1.13
d24 1
d132 2
a133 1
.TH AS 1 "2002-12-20" "binutils-2.13.2" "GNU Development Tools"
d135 1
a135 1
AS \- the portable GNU assembler.
a300 1
.PP
d302 1
a302 1
standard output with high-level and assembly source) and \fB\-L\fR (retain
@


1.11.4.3
log
@Rebuild generated files, release 2.13.2.1.
@
text
@d131 1
a131 1
.TH AS 1 "2003-01-01" "binutils-2.13.2.1" "GNU Development Tools"
@


1.11.2.1
log
@Add generated files on 2.12 release branch.
@
text
@d1 2
a2 1
.\" Automatically generated by Pod::Man v1.3, Pod::Parser v1.13
d5 1
a5 1
.\" ========================================================================
d18 6
d37 3
a39 3
.\" real vertical bar.  \*(C+ will give a nicer C++.  Capital omega is used to
.\" do unbreakable dashes and therefore won't be available.  \*(C` and \*(C'
.\" expand to `' in nroff, nothing in troff, for use with C<>.
d49 2
a50 2
.    ds C` ""
.    ds C' ""
d59 4
a62 4
.\" If the F register is turned on, we'll generate index entries on stderr for
.\" titles (.TH), headers (.SH), subsections (.Sh), items (.Ip), and index
.\" entries marked with X<> in POD.  Of course, you'll have to process the
.\" output yourself in some meaningful fashion.
d66 1
a66 1
..
d71 2
a72 2
.\" For nroff, turn off justification.  Always turn off hyphenation; it makes
.\" way too many mistakes in technical documents.
d77 1
d137 1
a137 1
.\" ========================================================================
d140 1
a140 1
.TH AS 1 "2002-03-08" "binutils-2.12" "GNU Development Tools"
d146 52
a197 103
as [\fB\-a\fR[\fBcdhlns\fR][=\fIfile\fR]] [\fB\-D\fR] [\fB\-\-defsym\fR \fIsym\fR=\fIval\fR]
 [\fB\-f\fR] [\fB\-\-gstabs\fR] [\fB\-\-gdwarf2\fR] [\fB\-\-help\fR] [\fB\-I\fR \fIdir\fR] 
 [\fB\-J\fR] [\fB\-K\fR] [\fB\-L\fR]
 [\fB\-\-listing\-lhs\-width\fR=\fI\s-1NUM\s0\fR] [\fB\-\-listing\-lhs\-width2\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-listing\-rhs\-width\fR=\fI\s-1NUM\s0\fR] [\fB\-\-listing\-cont\-lines\fR=\fI\s-1NUM\s0\fR]
 [\fB\-\-keep\-locals\fR] [\fB\-o\fR \fIobjfile\fR] [\fB\-R\fR] [\fB\-\-statistics\fR] [\fB\-v\fR]
 [\fB\-version\fR] [\fB\-\-version\fR] [\fB\-W\fR] [\fB\-\-warn\fR] [\fB\-\-fatal\-warnings\fR] 
 [\fB\-w\fR] [\fB\-x\fR] [\fB\-Z\fR] [\fB\-\-target\-help\fR] [\fItarget-options\fR] 
 [\fB\-\-\fR|\fIfiles\fR ...]
.PP
\&\fITarget Alpha options:\fR
   [\fB\-m\fR\fIcpu\fR]
   [\fB\-mdebug\fR | \fB\-no\-mdebug\fR]
   [\fB\-relax\fR] [\fB\-g\fR] [\fB\-G\fR\fIsize\fR]
   [\fB\-F\fR] [\fB\-32addr\fR]
.PP
\&\fITarget \s-1ARC\s0 options:\fR
   [\fB\-marc[5|6|7|8]\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
.PP
\&\fITarget \s-1ARM\s0 options:\fR
   [\fB\-mcpu\fR=\fIprocessor\fR[+\fIextension\fR...]]
   [\fB\-march\fR=\fIarchitecture\fR[+\fIextension\fR...]]
   [\fB\-mfpu\fR=\fIfloating-point-fromat\fR]
   [\fB\-mthumb\fR]
   [\fB\-EB\fR|\fB\-EL\fR]
   [\fB\-mapcs\-32\fR|\fB\-mapcs\-26\fR|\fB\-mapcs\-float\fR|
    \fB\-mapcs\-reentrant\fR]
   [\fB\-mthumb\-interwork\fR] [\fB\-moabi\fR] [\fB\-k\fR]
.PP
\&\fITarget \s-1CRIS\s0 options:\fR
   [\fB\-\-underscore\fR | \fB\-\-no\-underscore\fR]
   [\fB\-\-pic\fR] [\fB\-N\fR]
   [\fB\-\-emulation=criself\fR | \fB\-\-emulation=crisaout\fR]
.PP
\&\fITarget D10V options:\fR
   [\fB\-O\fR]
.PP
\&\fITarget D30V options:\fR
   [\fB\-O\fR|\fB\-n\fR|\fB\-N\fR]
.PP
\&\fITarget i386 options:\fR
   [\fB\-\-32\fR|\fB\-\-64\fR]
.PP
\&\fITarget i960 options:\fR
   [\fB\-ACA\fR|\fB\-ACA_A\fR|\fB\-ACB\fR|\fB\-ACC\fR|\fB\-AKA\fR|\fB\-AKB\fR|
    \fB\-AKC\fR|\fB\-AMC\fR]
   [\fB\-b\fR] [\fB\-no\-relax\fR]
.PP
\&\fITarget M32R options:\fR
   [\fB\-\-m32rx\fR|\fB\-\-[no\-]warn\-explicit\-parallel\-conflicts\fR|
    \fB\-\-W[n]p\fR]
.PP
\&\fITarget M680X0 options:\fR
   [\fB\-l\fR] [\fB\-m68000\fR|\fB\-m68010\fR|\fB\-m68020\fR|...]
.PP
\&\fITarget M68HC11 options:\fR
   [\fB\-m68hc11\fR|\fB\-m68hc12\fR]
   [\fB\-\-force\-long\-branchs\fR] [\fB\-\-short\-branchs\fR]
   [\fB\-\-strict\-direct\-mode\fR] [\fB\-\-print\-insn\-syntax\fR]
   [\fB\-\-print\-opcodes\fR] [\fB\-\-generate\-example\fR]
.PP
\&\fITarget \s-1MCORE\s0 options:\fR
   [\fB\-jsri2bsr\fR] [\fB\-sifilter\fR] [\fB\-relax\fR]
   [\fB\-mcpu=[210|340]\fR]
.PP
\&\fITarget \s-1MIPS\s0 options:\fR
   [\fB\-nocpp\fR] [\fB\-EL\fR] [\fB\-EB\fR] [\fB\-G\fR \fInum\fR] [\fB\-mcpu\fR=\fI\s-1CPU\s0\fR ]
   [\fB\-mips1\fR] [\fB\-mips2\fR] [\fB\-mips3\fR] [\fB\-mips4\fR] [\fB\-mips5\fR]
   [\fB\-mips32\fR] [\fB\-mips64\fR]
   [\fB\-m4650\fR] [\fB\-no\-m4650\fR]
   [\fB\-\-trap\fR] [\fB\-\-break\fR] [\fB\-n\fR]
   [\fB\-\-emulation\fR=\fIname\fR ]
.PP
\&\fITarget \s-1MMIX\s0 options:\fR
   [\fB\-\-fixed\-special\-register\-names\fR] [\fB\-\-globalize\-symbols\fR]
   [\fB\-\-gnu\-syntax\fR] [\fB\-\-relax\fR] [\fB\-\-no\-predefined\-symbols\fR]
   [\fB\-\-no\-expand\fR] [\fB\-\-no\-merge\-gregs\fR] [\fB\-x\fR]
   [\fB\-\-linker\-allocated\-gregs\fR]
.PP
\&\fITarget \s-1PDP11\s0 options:\fR
   [\fB\-mpic\fR|\fB\-mno\-pic\fR] [\fB\-mall\fR] [\fB\-mno\-extensions\fR]
   [\fB\-m\fR\fIextension\fR|\fB\-mno\-\fR\fIextension\fR]
   [\fB\-m\fR\fIcpu\fR] [\fB\-m\fR\fImachine\fR]  
.PP
\&\fITarget picoJava options:\fR
   [\fB\-mb\fR|\fB\-me\fR]
.PP
\&\fITarget PowerPC options:\fR
   [\fB\-mpwrx\fR|\fB\-mpwr2\fR|\fB\-mpwr\fR|\fB\-m601\fR|\fB\-mppc\fR|\fB\-mppc32\fR|\fB\-m603\fR|\fB\-m604\fR|
    \fB\-m403\fR|\fB\-m405\fR|\fB\-mppc64\fR|\fB\-m620\fR|\fB\-mppc64bridge\fR|\fB\-mbooke\fR|
    \fB\-mbooke32\fR|\fB\-mbooke64\fR]
   [\fB\-mcom\fR|\fB\-many\fR|\fB\-maltivec\fR] [\fB\-memb\fR]
   [\fB\-mregnames\fR|\fB\-mno\-regnames\fR]
   [\fB\-mrelocatable\fR|\fB\-mrelocatable\-lib\fR]
   [\fB\-mlittle\fR|\fB\-mlittle\-endian\fR|\fB\-mbig\fR|\fB\-mbig\-endian\fR]
   [\fB\-msolaris\fR|\fB\-mno\-solaris\fR]
.PP
\&\fITarget \s-1SPARC\s0 options:\fR
   [\fB\-Av6\fR|\fB\-Av7\fR|\fB\-Av8\fR|\fB\-Asparclet\fR|\fB\-Asparclite\fR
    \fB\-Av8plus\fR|\fB\-Av8plusa\fR|\fB\-Av9\fR|\fB\-Av9a\fR]
   [\fB\-xarch=v8plus\fR|\fB\-xarch=v8plusa\fR] [\fB\-bump\fR]
   [\fB\-32\fR|\fB\-64\fR]
d200 1
a200 1
\&\s-1GNU\s0 \fBas\fR is really a family of assemblers.
d207 1
a207 1
\&\fBas\fR is primarily intended to assemble the output of the
d209 1
a209 1
\&.  Nevertheless, we've tried to make \fBas\fR
d213 1
a213 1
This doesn't mean \fBas\fR always uses the same syntax as another
d217 1
a217 1
Each time you run \fBas\fR it assembles exactly one source
d221 1
a221 1
You give \fBas\fR a command line that has zero or more input file
d226 3
a228 3
If you give \fBas\fR no file names it attempts to read one input file
from the \fBas\fR standard input, which is normally your terminal.  You
may have to type \fBctl-D\fR to tell \fBas\fR there is no more program
d231 1
a231 1
Use \fB\-\-\fR if you need to explicitly name the standard input file
d234 1
a234 1
If the source is empty, \fBas\fR produces a small, empty object
d237 1
a237 1
\&\fBas\fR may write warnings and error messages to the standard error
d239 2
a240 2
runs \fBas\fR automatically.  Warnings report an assumption made so
that \fBas\fR could keep assembling a flawed program; errors report a
d243 1
a243 1
If you are invoking \fBas\fR via the \s-1GNU\s0 C compiler (version 2),
d262 1
a262 1
.IP "\fB\-a[cdhlmns]\fR" 4
d266 1
a266 1
.IP "\fB\-ac\fR" 4
d269 1
a269 1
.IP "\fB\-ad\fR" 4
d272 1
a272 1
.IP "\fB\-ah\fR" 4
d275 1
a275 1
.IP "\fB\-al\fR" 4
d278 1
a278 1
.IP "\fB\-am\fR" 4
d281 1
a281 1
.IP "\fB\-an\fR" 4
d284 1
a284 1
.IP "\fB\-as\fR" 4
d287 1
a287 1
.IP "\fB=file\fR" 4
d297 1
a297 1
.IP "\fB\-D\fR" 4
d301 1
a301 1
.IP "\fB\-\-defsym\fR \fIsym\fR\fB=\fR\fIvalue\fR" 4
d306 1
a306 1
.IP "\fB\-f\fR" 4
d310 1
a310 1
.IP "\fB\-\-gstabs\fR" 4
d314 1
a314 1
.IP "\fB\-\-gdwarf2\fR" 4
d319 1
a319 1
.IP "\fB\-\-help\fR" 4
d322 1
a322 1
.IP "\fB\-\-target\-help\fR" 4
d325 1
a325 1
.IP "\fB\-I\fR \fIdir\fR" 4
d328 1
a328 1
.IP "\fB\-J\fR" 4
d331 1
a331 1
.IP "\fB\-K\fR" 4
d334 1
a334 1
.IP "\fB\-L\fR" 4
d336 1
a336 2
.PD 0
.IP "\fB\-\-keep\-locals\fR" 4
a337 1
.PD
d341 1
a341 1
.IP "\fB\-\-listing\-lhs\-width=\fR\fInumber\fR" 4
d345 1
a345 1
.IP "\fB\-\-listing\-lhs\-width2=\fR\fInumber\fR" 4
d349 1
a349 1
.IP "\fB\-\-listing\-rhs\-width=\fR\fInumber\fR" 4
d353 1
a353 1
.IP "\fB\-\-listing\-cont\-lines=\fR\fInumber\fR" 4
d357 1
a357 1
.IP "\fB\-o\fR \fIobjfile\fR" 4
d359 2
a360 2
Name the object-file output from \fBas\fR \fIobjfile\fR.
.IP "\fB\-R\fR" 4
d363 1
a363 1
.IP "\fB\-\-statistics\fR" 4
d367 1
a367 1
.IP "\fB\-\-strip\-local\-absolute\fR" 4
d370 1
a370 1
.IP "\fB\-v\fR" 4
d372 1
a372 2
.PD 0
.IP "\fB\-version\fR" 4
d374 2
a375 3
.PD
Print the \fBas\fR version.
.IP "\fB\-\-version\fR" 4
d377 2
a378 2
Print the \fBas\fR version and exit.
.IP "\fB\-W\fR" 4
d380 1
a380 2
.PD 0
.IP "\fB\-\-no\-warn\fR" 4
a381 1
.PD
d383 1
a383 1
.IP "\fB\-\-fatal\-warnings\fR" 4
d386 1
a386 1
.IP "\fB\-\-warn\fR" 4
d389 1
a389 1
.IP "\fB\-w\fR" 4
d392 1
a392 1
.IP "\fB\-x\fR" 4
d395 1
a395 1
.IP "\fB\-Z\fR" 4
d398 1
a398 1
.IP "\fB\-\- |\fR \fIfiles\fR \fB...\fR" 4
d404 1
a404 1
.IP "\fB\-marc[5|6|7|8]\fR" 4
d407 1
a407 1
.IP "\fB\-EB | \-EL\fR" 4
d413 2
a414 2
.IP "\fB\-mcpu=\fR\fIprocessor\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-mcpu=processor[+extension...]"
d416 2
a417 2
.IP "\fB\-march=\fR\fIarchitecture\fR\fB[+\fR\fIextension\fR\fB...]\fR" 4
.IX Item "-march=architecture[+extension...]"
d419 5
a423 2
.IP "\fB\-mfpu=\fR\fIfloating-point-format\fR" 4
.IX Item "-mfpu=floating-point-format"
d425 1
a425 4
.IP "\fB\-mthumb\fR" 4
.IX Item "-mthumb"
Enable Thumb only instruction decoding.
.IP "\fB\-mapcs\-32 | \-mapcs\-26 | \-mapcs\-float | \-mapcs\-reentrant | \-moabi\fR" 4
d428 1
a428 1
.IP "\fB\-EB | \-EL\fR" 4
d431 1
a431 1
.IP "\fB\-mthumb\-interwork\fR" 4
d435 1
a435 1
.IP "\fB\-k\fR" 4
a438 2
See the info pages for documentation of the CRIS-specific options.
.PP
d441 1
a441 1
.IP "\fB\-O\fR" 4
d447 1
a447 1
.IP "\fB\-O\fR" 4
d450 1
a450 1
.IP "\fB\-n\fR" 4
d453 1
a453 1
.IP "\fB\-N\fR" 4
d459 1
a459 1
.IP "\fB\-ACA | \-ACA_A | \-ACB | \-ACC | \-AKA | \-AKB | \-AKC | \-AMC\fR" 4
d462 1
a462 1
.IP "\fB\-b\fR" 4
d465 1
a465 1
.IP "\fB\-no\-relax\fR" 4
d472 1
a472 1
.IP "\fB\-\-m32rx\fR" 4
d476 1
a476 1
.IP "\fB\-\-warn\-explicit\-parallel\-conflicts or \-\-Wp\fR" 4
d480 1
a480 1
.IP "\fB\-\-no\-warn\-explicit\-parallel\-conflicts or \-\-Wnp\fR" 4
d487 1
a487 1
.IP "\fB\-l\fR" 4
d490 1
a490 1
.IP "\fB\-m68000 | \-m68008 | \-m68010 | \-m68020 | \-m68030\fR" 4
d492 1
a492 2
.PD 0
.IP "\fB| \-m68040 | \-m68060 | \-m68302 | \-m68331 | \-m68332\fR" 4
d494 1
a494 1
.IP "\fB| \-m68333 | \-m68340 | \-mcpu32 | \-m5200\fR" 4
a495 1
.PD
d498 1
a498 1
.IP "\fB\-m68881 | \-m68882 | \-mno\-68881 | \-mno\-68882\fR" 4
d505 1
a505 1
.IP "\fB\-m68851 | \-mno\-68851\fR" 4
d510 3
a512 3
For details about the \s-1PDP\-11\s0 machine dependent features options,
see \f(CW@@ref\fR{PDP\-11\-Options}.
.IP "\fB\-mpic | \-mno\-pic\fR" 4
d514 3
a516 3
Generate position-independent (or position\-dependent) code.  The
default is \fB\-mpic\fR.
.IP "\fB\-mall\fR" 4
d518 1
a518 2
.PD 0
.IP "\fB\-mall\-extensions\fR" 4
a519 1
.PD
d521 1
a521 1
.IP "\fB\-mno\-extensions\fR" 4
d524 1
a524 1
.IP "\fB\-m\fR\fIextension\fR \fB| \-mno\-\fR\fIextension\fR" 4
d527 1
a527 1
.IP "\fB\-m\fR\fIcpu\fR" 4
d531 1
a531 1
.IP "\fB\-m\fR\fImachine\fR" 4
d538 1
a538 1
.IP "\fB\-mb\fR" 4
d541 1
a541 1
.IP "\fB\-ml\fR" 4
d547 1
a547 1
.IP "\fB\-m68hc11 | \-m68hc12\fR" 4
d551 1
a551 1
.IP "\fB\-\-force\-long\-branchs\fR" 4
d556 1
a556 1
.IP "\fB\-S | \-\-short\-branchs\fR" 4
d560 1
a560 1
.IP "\fB\-\-strict\-direct\-mode\fR" 4
d564 1
a564 1
.IP "\fB\-\-print\-insn\-syntax\fR" 4
d567 1
a567 1
.IP "\fB\-\-print\-opcodes\fR" 4
d570 1
a570 1
.IP "\fB\-\-generate\-example\fR" 4
d573 1
a573 1
This option is only useful for testing \fBas\fR.
d575 1
a575 1
The following options are available when \fBas\fR is configured
d577 1
a577 1
.IP "\fB\-Av6 | \-Av7 | \-Av8 | \-Asparclet | \-Asparclite\fR" 4
d579 1
a579 2
.PD 0
.IP "\fB\-Av8plus | \-Av8plusa | \-Av9 | \-Av9a\fR" 4
a580 1
.PD
d588 1
a588 1
.IP "\fB\-xarch=v8plus | \-xarch=v8plusa\fR" 4
d592 1
a592 1
.IP "\fB\-bump\fR" 4
d598 1
a598 1
.IP "\fB\-G\fR \fInum\fR" 4
d603 1
a603 1
.IP "\fB\-EB\fR" 4
d606 1
a606 1
.IP "\fB\-EL\fR" 4
d609 1
a609 1
.IP "\fB\-mips1\fR" 4
d611 1
a611 2
.PD 0
.IP "\fB\-mips2\fR" 4
d613 1
a613 1
.IP "\fB\-mips3\fR" 4
d615 1
a615 1
.IP "\fB\-mips4\fR" 4
d617 1
a617 1
.IP "\fB\-mips32\fR" 4
a618 3
.IP "\fB\-mips64\fR" 4
.IX Item "-mips64"
.PD
d626 1
a626 1
.IP "\fB\-m4650\fR" 4
d628 1
a628 2
.PD 0
.IP "\fB\-no\-m4650\fR" 4
a629 1
.PD
d633 2
a634 2
\&\fB\-no\-m4650\fR turns off this option.
.IP "\fB\-mcpu=\fR\fI\s-1CPU\s0\fR" 4
d639 1
a639 1
.IP "\fB\-\-emulation=\fR\fIname\fR" 4
d641 1
a641 1
This option causes \fBas\fR to emulate \fBas\fR configured
d649 1
a649 1
the default to little\- or big-endian as indicated by the \fBb\fR or \fBl\fR
d654 1
a654 1
\&\fBas\fR is configured for is a \s-1MIPS\s0 \s-1ELF\s0 or \s-1ECOFF\s0 target.
d656 1
a656 1
\&\fB\-\-enable\-targets=...\fR at configuration time must include support for
d663 1
a663 1
.IP "\fB\-nocpp\fR" 4
d665 1
a665 1
\&\fBas\fR ignores this option.  It is accepted for compatibility with
d667 1
a667 1
.IP "\fB\-\-trap\fR" 4
d669 1
a669 2
.PD 0
.IP "\fB\-\-no\-trap\fR" 4
d671 1
a671 1
.IP "\fB\-\-break\fR" 4
d673 1
a673 1
.IP "\fB\-\-no\-break\fR" 4
a674 1
.PD
d676 1
a676 1
\&\fB\-\-trap\fR or \fB\-\-no\-break\fR (which are synonyms) take a trap exception
d678 1
a678 1
\&\fB\-\-break\fR or \fB\-\-no\-trap\fR (also synonyms, and the default) take a
d680 1
a680 1
.IP "\fB\-n\fR" 4
d682 1
a682 1
When this option is used, \fBas\fR will issue a warning every
d687 1
a687 1
.IP "\fB\-jsri2bsr\fR" 4
d689 1
a689 2
.PD 0
.IP "\fB\-nojsri2bsr\fR" 4
a690 1
.PD
d693 1
a693 1
.IP "\fB\-sifilter\fR" 4
d695 1
a695 2
.PD 0
.IP "\fB\-nosifilter\fR" 4
a696 1
.PD
d699 1
a699 1
.IP "\fB\-relax\fR" 4
d702 1
a702 1
.IP "\fB\-mcpu=[210|340]\fR" 4
d706 1
a706 1
.IP "\fB\-EB\fR" 4
d709 1
a709 1
.IP "\fB\-EL\fR" 4
a711 2
.PP
See the info pages for documentation of the MMIX-specific options.
d717 1
a717 1
Copyright (C) 1991, 92, 93, 94, 95, 96, 97, 98, 99, 2000, 2001, 2002 Free Software Foundation, Inc.
@


1.11.2.2
log
@Commit generated files for 2.12.1.
@
text
@d132 1
a132 1
.TH AS 1 "2002-05-14" "binutils-2.12.1" "GNU Development Tools"
@


1.10
log
@Regernate after recent change to as.texinfo
@
text
@@


1.9
log
@2001-06-11  H.J. Lu  <hjl@@gnu.org>

	* NEWS: Updated for the new -n option for the MIPS assembler.

	* config/tc-mips.c (md_show_usage): Add -n.

	* doc/as.texinfo: Document the new -n option.
	* doc/c-mips.texi: Likewise.
	* doc/as.1: Regenerated.
@
text
@d2 1
a2 1
.\" Mon Jun 11 09:28:09 2001
d140 1
a140 1
.TH AS 1 "binutils-2.11.90" "2001-06-11" "GNU"
@


1.8
log
@z8k fixes
@
text
@d2 1
a2 1
.\" Fri Apr 13 11:27:39 2001
d140 1
a140 1
.TH AS 1 "binutils-2.11.90" "2001-04-13" "GNU"
d195 1
a195 1
 [ \-\-trap ] [ \-\-break ]
d680 4
@


1.7
log
@Automate generate on man pages
@
text
@d1 6
a6 6
.rn '' }`
''' $RCSfile$$Revision$$Date$
'''
''' $Log$
'''
.de Sh
d14 1
a14 1
.de Sp
d18 1
a18 1
.de Ip
d24 1
a24 1
.de Vb
d29 1
a29 1
.de Ve
d34 6
a39 6
'''
'''
'''     Set up \*(-- to give an unbreakable dash;
'''     string Tr holds user defined translation string.
'''     Bell System Logo is used as a dummy character.
'''
d41 1
d43 8
a50 20
.ds -- \(*W-
.ds PI pi
.if (\n(.H=4u)&(1m=24u) .ds -- \(*W\h'-12u'\(*W\h'-12u'-\" diablo 10 pitch
.if (\n(.H=4u)&(1m=20u) .ds -- \(*W\h'-12u'\(*W\h'-8u'-\" diablo 12 pitch
.ds L" ""
.ds R" ""
'''   \*(M", \*(S", \*(N" and \*(T" are the equivalent of
'''   \*(L" and \*(R", except that they are used on ".xx" lines,
'''   such as .IP and .SH, which do another additional levels of
'''   double-quote interpretation
.ds M" """
.ds S" """
.ds N" """""
.ds T" """""
.ds L' '
.ds R' '
.ds M' '
.ds S' '
.ds N' '
.ds T' '
d53 4
a56 15
.ds -- \(em\|
.tr \*(Tr
.ds L" ``
.ds R" ''
.ds M" ``
.ds S" ''
.ds N" ``
.ds T" ''
.ds L' `
.ds R' '
.ds M' `
.ds S' '
.ds N' `
.ds T' '
.ds PI \(*p
d58 11
a68 15
.\"	If the F register is turned on, we'll generate
.\"	index entries out stderr for the following things:
.\"		TH	Title 
.\"		SH	Header
.\"		Sh	Subsection 
.\"		Ip	Item
.\"		X<>	Xref  (embedded
.\"	Of course, you have to process the output yourself
.\"	in some meaninful fashion.
.if \nF \{
.de IX
.tm Index:\\$1\t\\n%\t"\\$2"
..
.nr % 0
.rr F
d70 7
a76 15
.TH AS 1 "binutils-2.11.90" "23/Mar/101" "GNU"
.UC
.if n .hy 0
.ds C+ C\v'-.1v'\h'-1p'\s-2+\h'-1p'+\s0\v'.1v'\h'-1p'
.de CQ          \" put $1 in typewriter font
.ft CW
'if n "\c
'if t \\&\\$1\c
'if n \\&\\$1\c
'if n \&"
\\&\\$2 \\$3 \\$4 \\$5 \\$6 \\$7
'.ft R
..
.\" @@(#)ms.acc 1.5 88/02/08 SMI; from UCB 4.2
.	\" AM - accent mark definitions
d78 1
a78 1
.	\" fudge factors for nroff and troff
d80 5
a84 5
.	ds #H 0
.	ds #V .8m
.	ds #F .3m
.	ds #[ \f1
.	ds #] \fP
d87 5
a91 5
.	ds #H ((1u-(\\\\n(.fu%2u))*.13m)
.	ds #V .6m
.	ds #F 0
.	ds #[ \&
.	ds #] \&
d93 1
a93 1
.	\" simple accents for nroff and troff
d95 6
a100 9
.	ds ' \&
.	ds ` \&
.	ds ^ \&
.	ds , \&
.	ds ~ ~
.	ds ? ?
.	ds ! !
.	ds /
.	ds q
d103 6
a108 9
.	ds ' \\k:\h'-(\\n(.wu*8/10-\*(#H)'\'\h"|\\n:u"
.	ds ` \\k:\h'-(\\n(.wu*8/10-\*(#H)'\`\h'|\\n:u'
.	ds ^ \\k:\h'-(\\n(.wu*10/11-\*(#H)'^\h'|\\n:u'
.	ds , \\k:\h'-(\\n(.wu*8/10)',\h'|\\n:u'
.	ds ~ \\k:\h'-(\\n(.wu-\*(#H-.1m)'~\h'|\\n:u'
.	ds ? \s-2c\h'-\w'c'u*7/10'\u\h'\*(#H'\zi\d\s+2\h'\w'c'u*8/10'
.	ds ! \s-2\(or\s+2\h'-\w'\(or'u'\v'-.8m'.\v'.8m'
.	ds / \\k:\h'-(\\n(.wu*8/10-\*(#H)'\z\(sl\h'|\\n:u'
.	ds q o\h'-\w'o'u*8/10'\s-4\v'.4m'\z\(*i\v'-.4m'\s+4\h'\w'o'u*8/10'
d110 1
a110 1
.	\" troff and (daisy-wheel) nroff accents
a112 4
.ds v \\k:\h'-(\\n(.wu*9/10-\*(#H)'\v'-\*(#V'\*(#[\s-4v\s0\v'\*(#V'\h'|\\n:u'\*(#]
.ds _ \\k:\h'-(\\n(.wu*9/10-\*(#H+(\*(#F*2/3))'\v'-.4m'\z\(hy\v'.4m'\h'|\\n:u'
.ds . \\k:\h'-(\\n(.wu*8/10)'\v'\*(#V*4/10'\z.\v'-\*(#V*4/10'\h'|\\n:u'
.ds 3 \*(#[\v'.2m'\s-2\&3\s0\v'-.2m'\*(#]
d120 1
a120 3
.ds oe o\h'-(\w'o'u*4/10)'e
.ds Oe O\h'-(\w'O'u*4/10)'E
.	\" corrections for vroff
d123 1
a123 1
.	\" for low resolution devices (crt and lpr)
d126 9
a134 15
.	ds : e
.	ds 8 ss
.	ds v \h'-1'\o'\(aa\(ga'
.	ds _ \h'-1'^
.	ds . \h'-1'.
.	ds 3 3
.	ds o a
.	ds d- d\h'-1'\(ga
.	ds D- D\h'-1'\(hy
.	ds th \o'bp'
.	ds Th \o'LP'
.	ds ae ae
.	ds Ae AE
.	ds oe oe
.	ds Oe OE
d137 5
d143 1
a143 1
AS \- the portable GNU assembler.
d145 3
a147 2
as [ \-a[cdhlns][=file] ] [ \-D ]  [ --defsym \fIsym\fR=\fIval\fR ]
 [ \-f ] [ --gstabs ] [ --gdwarf2 ] [ --help ] [ \-I \fIdir\fR ] 
d149 5
a153 5
 [ --listing\*(--lhs-width=NUM ][ --listing-lhs-width2=NUM ]
 [ --listing-rhs-width=NUM ][ --listing-cont-lines=NUM ]
 [ --keep-locals ] [ \-o \fIobjfile\fR ] [ \-R ] [ --statistics ] [ \-v ]
 [ \-version ] [ --version ] [ \-W ] [ --warn ] [ --fatal-warnings ] 
 [ \-w ] [ \-x ] [ \-Z ] [ --target-help ]
d182 2
a183 2
 [ --m32rx | --[no-]warn-explicit-parallel-conflicts |
   --W[n]p ]
d188 4
a191 4
 [ --force-long-branchs ] [ --short-branchs ]
 [ --strict-direct-mode ] [ --print-insn-syntax ]
 [ --print-opcodes ] [ --generate-example ]
 [ \-nocpp ] [ \-EL ] [ \-EB ] [ \-G \fInum\fR ] [ \-mcpu=\fICPU\fR ]
d195 3
a197 3
 [ --trap ] [ --break ]
 [ --emulation=\fIname\fR ]
 [ -- | \fIfiles\fR ... ]
d199 3
a201 2
GNU \f(CWas\fR is really a family of assemblers.
If you use (or have used) the GNU assembler on one architecture, you
d205 1
a205 1
\fIpseudo-ops\fR) and assembler syntax.
d207 3
a209 3
\f(CWas\fR is primarily intended to assemble the output of the
GNU C compiler \f(CW\fR for use by the linker
\f(CW\fR.  Nevertheless, we've tried to make \f(CWas\fR
d213 1
a213 1
This doesn't mean \f(CWas\fR always uses the same syntax as another
d217 1
a217 1
Each time you run \f(CWas\fR it assembles exactly one source
d221 1
a221 1
You give \f(CWas\fR a command line that has zero or more input file
d226 3
a228 3
If you give \f(CWas\fR no file names it attempts to read one input file
from the \f(CWas\fR standard input, which is normally your terminal.  You
may have to type \fBctl-D\fR to tell \f(CWas\fR there is no more program
d231 1
a231 1
Use \fB--\fR if you need to explicitly name the standard input file
d234 1
a234 1
If the source is empty, \f(CWas\fR produces a small, empty object
d237 1
a237 1
\f(CWas\fR may write warnings and error messages to the standard error
d239 2
a240 2
runs \f(CWas\fR automatically.  Warnings report an assumption made so
that \f(CWas\fR could keep assembling a flawed program; errors report a
d243 1
a243 1
If you are invoking \f(CWas\fR via the GNU C compiler (version 2),
d248 1
a248 2
.Vb 2
\&        
d257 1
a257 1
(You can call the GNU compiler driver with the \fB\-v\fR option to see
d261 3
a263 1
.Ip "\f(CW-a[cdhlmns]\fR" 4
d265 3
a267 1
.Ip "\f(CW-ac\fR" 8
d269 2
a270 1
.Ip "\f(CW-ad\fR" 8
d272 2
a273 1
.Ip "\f(CW-ah\fR" 8
d275 2
a276 1
.Ip "\f(CW-al\fR" 8
d278 2
a279 1
.Ip "\f(CW-am\fR" 8
d281 2
a282 1
.Ip "\f(CW-an\fR" 8
d284 2
a285 1
.Ip "\f(CW-as\fR" 8
d287 2
a288 1
.Ip "\f(CW=file\fR" 8
d290 2
d296 3
a298 1
.Ip "\f(CW-D\fR" 4
d301 2
a302 1
.Ip "\f(CW--defsym \fIsym\fR=\fIvalue\fR\fR" 4
d304 1
a304 1
\fIvalue\fR must be an integer constant.  As in C, a leading \fB0x\fR
d306 3
a308 2
.Ip "\f(CW-f\fR" 4
``fast'\*(R'---skip whitespace and comment preprocessing (assume source is
d310 2
a311 1
.Ip "\f(CW--gstabs\fR" 4
d314 2
a315 1
.Ip "\f(CW--gdwarf2\fR" 4
d319 2
a320 1
.Ip "\f(CW--help\fR" 4
d322 2
a323 1
.Ip "\f(CW--target-help\fR" 4
d325 5
a329 3
.Ip "\f(CW-I \fIdir\fR\fR" 4
Add directory \fIdir\fR to the search list for \f(CW.include\fR directives.
.Ip "\f(CW-J\fR" 4
d331 2
a332 1
.Ip "\f(CW-K\fR" 4
d334 4
a337 2
.Ip "\f(CW-L\fR" 4
.Ip "\f(CW--keep-locals\fR" 4
d341 2
a342 1
.Ip "\f(CW--listing-lhs-width=\fInumber\fR\fR" 4
d345 2
a346 1
.Ip "\f(CW--listing-lhs-width2=\fInumber\fR\fR" 4
d349 2
a350 1
.Ip "\f(CW--listing-rhs-width=\fInumber\fR\fR" 4
d352 3
a354 2
\fInumber\fR bytes.
.Ip "\f(CW--listing-cont-lines=\fInumber\fR\fR" 4
d357 5
a361 3
.Ip "\f(CW-o \fIobjfile\fR\fR" 4
Name the object-file output from \f(CWas\fR \fIobjfile\fR.
.Ip "\f(CW-R\fR" 4
d363 2
a364 1
.Ip "\f(CW--statistics\fR" 4
d367 2
a368 1
.Ip "\f(CW--strip-local-absolute\fR" 4
d370 12
a381 7
.Ip "\f(CW-v\fR" 4
.Ip "\f(CW-version\fR" 4
Print the \f(CWas\fR version.
.Ip "\f(CW--version\fR" 4
Print the \f(CWas\fR version and exit.
.Ip "\f(CW-W\fR" 4
.Ip "\f(CW--no-warn\fR" 4
d383 2
a384 1
.Ip "\f(CW--fatal-warnings\fR" 4
d386 2
a387 1
.Ip "\f(CW--warn\fR" 4
d389 2
a390 1
.Ip "\f(CW-w\fR" 4
d392 2
a393 1
.Ip "\f(CW-x\fR" 4
d395 2
a396 1
.Ip "\f(CW-Z\fR" 4
d398 2
a399 1
.Ip "\f(CW-- | \fIfiles\fR ...\fR" 4
d404 2
a405 1
.Ip "\f(CW-marc[5|6|7|8]\fR" 4
d407 3
a409 2
.Ip "\f(CW-EB | -EL\fR" 4
Select either big-endian (\-\s-1EB\s0) or little-endian (\-\s-1EL\s0) output.
d413 2
a414 1
.Ip "\f(CW-m[arm][1|2|3|6|7|8|9][...] \fR" 4
d416 2
a417 1
.Ip "\f(CW-m[arm]v[2|2a|3|3m|4|4t|5|5t]\fR" 4
d419 2
a420 1
.Ip "\f(CW-mthumb | -mall\fR" 4
d422 2
a423 1
.Ip "\f(CW-mfpa10 | -mfpa11 | -mfpe-old | -mno-fpu\fR" 4
d425 2
a426 1
.Ip "\f(CW-mapcs-32 | -mapcs-26 | -mapcs-float | -mapcs-reentrant | -moabi\fR" 4
d428 5
a432 3
.Ip "\f(CW-EB | -EL\fR" 4
Select either big-endian (\-\s-1EB\s0) or little-endian (\-\s-1EL\s0) output.
.Ip "\f(CW-mthumb-interwork\fR" 4
d434 3
a436 2
\s-1ARM\s0 code in mind.
.Ip "\f(CW-k\fR" 4
d441 2
a442 1
.Ip "\f(CW-O\fR" 4
d447 2
a448 1
.Ip "\f(CW-O\fR" 4
d450 2
a451 1
.Ip "\f(CW-n\fR" 4
d453 3
a455 2
.Ip "\f(CW-N\fR" 4
Warn when a nop after a 32-bit multiply instruction is generated.
d459 2
a460 1
.Ip "\f(CW-ACA | -ACA_A | -ACB | -ACC | -AKA | -AKB | -AKC | -AMC\fR" 4
d462 2
a463 1
.Ip "\f(CW-b\fR" 4
d465 2
a466 1
.Ip "\f(CW-no-relax\fR" 4
d472 2
a473 1
.Ip "\f(CW--m32rx\fR" 4
d476 2
a477 1
.Ip "\f(CW--warn-explicit-parallel-conflicts or --Wp\fR" 4
d480 2
a481 1
.Ip "\f(CW--no-warn-explicit-parallel-conflicts or --Wnp\fR" 4
d487 2
a488 1
.Ip "\f(CW-l\fR" 4
d490 6
a495 3
.Ip "\f(CW-m68000 | -m68008 | -m68010 | -m68020 | -m68030\fR" 4
.Ip "\f(CW| -m68040 | -m68060 | -m68302 | -m68331 | -m68332\fR" 4
.Ip "\f(CW| -m68333 | -m68340 | -mcpu32 | -m5200\fR" 4
d498 2
a499 1
.Ip "\f(CW-m68881 | -m68882 | -mno-68881 | -mno-68882\fR" 4
d505 2
a506 1
.Ip "\f(CW-m68851 | -mno-68851\fR" 4
d510 4
a513 3
For details about the \s-1PDP\s0\-11 machine dependent features options,
see \f(CW@@ref\fR{\s-1PDP\s0\-11-Options}.
.Ip "\f(CW-mpic | -mno-pic\fR" 4
d515 5
a519 3
default is \f(CW-mpic\fR.
.Ip "\f(CW-mall\fR" 4
.Ip "\f(CW-mall-extensions\fR" 4
d521 2
a522 1
.Ip "\f(CW-mno-extensions\fR" 4
d524 2
a525 1
.Ip "\f(CW-m\fIextension\fR | -mno-\fIextension\fR\fR" 4
d527 2
a528 1
.Ip "\f(CW-m\fIcpu\fR\fR" 4
d531 2
a532 1
.Ip "\f(CW-m\fImachine\fR\fR" 4
d538 6
a543 4
.Ip "\f(CW-mb\fR" 4
Generate ``big endian'\*(R' format output.
.Ip "\f(CW-ml\fR" 4
Generate ``little endian'\*(R' format output.
d547 2
a548 1
.Ip "\f(CW-m68hc11 | -m68hc12\fR" 4
d551 2
a552 1
.Ip "\f(CW--force-long-branchs\fR" 4
d556 2
a557 1
.Ip "\f(CW-S | --short-branchs\fR" 4
d560 2
a561 1
.Ip "\f(CW--strict-direct-mode\fR" 4
d564 2
a565 1
.Ip "\f(CW--print-insn-syntax\fR" 4
d567 2
a568 1
.Ip "\f(CW--print-opcodes\fR" 4
d570 2
a571 1
.Ip "\f(CW--generate-example\fR" 4
d573 1
a573 1
This option is only useful for testing \f(CWas\fR.
d575 1
a575 1
The following options are available when \f(CWas\fR is configured
d577 4
a580 2
.Ip "\f(CW-Av6 | -Av7 | -Av8 | -Asparclet | -Asparclite\fR" 4
.Ip "\f(CW-Av8plus | -Av8plusa | -Av9 | -Av9a\fR" 4
d583 2
a584 2
\fB\-Av8plus\fR and \fB\-Av8plusa\fR select a 32 bit environment.
\fB\-Av9\fR and \fB\-Av9a\fR select a 64 bit environment.
d586 1
a586 1
\fB\-Av8plusa\fR and \fB\-Av9a\fR enable the \s-1SPARC\s0 V9 instruction set with
d588 2
a589 1
.Ip "\f(CW-xarch=v8plus | -xarch=v8plusa\fR" 4
d592 2
a593 1
.Ip "\f(CW-bump\fR" 4
d598 2
a599 1
.Ip "\f(CW-G \fInum\fR\fR" 4
d601 1
a601 1
implicitly with the \f(CWgp\fR register.  It is only accepted for targets that
d603 16
a618 9
.Ip "\f(CW-EB\fR" 4
Generate ``big endian'\*(R' format output.
.Ip "\f(CW-EL\fR" 4
Generate ``little endian'\*(R' format output.
.Ip "\f(CW-mips1\fR" 4
.Ip "\f(CW-mips2\fR" 4
.Ip "\f(CW-mips3\fR" 4
.Ip "\f(CW-mips4\fR" 4
.Ip "\f(CW-mips32\fR" 4
d620 2
a621 2
\fB\-mips1\fR corresponds to the R2000 and R3000 processors,
\fB\-mips2\fR to the R6000 processor, and \fB\-mips3\fR to the R4000
d623 1
a623 1
\fB\-mips5\fR, \fB\-mips32\fR, and \fB\-mips64\fR correspond
d626 4
a629 2
.Ip "\f(CW-m4650\fR" 4
.Ip "\f(CW-no-m4650\fR" 4
d633 3
a635 2
\fB\-no-m4650\fR turns off this option.
.Ip "\f(CW-mcpu=\fICPU\fR\fR" 4
d637 1
a637 1
\fB\-m\fR\fIcpu\fR, except that there are more value of \fIcpu\fR
d639 3
a641 2
.Ip "\f(CW--emulation=\fIname\fR\fR" 4
This option causes \f(CWas\fR to emulate \f(CWas\fR configured
d646 2
a647 2
\fBmipself\fR, \fBmipslecoff\fR, \fBmipsbecoff\fR, \fBmipslelf\fR,
\fBmipsbelf\fR.  The first two do not alter the default endianness from that
d650 1
a650 1
in the name.  Using \fB\-\s-1EB\s0\fR or \fB\-\s-1EL\s0\fR will override the endianness
d654 1
a654 1
\f(CWas\fR is configured for is a \s-1MIPS\s0 \s-1ELF\s0 or \s-1ECOFF\s0 target.
d656 1
a656 1
\fB--enable-targets=...\fR at configuration time must include support for
d663 3
a665 2
.Ip "\f(CW-nocpp\fR" 4
\f(CWas\fR ignores this option.  It is accepted for compatibility with
d667 8
a674 4
.Ip "\f(CW--trap\fR" 4
.Ip "\f(CW--no-trap\fR" 4
.Ip "\f(CW--break\fR" 4
.Ip "\f(CW--no-break\fR" 4
d676 1
a676 1
\fB--trap\fR or \fB--no-break\fR (which are synonyms) take a trap exception
d678 1
a678 1
\fB--break\fR or \fB--no-trap\fR (also synonyms, and the default) take a
d683 4
a686 2
.Ip "\f(CW-jsri2bsr\fR" 4
.Ip "\f(CW-nojsri2bsr\fR" 4
d689 4
a692 2
.Ip "\f(CW-sifilter\fR" 4
.Ip "\f(CW-nosifilter\fR" 4
d695 2
a696 1
.Ip "\f(CW-relax\fR" 4
d698 2
a699 1
.Ip "\f(CW-mcpu=[210|340]\fR" 4
d702 2
a703 1
.Ip "\f(CW-EB\fR" 4
d705 2
a706 1
.Ip "\f(CW-EL\fR" 4
d709 2
a710 1
\fIgcc\fR\|(1), \fIld\fR\|(1), and the Info entries for \fIbinutils\fR and \fIld\fR.
d712 1
d716 1
a716 1
under the terms of the GNU Free Documentation License, Version 1.1
d720 1
a720 240
section entitled \*(L"GNU Free Documentation License\*(R".

.rn }` ''
.IX Title "AS 1"
.IX Name "AS - the portable GNU assembler."

.IX Header "NAME"

.IX Header "SYNOPSIS"

.IX Header "DESCRIPTION"

.IX Header "OPTIONS"

.IX Item "\f(CW-a[cdhlmns]\fR"

.IX Item "\f(CW-ac\fR"

.IX Item "\f(CW-ad\fR"

.IX Item "\f(CW-ah\fR"

.IX Item "\f(CW-al\fR"

.IX Item "\f(CW-am\fR"

.IX Item "\f(CW-an\fR"

.IX Item "\f(CW-as\fR"

.IX Item "\f(CW=file\fR"

.IX Item "\f(CW-D\fR"

.IX Item "\f(CW--defsym \fIsym\fR=\fIvalue\fR\fR"

.IX Item "\f(CW-f\fR"

.IX Item "\f(CW--gstabs\fR"

.IX Item "\f(CW--gdwarf2\fR"

.IX Item "\f(CW--help\fR"

.IX Item "\f(CW--target-help\fR"

.IX Item "\f(CW-I \fIdir\fR\fR"

.IX Item "\f(CW-J\fR"

.IX Item "\f(CW-K\fR"

.IX Item "\f(CW-L\fR"

.IX Item "\f(CW--keep-locals\fR"

.IX Item "\f(CW--listing-lhs-width=\fInumber\fR\fR"

.IX Item "\f(CW--listing-lhs-width2=\fInumber\fR\fR"

.IX Item "\f(CW--listing-rhs-width=\fInumber\fR\fR"

.IX Item "\f(CW--listing-cont-lines=\fInumber\fR\fR"

.IX Item "\f(CW-o \fIobjfile\fR\fR"

.IX Item "\f(CW-R\fR"

.IX Item "\f(CW--statistics\fR"

.IX Item "\f(CW--strip-local-absolute\fR"

.IX Item "\f(CW-v\fR"

.IX Item "\f(CW-version\fR"

.IX Item "\f(CW--version\fR"

.IX Item "\f(CW-W\fR"

.IX Item "\f(CW--no-warn\fR"

.IX Item "\f(CW--fatal-warnings\fR"

.IX Item "\f(CW--warn\fR"

.IX Item "\f(CW-w\fR"

.IX Item "\f(CW-x\fR"

.IX Item "\f(CW-Z\fR"

.IX Item "\f(CW-- | \fIfiles\fR ...\fR"

.IX Item "\f(CW-marc[5|6|7|8]\fR"

.IX Item "\f(CW-EB | -EL\fR"

.IX Item "\f(CW-m[arm][1|2|3|6|7|8|9][...] \fR"

.IX Item "\f(CW-m[arm]v[2|2a|3|3m|4|4t|5|5t]\fR"

.IX Item "\f(CW-mthumb | -mall\fR"

.IX Item "\f(CW-mfpa10 | -mfpa11 | -mfpe-old | -mno-fpu\fR"

.IX Item "\f(CW-mapcs-32 | -mapcs-26 | -mapcs-float | -mapcs-reentrant | -moabi\fR"

.IX Item "\f(CW-EB | -EL\fR"

.IX Item "\f(CW-mthumb-interwork\fR"

.IX Item "\f(CW-k\fR"

.IX Item "\f(CW-O\fR"

.IX Item "\f(CW-O\fR"

.IX Item "\f(CW-n\fR"

.IX Item "\f(CW-N\fR"

.IX Item "\f(CW-ACA | -ACA_A | -ACB | -ACC | -AKA | -AKB | -AKC | -AMC\fR"

.IX Item "\f(CW-b\fR"

.IX Item "\f(CW-no-relax\fR"

.IX Item "\f(CW--m32rx\fR"

.IX Item "\f(CW--warn-explicit-parallel-conflicts or --Wp\fR"

.IX Item "\f(CW--no-warn-explicit-parallel-conflicts or --Wnp\fR"

.IX Item "\f(CW-l\fR"

.IX Item "\f(CW-m68000 | -m68008 | -m68010 | -m68020 | -m68030\fR"

.IX Item "\f(CW| -m68040 | -m68060 | -m68302 | -m68331 | -m68332\fR"

.IX Item "\f(CW| -m68333 | -m68340 | -mcpu32 | -m5200\fR"

.IX Item "\f(CW-m68881 | -m68882 | -mno-68881 | -mno-68882\fR"

.IX Item "\f(CW-m68851 | -mno-68851\fR"

.IX Item "\f(CW-mpic | -mno-pic\fR"

.IX Item "\f(CW-mall\fR"

.IX Item "\f(CW-mall-extensions\fR"

.IX Item "\f(CW-mno-extensions\fR"

.IX Item "\f(CW-m\fIextension\fR | -mno-\fIextension\fR\fR"

.IX Item "\f(CW-m\fIcpu\fR\fR"

.IX Item "\f(CW-m\fImachine\fR\fR"

.IX Item "\f(CW-mb\fR"

.IX Item "\f(CW-ml\fR"

.IX Item "\f(CW-m68hc11 | -m68hc12\fR"

.IX Item "\f(CW--force-long-branchs\fR"

.IX Item "\f(CW-S | --short-branchs\fR"

.IX Item "\f(CW--strict-direct-mode\fR"

.IX Item "\f(CW--print-insn-syntax\fR"

.IX Item "\f(CW--print-opcodes\fR"

.IX Item "\f(CW--generate-example\fR"

.IX Item "\f(CW-Av6 | -Av7 | -Av8 | -Asparclet | -Asparclite\fR"

.IX Item "\f(CW-Av8plus | -Av8plusa | -Av9 | -Av9a\fR"

.IX Item "\f(CW-xarch=v8plus | -xarch=v8plusa\fR"

.IX Item "\f(CW-bump\fR"

.IX Item "\f(CW-G \fInum\fR\fR"

.IX Item "\f(CW-EB\fR"

.IX Item "\f(CW-EL\fR"

.IX Item "\f(CW-mips1\fR"

.IX Item "\f(CW-mips2\fR"

.IX Item "\f(CW-mips3\fR"

.IX Item "\f(CW-mips4\fR"

.IX Item "\f(CW-mips32\fR"

.IX Item "\f(CW-m4650\fR"

.IX Item "\f(CW-no-m4650\fR"

.IX Item "\f(CW-mcpu=\fICPU\fR\fR"

.IX Item "\f(CW--emulation=\fIname\fR\fR"

.IX Item "\f(CW-nocpp\fR"

.IX Item "\f(CW--trap\fR"

.IX Item "\f(CW--no-trap\fR"

.IX Item "\f(CW--break\fR"

.IX Item "\f(CW--no-break\fR"

.IX Item "\f(CW-jsri2bsr\fR"

.IX Item "\f(CW-nojsri2bsr\fR"

.IX Item "\f(CW-sifilter\fR"

.IX Item "\f(CW-nosifilter\fR"

.IX Item "\f(CW-relax\fR"

.IX Item "\f(CW-mcpu=[210|340]\fR"

.IX Item "\f(CW-EB\fR"

.IX Item "\f(CW-EL\fR"

.IX Header "SEE ALSO"

.IX Header "COPYRIGHT"

@


1.6
log
@Fix copyright notices
@
text
@d1 6
a6 37
.\" Copyright 1991, 1992, 1995, 1996, 1997, 1998, 2000
.\" Free Software Foundation, Inc.
.\" See section COPYING for conditions for redistribution
.TH as 1 "29 March 1996" "Free Software Foundation" "GNU Development Tools"

.SH NAME
GNU as \- the portable GNU assembler.

.SH SYNOPSIS
.na
.B as
.RB "[\|" \-a "[\|" dhlns "\|]" \c
\&[\|\=\c
.I file\c
\&\|]\|]
.RB "[\|" \-D "\|]"
.RB "[\|" \-\-defsym\ SYM=VAL "\|]"
.RB "[\|" \-f "\|]"
.RB "[\|" \-\-gstabs "\|]"
.RB "[\|" \-I
.I path\c
\&\|]
.RB "[\|" \-K "\|]"
.RB "[\|" \-L "\|]"
.RB "[\|" \-M\ |\ \-\-mri "\|]"
.RB "[\|" \-o 
.I objfile\c
\&\|]
.RB "[\|" \-R "\|]"
.RB "[\|" \-\-traditional\-format "\|]"
.RB "[\|" \-v "\|]"
.RB "[\|" \-w "\|]"
.RB "[\|" \-\^\- "\ |\ " \c
.I files\c
\&\|.\|.\|.\|]

.I i960-only options:
d8 11
a18 7
.RB "[\|" \-ACA "\||\|" \-ACA_A "\||\|" \-ACB\c
.RB "\||\|" \-ACC "\||\|" \-AKA "\||\|" \-AKB\c
.RB "\||\|" \-AKC "\||\|" \-AMC "\|]"
.RB "[\|" \-b "\|]"
.RB "[\|" \-no-relax "\|]"

.I m680x0-only options:
d20 226
a245 8
.RB "[\|" \-l "\|]"
.RB "[\|" \-mc68000 "\||\|" \-mc68010 "\||\|" \-mc68020 "\|]"
.ad b

.SH DESCRIPTION
GNU \c
.B as\c
\& is really a family of assemblers.  
d250 9
a258 31
\c
.I pseudo-ops)\c
\& and assembler syntax.  

For information on the syntax and pseudo-ops used by GNU \c
.B as\c
\&, see `\|\c
.B as\c
\|' entry in \c
.B info \c
(or the manual \c
.I
.I
Using as: The GNU Assembler\c
\&).

\c
.B as\c
\& is primarily intended to assemble the output of the GNU C
compiler \c
.B gcc\c
\& for use by the linker \c
.B ld\c
\&.  Nevertheless,
we've tried to make \c
.B as\c
\& assemble correctly everything that the native
assembler would.
This doesn't mean \c
.B as\c
\& always uses the same syntax as another
d261 2
a262 4

Each time you run \c
.B as\c
\& it assembles exactly one source
d265 12
a276 15

If \c
.B as\c
\& is given no file names it attempts to read one input file
from the \c
.B as\c
\& standard input, which is normally your terminal.  You
may have to type \c
.B ctl-D\c
\& to tell \c
.B as\c
\& there is no more program
to assemble.  Use `\|\c
.B \-\^\-\c
\|' if you need to explicitly name the standard input file
d278 8
a285 10

.B as\c
\& may write warnings and error messages to the standard error
file (usually your terminal).  This should not happen when \c
.B as\c
\& is
run automatically by a compiler.  Warnings report an assumption made so
that \c
.B as\c
\& could keep assembling a flawed program; errors report a
d287 53
a339 45

.SH OPTIONS
.TP
.BR \-a
Turn on assembly listings.  There are various suboptions.
.B d
omits debugging directives.
.B h
includes the high level source code; this is only available if the
source file can be found, and the code was compiled with
.B \-g.
.B l
includes an assembly listing.
.B n
omits forms processing.
.B s
includes a symbol listing.
.B =
.I file
sets the listing file name; this must be the last suboption.
The default suboptions are
.B hls.
.TP
.B \-D
This option is accepted only for script compatibility with calls to
other assemblers; it has no effect on \c
.B as\c
\&.
.TP
.B \-\-defsym SYM=VALUE
Define the symbol SYM to be VALUE before assembling the input file.
VALUE must be an integer constant.  As in C, a leading 0x indicates a
hexadecimal value, and a leading 0 indicates an octal value.
.TP
.B \-f
``fast''--skip preprocessing (assume source is compiler output).
.TP
.BI "\-I\ " path
Add 
.I path
to the search list for 
.B .include
directives.
.TP
.B \-\-gstabs
d342 47
a388 28
.TP
.B \-K
Issue warnings when difference tables altered for long displacements.
.TP
.B \-L
Keep (in symbol table) local symbols, starting with `\|\c
.B L\c
\|'
.TP
.B \-M, \-\-mri
Assemble in MRI compatibility mode.
.TP
.BI "\-o\ " objfile
Name the object-file output from \c
.B as
.TP
.B \-R
Fold data section into text section
.TP
.B \-\-traditional\-format
Use same format as native assembler, when possible.
.TP
.B \-v
Announce \c
.B as\c
\& version
.TP
.B \-W, \-\-no-warn
d390 57
a446 14
.TP
.B \-\-fatal\-warnings
Consider warnings to be fatal.
.TP
.B \-\-warn
Just warn on warnings.
.TP
.IR "\-\^\-" "\ |\ " "files\|.\|.\|."
Source files to assemble, or standard input (\c
.BR "\-\^\-" ")"
.TP
.BI \-A var
.I
(When configured for Intel 960.)
d448 1
a448 4
.TP
.B \-b
.I
(When configured for Intel 960.)
d450 1
a450 4
.TP
.B \-no-relax
.I
(When configured for Intel 960.)
d453 16
a468 5
.TP
.B \-l
.I
(When configured for Motorola 68000).  
.br
d470 413
a882 6
.TP
.BR "\-mc68000" "\||\|" "\-mc68010" "\||\|" "\-mc68020"
.I
(When configured for Motorola 68000).  
.br
Specify what processor in the 68000 family is the target (default 68020)
d884 1
a884 32
.PP
Options may be in any order, and may be
before, after, or between file names.  The order of file names is
significant.

`\|\c
.B \-\^\-\c
\|' (two hyphens) by itself names the standard input file
explicitly, as one of the files for \c
.B as\c
\& to assemble.

Except for `\|\c
.B \-\^\-\c
\|' any command line argument that begins with a
hyphen (`\|\c
.B \-\c
\|') is an option.  Each option changes the behavior of
\c
.B as\c
\&.  No option changes the way another option works.  An
option is a `\|\c
.B \-\c
\|' followed by one or more letters; the case of
the letter is important.   All options are optional.

The `\|\c
.B \-o\c
\|' option expects exactly one file name to follow.  The file
name may either immediately follow the option's letter (compatible
with older assemblers) or it may be the next command argument (GNU
standard).  
d886 1
a886 7
These two command lines are equivalent:
.br
.B
as\ \ \-o\ \ my\-object\-file.o\ \ mumble.s
.br
.B
as\ \ \-omy\-object\-file.o\ \ mumble.s
a887 387
.SH "SEE ALSO"
.RB "`\|" as "\|'"
entry in 
.B
info\c
\&; 
.I
Using as: The GNU Assembler\c
\&;
.BR gcc "(" 1 "),"
.BR ld "(" 1 ")."

.SH COPYING
Copyright (c) 1991, 1992, 2000 Free Software Foundation, Inc.
.PP
This document is distributed under the terms of the GNU Free
Documentation License, version 1.1.  That license is described in the
sources for this manual page, but it is not displayed here in order to
make this manual more consise.  Copies of this license can also be
obtained from: http://www.gnu.org/copyleft/.

\"  GNU Free Documentation License
\"    Version 1.1, March 2000

\"    Copyright (C) 2000  Free Software Foundation, Inc.
\"    59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
     
\"    Everyone is permitted to copy and distribute verbatim
\"    copies of this license document, but changing it is
\"    not allowed.
\"  .PP
\"  0. PREAMBLE
\"  .PP
\"  The purpose of this License is to make a manual, textbook, or other
\"  written document "free" in the sense of freedom: to assure everyone
\"  the effective freedom to copy and redistribute it, with or without
\"  modifying it, either commercially or noncommercially.  Secondarily,
\"  this License preserves for the author and publisher a way to get
\"  credit for their work, while not being considered responsible for
\"  modifications made by others.
\"  .PP
\"  This License is a kind of "copyleft", which means that derivative
\"  works of the document must themselves be free in the same sense.  It
\"  complements the GNU General Public License, which is a copyleft
\"  license designed for free software.
\"  .PP
\"  We have designed this License in order to use it for manuals for free
\"  software, because free software needs free documentation: a free
\"  program should come with manuals providing the same freedoms that the
\"  software does.  But this License is not limited to software manuals;
\"  it can be used for any textual work, regardless of subject matter or
\"  whether it is published as a printed book.  We recommend this License
\"  principally for works whose purpose is instruction or reference.
\"  .PP
\"  1. APPLICABILITY AND DEFINITIONS
\"  .PP
\"  This License applies to any manual or other work that contains a
\"  notice placed by the copyright holder saying it can be distributed
\"  under the terms of this License.  The "Document", below, refers to any
\"  such manual or work.  Any member of the public is a licensee, and is
\"  addressed as "you".
\"  .PP
\"  A "Modified Version" of the Document means any work containing the
\"  Document or a portion of it, either copied verbatim, or with
\"  modifications and/or translated into another language.
\"  .PP
\"  A "Secondary Section" is a named appendix or a front-matter section of
\"  the Document that deals exclusively with the relationship of the
\"  publishers or authors of the Document to the Document's overall subject
\"  (or to related matters) and contains nothing that could fall directly
\"  within that overall subject.  (For example, if the Document is in part a
\"  textbook of mathematics, a Secondary Section may not explain any
\"  mathematics.)  The relationship could be a matter of historical
\"  connection with the subject or with related matters, or of legal,
\"  commercial, philosophical, ethical or political position regarding
\"  them.
\"  .PP
\"  The "Invariant Sections" are certain Secondary Sections whose titles
\"  are designated, as being those of Invariant Sections, in the notice
\"  that says that the Document is released under this License.
\"  .PP
\"  The "Cover Texts" are certain short passages of text that are listed,
\"  as Front-Cover Texts or Back-Cover Texts, in the notice that says that
\"  the Document is released under this License.
\"  .PP
\"  A "Transparent" copy of the Document means a machine-readable copy,
\"  represented in a format whose specification is available to the
\"  general public, whose contents can be viewed and edited directly and
\"  straightforwardly with generic text editors or (for images composed of
\"  pixels) generic paint programs or (for drawings) some widely available
\"  drawing editor, and that is suitable for input to text formatters or
\"  for automatic translation to a variety of formats suitable for input
\"  to text formatters.  A copy made in an otherwise Transparent file
\"  format whose markup has been designed to thwart or discourage
\"  subsequent modification by readers is not Transparent.  A copy that is
\"  not "Transparent" is called "Opaque".
\"  .PP
\"  Examples of suitable formats for Transparent copies include plain
\"  ASCII without markup, Texinfo input format, LaTeX input format, SGML
\"  or XML using a publicly available DTD, and standard-conforming simple
\"  HTML designed for human modification.  Opaque formats include
\"  PostScript, PDF, proprietary formats that can be read and edited only
\"  by proprietary word processors, SGML or XML for which the DTD and/or
\"  processing tools are not generally available, and the
\"  machine-generated HTML produced by some word processors for output
\"  purposes only.
\"  .PP
\"  The "Title Page" means, for a printed book, the title page itself,
\"  plus such following pages as are needed to hold, legibly, the material
\"  this License requires to appear in the title page.  For works in
\"  formats which do not have any title page as such, "Title Page" means
\"  the text near the most prominent appearance of the work's title,
\"  preceding the beginning of the body of the text.
\"  .PP
\"  2. VERBATIM COPYING
\"  .PP
\"  You may copy and distribute the Document in any medium, either
\"  commercially or noncommercially, provided that this License, the
\"  copyright notices, and the license notice saying this License applies
\"  to the Document are reproduced in all copies, and that you add no other
\"  conditions whatsoever to those of this License.  You may not use
\"  technical measures to obstruct or control the reading or further
\"  copying of the copies you make or distribute.  However, you may accept
\"  compensation in exchange for copies.  If you distribute a large enough
\"  number of copies you must also follow the conditions in section 3.
\"  .PP
\"  You may also lend copies, under the same conditions stated above, and
\"  you may publicly display copies.
\"  .PP
\"  3. COPYING IN QUANTITY
\"  .PP
\"  If you publish printed copies of the Document numbering more than 100,
\"  and the Document's license notice requires Cover Texts, you must enclose
\"  the copies in covers that carry, clearly and legibly, all these Cover
\"  Texts: Front-Cover Texts on the front cover, and Back-Cover Texts on
\"  the back cover.  Both covers must also clearly and legibly identify
\"  you as the publisher of these copies.  The front cover must present
\"  the full title with all words of the title equally prominent and
\"  visible.  You may add other material on the covers in addition.
\"  Copying with changes limited to the covers, as long as they preserve
\"  the title of the Document and satisfy these conditions, can be treated
\"  as verbatim copying in other respects.
\"  .PP
\"  If the required texts for either cover are too voluminous to fit
\"  legibly, you should put the first ones listed (as many as fit
\"  reasonably) on the actual cover, and continue the rest onto adjacent
\"  pages.
\"  .PP
\"  If you publish or distribute Opaque copies of the Document numbering
\"  more than 100, you must either include a machine-readable Transparent
\"  copy along with each Opaque copy, or state in or with each Opaque copy
\"  a publicly-accessible computer-network location containing a complete
\"  Transparent copy of the Document, free of added material, which the
\"  general network-using public has access to download anonymously at no
\"  charge using public-standard network protocols.  If you use the latter
\"  option, you must take reasonably prudent steps, when you begin
\"  distribution of Opaque copies in quantity, to ensure that this
\"  Transparent copy will remain thus accessible at the stated location
\"  until at least one year after the last time you distribute an Opaque
\"  copy (directly or through your agents or retailers) of that edition to
\"  the public.
\"  .PP
\"  It is requested, but not required, that you contact the authors of the
\"  Document well before redistributing any large number of copies, to give
\"  them a chance to provide you with an updated version of the Document.
\"  .PP
\"  4. MODIFICATIONS
\"  .PP
\"  You may copy and distribute a Modified Version of the Document under
\"  the conditions of sections 2 and 3 above, provided that you release
\"  the Modified Version under precisely this License, with the Modified
\"  Version filling the role of the Document, thus licensing distribution
\"  and modification of the Modified Version to whoever possesses a copy
\"  of it.  In addition, you must do these things in the Modified Version:
\"  .PP
\"  A. Use in the Title Page (and on the covers, if any) a title distinct
\"  from that of the Document, and from those of previous versions
\"  (which should, if there were any, be listed in the History section
\"  of the Document).  You may use the same title as a previous version
\"  if the original publisher of that version gives permission.
\"  .PP
\"  B. List on the Title Page, as authors, one or more persons or entities
\"  responsible for authorship of the modifications in the Modified
\"  Version, together with at least five of the principal authors of the
\"  Document (all of its principal authors, if it has less than five).
\"  .PP
\"  C. State on the Title page the name of the publisher of the
\"  Modified Version, as the publisher.
\"  .PP
\"  D. Preserve all the copyright notices of the Document.
\"  .PP
\"  E. Add an appropriate copyright notice for your modifications
\"  adjacent to the other copyright notices.
\"  .PP
\"  F. Include, immediately after the copyright notices, a license notice
\"  giving the public permission to use the Modified Version under the
\"  terms of this License, in the form shown in the Addendum below.
\"  Preserve in that license notice the full lists of Invariant Sections
\"  and required Cover Texts given in the Document's license notice.
\"  .PP
\"  H. Include an unaltered copy of this License.
\"  .PP
\"  I. Preserve the section entitled "History", and its title, and add to
\"  it an item stating at least the title, year, new authors, and
\"  publisher of the Modified Version as given on the Title Page.  If
\"  there is no section entitled "History" in the Document, create one
\"  stating the title, year, authors, and publisher of the Document as
\"  given on its Title Page, then add an item describing the Modified
\"  Version as stated in the previous sentence.
\"  .PP
\"  J. Preserve the network location, if any, given in the Document for
\"  public access to a Transparent copy of the Document, and likewise
\"  the network locations given in the Document for previous versions
\"  it was based on.  These may be placed in the "History" section.
\"  You may omit a network location for a work that was published at
\"  least four years before the Document itself, or if the original
\"  publisher of the version it refers to gives permission.
\"  .PP
\"  K. In any section entitled "Acknowledgements" or "Dedications",
\"  preserve the section's title, and preserve in the section all the
\"  substance and tone of each of the contributor acknowledgements
\"  and/or dedications given therein.
\"  .PP
\"  L. Preserve all the Invariant Sections of the Document,
\"  unaltered in their text and in their titles.  Section numbers
\"  or the equivalent are not considered part of the section titles.
\"  .PP
\"  M. Delete any section entitled "Endorsements".  Such a section
\"  may not be included in the Modified Version.
\"  .PP
\"  N. Do not retitle any existing section as "Endorsements"
\"  or to conflict in title with any Invariant Section.
\"  .PP
\"  If the Modified Version includes new front-matter sections or
\"  appendices that qualify as Secondary Sections and contain no material
\"  copied from the Document, you may at your option designate some or all
\"  of these sections as invariant.  To do this, add their titles to the
\"  list of Invariant Sections in the Modified Version's license notice.
\"  These titles must be distinct from any other section titles.
\"  .PP
\"  You may add a section entitled "Endorsements", provided it contains
\"  nothing but endorsements of your Modified Version by various
\"  parties--for example, statements of peer review or that the text has
\"  been approved by an organization as the authoritative definition of a
\"  standard.
\"  .PP
\"  You may add a passage of up to five words as a Front-Cover Text, and a
\"  passage of up to 25 words as a Back-Cover Text, to the end of the list
\"  of Cover Texts in the Modified Version.  Only one passage of
\"  Front-Cover Text and one of Back-Cover Text may be added by (or
\"  through arrangements made by) any one entity.  If the Document already
\"  includes a cover text for the same cover, previously added by you or
\"  by arrangement made by the same entity you are acting on behalf of,
\"  you may not add another; but you may replace the old one, on explicit
\"  permission from the previous publisher that added the old one.
\"  .PP
\"  The author(s) and publisher(s) of the Document do not by this License
\"  give permission to use their names for publicity for or to assert or
\"  imply endorsement of any Modified Version.
\"  .PP

\"  5. COMBINING DOCUMENTS
\"  .PP
\"  You may combine the Document with other documents released under this
\"  License, under the terms defined in section 4 above for modified
\"  versions, provided that you include in the combination all of the
\"  Invariant Sections of all of the original documents, unmodified, and
\"  list them all as Invariant Sections of your combined work in its
\"  license notice.
\"  .PP
\"  The combined work need only contain one copy of this License, and
\"  multiple identical Invariant Sections may be replaced with a single
\"  copy.  If there are multiple Invariant Sections with the same name but
\"  different contents, make the title of each such section unique by
\"  adding at the end of it, in parentheses, the name of the original
\"  author or publisher of that section if known, or else a unique number.
\"  Make the same adjustment to the section titles in the list of
\"  Invariant Sections in the license notice of the combined work.
\"  .PP
\"  In the combination, you must combine any sections entitled "History"
\"  in the various original documents, forming one section entitled
\"  "History"; likewise combine any sections entitled "Acknowledgements",
\"  and any sections entitled "Dedications".  You must delete all sections
\"  entitled "Endorsements."
\"  .PP

\"  6. COLLECTIONS OF DOCUMENTS
\"  .PP
\"  You may make a collection consisting of the Document and other documents
\"  released under this License, and replace the individual copies of this
\"  License in the various documents with a single copy that is included in
\"  the collection, provided that you follow the rules of this License for
\"  verbatim copying of each of the documents in all other respects.
\"  .PP
\"  You may extract a single document from such a collection, and distribute
\"  it individually under this License, provided you insert a copy of this
\"  License into the extracted document, and follow this License in all
\"  other respects regarding verbatim copying of that document.
\"  .PP

\"  7. AGGREGATION WITH INDEPENDENT WORKS
\"  .PP
\"  A compilation of the Document or its derivatives with other separate
\"  and independent documents or works, in or on a volume of a storage or
\"  distribution medium, does not as a whole count as a Modified Version
\"  of the Document, provided no compilation copyright is claimed for the
\"  compilation.  Such a compilation is called an "aggregate", and this
\"  License does not apply to the other self-contained works thus compiled
\"  with the Document, on account of their being thus compiled, if they
\"  are not themselves derivative works of the Document.
\"  .PP
\"  If the Cover Text requirement of section 3 is applicable to these
\"  copies of the Document, then if the Document is less than one quarter
\"  of the entire aggregate, the Document's Cover Texts may be placed on
\"  covers that surround only the Document within the aggregate.
\"  Otherwise they must appear on covers around the whole aggregate.
\"  .PP

\"  8. TRANSLATION
\"  .PP
\"  Translation is considered a kind of modification, so you may
\"  distribute translations of the Document under the terms of section 4.
\"  Replacing Invariant Sections with translations requires special
\"  permission from their copyright holders, but you may include
\"  translations of some or all Invariant Sections in addition to the
\"  original versions of these Invariant Sections.  You may include a
\"  translation of this License provided that you also include the
\"  original English version of this License.  In case of a disagreement
\"  between the translation and the original English version of this
\"  License, the original English version will prevail.
\"  .PP

\"  9. TERMINATION
\"  .PP
\"  You may not copy, modify, sublicense, or distribute the Document except
\"  as expressly provided for under this License.  Any other attempt to
\"  copy, modify, sublicense or distribute the Document is void, and will
\"  automatically terminate your rights under this License.  However,
\"  parties who have received copies, or rights, from you under this
\"  License will not have their licenses terminated so long as such
\"  parties remain in full compliance.
\"  .PP

\"  10. FUTURE REVISIONS OF THIS LICENSE
\"  .PP
\"  The Free Software Foundation may publish new, revised versions
\"  of the GNU Free Documentation License from time to time.  Such new
\"  versions will be similar in spirit to the present version, but may
\"  differ in detail to address new problems or concerns.  See
\"  http://www.gnu.org/copyleft/.
\"  .PP
\"  Each version of the License is given a distinguishing version number.
\"  If the Document specifies that a particular numbered version of this
\"  License "or any later version" applies to it, you have the option of
\"  following the terms and conditions either of that specified version or
\"  of any later version that has been published (not as a draft) by the
\"  Free Software Foundation.  If the Document does not specify a version
\"  number of this License, you may choose any version ever published (not
\"  as a draft) by the Free Software Foundation.
\"  .PP

\"  ADDENDUM: How to use this License for your documents
\"  .PP
\"  To use this License in a document you have written, include a copy of
\"  the License in the document and put the following copyright and
\"  license notices just after the title page:
\"  .PP
\"      Copyright (c)  YEAR  YOUR NAME.
\"      Permission is granted to copy, distribute and/or
\"      modify this document under the terms of the GNU
\"      Free Documentation License, Version 1.1 or any later
\"      version published by the Free Software Foundation;
\"      with the Invariant Sections being LIST THEIR TITLES,
\"      with the Front-Cover Texts being LIST, and with the
\"      Back-Cover Texts being LIST.  A copy of the license
\"      is included in the section entitled "GNU Free
\"      Documentation License".
\"  .PP
\"  If you have no Invariant Sections, write "with no Invariant Sections"
\"  instead of saying which ones are invariant.  If you have no
\"  Front-Cover Texts, write "no Front-Cover Texts" instead of
\"  "Front-Cover Texts being LIST"; likewise for Back-Cover Texts.
\"  .PP
\"  If your document contains nontrivial examples of program code, we
\"  recommend releasing these examples in parallel under your choice of
\"  free software license, such as the GNU General Public License,
\"  to permit their use in free software.
@


1.5
log
@Turn Gnu Free Documentation License intoa comment
@
text
@d1 2
a2 1
.\" Copyright (c) 1991, 1992, 1996, 1997, 1998, 2000 Free Software Foundation
@


1.4
log
@Add GNU Free Documentation License
@
text
@d296 4
a299 2
Documenation License.  That license is described in the GNU Free
Documentation License section.
d301 2
a302 2
.SH GNU Free Documentation License
  Version 1.1, March 2000
d304 2
a305 2
  Copyright (C) 2000  Free Software Foundation, Inc.
  59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
d307 233
a539 233
  Everyone is permitted to copy and distribute verbatim
  copies of this license document, but changing it is
  not allowed.
.PP
0. PREAMBLE
.PP
The purpose of this License is to make a manual, textbook, or other
written document "free" in the sense of freedom: to assure everyone
the effective freedom to copy and redistribute it, with or without
modifying it, either commercially or noncommercially.  Secondarily,
this License preserves for the author and publisher a way to get
credit for their work, while not being considered responsible for
modifications made by others.
.PP
This License is a kind of "copyleft", which means that derivative
works of the document must themselves be free in the same sense.  It
complements the GNU General Public License, which is a copyleft
license designed for free software.
.PP
We have designed this License in order to use it for manuals for free
software, because free software needs free documentation: a free
program should come with manuals providing the same freedoms that the
software does.  But this License is not limited to software manuals;
it can be used for any textual work, regardless of subject matter or
whether it is published as a printed book.  We recommend this License
principally for works whose purpose is instruction or reference.
.PP
1. APPLICABILITY AND DEFINITIONS
.PP
This License applies to any manual or other work that contains a
notice placed by the copyright holder saying it can be distributed
under the terms of this License.  The "Document", below, refers to any
such manual or work.  Any member of the public is a licensee, and is
addressed as "you".
.PP
A "Modified Version" of the Document means any work containing the
Document or a portion of it, either copied verbatim, or with
modifications and/or translated into another language.
.PP
A "Secondary Section" is a named appendix or a front-matter section of
the Document that deals exclusively with the relationship of the
publishers or authors of the Document to the Document's overall subject
(or to related matters) and contains nothing that could fall directly
within that overall subject.  (For example, if the Document is in part a
textbook of mathematics, a Secondary Section may not explain any
mathematics.)  The relationship could be a matter of historical
connection with the subject or with related matters, or of legal,
commercial, philosophical, ethical or political position regarding
them.
.PP
The "Invariant Sections" are certain Secondary Sections whose titles
are designated, as being those of Invariant Sections, in the notice
that says that the Document is released under this License.
.PP
The "Cover Texts" are certain short passages of text that are listed,
as Front-Cover Texts or Back-Cover Texts, in the notice that says that
the Document is released under this License.
.PP
A "Transparent" copy of the Document means a machine-readable copy,
represented in a format whose specification is available to the
general public, whose contents can be viewed and edited directly and
straightforwardly with generic text editors or (for images composed of
pixels) generic paint programs or (for drawings) some widely available
drawing editor, and that is suitable for input to text formatters or
for automatic translation to a variety of formats suitable for input
to text formatters.  A copy made in an otherwise Transparent file
format whose markup has been designed to thwart or discourage
subsequent modification by readers is not Transparent.  A copy that is
not "Transparent" is called "Opaque".
.PP
Examples of suitable formats for Transparent copies include plain
ASCII without markup, Texinfo input format, LaTeX input format, SGML
or XML using a publicly available DTD, and standard-conforming simple
HTML designed for human modification.  Opaque formats include
PostScript, PDF, proprietary formats that can be read and edited only
by proprietary word processors, SGML or XML for which the DTD and/or
processing tools are not generally available, and the
machine-generated HTML produced by some word processors for output
purposes only.
.PP
The "Title Page" means, for a printed book, the title page itself,
plus such following pages as are needed to hold, legibly, the material
this License requires to appear in the title page.  For works in
formats which do not have any title page as such, "Title Page" means
the text near the most prominent appearance of the work's title,
preceding the beginning of the body of the text.
.PP
2. VERBATIM COPYING
.PP
You may copy and distribute the Document in any medium, either
commercially or noncommercially, provided that this License, the
copyright notices, and the license notice saying this License applies
to the Document are reproduced in all copies, and that you add no other
conditions whatsoever to those of this License.  You may not use
technical measures to obstruct or control the reading or further
copying of the copies you make or distribute.  However, you may accept
compensation in exchange for copies.  If you distribute a large enough
number of copies you must also follow the conditions in section 3.
.PP
You may also lend copies, under the same conditions stated above, and
you may publicly display copies.
.PP
3. COPYING IN QUANTITY
.PP
If you publish printed copies of the Document numbering more than 100,
and the Document's license notice requires Cover Texts, you must enclose
the copies in covers that carry, clearly and legibly, all these Cover
Texts: Front-Cover Texts on the front cover, and Back-Cover Texts on
the back cover.  Both covers must also clearly and legibly identify
you as the publisher of these copies.  The front cover must present
the full title with all words of the title equally prominent and
visible.  You may add other material on the covers in addition.
Copying with changes limited to the covers, as long as they preserve
the title of the Document and satisfy these conditions, can be treated
as verbatim copying in other respects.
.PP
If the required texts for either cover are too voluminous to fit
legibly, you should put the first ones listed (as many as fit
reasonably) on the actual cover, and continue the rest onto adjacent
pages.
.PP
If you publish or distribute Opaque copies of the Document numbering
more than 100, you must either include a machine-readable Transparent
copy along with each Opaque copy, or state in or with each Opaque copy
a publicly-accessible computer-network location containing a complete
Transparent copy of the Document, free of added material, which the
general network-using public has access to download anonymously at no
charge using public-standard network protocols.  If you use the latter
option, you must take reasonably prudent steps, when you begin
distribution of Opaque copies in quantity, to ensure that this
Transparent copy will remain thus accessible at the stated location
until at least one year after the last time you distribute an Opaque
copy (directly or through your agents or retailers) of that edition to
the public.
.PP
It is requested, but not required, that you contact the authors of the
Document well before redistributing any large number of copies, to give
them a chance to provide you with an updated version of the Document.
.PP
4. MODIFICATIONS
.PP
You may copy and distribute a Modified Version of the Document under
the conditions of sections 2 and 3 above, provided that you release
the Modified Version under precisely this License, with the Modified
Version filling the role of the Document, thus licensing distribution
and modification of the Modified Version to whoever possesses a copy
of it.  In addition, you must do these things in the Modified Version:
.PP
A. Use in the Title Page (and on the covers, if any) a title distinct
from that of the Document, and from those of previous versions
(which should, if there were any, be listed in the History section
of the Document).  You may use the same title as a previous version
if the original publisher of that version gives permission.
.PP
B. List on the Title Page, as authors, one or more persons or entities
responsible for authorship of the modifications in the Modified
Version, together with at least five of the principal authors of the
Document (all of its principal authors, if it has less than five).
.PP
C. State on the Title page the name of the publisher of the
Modified Version, as the publisher.
.PP
D. Preserve all the copyright notices of the Document.
.PP
E. Add an appropriate copyright notice for your modifications
adjacent to the other copyright notices.
.PP
F. Include, immediately after the copyright notices, a license notice
giving the public permission to use the Modified Version under the
terms of this License, in the form shown in the Addendum below.
Preserve in that license notice the full lists of Invariant Sections
and required Cover Texts given in the Document's license notice.
.PP
H. Include an unaltered copy of this License.
.PP
I. Preserve the section entitled "History", and its title, and add to
it an item stating at least the title, year, new authors, and
publisher of the Modified Version as given on the Title Page.  If
there is no section entitled "History" in the Document, create one
stating the title, year, authors, and publisher of the Document as
given on its Title Page, then add an item describing the Modified
Version as stated in the previous sentence.
.PP
J. Preserve the network location, if any, given in the Document for
public access to a Transparent copy of the Document, and likewise
the network locations given in the Document for previous versions
it was based on.  These may be placed in the "History" section.
You may omit a network location for a work that was published at
least four years before the Document itself, or if the original
publisher of the version it refers to gives permission.
.PP
K. In any section entitled "Acknowledgements" or "Dedications",
preserve the section's title, and preserve in the section all the
substance and tone of each of the contributor acknowledgements
and/or dedications given therein.
.PP
L. Preserve all the Invariant Sections of the Document,
unaltered in their text and in their titles.  Section numbers
or the equivalent are not considered part of the section titles.
.PP
M. Delete any section entitled "Endorsements".  Such a section
may not be included in the Modified Version.
.PP
N. Do not retitle any existing section as "Endorsements"
or to conflict in title with any Invariant Section.
.PP
If the Modified Version includes new front-matter sections or
appendices that qualify as Secondary Sections and contain no material
copied from the Document, you may at your option designate some or all
of these sections as invariant.  To do this, add their titles to the
list of Invariant Sections in the Modified Version's license notice.
These titles must be distinct from any other section titles.
.PP
You may add a section entitled "Endorsements", provided it contains
nothing but endorsements of your Modified Version by various
parties--for example, statements of peer review or that the text has
been approved by an organization as the authoritative definition of a
standard.
.PP
You may add a passage of up to five words as a Front-Cover Text, and a
passage of up to 25 words as a Back-Cover Text, to the end of the list
of Cover Texts in the Modified Version.  Only one passage of
Front-Cover Text and one of Back-Cover Text may be added by (or
through arrangements made by) any one entity.  If the Document already
includes a cover text for the same cover, previously added by you or
by arrangement made by the same entity you are acting on behalf of,
you may not add another; but you may replace the old one, on explicit
permission from the previous publisher that added the old one.
.PP
The author(s) and publisher(s) of the Document do not by this License
give permission to use their names for publicity for or to assert or
imply endorsement of any Modified Version.
.PP
d541 24
a564 24
5. COMBINING DOCUMENTS
.PP
You may combine the Document with other documents released under this
License, under the terms defined in section 4 above for modified
versions, provided that you include in the combination all of the
Invariant Sections of all of the original documents, unmodified, and
list them all as Invariant Sections of your combined work in its
license notice.
.PP
The combined work need only contain one copy of this License, and
multiple identical Invariant Sections may be replaced with a single
copy.  If there are multiple Invariant Sections with the same name but
different contents, make the title of each such section unique by
adding at the end of it, in parentheses, the name of the original
author or publisher of that section if known, or else a unique number.
Make the same adjustment to the section titles in the list of
Invariant Sections in the license notice of the combined work.
.PP
In the combination, you must combine any sections entitled "History"
in the various original documents, forming one section entitled
"History"; likewise combine any sections entitled "Acknowledgements",
and any sections entitled "Dedications".  You must delete all sections
entitled "Endorsements."
.PP
d566 13
a578 13
6. COLLECTIONS OF DOCUMENTS
.PP
You may make a collection consisting of the Document and other documents
released under this License, and replace the individual copies of this
License in the various documents with a single copy that is included in
the collection, provided that you follow the rules of this License for
verbatim copying of each of the documents in all other respects.
.PP
You may extract a single document from such a collection, and distribute
it individually under this License, provided you insert a copy of this
License into the extracted document, and follow this License in all
other respects regarding verbatim copying of that document.
.PP
d580 17
a596 17
7. AGGREGATION WITH INDEPENDENT WORKS
.PP
A compilation of the Document or its derivatives with other separate
and independent documents or works, in or on a volume of a storage or
distribution medium, does not as a whole count as a Modified Version
of the Document, provided no compilation copyright is claimed for the
compilation.  Such a compilation is called an "aggregate", and this
License does not apply to the other self-contained works thus compiled
with the Document, on account of their being thus compiled, if they
are not themselves derivative works of the Document.
.PP
If the Cover Text requirement of section 3 is applicable to these
copies of the Document, then if the Document is less than one quarter
of the entire aggregate, the Document's Cover Texts may be placed on
covers that surround only the Document within the aggregate.
Otherwise they must appear on covers around the whole aggregate.
.PP
d598 13
a610 13
8. TRANSLATION
.PP
Translation is considered a kind of modification, so you may
distribute translations of the Document under the terms of section 4.
Replacing Invariant Sections with translations requires special
permission from their copyright holders, but you may include
translations of some or all Invariant Sections in addition to the
original versions of these Invariant Sections.  You may include a
translation of this License provided that you also include the
original English version of this License.  In case of a disagreement
between the translation and the original English version of this
License, the original English version will prevail.
.PP
d612 10
a621 10
9. TERMINATION
.PP
You may not copy, modify, sublicense, or distribute the Document except
as expressly provided for under this License.  Any other attempt to
copy, modify, sublicense or distribute the Document is void, and will
automatically terminate your rights under this License.  However,
parties who have received copies, or rights, from you under this
License will not have their licenses terminated so long as such
parties remain in full compliance.
.PP
d623 17
a639 17
10. FUTURE REVISIONS OF THIS LICENSE
.PP
The Free Software Foundation may publish new, revised versions
of the GNU Free Documentation License from time to time.  Such new
versions will be similar in spirit to the present version, but may
differ in detail to address new problems or concerns.  See
http://www.gnu.org/copyleft/.
.PP
Each version of the License is given a distinguishing version number.
If the Document specifies that a particular numbered version of this
License "or any later version" applies to it, you have the option of
following the terms and conditions either of that specified version or
of any later version that has been published (not as a draft) by the
Free Software Foundation.  If the Document does not specify a version
number of this License, you may choose any version ever published (not
as a draft) by the Free Software Foundation.
.PP
d641 26
a666 26
ADDENDUM: How to use this License for your documents
.PP
To use this License in a document you have written, include a copy of
the License in the document and put the following copyright and
license notices just after the title page:
.PP
    Copyright (c)  YEAR  YOUR NAME.
    Permission is granted to copy, distribute and/or
    modify this document under the terms of the GNU
    Free Documentation License, Version 1.1 or any later
    version published by the Free Software Foundation;
    with the Invariant Sections being LIST THEIR TITLES,
    with the Front-Cover Texts being LIST, and with the
    Back-Cover Texts being LIST.  A copy of the license
    is included in the section entitled "GNU Free
    Documentation License".
.PP
If you have no Invariant Sections, write "with no Invariant Sections"
instead of saying which ones are invariant.  If you have no
Front-Cover Texts, write "no Front-Cover Texts" instead of
"Front-Cover Texts being LIST"; likewise for Back-Cover Texts.
.PP
If your document contains nontrivial examples of program code, we
recommend releasing these examples in parallel under your choice of
free software license, such as the GNU General Public License,
to permit their use in free software.
@


1.3
log
@Remove '/' from comment_chars for FreeBSD so divide operator works.
Fix as.1 typo.
@
text
@d1 1
a1 1
.\" Copyright (c) 1991, 1992, 1996, 1997, 1998 Free Software Foundation
d3 1
a3 1
.TH as 1 "29 March 1996" "cygnus support" "GNU Development Tools"
d293 1
a293 1
Copyright (c) 1991, 1992 Free Software Foundation, Inc.
d295 370
a664 14
Permission is granted to make and distribute verbatim copies of
this manual provided the copyright notice and this permission notice
are preserved on all copies.
.PP
Permission is granted to copy and distribute modified versions of this
manual under the conditions for verbatim copying, provided that the
entire resulting derived work is distributed under the terms of a
permission notice identical to this one.
.PP
Permission is granted to copy and distribute translations of this
manual into another language, under the above conditions for modified
versions, except that this permission notice may be included in
translations approved by the Free Software Foundation instead of in
the original English.
@


1.2
log
@* as.c (show_usage): Document new options.
(parse_args): Add --no-warn, --warn, --fatal-warnings,
which become 'W', OPTION_WARN, and OPTION_WARN_FATAL.
(parse_args): Parse the new options.
(main): If there were warnings, and --fatal-warnings
was specified, print an error.
* as.h: New variable, flag_fatal_warnings, for new option.
@
text
@d12 1
a12 1
\&\[\|\=\c
@


1.2.2.1
log
@FreeBSD changes.
@
text
@d12 1
a12 1
\&[\|\=\c
@


1.1
log
@Initial revision
@
text
@d198 8
a205 2
.B \-W
Suppress warning messages
@


1.1.1.1
log
@19990502 sourceware import
@
text
@@

