// Seed: 4035924996
program module_0 (
    input tri id_0,
    output supply0 id_1,
    output tri0 id_2
);
  wire id_4;
  parameter id_5 = 1;
  assign module_1.id_1 = 0;
endprogram
module module_1 #(
    parameter id_4 = 32'd89,
    parameter id_6 = 32'd72
) (
    input  tri0 id_0,
    input  wor  id_1 [id_4  >>  id_6 : 1 'b0],
    input  tri  id_2,
    output tri  id_3,
    input  tri  _id_4,
    input  tri1 id_5,
    output tri1 _id_6,
    input  wire id_7,
    input  wor  id_8,
    output wor  id_9
);
  logic id_11;
  assign id_9 = id_11;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_3
  );
  assign id_6  = id_4;
  assign id_11 = -1;
endmodule
