# Reading C:/altera/12.1sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do stat_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\12.1sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.1sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/study/Labs/Components/lab5/stat {E:/study/Labs/Components/lab5/stat/stat.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module stat
# 
# Top level modules:
# 	stat
# vlog -vlog01compat -work work +incdir+E:/study/Labs/Components/lab5/stat {E:/study/Labs/Components/lab5/stat/my_rom.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module my_rom
# 
# Top level modules:
# 	my_rom
# vcom -93 -work work {E:/study/Labs/Components/lab5/stat/mc8051_tmrctr_rtl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Compiling architecture rtl of mc8051_tmrctr
# ** Error: (vcom-11) Could not find work.mc8051_tmrctr.
# 
# ** Error: E:/study/Labs/Components/lab5/stat/mc8051_tmrctr_rtl.vhd(65): VHDL Compiler exiting
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./stat_run_msim_rtl_verilog.do line 10
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {E:/study/Labs/Components/lab5/stat/mc8051_tmrctr_rtl.vhd}"
vcom -reportprogress 300 -work work E:/study/Labs/Components/lab5/stat/mc8051_tmrctr_.vhd
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity mc8051_tmrctr
vcom -reportprogress 300 -work work E:/study/Labs/Components/lab5/stat/mc8051_tmrctr_rtl.vhd
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Compiling architecture rtl of mc8051_tmrctr
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading entity mc8051_tmrctr
vsim work.stat
# vsim work.stat 
# Loading work.stat
# ** Error: (vsim-3033) E:/study/Labs/Components/lab5/stat/stat.v(28): Instantiation of 'mc8051_core' failed. The design unit was not found.
# 
#         Region: /stat
#         Searched libraries:
#             E:/study/Labs/Components/lab5/stat/simulation/modelsim/rtl_work
# Loading work.my_rom
# ** Error: (vsim-3033) E:/study/Labs/Components/lab5/stat/my_rom.v(81): Instantiation of 'altsyncram' failed. The design unit was not found.
# 
#         Region: /stat/rom
#         Searched libraries:
#             E:/study/Labs/Components/lab5/stat/simulation/modelsim/rtl_work
# Error loading design
vcom -reportprogress 300 -work work E:/study/Labs/Components/lab5/stat/mc8051_core_.vhd
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# ** Error: (vcom-11) Could not find work.mc8051_p.
# 
# ** Error: E:/study/Labs/Components/lab5/stat/mc8051_core_.vhd(71): (vcom-1195) Cannot find expanded name "work.mc8051_p".
# 
# ** Error: E:/study/Labs/Components/lab5/stat/mc8051_core_.vhd(71): Unknown expanded name.
# ** Error: E:/study/Labs/Components/lab5/stat/mc8051_core_.vhd(75): VHDL Compiler exiting
vcom -reportprogress 300 -work work E:/study/Labs/Components/lab5/stat/mc8051_p.vhd
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package mc8051_p
vcom -reportprogress 30 -work work E:/study/Labs/Components/lab5/stat/mc8051_core_.vhd
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package mc8051_p
# -- Compiling entity mc8051_core
vsim work.stat
# vsim work.stat 
# Loading work.stat
# Loading work.my_rom
# ** Error: (vsim-3033) E:/study/Labs/Components/lab5/stat/my_rom.v(81): Instantiation of 'altsyncram' failed. The design unit was not found.
# 
#         Region: /stat/rom
#         Searched libraries:
#             E:/study/Labs/Components/lab5/stat/simulation/modelsim/rtl_work
# Error loading design
vsim -novopt work.stat
# vsim -novopt work.stat 
# Loading work.stat
# Loading work.my_rom
# ** Error: (vsim-3033) E:/study/Labs/Components/lab5/stat/my_rom.v(81): Instantiation of 'altsyncram' failed. The design unit was not found.
# 
#         Region: /stat/rom
#         Searched libraries:
#             E:/study/Labs/Components/lab5/stat/simulation/modelsim/rtl_work
# Error loading design
vsim -voptargs=+acc work.stat
# vsim -voptargs=+acc work.stat 
# Loading work.stat
# Loading work.my_rom
# ** Error: (vsim-3033) E:/study/Labs/Components/lab5/stat/my_rom.v(81): Instantiation of 'altsyncram' failed. The design unit was not found.
# 
#         Region: /stat/rom
#         Searched libraries:
#             E:/study/Labs/Components/lab5/stat/simulation/modelsim/rtl_work
# Error loading design
vcom -93 -work /build/swbuild/SJ/nightly/12.1sp1/243/l32/work/modelsim/libs/altera/vhdl/altera_mf -path {$MODEL_TECH/../altera/vhdl/src/altera_mf/altera_mf.vhd} -O0 C:/altera/12.1sp1/modelsim_ase/altera/vhdl/src/altera_mf/altera_mf.vhd
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# ** Error: (vcom-19) Failed to access library '/build/swbuild/SJ/nightly/12.1sp1/243/l32/work/modelsim/libs/altera/vhdl/altera_mf' at "/build/swbuild/SJ/nightly/12.1sp1/243/l32/work/modelsim/libs/altera/vhdl/altera_mf".
# 
# No such file or directory. (errno = ENOENT)
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vcom failed.
vsim work.stat
# vsim work.stat 
# Loading work.stat
# Loading work.my_rom
# ** Error: (vsim-3033) E:/study/Labs/Components/lab5/stat/my_rom.v(81): Instantiation of 'altsyncram' failed. The design unit was not found.
# 
#         Region: /stat/rom
#         Searched libraries:
#             E:/study/Labs/Components/lab5/stat/simulation/modelsim/rtl_work
# Error loading design
vsim -L altera_mf work.stat
# vsim -L altera_mf work.stat 
# Loading work.stat
# Loading work.my_rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(83): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(84): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(85): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(89): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(92): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(93): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(94): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(95): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(96): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(97): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(98): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(99): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(100): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(101): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
# 
#         Region: /stat/rom
# Error loading design
vlog -work {$MODEL_TECH/../altera/vhdl/altera_mf} -refresh -force_refresh
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Skipping entity a_graycounter
# -- Skipping entity alt3pram
# -- Skipping entity alt_aeq_s4
# -- Skipping package alt_aeq_s4_func
# -- Skipping entity alt_cal
# -- Skipping entity alt_cal_av
# -- Skipping entity alt_cal_c3gxb
# -- Skipping entity alt_cal_mm
# -- Skipping entity alt_cal_sv
# -- Skipping entity alt_dfe
# -- Skipping package alt_dfe_func
# -- Skipping entity alt_eyemon
# -- Skipping package alt_eyemon_func
# -- Skipping entity altaccumulate
# -- Skipping entity altclklock
# -- Skipping entity altddio_bidir
# -- Skipping entity altddio_in
# -- Skipping entity altddio_out
# -- Skipping entity altdpram
# -- Skipping package altera_common_conversion
# -- Skipping package altera_device_families
# -- Skipping package altera_mf_components
# -- Skipping package altera_mf_hint_evaluation
# -- Skipping entity altera_std_synchronizer
# -- Skipping entity altera_std_synchronizer_bundle
# -- Skipping entity altfp_mult
# -- Skipping entity altlvds_rx
# -- Skipping entity altlvds_tx
# -- Skipping entity altmult_accum
# -- Skipping entity altmult_add
# -- Skipping entity altparallel_flash_loader
# -- Skipping entity altpll
# -- Skipping entity altserial_flash_loader
# -- Skipping entity altshift_taps
# -- Skipping entity altsource_probe
# -- Skipping entity altsqrt
# -- Skipping entity altsquare
# -- Skipping entity altstratixii_oct
# -- Skipping entity altsyncram
# -- Skipping entity arm_m_cntr
# -- Skipping entity arm_n_cntr
# -- Skipping entity arm_scale_cntr
# -- Skipping entity dcfifo
# -- Skipping entity dcfifo_async
# -- Skipping entity dcfifo_dffpipe
# -- Skipping entity dcfifo_fefifo
# -- Skipping entity dcfifo_low_latency
# -- Skipping entity dcfifo_mixed_widths
# -- Skipping entity dcfifo_sync
# -- Skipping entity dffp
# -- Skipping entity dummy_hub
# -- Skipping entity flexible_lvds_rx
# -- Skipping entity flexible_lvds_tx
# -- Skipping entity jtag_tap_controller
# -- Skipping entity lcell
# -- Skipping entity mf_cda_mn_cntr
# -- Skipping entity mf_cda_scale_cntr
# -- Skipping entity mf_cycloneiii_pll
# -- Skipping entity mf_cycloneiiigl_pll
# -- Skipping entity mf_m_cntr
# -- Skipping entity mf_n_cntr
# -- Skipping entity mf_pll_reg
# -- Skipping package mf_pllpack
# -- Skipping entity mf_stingray_mn_cntr
# -- Skipping entity mf_stingray_post_divider
# -- Skipping entity mf_stingray_scale_cntr
# -- Skipping entity mf_stratix_pll
# -- Skipping entity mf_stratixii_pll
# -- Skipping entity mf_stratixiii_pll
# -- Skipping entity mf_ttn_mn_cntr
# -- Skipping entity mf_ttn_scale_cntr
# -- Skipping entity parallel_add
# -- Skipping entity pll_iobuf
# -- Skipping entity scfifo
# -- Skipping entity signal_gen
# -- Skipping package sld_node
# -- Skipping entity sld_signaltap
# -- Skipping entity sld_virtual_jtag
# -- Skipping entity sld_virtual_jtag_basic
# -- Skipping entity stratix_tx_outclk
# -- Skipping entity stratixii_lvds_rx
# -- Skipping entity stratixii_tx_outclk
# -- Skipping entity stratixiii_lvds_rx
# -- Skipping entity stratixiii_lvds_rx_channel
# -- Skipping entity stratixiii_lvds_rx_dpa
# -- Skipping entity stratixv_local_clk_divider
# -- Skipping entity stx_scale_cntr
vcom -work {$MODEL_TECH/../altera/vhdl/altera_mf} -refresh -force_refresh
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package altera_mf_components
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Loading entity MF_stratix_pll
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Loading entity MF_stratixiii_pll
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package altera_mf_components
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Loading package SLD_NODE
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Loading entity DFFP
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Loading package SLD_NODE
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
vsim work.stat
# vsim work.stat 
# Loading work.stat
# Loading work.my_rom
# ** Error: (vsim-3033) E:/study/Labs/Components/lab5/stat/my_rom.v(81): Instantiation of 'altsyncram' failed. The design unit was not found.
# 
#         Region: /stat/rom
#         Searched libraries:
#             E:/study/Labs/Components/lab5/stat/simulation/modelsim/rtl_work
# Error loading design
vsim -L altera_mf work.stat
# vsim -L altera_mf work.stat 
# Loading work.stat
# Loading work.my_rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(83): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(84): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(85): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(89): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(92): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(93): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(94): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(95): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(96): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(97): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(98): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(99): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(100): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
# 
#         Region: /stat/rom
# ** Error: (vsim-10000) E:/study/Labs/Components/lab5/stat/my_rom.v(101): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
# 
#         Region: /stat/rom
# Error loading design
