# verilog
Codes under this project were written by me during digital logic design course in 2022-2023 Fall semester
