# FPGA-Data-Acquisition-Statistics-System---Complete-VHDL-Implementation
ðŸ“± Key Features:
â€¢4Ã—4 keypad interface with robust debouncing
â€¢32-entry RAM storage for BCD data
â€¢Statistics computation (MIN, MAX, AVG, COUNT)
â€¢4-digit multiplexed 7-segment display output
â€¢Intelligent display switching with timeout logic

ðŸ”„ System Flow:
Keypad Inputâ†’ BCD Processing â†’ RAM Storage â†’ Statistics Engine â†’ Display Output

ðŸŽ¯ Technical Highlights:
â€¢Target: EP4CE6E22C8N FPGA (Cyclone IV)
â€¢Clock: 50MHz with multiple derived timing domains
â€¢Robust error handling (saturation, division protection, range checking)
â€¢Efficient resource utilization (~8% of target FPGA)

This project demonstrates how digital logic design principles can create complete embedded systems without microcontrollers, bridging hardware interfacing with computational processing.

ðŸ’¡ Key Learnings:
â€¢Practical VHDL coding for real-world applications
â€¢System-level integration of multiple functional blocks
â€¢Trade-off analysis between resource usage and performance
â€¢Robust design with comprehensive error prevention
