Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,28
design__inferred_latch__count,0
design__instance__count,25588
design__instance__area,146088
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,9
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,952
design__max_cap_violation__count__corner:nom_tt_025C_1v80,15
power__internal__total,0.0008467772277072072
power__switching__total,0.0003468496724963188
power__leakage__total,1.5564852162697207e-07
power__total,0.0011937825474888086
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.302105
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.302105
timing__hold__ws__corner:nom_tt_025C_1v80,0.334023
timing__setup__ws__corner:nom_tt_025C_1v80,57.065083
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.334023
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,82.987305
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,314
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,952
design__max_cap_violation__count__corner:nom_ss_100C_1v60,15
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.510082
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.510082
timing__hold__ws__corner:nom_ss_100C_1v60,0.918724
timing__setup__ws__corner:nom_ss_100C_1v60,53.790604
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.918724
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,64.601212
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,952
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,15
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.21147
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.21147
timing__hold__ws__corner:nom_ff_n40C_1v95,0.120198
timing__setup__ws__corner:nom_ff_n40C_1v95,58.14492
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.120198
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,89.465355
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,415
design__max_fanout_violation__count,952
design__max_cap_violation__count,29
clock__skew__worst_hold,-0.201705
clock__skew__worst_setup,-0.531768
timing__hold__ws,0.116914
timing__setup__ws,53.709457
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.116914
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,63.79044
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 400.0
design__core__bbox,5.52 10.88 794.42 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,713
design__die__area,320000
design__core__area,298267
design__instance__count__stdcell,25588
design__instance__area__stdcell,146088
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.489788
design__instance__utilization__stdcell,0.489788
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,711
design__io__hpwl,62308138
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,466975
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1304
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,11836
route__net__special,2
route__drc_errors__iter:1,11081
route__wirelength__iter:1,591977
route__drc_errors__iter:2,4806
route__wirelength__iter:2,587749
route__drc_errors__iter:3,4097
route__wirelength__iter:3,585335
route__drc_errors__iter:4,647
route__wirelength__iter:4,584528
route__drc_errors__iter:5,64
route__wirelength__iter:5,584442
route__drc_errors__iter:6,0
route__wirelength__iter:6,584453
route__drc_errors,0
route__wirelength,584453
route__vias,105179
route__vias__singlecut,105179
route__vias__multicut,0
design__disconnected_pin__count,297
design__critical_disconnected_pin__count,0
route__wirelength__max,1141.12
timing__unannotated_net__count__corner:nom_tt_025C_1v80,448
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,448
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,448
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,952
design__max_cap_violation__count__corner:min_tt_025C_1v80,4
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.289487
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.289487
timing__hold__ws__corner:min_tt_025C_1v80,0.329517
timing__setup__ws__corner:min_tt_025C_1v80,57.096783
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.329517
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,83.452568
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,448
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,264
design__max_fanout_violation__count__corner:min_ss_100C_1v60,952
design__max_cap_violation__count__corner:min_ss_100C_1v60,4
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.489911
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.489911
timing__hold__ws__corner:min_ss_100C_1v60,0.907398
timing__setup__ws__corner:min_ss_100C_1v60,53.852959
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.907398
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,65.46032
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,448
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,952
design__max_cap_violation__count__corner:min_ff_n40C_1v95,4
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.201705
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.201705
timing__hold__ws__corner:min_ff_n40C_1v95,0.116914
timing__setup__ws__corner:min_ff_n40C_1v95,58.166348
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.116914
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,89.781258
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,448
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,30
design__max_fanout_violation__count__corner:max_tt_025C_1v80,952
design__max_cap_violation__count__corner:max_tt_025C_1v80,29
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.315996
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.315996
timing__hold__ws__corner:max_tt_025C_1v80,0.338769
timing__setup__ws__corner:max_tt_025C_1v80,57.025639
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.338769
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,82.526642
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,448
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,415
design__max_fanout_violation__count__corner:max_ss_100C_1v60,952
design__max_cap_violation__count__corner:max_ss_100C_1v60,29
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.531768
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.531768
timing__hold__ws__corner:max_ss_100C_1v60,0.926603
timing__setup__ws__corner:max_ss_100C_1v60,53.709457
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.926603
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,63.79044
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,448
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,952
design__max_cap_violation__count__corner:max_ff_n40C_1v95,29
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.222801
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.222801
timing__hold__ws__corner:max_ff_n40C_1v95,0.123794
timing__setup__ws__corner:max_ff_n40C_1v95,58.11702
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.123794
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,89.141121
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,448
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,448
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000460847
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000564266
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000838896
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000564266
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000008209999999999999321432554710842310896623530425131320953369140625
ir__drop__worst,0.0000461000000000000024666900466652208478990360163152217864990234375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
