Analysis & Synthesis report for frequency_meter
Wed Jun 17 20:00:44 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: pll1:inst|altpll:altpll_component
 15. Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Div1
 16. Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Mod2
 17. Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Div2
 18. Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Mod3
 19. Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Div6
 20. Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Div5
 21. Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Mod6
 22. Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Div4
 23. Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Mod5
 24. Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Div3
 25. Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Mod4
 26. Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Div0
 27. Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Mod1
 28. Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Mod0
 29. Parameter Settings for Inferred Entity Instance: cal:inst7|lpm_mult:Mult0
 30. Parameter Settings for Inferred Entity Instance: cal:inst7|lpm_divide:Div0
 31. Parameter Settings for Inferred Entity Instance: cal:inst7|lpm_mult:Mult1
 32. altpll Parameter Settings by Entity Instance
 33. lpm_mult Parameter Settings by Entity Instance
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 17 20:00:44 2020           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; frequency_meter                                 ;
; Top-level Entity Name              ; freq                                            ;
; Family                             ; Cyclone 10 LP                                   ;
; Total logic elements               ; 5,804                                           ;
;     Total combinational functions  ; 5,784                                           ;
;     Dedicated logic registers      ; 198                                             ;
; Total registers                    ; 198                                             ;
; Total pins                         ; 24                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL006YU256C8G    ;                    ;
; Top-level entity name                                            ; freq               ; frequency_meter    ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+
; cnt8.v                           ; yes             ; User Verilog HDL File              ; C:/Users/TNB/Desktop/frequency_meter/cnt8.v                               ;         ;
; reg26.v                          ; yes             ; User Verilog HDL File              ; C:/Users/TNB/Desktop/frequency_meter/reg26.v                              ;         ;
; TESTCTL.v                        ; yes             ; User Verilog HDL File              ; C:/Users/TNB/Desktop/frequency_meter/TESTCTL.v                            ;         ;
; cal.v                            ; yes             ; User Verilog HDL File              ; C:/Users/TNB/Desktop/frequency_meter/cal.v                                ;         ;
; seg_led.v                        ; yes             ; User Verilog HDL File              ; C:/Users/TNB/Desktop/frequency_meter/seg_led.v                            ;         ;
; gg.v                             ; yes             ; User Verilog HDL File              ; C:/Users/TNB/Desktop/frequency_meter/gg.v                                 ;         ;
; frequency_meter.v                ; yes             ; User Verilog HDL File              ; C:/Users/TNB/Desktop/frequency_meter/frequency_meter.v                    ;         ;
; pll1.v                           ; yes             ; User Wizard-Generated File         ; C:/Users/TNB/Desktop/frequency_meter/pll1.v                               ;         ;
; freq.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/TNB/Desktop/frequency_meter/freq.bdf                             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll1_altpll.v                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/pll1_altpll.v                     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_0jm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_0jm.tdf                ;         ;
; db/sign_div_unsign_vlh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_vlh.tdf           ;         ;
; db/alt_u_div_b7f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_b7f.tdf                 ;         ;
; db/add_sub_0pc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/add_sub_0pc.tdf                   ;         ;
; db/add_sub_1pc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/add_sub_1pc.tdf                   ;         ;
; db/lpm_divide_0bm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_0bm.tdf                ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_slh.tdf           ;         ;
; db/alt_u_div_57f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf                 ;         ;
; db/lpm_divide_akm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_akm.tdf                ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_9nh.tdf           ;         ;
; db/alt_u_div_v9f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_v9f.tdf                 ;         ;
; db/lpm_divide_fkm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_fkm.tdf                ;         ;
; db/sign_div_unsign_enh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_enh.tdf           ;         ;
; db/alt_u_div_9af.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_9af.tdf                 ;         ;
; db/lpm_divide_bkm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_bkm.tdf                ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_anh.tdf           ;         ;
; db/alt_u_div_1af.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_1af.tdf                 ;         ;
; db/lpm_divide_ikm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_ikm.tdf                ;         ;
; db/sign_div_unsign_hnh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_hnh.tdf           ;         ;
; db/alt_u_div_eaf.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_eaf.tdf                 ;         ;
; db/lpm_divide_ekm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_ekm.tdf                ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_dnh.tdf           ;         ;
; db/alt_u_div_7af.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_7af.tdf                 ;         ;
; db/lpm_divide_tim.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_tim.tdf                ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_egh.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/add_sub_egh.tdf                   ;         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/lpm_divide_hkm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_hkm.tdf                ;         ;
; db/sign_div_unsign_gnh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_gnh.tdf           ;         ;
; db/alt_u_div_daf.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_daf.tdf                 ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/TNB/Desktop/frequency_meter/db/mult_7dt.tdf                      ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 5,804                 ;
;                                             ;                       ;
; Total combinational functions               ; 5784                  ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 1373                  ;
;     -- 3 input functions                    ; 2035                  ;
;     -- <=2 input functions                  ; 2376                  ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 3783                  ;
;     -- arithmetic mode                      ; 2001                  ;
;                                             ;                       ;
; Total registers                             ; 198                   ;
;     -- Dedicated logic registers            ; 198                   ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 24                    ;
;                                             ;                       ;
; Embedded Multiplier 9-bit elements          ; 6                     ;
;                                             ;                       ;
; Total PLLs                                  ; 1                     ;
;     -- PLLs                                 ; 1                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; seg_led:inst8|dri_clk ;
; Maximum fan-out                             ; 74                    ;
; Total fan-out                               ; 16451                 ;
; Average fan-out                             ; 2.73                  ;
+---------------------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Entity Name         ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |freq                                          ; 5784 (0)            ; 198 (1)                   ; 0           ; 6            ; 0       ; 3         ; 24   ; 0            ; |freq                                                                                                               ; freq                ; work         ;
;    |TESTCTL:inst3|                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|TESTCTL:inst3                                                                                                 ; TESTCTL             ; work         ;
;    |cal:inst7|                                 ; 1333 (47)           ; 4 (4)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |freq|cal:inst7                                                                                                     ; cal                 ; work         ;
;       |lpm_divide:Div0|                        ; 1245 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|cal:inst7|lpm_divide:Div0                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_hkm:auto_generated|       ; 1245 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|cal:inst7|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                       ; lpm_divide_hkm      ; work         ;
;             |sign_div_unsign_gnh:divider|      ; 1245 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|cal:inst7|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_gnh:divider                           ; sign_div_unsign_gnh ; work         ;
;                |alt_u_div_daf:divider|         ; 1245 (1245)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|cal:inst7|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_daf:divider     ; alt_u_div_daf       ; work         ;
;       |lpm_mult:Mult0|                         ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|cal:inst7|lpm_mult:Mult0                                                                                      ; lpm_mult            ; work         ;
;          |multcore:mult_core|                  ; 32 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|cal:inst7|lpm_mult:Mult0|multcore:mult_core                                                                   ; multcore            ; work         ;
;             |mpar_add:padder|                  ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|cal:inst7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                   ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|cal:inst7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                              ; lpm_add_sub         ; work         ;
;                   |add_sub_egh:auto_generated| ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|cal:inst7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_egh:auto_generated   ; add_sub_egh         ; work         ;
;       |lpm_mult:Mult1|                         ; 9 (0)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |freq|cal:inst7|lpm_mult:Mult1                                                                                      ; lpm_mult            ; work         ;
;          |mult_7dt:auto_generated|             ; 9 (9)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |freq|cal:inst7|lpm_mult:Mult1|mult_7dt:auto_generated                                                              ; mult_7dt            ; work         ;
;    |cnt8:inst4|                                ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|cnt8:inst4                                                                                                    ; cnt8                ; work         ;
;    |cnt8:inst5|                                ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|cnt8:inst5                                                                                                    ; cnt8                ; work         ;
;    |frequency_meter:inst1|                     ; 46 (46)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|frequency_meter:inst1                                                                                         ; frequency_meter     ; work         ;
;    |gg:inst2|                                  ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|gg:inst2                                                                                                      ; gg                  ; work         ;
;    |pll1:inst|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|pll1:inst                                                                                                     ; pll1                ; work         ;
;       |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|pll1:inst|altpll:altpll_component                                                                             ; altpll              ; work         ;
;          |pll1_altpll:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|pll1:inst|altpll:altpll_component|pll1_altpll:auto_generated                                                  ; pll1_altpll         ; work         ;
;    |reg26:inst9|                               ; 9 (9)               ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|reg26:inst9                                                                                                   ; reg26               ; work         ;
;    |seg_led:inst8|                             ; 4335 (97)           ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8                                                                                                 ; seg_led             ; work         ;
;       |lpm_divide:Div0|                        ; 303 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_tim:auto_generated|       ; 303 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div0|lpm_divide_tim:auto_generated                                                   ; lpm_divide_tim      ; work         ;
;             |sign_div_unsign_slh:divider|      ; 303 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_57f:divider|         ; 303 (303)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider ; alt_u_div_57f       ; work         ;
;       |lpm_divide:Div1|                        ; 443 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_0jm:auto_generated|       ; 443 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div1|lpm_divide_0jm:auto_generated                                                   ; lpm_divide_0jm      ; work         ;
;             |sign_div_unsign_vlh:divider|      ; 443 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_vlh:divider                       ; sign_div_unsign_vlh ; work         ;
;                |alt_u_div_b7f:divider|         ; 443 (443)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_b7f:divider ; alt_u_div_b7f       ; work         ;
;       |lpm_divide:Div2|                        ; 478 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_akm:auto_generated|       ; 478 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div2|lpm_divide_akm:auto_generated                                                   ; lpm_divide_akm      ; work         ;
;             |sign_div_unsign_9nh:divider|      ; 478 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_v9f:divider|         ; 478 (478)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_v9f:divider ; alt_u_div_v9f       ; work         ;
;       |lpm_divide:Div3|                        ; 552 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_ekm:auto_generated|       ; 552 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div3|lpm_divide_ekm:auto_generated                                                   ; lpm_divide_ekm      ; work         ;
;             |sign_div_unsign_dnh:divider|      ; 552 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_dnh:divider                       ; sign_div_unsign_dnh ; work         ;
;                |alt_u_div_7af:divider|         ; 552 (552)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_7af:divider ; alt_u_div_7af       ; work         ;
;       |lpm_divide:Div4|                        ; 503 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div4                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_ikm:auto_generated|       ; 503 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div4|lpm_divide_ikm:auto_generated                                                   ; lpm_divide_ikm      ; work         ;
;             |sign_div_unsign_hnh:divider|      ; 503 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_hnh:divider                       ; sign_div_unsign_hnh ; work         ;
;                |alt_u_div_eaf:divider|         ; 503 (503)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_eaf:divider ; alt_u_div_eaf       ; work         ;
;       |lpm_divide:Div5|                        ; 397 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div5                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_bkm:auto_generated|       ; 397 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div5|lpm_divide_bkm:auto_generated                                                   ; lpm_divide_bkm      ; work         ;
;             |sign_div_unsign_anh:divider|      ; 397 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div5|lpm_divide_bkm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;                |alt_u_div_1af:divider|         ; 397 (397)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div5|lpm_divide_bkm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_1af:divider ; alt_u_div_1af       ; work         ;
;       |lpm_divide:Div6|                        ; 192 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div6                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_fkm:auto_generated|       ; 192 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div6|lpm_divide_fkm:auto_generated                                                   ; lpm_divide_fkm      ; work         ;
;             |sign_div_unsign_enh:divider|      ; 192 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div6|lpm_divide_fkm:auto_generated|sign_div_unsign_enh:divider                       ; sign_div_unsign_enh ; work         ;
;                |alt_u_div_9af:divider|         ; 192 (192)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Div6|lpm_divide_fkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_9af:divider ; alt_u_div_9af       ; work         ;
;       |lpm_divide:Mod0|                        ; 306 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_0bm:auto_generated|       ; 306 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod0|lpm_divide_0bm:auto_generated                                                   ; lpm_divide_0bm      ; work         ;
;             |sign_div_unsign_slh:divider|      ; 306 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_57f:divider|         ; 306 (306)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider ; alt_u_div_57f       ; work         ;
;       |lpm_divide:Mod1|                        ; 290 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_0bm:auto_generated|       ; 290 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated                                                   ; lpm_divide_0bm      ; work         ;
;             |sign_div_unsign_slh:divider|      ; 290 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_57f:divider|         ; 290 (290)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider ; alt_u_div_57f       ; work         ;
;       |lpm_divide:Mod2|                        ; 246 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_0bm:auto_generated|       ; 246 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated                                                   ; lpm_divide_0bm      ; work         ;
;             |sign_div_unsign_slh:divider|      ; 246 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_57f:divider|         ; 246 (246)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider ; alt_u_div_57f       ; work         ;
;       |lpm_divide:Mod3|                        ; 204 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_0bm:auto_generated|       ; 204 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated                                                   ; lpm_divide_0bm      ; work         ;
;             |sign_div_unsign_slh:divider|      ; 204 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_57f:divider|         ; 204 (204)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider ; alt_u_div_57f       ; work         ;
;       |lpm_divide:Mod4|                        ; 150 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod4                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_0bm:auto_generated|       ; 150 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod4|lpm_divide_0bm:auto_generated                                                   ; lpm_divide_0bm      ; work         ;
;             |sign_div_unsign_slh:divider|      ; 150 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_57f:divider|         ; 150 (150)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider ; alt_u_div_57f       ; work         ;
;       |lpm_divide:Mod5|                        ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod5                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_0bm:auto_generated|       ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod5|lpm_divide_0bm:auto_generated                                                   ; lpm_divide_0bm      ; work         ;
;             |sign_div_unsign_slh:divider|      ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod5|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_57f:divider|         ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod5|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider ; alt_u_div_57f       ; work         ;
;       |lpm_divide:Mod6|                        ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod6                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_0bm:auto_generated|       ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod6|lpm_divide_0bm:auto_generated                                                   ; lpm_divide_0bm      ; work         ;
;             |sign_div_unsign_slh:divider|      ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod6|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_57f:divider|         ; 66 (66)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq|seg_led:inst8|lpm_divide:Mod6|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider ; alt_u_div_57f       ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |freq|pll1:inst ; pll1.v          ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+----------------------------------------+-----------------------------------------------+
; Register name                          ; Reason for Removal                            ;
+----------------------------------------+-----------------------------------------------+
; seg_led:inst8|point[7]                 ; Stuck at GND due to stuck port data_in        ;
; cal:inst7|num0[7,8]                    ; Merged with cal:inst7|num0[4]                 ;
; cal:inst7|pp[2]                        ; Merged with cal:inst7|num0[4]                 ;
; cal:inst7|num0[5,6]                    ; Merged with cal:inst7|num0[2]                 ;
; cal:inst7|pp[0]                        ; Merged with cal:inst7|num0[2]                 ;
; cal:inst7|num0[3]                      ; Merged with cal:inst7|num0[1]                 ;
; cal:inst7|num0[4]                      ; Stuck at GND due to stuck port data_in        ;
; seg_led:inst8|point[3..6]              ; Stuck at GND due to stuck port data_in        ;
; frequency_meter:inst1|div_cnt4[0]      ; Merged with frequency_meter:inst1|div_cnt2[0] ;
; frequency_meter:inst1|div_cnt4[1]      ; Merged with frequency_meter:inst1|div_cnt2[1] ;
; Total Number of Removed Registers = 15 ;                                               ;
+----------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                             ;
+-------------------+---------------------------+-------------------------------------------------------------------------+
; Register name     ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+-------------------+---------------------------+-------------------------------------------------------------------------+
; cal:inst7|num0[4] ; Stuck at GND              ; seg_led:inst8|point[6], seg_led:inst8|point[5], seg_led:inst8|point[4], ;
;                   ; due to stuck port data_in ; seg_led:inst8|point[3]                                                  ;
+-------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 198   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 54    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 57    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |freq|seg_led:inst8|num_disp[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |freq|cal:inst7|num0[2]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:inst|altpll:altpll_component ;
+-------------------------------+------------------------+-----------------------+
; Parameter Name                ; Value                  ; Type                  ;
+-------------------------------+------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped               ;
; PLL_TYPE                      ; AUTO                   ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped               ;
; SCAN_CHAIN                    ; LONG                   ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped               ;
; LOCK_HIGH                     ; 1                      ; Untyped               ;
; LOCK_LOW                      ; 1                      ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped               ;
; SKIP_VCO                      ; OFF                    ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped               ;
; BANDWIDTH                     ; 0                      ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped               ;
; DOWN_SPREAD                   ; 0                      ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK0_DIVIDE_BY                ; 50                     ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped               ;
; DPA_DIVIDER                   ; 0                      ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped               ;
; VCO_MIN                       ; 0                      ; Untyped               ;
; VCO_MAX                       ; 0                      ; Untyped               ;
; VCO_CENTER                    ; 0                      ; Untyped               ;
; PFD_MIN                       ; 0                      ; Untyped               ;
; PFD_MAX                       ; 0                      ; Untyped               ;
; M_INITIAL                     ; 0                      ; Untyped               ;
; M                             ; 0                      ; Untyped               ;
; N                             ; 1                      ; Untyped               ;
; M2                            ; 1                      ; Untyped               ;
; N2                            ; 1                      ; Untyped               ;
; SS                            ; 1                      ; Untyped               ;
; C0_HIGH                       ; 0                      ; Untyped               ;
; C1_HIGH                       ; 0                      ; Untyped               ;
; C2_HIGH                       ; 0                      ; Untyped               ;
; C3_HIGH                       ; 0                      ; Untyped               ;
; C4_HIGH                       ; 0                      ; Untyped               ;
; C5_HIGH                       ; 0                      ; Untyped               ;
; C6_HIGH                       ; 0                      ; Untyped               ;
; C7_HIGH                       ; 0                      ; Untyped               ;
; C8_HIGH                       ; 0                      ; Untyped               ;
; C9_HIGH                       ; 0                      ; Untyped               ;
; C0_LOW                        ; 0                      ; Untyped               ;
; C1_LOW                        ; 0                      ; Untyped               ;
; C2_LOW                        ; 0                      ; Untyped               ;
; C3_LOW                        ; 0                      ; Untyped               ;
; C4_LOW                        ; 0                      ; Untyped               ;
; C5_LOW                        ; 0                      ; Untyped               ;
; C6_LOW                        ; 0                      ; Untyped               ;
; C7_LOW                        ; 0                      ; Untyped               ;
; C8_LOW                        ; 0                      ; Untyped               ;
; C9_LOW                        ; 0                      ; Untyped               ;
; C0_INITIAL                    ; 0                      ; Untyped               ;
; C1_INITIAL                    ; 0                      ; Untyped               ;
; C2_INITIAL                    ; 0                      ; Untyped               ;
; C3_INITIAL                    ; 0                      ; Untyped               ;
; C4_INITIAL                    ; 0                      ; Untyped               ;
; C5_INITIAL                    ; 0                      ; Untyped               ;
; C6_INITIAL                    ; 0                      ; Untyped               ;
; C7_INITIAL                    ; 0                      ; Untyped               ;
; C8_INITIAL                    ; 0                      ; Untyped               ;
; C9_INITIAL                    ; 0                      ; Untyped               ;
; C0_MODE                       ; BYPASS                 ; Untyped               ;
; C1_MODE                       ; BYPASS                 ; Untyped               ;
; C2_MODE                       ; BYPASS                 ; Untyped               ;
; C3_MODE                       ; BYPASS                 ; Untyped               ;
; C4_MODE                       ; BYPASS                 ; Untyped               ;
; C5_MODE                       ; BYPASS                 ; Untyped               ;
; C6_MODE                       ; BYPASS                 ; Untyped               ;
; C7_MODE                       ; BYPASS                 ; Untyped               ;
; C8_MODE                       ; BYPASS                 ; Untyped               ;
; C9_MODE                       ; BYPASS                 ; Untyped               ;
; C0_PH                         ; 0                      ; Untyped               ;
; C1_PH                         ; 0                      ; Untyped               ;
; C2_PH                         ; 0                      ; Untyped               ;
; C3_PH                         ; 0                      ; Untyped               ;
; C4_PH                         ; 0                      ; Untyped               ;
; C5_PH                         ; 0                      ; Untyped               ;
; C6_PH                         ; 0                      ; Untyped               ;
; C7_PH                         ; 0                      ; Untyped               ;
; C8_PH                         ; 0                      ; Untyped               ;
; C9_PH                         ; 0                      ; Untyped               ;
; L0_HIGH                       ; 1                      ; Untyped               ;
; L1_HIGH                       ; 1                      ; Untyped               ;
; G0_HIGH                       ; 1                      ; Untyped               ;
; G1_HIGH                       ; 1                      ; Untyped               ;
; G2_HIGH                       ; 1                      ; Untyped               ;
; G3_HIGH                       ; 1                      ; Untyped               ;
; E0_HIGH                       ; 1                      ; Untyped               ;
; E1_HIGH                       ; 1                      ; Untyped               ;
; E2_HIGH                       ; 1                      ; Untyped               ;
; E3_HIGH                       ; 1                      ; Untyped               ;
; L0_LOW                        ; 1                      ; Untyped               ;
; L1_LOW                        ; 1                      ; Untyped               ;
; G0_LOW                        ; 1                      ; Untyped               ;
; G1_LOW                        ; 1                      ; Untyped               ;
; G2_LOW                        ; 1                      ; Untyped               ;
; G3_LOW                        ; 1                      ; Untyped               ;
; E0_LOW                        ; 1                      ; Untyped               ;
; E1_LOW                        ; 1                      ; Untyped               ;
; E2_LOW                        ; 1                      ; Untyped               ;
; E3_LOW                        ; 1                      ; Untyped               ;
; L0_INITIAL                    ; 1                      ; Untyped               ;
; L1_INITIAL                    ; 1                      ; Untyped               ;
; G0_INITIAL                    ; 1                      ; Untyped               ;
; G1_INITIAL                    ; 1                      ; Untyped               ;
; G2_INITIAL                    ; 1                      ; Untyped               ;
; G3_INITIAL                    ; 1                      ; Untyped               ;
; E0_INITIAL                    ; 1                      ; Untyped               ;
; E1_INITIAL                    ; 1                      ; Untyped               ;
; E2_INITIAL                    ; 1                      ; Untyped               ;
; E3_INITIAL                    ; 1                      ; Untyped               ;
; L0_MODE                       ; BYPASS                 ; Untyped               ;
; L1_MODE                       ; BYPASS                 ; Untyped               ;
; G0_MODE                       ; BYPASS                 ; Untyped               ;
; G1_MODE                       ; BYPASS                 ; Untyped               ;
; G2_MODE                       ; BYPASS                 ; Untyped               ;
; G3_MODE                       ; BYPASS                 ; Untyped               ;
; E0_MODE                       ; BYPASS                 ; Untyped               ;
; E1_MODE                       ; BYPASS                 ; Untyped               ;
; E2_MODE                       ; BYPASS                 ; Untyped               ;
; E3_MODE                       ; BYPASS                 ; Untyped               ;
; L0_PH                         ; 0                      ; Untyped               ;
; L1_PH                         ; 0                      ; Untyped               ;
; G0_PH                         ; 0                      ; Untyped               ;
; G1_PH                         ; 0                      ; Untyped               ;
; G2_PH                         ; 0                      ; Untyped               ;
; G3_PH                         ; 0                      ; Untyped               ;
; E0_PH                         ; 0                      ; Untyped               ;
; E1_PH                         ; 0                      ; Untyped               ;
; E2_PH                         ; 0                      ; Untyped               ;
; E3_PH                         ; 0                      ; Untyped               ;
; M_PH                          ; 0                      ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped               ;
; CLK0_COUNTER                  ; G0                     ; Untyped               ;
; CLK1_COUNTER                  ; G0                     ; Untyped               ;
; CLK2_COUNTER                  ; G0                     ; Untyped               ;
; CLK3_COUNTER                  ; G0                     ; Untyped               ;
; CLK4_COUNTER                  ; G0                     ; Untyped               ;
; CLK5_COUNTER                  ; G0                     ; Untyped               ;
; CLK6_COUNTER                  ; E0                     ; Untyped               ;
; CLK7_COUNTER                  ; E1                     ; Untyped               ;
; CLK8_COUNTER                  ; E2                     ; Untyped               ;
; CLK9_COUNTER                  ; E3                     ; Untyped               ;
; L0_TIME_DELAY                 ; 0                      ; Untyped               ;
; L1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G0_TIME_DELAY                 ; 0                      ; Untyped               ;
; G1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G2_TIME_DELAY                 ; 0                      ; Untyped               ;
; G3_TIME_DELAY                 ; 0                      ; Untyped               ;
; E0_TIME_DELAY                 ; 0                      ; Untyped               ;
; E1_TIME_DELAY                 ; 0                      ; Untyped               ;
; E2_TIME_DELAY                 ; 0                      ; Untyped               ;
; E3_TIME_DELAY                 ; 0                      ; Untyped               ;
; M_TIME_DELAY                  ; 0                      ; Untyped               ;
; N_TIME_DELAY                  ; 0                      ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped               ;
; ENABLE0_COUNTER               ; L0                     ; Untyped               ;
; ENABLE1_COUNTER               ; L0                     ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped               ;
; LOOP_FILTER_C                 ; 5                      ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped               ;
; VCO_POST_SCALE                ; 0                      ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK0                     ; PORT_USED              ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped               ;
; PORT_ARESET                   ; PORT_USED              ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped               ;
; M_TEST_SOURCE                 ; 5                      ; Untyped               ;
; C0_TEST_SOURCE                ; 5                      ; Untyped               ;
; C1_TEST_SOURCE                ; 5                      ; Untyped               ;
; C2_TEST_SOURCE                ; 5                      ; Untyped               ;
; C3_TEST_SOURCE                ; 5                      ; Untyped               ;
; C4_TEST_SOURCE                ; 5                      ; Untyped               ;
; C5_TEST_SOURCE                ; 5                      ; Untyped               ;
; C6_TEST_SOURCE                ; 5                      ; Untyped               ;
; C7_TEST_SOURCE                ; 5                      ; Untyped               ;
; C8_TEST_SOURCE                ; 5                      ; Untyped               ;
; C9_TEST_SOURCE                ; 5                      ; Untyped               ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped               ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone 10 LP          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE        ;
+-------------------------------+------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                              ;
; LPM_WIDTHD             ; 10             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_akm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Div6 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                              ;
; LPM_WIDTHD             ; 24             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_fkm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Div5 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                              ;
; LPM_WIDTHD             ; 20             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_bkm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Mod6 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Div4 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                              ;
; LPM_WIDTHD             ; 17             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Mod5 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                              ;
; LPM_WIDTHD             ; 14             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_ekm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Mod4 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led:inst8|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cal:inst7|lpm_mult:Mult0            ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 26            ; Untyped             ;
; LPM_WIDTHB                                     ; 7             ; Untyped             ;
; LPM_WIDTHP                                     ; 33            ; Untyped             ;
; LPM_WIDTHR                                     ; 33            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cal:inst7|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 35             ; Untyped                          ;
; LPM_WIDTHD             ; 27             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cal:inst7|lpm_mult:Mult1            ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 27            ; Untyped             ;
; LPM_WIDTHB                                     ; 27            ; Untyped             ;
; LPM_WIDTHP                                     ; 54            ; Untyped             ;
; LPM_WIDTHR                                     ; 54            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll1:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 2                        ;
; Entity Instance                       ; cal:inst7|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 26                       ;
;     -- LPM_WIDTHB                     ; 7                        ;
;     -- LPM_WIDTHP                     ; 33                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; cal:inst7|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 27                       ;
;     -- LPM_WIDTHB                     ; 27                       ;
;     -- LPM_WIDTHP                     ; 54                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 24                          ;
; cycloneiii_ff         ; 198                         ;
;     ENA               ; 3                           ;
;     ENA CLR           ; 54                          ;
;     SCLR              ; 17                          ;
;     SLD               ; 9                           ;
;     plain             ; 115                         ;
; cycloneiii_lcell_comb ; 5784                        ;
;     arith             ; 2001                        ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 219                         ;
;         3 data inputs ; 1776                        ;
;     normal            ; 3783                        ;
;         0 data inputs ; 236                         ;
;         1 data inputs ; 94                          ;
;         2 data inputs ; 1821                        ;
;         3 data inputs ; 259                         ;
;         4 data inputs ; 1373                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 128.40                      ;
; Average LUT depth     ; 63.03                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Jun 17 20:00:15 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_meter -c frequency_meter
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cnt8.v
    Info (12023): Found entity 1: cnt8 File: C:/Users/TNB/Desktop/frequency_meter/cnt8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg26.v
    Info (12023): Found entity 1: reg26 File: C:/Users/TNB/Desktop/frequency_meter/reg26.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testctl.v
    Info (12023): Found entity 1: TESTCTL File: C:/Users/TNB/Desktop/frequency_meter/TESTCTL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cal.v
    Info (12023): Found entity 1: cal File: C:/Users/TNB/Desktop/frequency_meter/cal.v Line: 1
Warning (10229): Verilog HDL Expression warning at seg_led.v(289): truncated literal to match 3 bits File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 289
Info (12021): Found 1 design units, including 1 entities, in source file seg_led.v
    Info (12023): Found entity 1: seg_led File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gg.v
    Info (12023): Found entity 1: gg File: C:/Users/TNB/Desktop/frequency_meter/gg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file frequency_meter.v
    Info (12023): Found entity 1: frequency_meter File: C:/Users/TNB/Desktop/frequency_meter/frequency_meter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: pll1 File: C:/Users/TNB/Desktop/frequency_meter/pll1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file freq.bdf
    Info (12023): Found entity 1: freq
Info (12127): Elaborating entity "freq" for the top level hierarchy
Info (12128): Elaborating entity "frequency_meter" for hierarchy "frequency_meter:inst1"
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:inst|altpll:altpll_component" File: C:/Users/TNB/Desktop/frequency_meter/pll1.v Line: 103
Info (12130): Elaborated megafunction instantiation "pll1:inst|altpll:altpll_component" File: C:/Users/TNB/Desktop/frequency_meter/pll1.v Line: 103
Info (12133): Instantiated megafunction "pll1:inst|altpll:altpll_component" with the following parameter: File: C:/Users/TNB/Desktop/frequency_meter/pll1.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll File: C:/Users/TNB/Desktop/frequency_meter/db/pll1_altpll.v Line: 30
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:inst|altpll:altpll_component|pll1_altpll:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "gg" for hierarchy "gg:inst2"
Info (12128): Elaborating entity "seg_led" for hierarchy "seg_led:inst8"
Warning (10230): Verilog HDL assignment warning at seg_led.v(45): truncated value with size 27 to match size of target (4) File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 45
Warning (10230): Verilog HDL assignment warning at seg_led.v(46): truncated value with size 27 to match size of target (4) File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 46
Warning (10230): Verilog HDL assignment warning at seg_led.v(47): truncated value with size 27 to match size of target (4) File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 47
Warning (10230): Verilog HDL assignment warning at seg_led.v(48): truncated value with size 27 to match size of target (4) File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 48
Warning (10230): Verilog HDL assignment warning at seg_led.v(49): truncated value with size 27 to match size of target (4) File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 49
Warning (10230): Verilog HDL assignment warning at seg_led.v(50): truncated value with size 27 to match size of target (4) File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 50
Warning (10230): Verilog HDL assignment warning at seg_led.v(51): truncated value with size 27 to match size of target (4) File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 51
Warning (10230): Verilog HDL assignment warning at seg_led.v(52): truncated value with size 27 to match size of target (4) File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 52
Warning (10272): Verilog HDL Case Statement warning at seg_led.v(289): case item expression covers a value already covered by a previous case item File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 289
Info (12128): Elaborating entity "reg26" for hierarchy "reg26:inst9"
Info (12128): Elaborating entity "TESTCTL" for hierarchy "TESTCTL:inst3"
Warning (10235): Verilog HDL Always Construct warning at TESTCTL.v(18): variable "div2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/TNB/Desktop/frequency_meter/TESTCTL.v Line: 18
Info (12128): Elaborating entity "cal" for hierarchy "cal:inst7"
Warning (10230): Verilog HDL assignment warning at cal.v(29): truncated value with size 49 to match size of target (27) File: C:/Users/TNB/Desktop/frequency_meter/cal.v Line: 29
Info (12128): Elaborating entity "cnt8" for hierarchy "cnt8:inst4"
Info (278001): Inferred 17 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led:inst8|Div1" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 47
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led:inst8|Mod2" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 47
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led:inst8|Div2" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led:inst8|Mod3" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led:inst8|Div6" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led:inst8|Div5" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 51
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led:inst8|Mod6" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 51
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led:inst8|Div4" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 50
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led:inst8|Mod5" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 50
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led:inst8|Div3" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 49
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led:inst8|Mod4" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 49
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led:inst8|Div0" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led:inst8|Mod1" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led:inst8|Mod0" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 45
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cal:inst7|Mult0" File: C:/Users/TNB/Desktop/frequency_meter/cal.v Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cal:inst7|Div0" File: C:/Users/TNB/Desktop/frequency_meter/cal.v Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cal:inst7|Mult1" File: C:/Users/TNB/Desktop/frequency_meter/cal.v Line: 29
Info (12130): Elaborated megafunction instantiation "seg_led:inst8|lpm_divide:Div1" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 47
Info (12133): Instantiated megafunction "seg_led:inst8|lpm_divide:Div1" with the following parameter: File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 47
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_0jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_vlh File: C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_vlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_b7f.tdf
    Info (12023): Found entity 1: alt_u_div_b7f File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_b7f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf
    Info (12023): Found entity 1: add_sub_0pc File: C:/Users/TNB/Desktop/frequency_meter/db/add_sub_0pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf
    Info (12023): Found entity 1: add_sub_1pc File: C:/Users/TNB/Desktop/frequency_meter/db/add_sub_1pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "seg_led:inst8|lpm_divide:Mod2" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 47
Info (12133): Instantiated megafunction "seg_led:inst8|lpm_divide:Mod2" with the following parameter: File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 47
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf
    Info (12023): Found entity 1: lpm_divide_0bm File: C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_0bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_slh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_57f.tdf
    Info (12023): Found entity 1: alt_u_div_57f File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "seg_led:inst8|lpm_divide:Div2" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 48
Info (12133): Instantiated megafunction "seg_led:inst8|lpm_divide:Div2" with the following parameter: File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 48
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf
    Info (12023): Found entity 1: lpm_divide_akm File: C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_akm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_v9f.tdf
    Info (12023): Found entity 1: alt_u_div_v9f File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_v9f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "seg_led:inst8|lpm_divide:Div6" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 52
Info (12133): Instantiated megafunction "seg_led:inst8|lpm_divide:Div6" with the following parameter: File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 52
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf
    Info (12023): Found entity 1: lpm_divide_fkm File: C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_fkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh File: C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_enh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_9af.tdf
    Info (12023): Found entity 1: alt_u_div_9af File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_9af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "seg_led:inst8|lpm_divide:Div5" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 51
Info (12133): Instantiated megafunction "seg_led:inst8|lpm_divide:Div5" with the following parameter: File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 51
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf
    Info (12023): Found entity 1: lpm_divide_bkm File: C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_bkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_anh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_1af.tdf
    Info (12023): Found entity 1: alt_u_div_1af File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_1af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "seg_led:inst8|lpm_divide:Div4" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 50
Info (12133): Instantiated megafunction "seg_led:inst8|lpm_divide:Div4" with the following parameter: File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 50
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_ikm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_hnh File: C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_hnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_eaf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "seg_led:inst8|lpm_divide:Div3" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 49
Info (12133): Instantiated megafunction "seg_led:inst8|lpm_divide:Div3" with the following parameter: File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 49
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf
    Info (12023): Found entity 1: lpm_divide_ekm File: C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_ekm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_dnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf
    Info (12023): Found entity 1: alt_u_div_7af File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_7af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "seg_led:inst8|lpm_divide:Div0" File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 46
Info (12133): Instantiated megafunction "seg_led:inst8|lpm_divide:Div0" with the following parameter: File: C:/Users/TNB/Desktop/frequency_meter/seg_led.v Line: 46
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf
    Info (12023): Found entity 1: lpm_divide_tim File: C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_tim.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "cal:inst7|lpm_mult:Mult0" File: C:/Users/TNB/Desktop/frequency_meter/cal.v Line: 28
Info (12133): Instantiated megafunction "cal:inst7|lpm_mult:Mult0" with the following parameter: File: C:/Users/TNB/Desktop/frequency_meter/cal.v Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "26"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "cal:inst7|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "cal:inst7|lpm_mult:Mult0" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "cal:inst7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "cal:inst7|lpm_mult:Mult0" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "cal:inst7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "cal:inst7|lpm_mult:Mult0" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_egh.tdf
    Info (12023): Found entity 1: add_sub_egh File: C:/Users/TNB/Desktop/frequency_meter/db/add_sub_egh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "cal:inst7|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "cal:inst7|lpm_mult:Mult0" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "cal:inst7|lpm_divide:Div0" File: C:/Users/TNB/Desktop/frequency_meter/cal.v Line: 28
Info (12133): Instantiated megafunction "cal:inst7|lpm_divide:Div0" with the following parameter: File: C:/Users/TNB/Desktop/frequency_meter/cal.v Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "35"
    Info (12134): Parameter "LPM_WIDTHD" = "27"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: C:/Users/TNB/Desktop/frequency_meter/db/lpm_divide_hkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_gnh File: C:/Users/TNB/Desktop/frequency_meter/db/sign_div_unsign_gnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_daf.tdf
    Info (12023): Found entity 1: alt_u_div_daf File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_daf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "cal:inst7|lpm_mult:Mult1" File: C:/Users/TNB/Desktop/frequency_meter/cal.v Line: 29
Info (12133): Instantiated megafunction "cal:inst7|lpm_mult:Mult1" with the following parameter: File: C:/Users/TNB/Desktop/frequency_meter/cal.v Line: 29
    Info (12134): Parameter "LPM_WIDTHA" = "27"
    Info (12134): Parameter "LPM_WIDTHB" = "27"
    Info (12134): Parameter "LPM_WIDTHP" = "54"
    Info (12134): Parameter "LPM_WIDTHR" = "54"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/TNB/Desktop/frequency_meter/db/mult_7dt.tdf Line: 30
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "cal:inst7|lpm_mult:Mult1|mult_7dt:auto_generated|mac_mult7" File: C:/Users/TNB/Desktop/frequency_meter/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "cal:inst7|lpm_mult:Mult1|mult_7dt:auto_generated|mac_out8" File: C:/Users/TNB/Desktop/frequency_meter/db/mult_7dt.tdf Line: 90
Info (13014): Ignored 45 buffer(s)
    Info (13019): Ignored 45 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod6|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_22_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 101
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod6|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_23_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 106
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod6|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_24_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 111
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod6|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_25_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 116
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod6|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_26_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 121
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod5|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_19_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 81
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod5|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_20_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 91
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod5|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_21_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 96
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod5|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_22_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 101
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod5|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_23_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 106
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod5|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_24_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 111
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod5|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_25_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 116
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod5|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_26_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 121
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_16_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 66
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_17_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 71
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_18_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 76
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_19_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 81
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_20_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 91
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_21_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 96
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_22_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 101
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_23_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 106
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_24_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 111
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_25_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 116
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_26_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 121
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_9_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 156
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_10_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 36
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_11_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 41
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_12_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 46
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_13_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 51
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_14_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 56
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_15_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 61
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_16_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 66
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_17_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 71
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_18_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 76
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_19_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 81
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_20_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 91
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_21_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 96
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_22_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 101
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_23_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 106
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_24_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 111
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_25_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 116
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_12_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 46
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_13_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 51
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_14_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 56
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_15_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 61
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_16_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 66
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_17_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 71
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_18_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 76
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_19_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 81
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_20_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 91
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_21_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 96
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_22_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 101
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_23_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 106
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_24_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 111
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_25_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 116
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_6_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 141
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_7_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 146
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_8_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 151
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_9_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 156
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_10_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 36
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_11_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 41
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_12_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 46
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_13_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 51
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_14_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 56
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_15_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 61
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_16_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 66
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_17_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 71
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_18_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 76
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_19_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 81
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_20_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 91
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_21_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 96
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_22_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 101
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_23_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 106
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_24_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 111
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_25_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 116
    Info (17048): Logic cell "seg_led:inst8|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider|add_sub_26_result_int[0]~10" File: C:/Users/TNB/Desktop/frequency_meter/db/alt_u_div_57f.tdf Line: 121
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5846 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 5815 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4913 megabytes
    Info: Processing ended: Wed Jun 17 20:00:45 2020
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:38


