*** This is NuSMV 2.6.0 (compiled on Wed Oct 14 15:35:00 2015)
*** Enabled addons are: compass
*** For more information on NuSMV see <http://nusmv.fbk.eu>
*** or email to <nusmv-users@list.fbk.eu>.
*** Please report bugs to <Please report bugs to <nusmv-users@fbk.eu>>

*** Copyright (c) 2010-2014, Fondazione Bruno Kessler

*** This version of NuSMV is linked to the CUDD library version 2.4.1
*** Copyright (c) 1995-2004, Regents of the University of Colorado

*** This version of NuSMV is linked to the MiniSat SAT solver. 
*** See http://minisat.se/MiniSat.html
*** Copyright (c) 2003-2006, Niklas Een, Niklas Sorensson
*** Copyright (c) 2007-2010, Niklas Sorensson

WARNING *** This version of NuSMV is linked to the zchaff SAT         ***
WARNING *** solver (see http://www.princeton.edu/~chaff/zchaff.html). ***
WARNING *** Zchaff is used in Bounded Model Checking when the         ***
WARNING *** system variable "sat_solver" is set to "zchaff".          ***
WARNING *** Notice that zchaff is for non-commercial purposes only.   ***
WARNING *** NO COMMERCIAL USE OF ZCHAFF IS ALLOWED WITHOUT WRITTEN    ***
WARNING *** PERMISSION FROM PRINCETON UNIVERSITY.                     ***
WARNING *** Please contact Sharad Malik (malik@ee.princeton.edu)      ***
WARNING *** for details.                                              ***

-- specification AG (EF T0212)  is true
-- specification AG (EF T23)  is true
-- specification AG (EF T34)  is true
-- specification AG (EF T4B)  is true
-- specification AG (EF T4B2)  is true
-- specification AG (EF TB21)  is true
-- specification AG (EF T45)  is true
-- specification AG (EF T46)  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 1.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification AG (EF T57)  is true
-- specification AG (EF T67)  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 2.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification AG (EF TB0)  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 3.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification AG (EF TB1)  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 4.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification AG (EF TB23)  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 5.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification AG (EF TB2)  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 6.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification AG (EF TB3)  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 7.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification AG (EF TL0)  is true
-- specification AG (EF TL1)  is true
-- specification AG (EF TL23)  is true
-- specification AG (EF TL2)  is true
-- specification AG (EF TL3)  is true
-- specification AG (EF (((((((((((((((((((T0212 | T23) | T34) | T4B) | T4B2) | TB21) | T45) | T46) | T57) | T67) | TB0) | TB1) | TB23) | TB2) | TB3) | TL0) | TL1) | TL23) | TL2) | TL3))  is true
-- specification EF T0212  is true
-- specification EF T23  is true
-- specification EF T34  is true
-- specification EF T4B  is true
-- specification EF T4B2  is true
-- specification EF TB21  is true
-- specification EF T45  is true
-- specification EF T46  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 8.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification EF T57  is true
-- specification EF T67  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 9.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification EF TB0  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 10.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification EF TB1  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 11.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification EF TB23  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 12.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification EF TB2  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 13.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification EF TB3  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 14.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification EF TL0  is true
-- specification EF TL1  is true
-- specification EF TL23  is true
-- specification EF TL2  is true
-- specification EF TL3  is true
-- specification AG (EF stab)  is true
-- specification AG (stab -> !(SB_AL1_set & SB_AL1_reset))  is true
-- specification AG (stab -> !(PUWS_AL1_1_PLUS_set & PUWS_AL1_1_PLUS_reset))  is true
-- specification AG (stab -> !(PUWS_AL1_1_RT_set & PUWS_AL1_1_RT_reset))  is true
-- specification AG (stab -> !(CS_AL1_PLUS_set & CS_AL1_PLUS_reset))  is true
-- specification AG (stab -> !(P_AL1_B_set & P_AL1_B_reset))  is true
-- specification AG (stab -> !(P_AL1_L_set & P_AL1_L_reset))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 15.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
  -> State: 15.2 <-
    S_AL1 = TRUE
    CS_AL1_W = 300
    S_AL1_BL = TRUE
    S_AL1_L = TRUE
    stab = FALSE
    T0212 = TRUE
  -> State: 15.3 <-
    P1 = FALSE
    P2 = TRUE
    timer_1_P2.Q = TRUE
    AL1_LID_reset = FALSE
    AL1_BASE_reset = FALSE
    T23 = TRUE
    T0212 = FALSE
  -> State: 15.4 <-
    P2 = FALSE
    P3 = TRUE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = TRUE
    SB_AL1 = TRUE
    CS_AL1_PLUS = FALSE
    SB_AL1_reset = FALSE
    CS_AL1_PLUS_reset = TRUE
    SB_AL1_set = TRUE
    CS_AL1_PLUS_set = FALSE
    T34 = TRUE
    T23 = FALSE
  -> State: 15.5 <-
    P3 = FALSE
    P4 = TRUE
    timer_1_P3.Q = FALSE
    T45 = TRUE
    T34 = FALSE
  -> State: 15.6 <-
    P4 = FALSE
    P5 = TRUE
    PUWS_AL1_1_RT = TRUE
    PUWS_AL1_1_PLUS = TRUE
    CS_AL1_PLUS = TRUE
    AL1_LID = TRUE
    PUWS_AL1_1_RT_reset = FALSE
    PUWS_AL1_1_PLUS_reset = FALSE
    CS_AL1_PLUS_reset = FALSE
    AL1_BASE_reset = TRUE
    PUWS_AL1_1_RT_set = TRUE
    PUWS_AL1_1_PLUS_set = TRUE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = TRUE
    T57 = TRUE
    T45 = FALSE
  -> State: 15.7 <-
    P1 = TRUE
    P5 = FALSE
    P_LID = TRUE
    SB_AL1 = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    AL1_LID = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = TRUE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    AL1_LID_reset = TRUE
    SB_AL1_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    AL1_LID_set = FALSE
    TL0 = TRUE
    T57 = FALSE
    T0212 = TRUE
  -> State: 15.8 <-
    P1 = FALSE
    P2 = TRUE
    P_LID = FALSE
    PL1 = TRUE
    timer_1_P2.Q = TRUE
    AL1_LID_reset = FALSE
    AL1_BASE_reset = FALSE
    TL0 = FALSE
    T23 = TRUE
    T0212 = FALSE
  -> State: 15.9 <-
    P2 = FALSE
    P3 = TRUE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = TRUE
    SB_AL1 = TRUE
    CS_AL1_PLUS = FALSE
    SB_AL1_reset = FALSE
    CS_AL1_PLUS_reset = TRUE
    SB_AL1_set = TRUE
    CS_AL1_PLUS_set = FALSE
    T34 = TRUE
    T23 = FALSE
  -> State: 15.10 <-
    P3 = FALSE
    P4 = TRUE
    timer_1_P3.Q = FALSE
    T45 = TRUE
    T34 = FALSE
  -> State: 15.11 <-
    P4 = FALSE
    P5 = TRUE
    timer_1_TL1.Q = TRUE
    PUWS_AL1_1_RT = TRUE
    PUWS_AL1_1_PLUS = TRUE
    CS_AL1_PLUS = TRUE
    AL1_LID = TRUE
    PUWS_AL1_1_RT_reset = FALSE
    PUWS_AL1_1_PLUS_reset = FALSE
    CS_AL1_PLUS_reset = FALSE
    AL1_BASE_reset = TRUE
    PUWS_AL1_1_RT_set = TRUE
    PUWS_AL1_1_PLUS_set = TRUE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = TRUE
    TL1 = TRUE
    T57 = TRUE
    T45 = FALSE
  -> State: 15.12 <-
    P1 = TRUE
    P5 = FALSE
    P_LID = TRUE
    PL1 = FALSE
    PUSH_L = FALSE
    PL2 = TRUE
    timer_1_TL1.Q = FALSE
    SB_AL1 = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    AL1_LID = FALSE
    SB_AL1_reset = TRUE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    AL1_LID_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = TRUE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    AL1_LID_set = FALSE
    TL1 = FALSE
    TL0 = TRUE
    T57 = FALSE
    T0212 = TRUE
  -> State: 15.13 <-
    P1 = FALSE
    P2 = TRUE
    P_LID = FALSE
    PL1 = TRUE
    AL1_LID_reset = FALSE
    AL1_BASE_reset = FALSE
    stab = TRUE
    TL0 = FALSE
    T0212 = FALSE
-- specification AG (stab -> (SB_AL1_set | SB_AL1_reset))  is true
-- specification AG (stab -> (PUWS_AL1_1_PLUS_set | PUWS_AL1_1_PLUS_reset))  is true
-- specification AG (stab -> (PUWS_AL1_1_RT_set | PUWS_AL1_1_RT_reset))  is true
-- specification AG (stab -> (CS_AL1_PLUS_set | CS_AL1_PLUS_reset))  is true
-- specification AG (stab -> (P_AL1_B_set | P_AL1_B_reset))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 16.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification AG (stab -> (P_AL1_L_set | P_AL1_L_reset))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 17.1 <-
    S_AL1 = FALSE
    CS_AL1_W = 0
    S_AL1_BL = FALSE
    S_BIN_1 = FALSE
    P_AL1_L_FT = FALSE
    P_AL1_L_BK = FALSE
    S_AL1_L = FALSE
    P_AL1_B_FT = FALSE
    P_AL1_B_BK = FALSE
    S_AL1_B = FALSE
    P0 = TRUE
    P1 = TRUE
    P2 = FALSE
    P3 = FALSE
    P4 = FALSE
    PB = FALSE
    BIN1 = TRUE
    BIN2 = FALSE
    P5 = FALSE
    P6 = FALSE
    P_BASE = FALSE
    PB1 = FALSE
    PUSH_B = TRUE
    PB2 = FALSE
    PB23 = FALSE
    PB3 = FALSE
    P_LID = FALSE
    PL1 = FALSE
    PUSH_L = TRUE
    PL2 = FALSE
    PL23 = FALSE
    PL3 = FALSE
    timer_1_TL1.Q = FALSE
    timer_1_TB1.Q = FALSE
    timer_1_P2.Q = FALSE
    timer_1_P3.Q = FALSE
    SB_AL1 = FALSE
    P_AL1_L = FALSE
    P_AL1_B = FALSE
    PUWS_AL1_1_RT = FALSE
    PUWS_AL1_1_PLUS = FALSE
    CS_AL1_PLUS = TRUE
    AL1_LID = FALSE
    AL1_BASE = FALSE
    SB_AL1_reset = TRUE
    P_AL1_L_reset = FALSE
    P_AL1_B_reset = FALSE
    PUWS_AL1_1_RT_reset = TRUE
    PUWS_AL1_1_PLUS_reset = TRUE
    CS_AL1_PLUS_reset = FALSE
    AL1_LID_reset = TRUE
    AL1_BASE_reset = TRUE
    SB_AL1_set = FALSE
    P_AL1_L_set = FALSE
    P_AL1_B_set = FALSE
    PUWS_AL1_1_RT_set = FALSE
    PUWS_AL1_1_PLUS_set = FALSE
    CS_AL1_PLUS_set = TRUE
    AL1_LID_set = FALSE
    AL1_BASE_set = FALSE
    stab = TRUE
    TL3 = FALSE
    TL2 = FALSE
    TL23 = FALSE
    TL1 = FALSE
    TL0 = FALSE
    TB3 = FALSE
    TB2 = FALSE
    TB23 = FALSE
    TB1 = FALSE
    TB0 = FALSE
    T67 = FALSE
    T57 = FALSE
    T46 = FALSE
    T45 = FALSE
    TB21 = FALSE
    T4B2 = FALSE
    T4B = FALSE
    T34 = FALSE
    T23 = FALSE
    T0212 = FALSE
-- specification (AG stab -> EF P2)  is true
-- specification (AG ((stab & P2) & CS_AL1_W > 100) -> AX SB_AL1)  is true
-- specification (AG ((stab & CS_AL1_W <= 400) & CS_AL1_W > 800) -> AX !PUWS_AL1_1_RT)  is true
-- specification (AG ((stab & CS_AL1_W > 400) & CS_AL1_W <= 800) -> AX PUWS_AL1_1_RT)  is true
-- specification (AG (((stab & P4) & CS_AL1_W > 200) & CS_AL1_W <= 300) -> A [ (AL1_LID & !AL1_BASE) U P4 ] )  is true
-- specification (AG (((stab & P4) & CS_AL1_W > 300) & CS_AL1_W <= 400) -> A [ (AL1_BASE & !AL1_LID) U P4 ] )  is true
-- specification (AG (stab & P_LID) -> EX P_AL1_L)  is true
-- specification (AG (stab & P_BASE) -> EX P_AL1_B)  is true
