TRACE::2020-11-12.21:23:48::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:48::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:48::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:50::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:23:50::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:23:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-12.21:23:53::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-11-12.21:23:53::SCWWriter::formatted JSON is {
	"platformName":	"hdmi",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-11-12.21:23:53::SCWWriter::formatted JSON is {
	"platformName":	"hdmi",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi",
	"systems":	[{
			"systemName":	"hdmi",
			"systemDesc":	"hdmi",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi"
		}]
}
TRACE::2020-11-12.21:23:53::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-11-12.21:23:53::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-12.21:23:53::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-12.21:23:53::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-12.21:23:53::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:23:53::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:23:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:23:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:23:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:23:53::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:23:53::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:23:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:23:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:23:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:23:53::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:23:53::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:23:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:23:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:23:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:23:53::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-11-12.21:23:53::SCWPlatform::Generating the sources  .
TRACE::2020-11-12.21:23:53::SCWBDomain::Generating boot domain sources.
TRACE::2020-11-12.21:23:53::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-11-12.21:23:53::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:23:53::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:23:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:23:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:23:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:23:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:23:53::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:23:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-12.21:23:53::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:23:53::SCWMssOS::mss does not exists at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:23:53::SCWMssOS::Creating sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:23:53::SCWMssOS::Adding the swdes entry, created swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:23:53::SCWMssOS::updating the scw layer changes to swdes at   E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:23:53::SCWMssOS::Writing mss at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:23:53::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-12.21:23:53::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-11-12.21:23:53::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-11-12.21:23:53::SCWBDomain::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-12.21:24:06::SCWPlatform::Generating sources Done.
TRACE::2020-11-12.21:24:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:06::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-11-12.21:24:06::SCWMssOS::Could not open the swdb for E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-11-12.21:24:06::SCWMssOS::Could not open the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-11-12.21:24:06::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-12.21:24:06::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-12.21:24:06::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:24:06::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:24:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:24:06::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:24:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:06::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:06::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:06::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:06::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:06::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:06::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWWriter::formatted JSON is {
	"platformName":	"hdmi",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi",
	"systems":	[{
			"systemName":	"hdmi",
			"systemDesc":	"hdmi",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-12.21:24:06::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-12.21:24:06::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-12.21:24:06::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-12.21:24:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:06::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:06::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::mss does not exists at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::Creating sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::Adding the swdes entry, created swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::updating the scw layer changes to swdes at   E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::Writing mss at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:06::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-12.21:24:06::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-11-12.21:24:06::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-11-12.21:24:06::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-12.21:24:06::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-11-12.21:24:09::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:24:09::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:24:09::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:24:09::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:24:09::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-11-12.21:24:09::SCWMssOS::Could not open the swdb for E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-11-12.21:24:09::SCWMssOS::Could not open the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-11-12.21:24:09::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-12.21:24:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-12.21:24:09::SCWMssOS::Writing the mss file completed E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:09::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:09::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:09::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:09::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:09::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:09::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:09::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:09::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:09::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:09::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:09::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:09::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWWriter::formatted JSON is {
	"platformName":	"hdmi",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi",
	"systems":	[{
			"systemName":	"hdmi",
			"systemDesc":	"hdmi",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-12.21:24:09::SCWPlatform::Started generating the artifacts platform hdmi
TRACE::2020-11-12.21:24:09::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-12.21:24:09::SCWPlatform::Started generating the artifacts for system configuration hdmi
LOG::2020-11-12.21:24:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-12.21:24:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-12.21:24:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-12.21:24:09::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-12.21:24:09::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-12.21:24:09::SCWSystem::Not a boot domain 
LOG::2020-11-12.21:24:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-12.21:24:09::SCWDomain::Generating domain artifcats
TRACE::2020-11-12.21:24:09::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-12.21:24:09::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/export/hdmi/sw/hdmi/qemu/
TRACE::2020-11-12.21:24:09::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/export/hdmi/sw/hdmi/standalone_domain/qemu/
TRACE::2020-11-12.21:24:09::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:09::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:09::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-12.21:24:09::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-12.21:24:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-12.21:24:09::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-12.21:24:09::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-12.21:24:09::SCWMssOS::Copying to export directory.
TRACE::2020-11-12.21:24:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-12.21:24:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-11-12.21:24:09::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-11-12.21:24:09::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-12.21:24:09::SCWSystem::Completed Processing the sysconfig hdmi
LOG::2020-11-12.21:24:09::SCWPlatform::Completed generating the artifacts for system configuration hdmi
TRACE::2020-11-12.21:24:09::SCWPlatform::Started preparing the platform 
TRACE::2020-11-12.21:24:09::SCWSystem::Writing the bif file for system config hdmi
TRACE::2020-11-12.21:24:09::SCWSystem::dir created 
TRACE::2020-11-12.21:24:09::SCWSystem::Writing the bif 
TRACE::2020-11-12.21:24:09::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-12.21:24:09::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-12.21:24:09::SCWPlatform::Completed generating the platform
TRACE::2020-11-12.21:24:09::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:24:09::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:24:09::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:24:09::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:24:09::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:24:09::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:09::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:09::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:09::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWWriter::formatted JSON is {
	"platformName":	"hdmi",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi",
	"systems":	[{
			"systemName":	"hdmi",
			"systemDesc":	"hdmi",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-12.21:24:10::SCWPlatform::updated the xpfm file.
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:24:10::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:24:10::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:24:10::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:24:10::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:24:10::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:10::SCWWriter::formatted JSON is {
	"platformName":	"hdmi",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi",
	"systems":	[{
			"systemName":	"hdmi",
			"systemDesc":	"hdmi",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:11::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:11::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:11::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:11::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:11::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:11::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:11::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:11::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:11::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:24:11::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:24:11::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:24:11::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:24:11::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:24:11::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:11::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:11::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:11::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:11::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:11::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:11::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:11::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:11::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:11::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:11::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:11::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:11::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:11::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:11::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:11::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:11::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:11::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:11::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWWriter::formatted JSON is {
	"platformName":	"hdmi",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi",
	"systems":	[{
			"systemName":	"hdmi",
			"systemDesc":	"hdmi",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-12.21:24:11::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:24:11::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:24:11::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:24:11::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:24:11::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:24:11::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:24:11::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:11::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:11::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:12::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:12::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:12::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:12::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:12::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:12::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:12::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:12::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:12::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:12::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:12::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:12::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:12::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:12::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:12::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:12::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:12::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:12::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:12::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:12::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:12::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:12::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:12::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:12::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:12::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-12.21:24:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-12.21:24:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:12::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:12::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:12::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:12::SCWWriter::formatted JSON is {
	"platformName":	"hdmi",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi",
	"systems":	[{
			"systemName":	"hdmi",
			"systemDesc":	"hdmi",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-12.21:24:12::SCWPlatform::Clearing the existing platform
TRACE::2020-11-12.21:24:12::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-12.21:24:12::SCWBDomain::clearing the fsbl build
TRACE::2020-11-12.21:24:12::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:12::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:12::SCWSystem::Clearing the domains completed.
TRACE::2020-11-12.21:24:12::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform:: Platform location is E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:12::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:12::SCWPlatform::Removing the HwDB with name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:12::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-12.21:24:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-11-12.21:24:15::SCWReader::Active system found as  hdmi
TRACE::2020-11-12.21:24:15::SCWReader::Handling sysconfig hdmi
TRACE::2020-11-12.21:24:15::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-12.21:24:15::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-12.21:24:15::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-12.21:24:15::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:15::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:15::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:15::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:15::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:15::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:15::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-12.21:24:15::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:15::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:15::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-12.21:24:15::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:15::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:15::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:15::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-12.21:24:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:24:15::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:15::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:15::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:15::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:15::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:15::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:15::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-11-12.21:24:15::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:15::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:15::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:15::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:15::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:15::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-11-12.21:24:15::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:24:15::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:24:15::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:24:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-12.21:24:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-12.21:24:15::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:15::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:16::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:24:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:16::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:16::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:16::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:24:16::SCWReader::No isolation master present  
TRACE::2020-11-12.21:24:16::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-12.21:24:16::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-12.21:24:16::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-12.21:24:16::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:16::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:24:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:16::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:16::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:24:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:16::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:16::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:24:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:16::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:16::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:16::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:16::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:16::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:16::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-12.21:24:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:24:16::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:16::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:24:16::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:24:16::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:24:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-12.21:24:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-12.21:24:16::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:16::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:24:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:16::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:16::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:16::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:16::SCWReader::No isolation master present  
TRACE::2020-11-12.21:24:39::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:39::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:39::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:39::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:39::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:24:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:24:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:39::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:39::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:39::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:40::SCWMssOS::In reload Mss file.
TRACE::2020-11-12.21:24:40::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:40::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:40::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:40::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:40::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:24:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:40::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:40::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-11-12.21:24:40::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-11-12.21:24:40::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-11-12.21:24:40::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-12.21:24:40::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:40::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:40::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:40::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-12.21:24:40::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:24:40::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:40::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:24:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:24:40::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:24:40::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:40::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:40::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:40::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:24:40::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:24:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:24:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:24:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:24:40::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:40::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:24:40::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:24:40::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-11-12.21:26:01::SCWPlatform::Started generating the artifacts platform hdmi
TRACE::2020-11-12.21:26:01::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-12.21:26:01::SCWPlatform::Started generating the artifacts for system configuration hdmi
LOG::2020-11-12.21:26:01::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-12.21:26:01::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-12.21:26:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-12.21:26:02::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-11-12.21:26:02::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:02::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:02::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:02::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:26:02::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:02::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:26:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:26:02::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:26:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:26:02::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:26:02::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:26:02::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:26:02::SCWBDomain::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-12.21:26:02::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-12.21:26:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-12.21:26:02::SCWBDomain::System Command Ran  E:&  cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl & make 
TRACE::2020-11-12.21:26:02::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-11-12.21:26:02::SCWBDomain::make[1]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-11-12.21:26:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-12.21:26:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-12.21:26:02::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-12.21:26:02::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v
TRACE::2020-11-12.21:26:02::SCWBDomain::6_7/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6
TRACE::2020-11-12.21:26:02::SCWBDomain::_7/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-12.21:26:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-12.21:26:02::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-12.21:26:02::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresight
TRACE::2020-11-12.21:26:02::SCWBDomain::ps_dcc_v1_7/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-11-12.21:26:02::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-12.21:26:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-12.21:26:02::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-12.21:26:02::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_corte
TRACE::2020-11-12.21:26:02::SCWBDomain::xa9_v2_9/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-11-12.21:26:02::SCWBDomain::a9_v2_9/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-12.21:26:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:26:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:26:02::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_
TRACE::2020-11-12.21:26:02::SCWBDomain::1/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-11-12.21:26:02::SCWBDomain::/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-12.21:26:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3
TRACE::2020-11-12.21:26:02::SCWBDomain::_6/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-11-12.21:26:02::SCWBDomain::6/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-12.21:26:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:26:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:26:02::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_
TRACE::2020-11-12.21:26:02::SCWBDomain::6/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-11-12.21:26:02::SCWBDomain::/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-12.21:26:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-12.21:26:02::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-12.21:26:02::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3
TRACE::2020-11-12.21:26:02::SCWBDomain::_11/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_
TRACE::2020-11-12.21:26:02::SCWBDomain::11/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-12.21:26:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3
TRACE::2020-11-12.21:26:02::SCWBDomain::_7/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-11-12.21:26:02::SCWBDomain::7/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-12.21:26:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3
TRACE::2020-11-12.21:26:02::SCWBDomain::_7/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_
TRACE::2020-11-12.21:26:02::SCWBDomain::7/src'

TRACE::2020-11-12.21:26:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-12.21:26:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4
TRACE::2020-11-12.21:26:03::SCWBDomain::_2/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-11-12.21:26:03::SCWBDomain::2/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-12.21:26:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-12.21:26:03::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-12.21:26:03::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_
TRACE::2020-11-12.21:26:03::SCWBDomain::v2_2/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-11-12.21:26:03::SCWBDomain::2_2/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-12.21:26:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2
TRACE::2020-11-12.21:26:03::SCWBDomain::_2/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-11-12.21:26:03::SCWBDomain::2/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-12.21:26:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-12.21:26:03::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-12.21:26:03::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9
TRACE::2020-11-12.21:26:03::SCWBDomain::/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/
TRACE::2020-11-12.21:26:03::SCWBDomain::src'

TRACE::2020-11-12.21:26:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-12.21:26:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-12.21:26:03::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-12.21:26:03::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalon
TRACE::2020-11-12.21:26:03::SCWBDomain::e_v7_2/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::make[3]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalon
TRACE::2020-11-12.21:26:03::SCWBDomain::e_v7_2/src/profile'

TRACE::2020-11-12.21:26:03::SCWBDomain::make[3]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-11-12.21:26:03::SCWBDomain::_v7_2/src/profile'

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-11-12.21:26:03::SCWBDomain::_v7_2/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-12.21:26:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_
TRACE::2020-11-12.21:26:03::SCWBDomain::11/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_1
TRACE::2020-11-12.21:26:03::SCWBDomain::1/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-12.21:26:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3
TRACE::2020-11-12.21:26:03::SCWBDomain::_9/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_
TRACE::2020-11-12.21:26:03::SCWBDomain::9/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-12.21:26:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:26:03::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:26:03::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_
TRACE::2020-11-12.21:26:03::SCWBDomain::5/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5
TRACE::2020-11-12.21:26:03::SCWBDomain::/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-12.21:26:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2
TRACE::2020-11-12.21:26:03::SCWBDomain::_4/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-11-12.21:26:03::SCWBDomain::4/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-11-12.21:26:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4
TRACE::2020-11-12.21:26:03::SCWBDomain::_3/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-11-12.21:26:03::SCWBDomain::3/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-11-12.21:26:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1
TRACE::2020-11-12.21:26:03::SCWBDomain::_6/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-11-12.21:26:03::SCWBDomain::6/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-12.21:26:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-12.21:26:03::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-12.21:26:03::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:03::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v
TRACE::2020-11-12.21:26:03::SCWBDomain::6_7/src'

TRACE::2020-11-12.21:26:03::SCWBDomain::"Compiling axivdma"

TRACE::2020-11-12.21:26:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6
TRACE::2020-11-12.21:26:04::SCWBDomain::_7/src'

TRACE::2020-11-12.21:26:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-12.21:26:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-12.21:26:04::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-12.21:26:04::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresight
TRACE::2020-11-12.21:26:04::SCWBDomain::ps_dcc_v1_7/src'

TRACE::2020-11-12.21:26:04::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-11-12.21:26:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-11-12.21:26:04::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-11-12.21:26:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-12.21:26:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-12.21:26:05::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-12.21:26:05::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:05::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_corte
TRACE::2020-11-12.21:26:05::SCWBDomain::xa9_v2_9/src'

TRACE::2020-11-12.21:26:05::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-11-12.21:26:05::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-11-12.21:26:05::SCWBDomain::a9_v2_9/src'

TRACE::2020-11-12.21:26:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-12.21:26:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-12.21:26:05::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-12.21:26:05::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:05::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_
TRACE::2020-11-12.21:26:05::SCWBDomain::1/src'

TRACE::2020-11-12.21:26:05::SCWBDomain::"Compiling ddrps"

TRACE::2020-11-12.21:26:05::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-11-12.21:26:05::SCWBDomain::/src'

TRACE::2020-11-12.21:26:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-12.21:26:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:05::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3
TRACE::2020-11-12.21:26:05::SCWBDomain::_6/src'

TRACE::2020-11-12.21:26:05::SCWBDomain::"Compiling devcfg"

TRACE::2020-11-12.21:26:05::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-11-12.21:26:05::SCWBDomain::6/src'

TRACE::2020-11-12.21:26:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-12.21:26:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-12.21:26:05::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-12.21:26:05::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:05::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_
TRACE::2020-11-12.21:26:05::SCWBDomain::6/src'

TRACE::2020-11-12.21:26:05::SCWBDomain::"Compiling dmaps"

TRACE::2020-11-12.21:26:06::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-11-12.21:26:06::SCWBDomain::/src'

TRACE::2020-11-12.21:26:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-12.21:26:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-12.21:26:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-12.21:26:06::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:06::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3
TRACE::2020-11-12.21:26:06::SCWBDomain::_11/src'

TRACE::2020-11-12.21:26:06::SCWBDomain::"Compiling emacps"

TRACE::2020-11-12.21:26:07::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_
TRACE::2020-11-12.21:26:07::SCWBDomain::11/src'

TRACE::2020-11-12.21:26:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-12.21:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:07::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3
TRACE::2020-11-12.21:26:07::SCWBDomain::_7/src'

TRACE::2020-11-12.21:26:07::SCWBDomain::"Compiling gpiops"

TRACE::2020-11-12.21:26:08::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-11-12.21:26:08::SCWBDomain::7/src'

TRACE::2020-11-12.21:26:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-12.21:26:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:08::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3
TRACE::2020-11-12.21:26:08::SCWBDomain::_7/src'

TRACE::2020-11-12.21:26:08::SCWBDomain::"Compiling qspips"

TRACE::2020-11-12.21:26:09::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_
TRACE::2020-11-12.21:26:09::SCWBDomain::7/src'

TRACE::2020-11-12.21:26:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-12.21:26:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:09::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4
TRACE::2020-11-12.21:26:09::SCWBDomain::_2/src'

TRACE::2020-11-12.21:26:09::SCWBDomain::"Compiling scugic"

TRACE::2020-11-12.21:26:09::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-11-12.21:26:09::SCWBDomain::2/src'

TRACE::2020-11-12.21:26:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-12.21:26:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:26:09::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:26:09::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:09::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_
TRACE::2020-11-12.21:26:09::SCWBDomain::v2_2/src'

TRACE::2020-11-12.21:26:09::SCWBDomain::"Compiling scutimer"

TRACE::2020-11-12.21:26:10::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-11-12.21:26:10::SCWBDomain::2_2/src'

TRACE::2020-11-12.21:26:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-12.21:26:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:10::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2
TRACE::2020-11-12.21:26:10::SCWBDomain::_2/src'

TRACE::2020-11-12.21:26:10::SCWBDomain::"Compiling scuwdt"

TRACE::2020-11-12.21:26:10::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-11-12.21:26:10::SCWBDomain::2/src'

TRACE::2020-11-12.21:26:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-12.21:26:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-12.21:26:10::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-12.21:26:10::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-11-12.21:26:10::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9
TRACE::2020-11-12.21:26:10::SCWBDomain::/src'

TRACE::2020-11-12.21:26:10::SCWBDomain::"Compiling sdps"

TRACE::2020-11-12.21:26:11::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/
TRACE::2020-11-12.21:26:11::SCWBDomain::src'

TRACE::2020-11-12.21:26:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-12.21:26:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-12.21:26:11::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-12.21:26:11::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:11::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalon
TRACE::2020-11-12.21:26:11::SCWBDomain::e_v7_2/src'

TRACE::2020-11-12.21:26:11::SCWBDomain::"Compiling standalone"

TRACE::2020-11-12.21:26:14::SCWBDomain::make[3]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalon
TRACE::2020-11-12.21:26:14::SCWBDomain::e_v7_2/src/profile'

TRACE::2020-11-12.21:26:14::SCWBDomain::make[3]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-11-12.21:26:14::SCWBDomain::_v7_2/src/profile'

TRACE::2020-11-12.21:26:14::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-11-12.21:26:14::SCWBDomain::_v7_2/src'

TRACE::2020-11-12.21:26:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-12.21:26:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:14::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_
TRACE::2020-11-12.21:26:14::SCWBDomain::11/src'

TRACE::2020-11-12.21:26:14::SCWBDomain::"Compiling ttcps"

TRACE::2020-11-12.21:26:15::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_1
TRACE::2020-11-12.21:26:15::SCWBDomain::1/src'

TRACE::2020-11-12.21:26:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-12.21:26:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:15::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3
TRACE::2020-11-12.21:26:15::SCWBDomain::_9/src'

TRACE::2020-11-12.21:26:15::SCWBDomain::"Compiling uartps"

TRACE::2020-11-12.21:26:16::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_
TRACE::2020-11-12.21:26:16::SCWBDomain::9/src'

TRACE::2020-11-12.21:26:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-12.21:26:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-12.21:26:16::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-12.21:26:16::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:16::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_
TRACE::2020-11-12.21:26:16::SCWBDomain::5/src'

TRACE::2020-11-12.21:26:16::SCWBDomain::"Compiling usbps"

TRACE::2020-11-12.21:26:17::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5
TRACE::2020-11-12.21:26:17::SCWBDomain::/src'

TRACE::2020-11-12.21:26:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-12.21:26:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:17::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2
TRACE::2020-11-12.21:26:17::SCWBDomain::_4/src'

TRACE::2020-11-12.21:26:17::SCWBDomain::"Compiling xadcps"

TRACE::2020-11-12.21:26:18::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-11-12.21:26:18::SCWBDomain::4/src'

TRACE::2020-11-12.21:26:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-11-12.21:26:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:18::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4
TRACE::2020-11-12.21:26:18::SCWBDomain::_3/src'

TRACE::2020-11-12.21:26:18::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-11-12.21:26:19::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-11-12.21:26:19::SCWBDomain::3/src'

TRACE::2020-11-12.21:26:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-11-12.21:26:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:19::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1
TRACE::2020-11-12.21:26:19::SCWBDomain::_6/src'

TRACE::2020-11-12.21:26:19::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-11-12.21:26:19::SCWBDomain::6/src'

TRACE::2020-11-12.21:26:19::SCWBDomain::'Finished building libraries'

TRACE::2020-11-12.21:26:19::SCWBDomain::make[1]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-11-12.21:26:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2020-11-12.21:26:19::SCWBDomain::exa9_0/include -I.

TRACE::2020-11-12.21:26:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-12.21:26:19::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-12.21:26:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-11-12.21:26:19::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-11-12.21:26:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2020-11-12.21:26:19::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-12.21:26:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-11-12.21:26:19::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-11-12.21:26:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2020-11-12.21:26:19::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-12.21:26:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-12.21:26:19::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-12.21:26:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-11-12.21:26:20::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-11-12.21:26:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-12.21:26:20::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-12.21:26:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2020-11-12.21:26:20::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-12.21:26:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-12.21:26:20::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-12.21:26:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2020-11-12.21:26:20::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-12.21:26:20::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-11-12.21:26:20::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-11-12.21:26:20::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-11-12.21:26:20::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2020-11-12.21:26:20::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-11-12.21:26:20::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-12.21:26:20::SCWSystem::Not a boot domain 
LOG::2020-11-12.21:26:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-12.21:26:20::SCWDomain::Generating domain artifcats
TRACE::2020-11-12.21:26:20::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-12.21:26:20::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/export/hdmi/sw/hdmi/qemu/
TRACE::2020-11-12.21:26:20::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/export/hdmi/sw/hdmi/standalone_domain/qemu/
TRACE::2020-11-12.21:26:20::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-12.21:26:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:26:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:26:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:26:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:26:20::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:26:20::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:26:20::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:26:20::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-12.21:26:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:26:20::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:26:20::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-12.21:26:20::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:26:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-12.21:26:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-12.21:26:20::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-11-12.21:26:20::SCWMssOS::doing bsp build ... 
TRACE::2020-11-12.21:26:20::SCWMssOS::System Command Ran  E: & cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-12.21:26:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-12.21:26:21::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-12.21:26:21::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-12.21:26:21::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-12.21:26:21::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-12.21:26:21::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:26:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:26:21::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:26:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:26:21::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-12.21:26:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-12.21:26:21::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-12.21:26:21::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-12.21:26:21::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-12.21:26:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-12.21:26:21::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-12.21:26:21::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-12.21:26:21::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-12.21:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:26:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:26:21::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-12.21:26:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:26:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:26:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-12.21:26:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-12.21:26:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-12.21:26:22::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:22::SCWMssOS::"Compiling axivdma"

TRACE::2020-11-12.21:26:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-12.21:26:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-12.21:26:22::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-12.21:26:22::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:22::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-11-12.21:26:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-12.21:26:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-12.21:26:23::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-12.21:26:23::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:23::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-11-12.21:26:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-12.21:26:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-12.21:26:23::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-12.21:26:23::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:23::SCWMssOS::"Compiling ddrps"

TRACE::2020-11-12.21:26:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-12.21:26:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:23::SCWMssOS::"Compiling devcfg"

TRACE::2020-11-12.21:26:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-12.21:26:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-12.21:26:23::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-12.21:26:23::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:23::SCWMssOS::"Compiling dmaps"

TRACE::2020-11-12.21:26:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-12.21:26:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-12.21:26:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-12.21:26:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:24::SCWMssOS::"Compiling emacps"

TRACE::2020-11-12.21:26:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-12.21:26:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:25::SCWMssOS::"Compiling gpiops"

TRACE::2020-11-12.21:26:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-12.21:26:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:26::SCWMssOS::"Compiling qspips"

TRACE::2020-11-12.21:26:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-12.21:26:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:27::SCWMssOS::"Compiling scugic"

TRACE::2020-11-12.21:26:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-12.21:26:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:26:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:26:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:27::SCWMssOS::"Compiling scutimer"

TRACE::2020-11-12.21:26:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-12.21:26:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:28::SCWMssOS::"Compiling scuwdt"

TRACE::2020-11-12.21:26:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-12.21:26:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-12.21:26:28::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-12.21:26:28::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-11-12.21:26:28::SCWMssOS::"Compiling sdps"

TRACE::2020-11-12.21:26:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-12.21:26:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-12.21:26:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-12.21:26:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:29::SCWMssOS::"Compiling standalone"

TRACE::2020-11-12.21:26:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-12.21:26:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:32::SCWMssOS::"Compiling ttcps"

TRACE::2020-11-12.21:26:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-12.21:26:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:33::SCWMssOS::"Compiling uartps"

TRACE::2020-11-12.21:26:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-12.21:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-12.21:26:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-12.21:26:34::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-12.21:26:34::SCWMssOS::"Compiling usbps"

TRACE::2020-11-12.21:26:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-12.21:26:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:26:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:26:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:26:35::SCWMssOS::"Compiling xadcps"

TRACE::2020-11-12.21:26:35::SCWMssOS::'Finished building libraries'

TRACE::2020-11-12.21:26:36::SCWMssOS::Copying to export directory.
TRACE::2020-11-12.21:26:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-12.21:26:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-12.21:26:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-12.21:26:36::SCWSystem::Completed Processing the sysconfig hdmi
LOG::2020-11-12.21:26:36::SCWPlatform::Completed generating the artifacts for system configuration hdmi
TRACE::2020-11-12.21:26:36::SCWPlatform::Started preparing the platform 
TRACE::2020-11-12.21:26:36::SCWSystem::Writing the bif file for system config hdmi
TRACE::2020-11-12.21:26:36::SCWSystem::dir created 
TRACE::2020-11-12.21:26:36::SCWSystem::Writing the bif 
TRACE::2020-11-12.21:26:36::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-12.21:26:36::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-12.21:26:36::SCWPlatform::Completed generating the platform
TRACE::2020-11-12.21:26:36::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:26:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:26:36::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:26:36::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:26:36::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:26:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:26:36::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:26:36::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:26:36::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:36::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:36::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:36::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:26:36::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:26:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:26:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:26:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:26:36::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:26:36::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:26:36::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:26:36::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:36::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:36::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:36::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:26:36::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:26:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:26:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:26:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:26:36::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:26:36::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:26:36::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:26:36::SCWWriter::formatted JSON is {
	"platformName":	"hdmi",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi",
	"systems":	[{
			"systemName":	"hdmi",
			"systemDesc":	"hdmi",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-12.21:26:36::SCWPlatform::updated the xpfm file.
TRACE::2020-11-12.21:26:36::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:36::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:36::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:36::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:26:36::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:26:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:26:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:26:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:26:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:26:36::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:26:36::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:26:36::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:30::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:30::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:30::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:30::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:30::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:30::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:30::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:30::SCWPlatform:: Platform location is E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa
TRACE::2020-11-12.21:30:30::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:33::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-12.21:30:33::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:33::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:30:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:30:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:33::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:33::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:30:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:30:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:33::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:33::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:30:33::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:33::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa
TRACE::2020-11-12.21:30:33::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:33::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2020-11-12.21:30:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:33::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-12.21:30:33::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:33::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:30:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:34::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:34::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:34::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:34::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:34::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-12.21:30:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-12.21:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:34::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:34::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:30:34::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:34::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:34::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:34::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:34::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa
TRACE::2020-11-12.21:30:34::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:34::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2020-11-12.21:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:34::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:30:34::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:30:34::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:30:34::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-12.21:30:34::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:34::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:30:34::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:30:34::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:30:34::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-12.21:30:34::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:34::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:34::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:34::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:34::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:34::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-12.21:30:36::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2020-11-12.21:30:36::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:36::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:36::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:36::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:36::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-12.21:30:37::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-12.21:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:37::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-12.21:30:37::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:37::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:37::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:37::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-12.21:30:37::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:30:37::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:37::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:30:37::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:30:37::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:30:37::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-12.21:30:37::SCWMssOS::Writing the mss file completed E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:37::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:30:37::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:37::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:37::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:37::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:37::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-12.21:30:37::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-12.21:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:37::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:37::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:30:37::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:37::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:37::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:37::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:37::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:37::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-12.21:30:37::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-12.21:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:37::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:37::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:30:37::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:37::SCWWriter::formatted JSON is {
	"platformName":	"hdmi",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi",
	"systems":	[{
			"systemName":	"hdmi",
			"systemDesc":	"hdmi",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-12.21:30:38::SCWPlatform::Clearing the existing platform
TRACE::2020-11-12.21:30:38::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-12.21:30:38::SCWBDomain::clearing the fsbl build
TRACE::2020-11-12.21:30:38::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:38::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:38::SCWSystem::Clearing the domains completed.
TRACE::2020-11-12.21:30:38::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-12.21:30:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:38::SCWPlatform:: Platform location is E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:38::SCWPlatform::Removing the HwDB with name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-12.21:30:41::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWReader::Active system found as  hdmi
TRACE::2020-11-12.21:30:41::SCWReader::Handling sysconfig hdmi
TRACE::2020-11-12.21:30:41::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-12.21:30:41::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-12.21:30:41::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-12.21:30:41::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-12.21:30:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:30:41::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:30:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:30:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-11-12.21:30:41::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:30:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:30:41::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:30:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-12.21:30:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:30:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWReader::No isolation master present  
TRACE::2020-11-12.21:30:41::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-12.21:30:41::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-12.21:30:41::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:30:41::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-12.21:30:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:30:41::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:30:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:30:41::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:30:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-12.21:30:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:30:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:30:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:30:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:30:41::SCWReader::No isolation master present  
TRACE::2020-11-12.21:35:03::SCWBDomain::System Command Ran  E:&  cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl & make clean
TRACE::2020-11-12.21:35:03::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-11-12.21:35:03::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-11-12.21:35:03::SCWBDomain::System Command Ran  E:&  cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-11-12.21:35:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s clean 

TRACE::2020-11-12.21:35:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2020-11-12.21:35:04::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-11-12.21:35:04::SCWMssOS::cleaning the bsp 
TRACE::2020-11-12.21:35:04::SCWMssOS::System Command Ran  E: & cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-11-12.21:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s clean 

TRACE::2020-11-12.21:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2020-11-12.21:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2020-11-12.21:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2020-11-12.21:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2020-11-12.21:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2020-11-12.21:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2020-11-12.21:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2020-11-12.21:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2020-11-12.21:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2020-11-12.21:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2020-11-12.21:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2020-11-12.21:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2020-11-12.21:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-11-12.21:35:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s clean 

TRACE::2020-11-12.21:35:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2020-11-12.21:35:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2020-11-12.21:35:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2020-11-12.21:35:05::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-11-12.21:38:17::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:17::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:17::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:17::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:38:17::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:38:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:38:17::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:38:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:38:17::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:38:17::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:38:17::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:38:18::SCWMssOS::In reload Mss file.
TRACE::2020-11-12.21:38:18::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:38:18::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:38:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:38:18::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:38:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:38:18::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:38:18::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-11-12.21:38:18::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-11-12.21:38:18::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-11-12.21:38:18::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-12.21:38:18::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:38:18::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:38:18::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:38:18::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-12.21:38:18::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:38:18::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:38:18::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:38:18::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:38:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:38:18::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:38:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:38:18::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:38:18::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:38:18::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:38:18::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-11-12.21:38:18::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:38:18::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:38:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:38:18::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:38:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:38:18::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:38:18::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:38:18::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:38:18::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-11-12.21:38:18::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:38:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:38:18::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:38:18::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:38:18::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:38:18::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:38:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:38:18::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:38:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:38:18::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:38:18::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:38:18::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:38:18::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:38:19::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:19::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:19::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:19::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:38:19::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:38:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:38:19::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:38:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:38:19::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:19::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-11-12.21:38:19::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:20::SCWMssOS::In reload Mss file.
TRACE::2020-11-12.21:38:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:38:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:38:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:38:20::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:38:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

KEYINFO::2020-11-12.21:38:20::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-11-12.21:38:20::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-11-12.21:38:20::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-12.21:38:20::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:20::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:20::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:20::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-11-12.21:38:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:38:20::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:20::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:38:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:38:20::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:38:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:38:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:38:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:38:20::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:38:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-12.21:38:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:20::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:38:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:38:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:38:21::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:38:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:38:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-12.21:38:21::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:21::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:21::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:21::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-11-12.21:38:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:38:21::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:41::SCWMssOS::In reload Mss file.
TRACE::2020-11-12.21:38:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:38:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:38:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:38:41::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:38:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:38:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-11-12.21:38:41::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-11-12.21:38:41::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-11-12.21:38:41::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-12.21:38:41::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:41::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:41::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:41::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-11-12.21:38:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:38:41::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:41::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:38:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:38:41::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:38:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:38:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:38:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:38:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:38:41::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:38:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:38:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-12.21:38:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:38:41::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-11-12.21:39:03::SCWPlatform::Started generating the artifacts platform hdmi
TRACE::2020-11-12.21:39:03::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-12.21:39:03::SCWPlatform::Started generating the artifacts for system configuration hdmi
LOG::2020-11-12.21:39:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-12.21:39:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-12.21:39:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-12.21:39:03::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-11-12.21:39:03::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:03::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:03::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:03::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:39:03::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:39:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:39:03::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:39:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:39:03::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:39:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-12.21:39:03::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:39:03::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:39:03::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:39:03::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-12.21:39:03::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:39:03::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:39:03::SCWBDomain::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-12.21:39:03::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-12.21:39:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-12.21:39:03::SCWBDomain::System Command Ran  E:&  cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl & make 
TRACE::2020-11-12.21:39:04::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-11-12.21:39:04::SCWBDomain::make[1]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-11-12.21:39:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-12.21:39:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-12.21:39:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-12.21:39:04::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v
TRACE::2020-11-12.21:39:04::SCWBDomain::6_7/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6
TRACE::2020-11-12.21:39:04::SCWBDomain::_7/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-12.21:39:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-12.21:39:04::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-12.21:39:04::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresight
TRACE::2020-11-12.21:39:04::SCWBDomain::ps_dcc_v1_7/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-11-12.21:39:04::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-12.21:39:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-12.21:39:04::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-12.21:39:04::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_corte
TRACE::2020-11-12.21:39:04::SCWBDomain::xa9_v2_9/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-11-12.21:39:04::SCWBDomain::a9_v2_9/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-12.21:39:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:39:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:39:04::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_
TRACE::2020-11-12.21:39:04::SCWBDomain::1/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-11-12.21:39:04::SCWBDomain::/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-12.21:39:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3
TRACE::2020-11-12.21:39:04::SCWBDomain::_6/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-11-12.21:39:04::SCWBDomain::6/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-12.21:39:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:39:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:39:04::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_
TRACE::2020-11-12.21:39:04::SCWBDomain::6/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-11-12.21:39:04::SCWBDomain::/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-12.21:39:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-12.21:39:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-12.21:39:04::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3
TRACE::2020-11-12.21:39:04::SCWBDomain::_11/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_
TRACE::2020-11-12.21:39:04::SCWBDomain::11/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-12.21:39:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3
TRACE::2020-11-12.21:39:04::SCWBDomain::_7/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-11-12.21:39:04::SCWBDomain::7/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-12.21:39:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3
TRACE::2020-11-12.21:39:04::SCWBDomain::_7/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_
TRACE::2020-11-12.21:39:04::SCWBDomain::7/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-12.21:39:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4
TRACE::2020-11-12.21:39:04::SCWBDomain::_2/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-11-12.21:39:04::SCWBDomain::2/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-12.21:39:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-12.21:39:04::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-12.21:39:04::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_
TRACE::2020-11-12.21:39:04::SCWBDomain::v2_2/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-11-12.21:39:04::SCWBDomain::2_2/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-12.21:39:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2
TRACE::2020-11-12.21:39:04::SCWBDomain::_2/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-11-12.21:39:04::SCWBDomain::2/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-12.21:39:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-12.21:39:04::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-12.21:39:04::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9
TRACE::2020-11-12.21:39:04::SCWBDomain::/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/
TRACE::2020-11-12.21:39:04::SCWBDomain::src'

TRACE::2020-11-12.21:39:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-12.21:39:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-12.21:39:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-12.21:39:04::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalon
TRACE::2020-11-12.21:39:04::SCWBDomain::e_v7_2/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[3]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalon
TRACE::2020-11-12.21:39:04::SCWBDomain::e_v7_2/src/profile'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[3]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-11-12.21:39:04::SCWBDomain::_v7_2/src/profile'

TRACE::2020-11-12.21:39:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-11-12.21:39:04::SCWBDomain::_v7_2/src'

TRACE::2020-11-12.21:39:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-12.21:39:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:05::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_
TRACE::2020-11-12.21:39:05::SCWBDomain::11/src'

TRACE::2020-11-12.21:39:05::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_1
TRACE::2020-11-12.21:39:05::SCWBDomain::1/src'

TRACE::2020-11-12.21:39:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-12.21:39:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:05::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3
TRACE::2020-11-12.21:39:05::SCWBDomain::_9/src'

TRACE::2020-11-12.21:39:05::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_
TRACE::2020-11-12.21:39:05::SCWBDomain::9/src'

TRACE::2020-11-12.21:39:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-12.21:39:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:39:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:39:05::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:05::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_
TRACE::2020-11-12.21:39:05::SCWBDomain::5/src'

TRACE::2020-11-12.21:39:05::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5
TRACE::2020-11-12.21:39:05::SCWBDomain::/src'

TRACE::2020-11-12.21:39:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-12.21:39:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:05::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2
TRACE::2020-11-12.21:39:05::SCWBDomain::_4/src'

TRACE::2020-11-12.21:39:05::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-11-12.21:39:05::SCWBDomain::4/src'

TRACE::2020-11-12.21:39:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-11-12.21:39:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:05::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4
TRACE::2020-11-12.21:39:05::SCWBDomain::_3/src'

TRACE::2020-11-12.21:39:05::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-11-12.21:39:05::SCWBDomain::3/src'

TRACE::2020-11-12.21:39:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-11-12.21:39:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:05::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1
TRACE::2020-11-12.21:39:05::SCWBDomain::_6/src'

TRACE::2020-11-12.21:39:05::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-11-12.21:39:05::SCWBDomain::6/src'

TRACE::2020-11-12.21:39:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-12.21:39:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-12.21:39:05::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-12.21:39:05::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:05::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v
TRACE::2020-11-12.21:39:05::SCWBDomain::6_7/src'

TRACE::2020-11-12.21:39:05::SCWBDomain::"Compiling axivdma"

TRACE::2020-11-12.21:39:06::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6
TRACE::2020-11-12.21:39:06::SCWBDomain::_7/src'

TRACE::2020-11-12.21:39:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-12.21:39:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-12.21:39:06::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-12.21:39:06::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:06::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresight
TRACE::2020-11-12.21:39:06::SCWBDomain::ps_dcc_v1_7/src'

TRACE::2020-11-12.21:39:06::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-11-12.21:39:06::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-11-12.21:39:06::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-11-12.21:39:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-12.21:39:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-12.21:39:06::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-12.21:39:06::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:06::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_corte
TRACE::2020-11-12.21:39:06::SCWBDomain::xa9_v2_9/src'

TRACE::2020-11-12.21:39:06::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-11-12.21:39:06::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-11-12.21:39:06::SCWBDomain::a9_v2_9/src'

TRACE::2020-11-12.21:39:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-12.21:39:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-12.21:39:06::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-12.21:39:06::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:06::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_
TRACE::2020-11-12.21:39:06::SCWBDomain::1/src'

TRACE::2020-11-12.21:39:06::SCWBDomain::"Compiling ddrps"

TRACE::2020-11-12.21:39:06::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-11-12.21:39:06::SCWBDomain::/src'

TRACE::2020-11-12.21:39:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-12.21:39:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:06::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:06::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3
TRACE::2020-11-12.21:39:06::SCWBDomain::_6/src'

TRACE::2020-11-12.21:39:06::SCWBDomain::"Compiling devcfg"

TRACE::2020-11-12.21:39:07::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-11-12.21:39:07::SCWBDomain::6/src'

TRACE::2020-11-12.21:39:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-12.21:39:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-12.21:39:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-12.21:39:07::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:07::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_
TRACE::2020-11-12.21:39:07::SCWBDomain::6/src'

TRACE::2020-11-12.21:39:07::SCWBDomain::"Compiling dmaps"

TRACE::2020-11-12.21:39:07::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-11-12.21:39:07::SCWBDomain::/src'

TRACE::2020-11-12.21:39:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-12.21:39:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-12.21:39:07::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-12.21:39:07::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:07::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3
TRACE::2020-11-12.21:39:07::SCWBDomain::_11/src'

TRACE::2020-11-12.21:39:07::SCWBDomain::"Compiling emacps"

TRACE::2020-11-12.21:39:08::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_
TRACE::2020-11-12.21:39:08::SCWBDomain::11/src'

TRACE::2020-11-12.21:39:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-12.21:39:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:08::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3
TRACE::2020-11-12.21:39:08::SCWBDomain::_7/src'

TRACE::2020-11-12.21:39:08::SCWBDomain::"Compiling gpiops"

TRACE::2020-11-12.21:39:09::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-11-12.21:39:09::SCWBDomain::7/src'

TRACE::2020-11-12.21:39:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-12.21:39:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:09::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3
TRACE::2020-11-12.21:39:09::SCWBDomain::_7/src'

TRACE::2020-11-12.21:39:09::SCWBDomain::"Compiling qspips"

TRACE::2020-11-12.21:39:10::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_
TRACE::2020-11-12.21:39:10::SCWBDomain::7/src'

TRACE::2020-11-12.21:39:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-12.21:39:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:10::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4
TRACE::2020-11-12.21:39:10::SCWBDomain::_2/src'

TRACE::2020-11-12.21:39:10::SCWBDomain::"Compiling scugic"

TRACE::2020-11-12.21:39:11::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-11-12.21:39:11::SCWBDomain::2/src'

TRACE::2020-11-12.21:39:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-12.21:39:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:39:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:39:11::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:11::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_
TRACE::2020-11-12.21:39:11::SCWBDomain::v2_2/src'

TRACE::2020-11-12.21:39:11::SCWBDomain::"Compiling scutimer"

TRACE::2020-11-12.21:39:11::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-11-12.21:39:11::SCWBDomain::2_2/src'

TRACE::2020-11-12.21:39:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-12.21:39:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:11::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2
TRACE::2020-11-12.21:39:11::SCWBDomain::_2/src'

TRACE::2020-11-12.21:39:11::SCWBDomain::"Compiling scuwdt"

TRACE::2020-11-12.21:39:12::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-11-12.21:39:12::SCWBDomain::2/src'

TRACE::2020-11-12.21:39:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-12.21:39:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-12.21:39:12::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-12.21:39:12::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-11-12.21:39:12::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9
TRACE::2020-11-12.21:39:12::SCWBDomain::/src'

TRACE::2020-11-12.21:39:12::SCWBDomain::"Compiling sdps"

TRACE::2020-11-12.21:39:13::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/
TRACE::2020-11-12.21:39:13::SCWBDomain::src'

TRACE::2020-11-12.21:39:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-12.21:39:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-12.21:39:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-12.21:39:13::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:13::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalon
TRACE::2020-11-12.21:39:13::SCWBDomain::e_v7_2/src'

TRACE::2020-11-12.21:39:13::SCWBDomain::"Compiling standalone"

TRACE::2020-11-12.21:39:16::SCWBDomain::make[3]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalon
TRACE::2020-11-12.21:39:16::SCWBDomain::e_v7_2/src/profile'

TRACE::2020-11-12.21:39:16::SCWBDomain::make[3]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-11-12.21:39:16::SCWBDomain::_v7_2/src/profile'

TRACE::2020-11-12.21:39:16::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-11-12.21:39:16::SCWBDomain::_v7_2/src'

TRACE::2020-11-12.21:39:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-12.21:39:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:16::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_
TRACE::2020-11-12.21:39:16::SCWBDomain::11/src'

TRACE::2020-11-12.21:39:16::SCWBDomain::"Compiling ttcps"

TRACE::2020-11-12.21:39:16::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_1
TRACE::2020-11-12.21:39:16::SCWBDomain::1/src'

TRACE::2020-11-12.21:39:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-12.21:39:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:16::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3
TRACE::2020-11-12.21:39:16::SCWBDomain::_9/src'

TRACE::2020-11-12.21:39:16::SCWBDomain::"Compiling uartps"

TRACE::2020-11-12.21:39:17::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_
TRACE::2020-11-12.21:39:17::SCWBDomain::9/src'

TRACE::2020-11-12.21:39:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-12.21:39:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-12.21:39:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-12.21:39:17::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:17::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_
TRACE::2020-11-12.21:39:17::SCWBDomain::5/src'

TRACE::2020-11-12.21:39:17::SCWBDomain::"Compiling usbps"

TRACE::2020-11-12.21:39:18::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5
TRACE::2020-11-12.21:39:18::SCWBDomain::/src'

TRACE::2020-11-12.21:39:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-12.21:39:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:18::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2
TRACE::2020-11-12.21:39:18::SCWBDomain::_4/src'

TRACE::2020-11-12.21:39:18::SCWBDomain::"Compiling xadcps"

TRACE::2020-11-12.21:39:19::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-11-12.21:39:19::SCWBDomain::4/src'

TRACE::2020-11-12.21:39:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-11-12.21:39:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:19::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4
TRACE::2020-11-12.21:39:19::SCWBDomain::_3/src'

TRACE::2020-11-12.21:39:19::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-11-12.21:39:20::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-11-12.21:39:20::SCWBDomain::3/src'

TRACE::2020-11-12.21:39:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-11-12.21:39:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:20::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:20::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1
TRACE::2020-11-12.21:39:20::SCWBDomain::_6/src'

TRACE::2020-11-12.21:39:20::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-11-12.21:39:20::SCWBDomain::6/src'

TRACE::2020-11-12.21:39:20::SCWBDomain::'Finished building libraries'

TRACE::2020-11-12.21:39:20::SCWBDomain::make[1]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-11-12.21:39:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2020-11-12.21:39:20::SCWBDomain::exa9_0/include -I.

TRACE::2020-11-12.21:39:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-12.21:39:20::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-12.21:39:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2020-11-12.21:39:20::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-12.21:39:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-11-12.21:39:20::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-11-12.21:39:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2020-11-12.21:39:20::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-12.21:39:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-12.21:39:20::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-12.21:39:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-11-12.21:39:21::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-11-12.21:39:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-11-12.21:39:21::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-11-12.21:39:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-12.21:39:21::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-12.21:39:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2020-11-12.21:39:21::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-12.21:39:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-12.21:39:21::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-12.21:39:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2020-11-12.21:39:21::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-12.21:39:21::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-11-12.21:39:21::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-11-12.21:39:21::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-11-12.21:39:21::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2020-11-12.21:39:21::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-11-12.21:39:21::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-12.21:39:21::SCWSystem::Not a boot domain 
LOG::2020-11-12.21:39:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-12.21:39:21::SCWDomain::Generating domain artifcats
TRACE::2020-11-12.21:39:21::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-12.21:39:21::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/export/hdmi/sw/hdmi/qemu/
TRACE::2020-11-12.21:39:21::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/export/hdmi/sw/hdmi/standalone_domain/qemu/
TRACE::2020-11-12.21:39:21::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-12.21:39:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:39:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:39:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:39:21::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:39:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:39:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:39:21::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:39:21::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:39:21::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:39:21::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-12.21:39:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:39:21::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:39:21::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-12.21:39:21::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:39:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-12.21:39:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-12.21:39:21::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-11-12.21:39:21::SCWMssOS::doing bsp build ... 
TRACE::2020-11-12.21:39:21::SCWMssOS::System Command Ran  E: & cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-11-12.21:39:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-12.21:39:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-12.21:39:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-12.21:39:21::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-12.21:39:22::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-12.21:39:22::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-12.21:39:22::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-12.21:39:22::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:39:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:39:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:39:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:39:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-12.21:39:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-12.21:39:22::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-12.21:39:22::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-12.21:39:22::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-12.21:39:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-12.21:39:22::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-12.21:39:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-12.21:39:22::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:39:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:39:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-12.21:39:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-12.21:39:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-12.21:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-12.21:39:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-12.21:39:23::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:23::SCWMssOS::"Compiling axivdma"

TRACE::2020-11-12.21:39:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-12.21:39:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-12.21:39:23::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-12.21:39:23::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:23::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-11-12.21:39:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-12.21:39:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-12.21:39:24::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-12.21:39:24::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:24::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-11-12.21:39:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-12.21:39:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-12.21:39:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-12.21:39:24::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:24::SCWMssOS::"Compiling ddrps"

TRACE::2020-11-12.21:39:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-12.21:39:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:24::SCWMssOS::"Compiling devcfg"

TRACE::2020-11-12.21:39:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-12.21:39:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-12.21:39:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-12.21:39:24::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:24::SCWMssOS::"Compiling dmaps"

TRACE::2020-11-12.21:39:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-12.21:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-12.21:39:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-12.21:39:25::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:25::SCWMssOS::"Compiling emacps"

TRACE::2020-11-12.21:39:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-12.21:39:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:26::SCWMssOS::"Compiling gpiops"

TRACE::2020-11-12.21:39:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-12.21:39:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:27::SCWMssOS::"Compiling qspips"

TRACE::2020-11-12.21:39:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-12.21:39:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:28::SCWMssOS::"Compiling scugic"

TRACE::2020-11-12.21:39:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-12.21:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-12.21:39:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-12.21:39:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:28::SCWMssOS::"Compiling scutimer"

TRACE::2020-11-12.21:39:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-12.21:39:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:29::SCWMssOS::"Compiling scuwdt"

TRACE::2020-11-12.21:39:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-12.21:39:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-12.21:39:29::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-12.21:39:29::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-11-12.21:39:29::SCWMssOS::"Compiling sdps"

TRACE::2020-11-12.21:39:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-12.21:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-12.21:39:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-12.21:39:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:30::SCWMssOS::"Compiling standalone"

TRACE::2020-11-12.21:39:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-12.21:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:33::SCWMssOS::"Compiling ttcps"

TRACE::2020-11-12.21:39:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-12.21:39:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:34::SCWMssOS::"Compiling uartps"

TRACE::2020-11-12.21:39:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-12.21:39:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-12.21:39:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-12.21:39:35::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-12.21:39:35::SCWMssOS::"Compiling usbps"

TRACE::2020-11-12.21:39:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-12.21:39:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-12.21:39:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-12.21:39:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-12.21:39:36::SCWMssOS::"Compiling xadcps"

TRACE::2020-11-12.21:39:36::SCWMssOS::'Finished building libraries'

TRACE::2020-11-12.21:39:36::SCWMssOS::Copying to export directory.
TRACE::2020-11-12.21:39:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-12.21:39:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-12.21:39:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-12.21:39:36::SCWSystem::Completed Processing the sysconfig hdmi
LOG::2020-11-12.21:39:36::SCWPlatform::Completed generating the artifacts for system configuration hdmi
TRACE::2020-11-12.21:39:36::SCWPlatform::Started preparing the platform 
TRACE::2020-11-12.21:39:36::SCWSystem::Writing the bif file for system config hdmi
TRACE::2020-11-12.21:39:36::SCWSystem::dir created 
TRACE::2020-11-12.21:39:36::SCWSystem::Writing the bif 
TRACE::2020-11-12.21:39:36::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-12.21:39:36::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-12.21:39:36::SCWPlatform::Completed generating the platform
TRACE::2020-11-12.21:39:36::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:39:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:39:36::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:39:36::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:39:36::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:39:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:39:36::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:39:36::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:39:36::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:36::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:36::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:36::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:39:36::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:39:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:39:36::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:39:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:39:36::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:39:36::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:39:37::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:39:37::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:37::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:37::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:37::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:39:37::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:39:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:39:37::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:39:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:39:37::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:39:37::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:39:37::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:39:37::SCWWriter::formatted JSON is {
	"platformName":	"hdmi",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi",
	"systems":	[{
			"systemName":	"hdmi",
			"systemDesc":	"hdmi",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-12.21:39:37::SCWPlatform::updated the xpfm file.
TRACE::2020-11-12.21:39:37::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:37::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:37::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:37::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:39:37::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:39:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:39:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:39:37::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:39:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:39:37::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:39:37::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:39:37::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:48:55::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:55::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:55::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:55::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:48:55::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:48:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:48:55::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:48:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:48:55::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:55::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:55::SCWPlatform:: Platform location is E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa
TRACE::2020-11-12.21:48:55::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:48:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:48:58::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-12.21:48:58::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:48:58::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:48:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:48:58::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:48:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:48:58::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:48:58::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:48:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:48:58::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:48:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:48:58::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:48:58::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:48:58::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:48:58::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa
TRACE::2020-11-12.21:48:58::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:48:58::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-12.21:48:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:48:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-12.21:48:58::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:48:58::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:48:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:48:58::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:48:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:48:58::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:48:58::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:48:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-11-12.21:48:58::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-11-12.21:48:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:48:58::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:48:58::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:48:58::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:48:58::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa
TRACE::2020-11-12.21:48:58::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:48:58::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-12.21:48:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:48:58::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:48:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:48:58::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:48:59::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:48:59::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-12.21:48:59::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:48:59::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:48:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:48:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:48:59::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:48:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-12.21:48:59::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:48:59::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:59::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:59::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:59::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:48:59::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:48:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:48:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-12.21:49:02::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2020-11-12.21:49:02::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:02::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:02::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:02::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:02::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:02::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-11-12.21:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-11-12.21:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:49:02::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-12.21:49:02::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:02::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:02::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:02::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-12.21:49:02::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:49:02::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:02::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:49:02::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:49:02::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:49:02::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:49:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-12.21:49:02::SCWMssOS::Writing the mss file completed E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:49:02::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:49:02::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:02::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:02::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:02::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:02::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:02::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-11-12.21:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-11-12.21:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:49:02::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:02::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:49:02::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:02::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:02::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:02::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:02::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:02::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:02::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-11-12.21:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-11-12.21:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:49:02::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:49:02::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:49:02::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:49:02::SCWWriter::formatted JSON is {
	"platformName":	"hdmi",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi",
	"systems":	[{
			"systemName":	"hdmi",
			"systemDesc":	"hdmi",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-12.21:49:03::SCWPlatform::Clearing the existing platform
TRACE::2020-11-12.21:49:03::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-12.21:49:03::SCWBDomain::clearing the fsbl build
TRACE::2020-11-12.21:49:03::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:03::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:49:03::SCWSystem::Clearing the domains completed.
TRACE::2020-11-12.21:49:03::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-12.21:49:03::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:03::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:03::SCWPlatform:: Platform location is E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:03::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:03::SCWPlatform::Removing the HwDB with name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:03::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:03::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:03::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:03::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:03::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-12.21:49:06::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWReader::Active system found as  hdmi
TRACE::2020-11-12.21:49:06::SCWReader::Handling sysconfig hdmi
TRACE::2020-11-12.21:49:06::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-12.21:49:06::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-12.21:49:06::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:49:06::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:49:06::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-12.21:49:06::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:06::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:06::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:06::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-12.21:49:06::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:49:06::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:49:06::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:06::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:49:06::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:06::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:49:06::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:06::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:49:06::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:06::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-11-12.21:49:06::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:49:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:49:06::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:49:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-12.21:49:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:49:06::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:06::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:49:06::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-12.21:49:06::SCWReader::No isolation master present  
TRACE::2020-11-12.21:49:06::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-12.21:49:06::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-12.21:49:06::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-12.21:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:49:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-12.21:49:07::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-12.21:49:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:49:07::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:49:07::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:49:07::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:49:07::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:49:07::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:49:07::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-12.21:49:07::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-12.21:49:07::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:49:07::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:49:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-12.21:49:07::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-12.21:49:07::SCWMssOS::Commit changes completed.
TRACE::2020-11-12.21:49:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-12.21:49:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-12.21:49:07::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:07::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:07::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:07::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw
TRACE::2020-11-12.21:49:07::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/hw/design_1_wrapper.xsa
TRACE::2020-11-12.21:49:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-12.21:49:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-12.21:49:07::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-12.21:49:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-12.21:49:07::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:49:07::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-12.21:49:07::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-12.21:49:07::SCWReader::No isolation master present  
