
Boat_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007960  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08007af0  08007af0  00008af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f1c  08007f1c  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007f1c  08007f1c  00008f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f24  08007f24  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f24  08007f24  00008f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007f28  08007f28  00008f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08007f2c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003dc  20000068  08007f94  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000444  08007f94  00009444  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011a50  00000000  00000000  00009098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026ee  00000000  00000000  0001aae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b8  00000000  00000000  0001d1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d29  00000000  00000000  0001e290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027e3a  00000000  00000000  0001efb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013520  00000000  00000000  00046df3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4b24  00000000  00000000  0005a313  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014ee37  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005268  00000000  00000000  0014ee7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001540e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007ad8 	.word	0x08007ad8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08007ad8 	.word	0x08007ad8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80005b4:	1d39      	adds	r1, r7, #4
 80005b6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ba:	2201      	movs	r2, #1
 80005bc:	4803      	ldr	r0, [pc, #12]	@ (80005cc <__io_putchar+0x20>)
 80005be:	f003 fec1 	bl	8004344 <HAL_UART_Transmit>
    return ch;
 80005c2:	687b      	ldr	r3, [r7, #4]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3708      	adds	r7, #8
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	20000158 	.word	0x20000158

080005d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d4:	f001 f888 	bl	80016e8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d8:	f000 f878 	bl	80006cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005dc:	f000 f9c0 	bl	8000960 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005e0:	f000 f95e 	bl	80008a0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005e4:	f000 f98c 	bl	8000900 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 80005e8:	f000 f92a 	bl	8000840 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80005ec:	f000 f8c0 	bl	8000770 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */


  HAL_Delay(1000); // wait for modules to boot
 80005f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005f4:	f001 f8f4 	bl	80017e0 <HAL_Delay>

  printf("Initializing LoRa module...\r\n");
 80005f8:	482d      	ldr	r0, [pc, #180]	@ (80006b0 <main+0xe0>)
 80005fa:	f005 fd2d 	bl	8006058 <puts>

  #ifdef NODE_ALPHA
  HAL_UART_AbortReceive_IT(&huart1);  // Stop interrupt
 80005fe:	482d      	ldr	r0, [pc, #180]	@ (80006b4 <main+0xe4>)
 8000600:	f004 f83e 	bl	8004680 <HAL_UART_AbortReceive_IT>
  LoRa_Init(&huart1, 1);              // Do blocking init
 8000604:	2101      	movs	r1, #1
 8000606:	482b      	ldr	r0, [pc, #172]	@ (80006b4 <main+0xe4>)
 8000608:	f000 fc26 	bl	8000e58 <LoRa_Init>
  LoRa_StartReceive_IT(&huart1);      // Re-enable interrupt mode
 800060c:	4829      	ldr	r0, [pc, #164]	@ (80006b4 <main+0xe4>)
 800060e:	f000 fd31 	bl	8001074 <LoRa_StartReceive_IT>

  #ifdef NODE_BETA
  LoRa_Init(&huart3, 2);  // Beta has address 2
  #endif

  printf("LoRa init complete.\r\n");
 8000612:	4829      	ldr	r0, [pc, #164]	@ (80006b8 <main+0xe8>)
 8000614:	f005 fd20 	bl	8006058 <puts>

  Pump_Init();
 8000618:	f000 fd9a 	bl	8001150 <Pump_Init>


  // Initialize the motors.
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800061c:	2100      	movs	r1, #0
 800061e:	4827      	ldr	r0, [pc, #156]	@ (80006bc <main+0xec>)
 8000620:	f002 fffe 	bl	8003620 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000624:	2104      	movs	r1, #4
 8000626:	4825      	ldr	r0, [pc, #148]	@ (80006bc <main+0xec>)
 8000628:	f002 fffa 	bl	8003620 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	       Beta node: send-only
	      if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET)
 800062c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000630:	4823      	ldr	r0, [pc, #140]	@ (80006c0 <main+0xf0>)
 8000632:	f001 fc33 	bl	8001e9c <HAL_GPIO_ReadPin>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d12f      	bne.n	800069c <main+0xcc>
	      {
	          HAL_Delay(50);  // debounce
 800063c:	2032      	movs	r0, #50	@ 0x32
 800063e:	f001 f8cf 	bl	80017e0 <HAL_Delay>

	          // Optional: short wait to ensure LoRa module is ready
	          HAL_Delay(10);
 8000642:	200a      	movs	r0, #10
 8000644:	f001 f8cc 	bl	80017e0 <HAL_Delay>

	          // Flush UART to clear any stray data
	          __HAL_UART_FLUSH_DRREGISTER(&huart3);
 8000648:	4b1e      	ldr	r3, [pc, #120]	@ (80006c4 <main+0xf4>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	8b1b      	ldrh	r3, [r3, #24]
 800064e:	b29a      	uxth	r2, r3
 8000650:	4b1c      	ldr	r3, [pc, #112]	@ (80006c4 <main+0xf4>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f042 0208 	orr.w	r2, r2, #8
 8000658:	b292      	uxth	r2, r2
 800065a:	831a      	strh	r2, [r3, #24]
 800065c:	4b19      	ldr	r3, [pc, #100]	@ (80006c4 <main+0xf4>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	8b1b      	ldrh	r3, [r3, #24]
 8000662:	b29a      	uxth	r2, r3
 8000664:	4b17      	ldr	r3, [pc, #92]	@ (80006c4 <main+0xf4>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	f042 0210 	orr.w	r2, r2, #16
 800066c:	b292      	uxth	r2, r2
 800066e:	831a      	strh	r2, [r3, #24]
	          __HAL_UART_CLEAR_OREFLAG(&huart3);
 8000670:	4b14      	ldr	r3, [pc, #80]	@ (80006c4 <main+0xf4>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	2208      	movs	r2, #8
 8000676:	621a      	str	r2, [r3, #32]
	          __HAL_UART_CLEAR_FLAG(&huart3, UART_CLEAR_NEF);
 8000678:	4b12      	ldr	r3, [pc, #72]	@ (80006c4 <main+0xf4>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	2204      	movs	r2, #4
 800067e:	621a      	str	r2, [r3, #32]

//	           Send message to Alpha (address 1)
	          LoRa_SendMessage(&huart3, 1, "LEFT");
 8000680:	4a11      	ldr	r2, [pc, #68]	@ (80006c8 <main+0xf8>)
 8000682:	2101      	movs	r1, #1
 8000684:	480f      	ldr	r0, [pc, #60]	@ (80006c4 <main+0xf4>)
 8000686:	f000 fccd 	bl	8001024 <LoRa_SendMessage>


	          // Wait for button release to avoid multiple sends
	          while (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET);
 800068a:	bf00      	nop
 800068c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000690:	480b      	ldr	r0, [pc, #44]	@ (80006c0 <main+0xf0>)
 8000692:	f001 fc03 	bl	8001e9c <HAL_GPIO_ReadPin>
 8000696:	4603      	mov	r3, r0
 8000698:	2b01      	cmp	r3, #1
 800069a:	d0f7      	beq.n	800068c <main+0xbc>
	      }

	          // LED feedback
	          HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800069c:	2120      	movs	r1, #32
 800069e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a2:	f001 fc2b 	bl	8001efc <HAL_GPIO_TogglePin>

	      HAL_Delay(100);
 80006a6:	2064      	movs	r0, #100	@ 0x64
 80006a8:	f001 f89a 	bl	80017e0 <HAL_Delay>
	      if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET)
 80006ac:	e7be      	b.n	800062c <main+0x5c>
 80006ae:	bf00      	nop
 80006b0:	08007af0 	.word	0x08007af0
 80006b4:	200000d0 	.word	0x200000d0
 80006b8:	08007b10 	.word	0x08007b10
 80006bc:	20000084 	.word	0x20000084
 80006c0:	48000800 	.word	0x48000800
 80006c4:	200001e0 	.word	0x200001e0
 80006c8:	08007b28 	.word	0x08007b28

080006cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b096      	sub	sp, #88	@ 0x58
 80006d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d2:	f107 0314 	add.w	r3, r7, #20
 80006d6:	2244      	movs	r2, #68	@ 0x44
 80006d8:	2100      	movs	r1, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f005 fe00 	bl	80062e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e0:	463b      	mov	r3, r7
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]
 80006e6:	605a      	str	r2, [r3, #4]
 80006e8:	609a      	str	r2, [r3, #8]
 80006ea:	60da      	str	r2, [r3, #12]
 80006ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006ee:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006f2:	f001 fc2b 	bl	8001f4c <HAL_PWREx_ControlVoltageScaling>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006fc:	f000 fd22 	bl	8001144 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000700:	2302      	movs	r3, #2
 8000702:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000704:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000708:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800070a:	2310      	movs	r3, #16
 800070c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800070e:	2302      	movs	r3, #2
 8000710:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000712:	2302      	movs	r3, #2
 8000714:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000716:	2301      	movs	r3, #1
 8000718:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800071a:	230a      	movs	r3, #10
 800071c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800071e:	2307      	movs	r3, #7
 8000720:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000722:	2302      	movs	r3, #2
 8000724:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000726:	2302      	movs	r3, #2
 8000728:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072a:	f107 0314 	add.w	r3, r7, #20
 800072e:	4618      	mov	r0, r3
 8000730:	f001 fc62 	bl	8001ff8 <HAL_RCC_OscConfig>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800073a:	f000 fd03 	bl	8001144 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800073e:	230f      	movs	r3, #15
 8000740:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000742:	2303      	movs	r3, #3
 8000744:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000746:	2300      	movs	r3, #0
 8000748:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800074a:	2300      	movs	r3, #0
 800074c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800074e:	2300      	movs	r3, #0
 8000750:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000752:	463b      	mov	r3, r7
 8000754:	2104      	movs	r1, #4
 8000756:	4618      	mov	r0, r3
 8000758:	f002 f82a 	bl	80027b0 <HAL_RCC_ClockConfig>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000762:	f000 fcef 	bl	8001144 <Error_Handler>
  }
}
 8000766:	bf00      	nop
 8000768:	3758      	adds	r7, #88	@ 0x58
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
	...

08000770 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b08a      	sub	sp, #40	@ 0x28
 8000774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000776:	f107 031c 	add.w	r3, r7, #28
 800077a:	2200      	movs	r2, #0
 800077c:	601a      	str	r2, [r3, #0]
 800077e:	605a      	str	r2, [r3, #4]
 8000780:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000782:	463b      	mov	r3, r7
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
 8000788:	605a      	str	r2, [r3, #4]
 800078a:	609a      	str	r2, [r3, #8]
 800078c:	60da      	str	r2, [r3, #12]
 800078e:	611a      	str	r2, [r3, #16]
 8000790:	615a      	str	r2, [r3, #20]
 8000792:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000794:	4b28      	ldr	r3, [pc, #160]	@ (8000838 <MX_TIM3_Init+0xc8>)
 8000796:	4a29      	ldr	r2, [pc, #164]	@ (800083c <MX_TIM3_Init+0xcc>)
 8000798:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1600-1;
 800079a:	4b27      	ldr	r3, [pc, #156]	@ (8000838 <MX_TIM3_Init+0xc8>)
 800079c:	f240 623f 	movw	r2, #1599	@ 0x63f
 80007a0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007a2:	4b25      	ldr	r3, [pc, #148]	@ (8000838 <MX_TIM3_Init+0xc8>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80007a8:	4b23      	ldr	r3, [pc, #140]	@ (8000838 <MX_TIM3_Init+0xc8>)
 80007aa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80007ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007b0:	4b21      	ldr	r3, [pc, #132]	@ (8000838 <MX_TIM3_Init+0xc8>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007b6:	4b20      	ldr	r3, [pc, #128]	@ (8000838 <MX_TIM3_Init+0xc8>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80007bc:	481e      	ldr	r0, [pc, #120]	@ (8000838 <MX_TIM3_Init+0xc8>)
 80007be:	f002 fed7 	bl	8003570 <HAL_TIM_PWM_Init>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 80007c8:	f000 fcbc 	bl	8001144 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007cc:	2300      	movs	r3, #0
 80007ce:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007d0:	2300      	movs	r3, #0
 80007d2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007d4:	f107 031c 	add.w	r3, r7, #28
 80007d8:	4619      	mov	r1, r3
 80007da:	4817      	ldr	r0, [pc, #92]	@ (8000838 <MX_TIM3_Init+0xc8>)
 80007dc:	f003 fcdc 	bl	8004198 <HAL_TIMEx_MasterConfigSynchronization>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80007e6:	f000 fcad 	bl	8001144 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007ea:	2360      	movs	r3, #96	@ 0x60
 80007ec:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 80007ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007f2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007f4:	2300      	movs	r3, #0
 80007f6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007f8:	2300      	movs	r3, #0
 80007fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007fc:	463b      	mov	r3, r7
 80007fe:	2200      	movs	r2, #0
 8000800:	4619      	mov	r1, r3
 8000802:	480d      	ldr	r0, [pc, #52]	@ (8000838 <MX_TIM3_Init+0xc8>)
 8000804:	f003 f812 	bl	800382c <HAL_TIM_PWM_ConfigChannel>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 800080e:	f000 fc99 	bl	8001144 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000812:	463b      	mov	r3, r7
 8000814:	2204      	movs	r2, #4
 8000816:	4619      	mov	r1, r3
 8000818:	4807      	ldr	r0, [pc, #28]	@ (8000838 <MX_TIM3_Init+0xc8>)
 800081a:	f003 f807 	bl	800382c <HAL_TIM_PWM_ConfigChannel>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000824:	f000 fc8e 	bl	8001144 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000828:	4803      	ldr	r0, [pc, #12]	@ (8000838 <MX_TIM3_Init+0xc8>)
 800082a:	f000 fd0b 	bl	8001244 <HAL_TIM_MspPostInit>

}
 800082e:	bf00      	nop
 8000830:	3728      	adds	r7, #40	@ 0x28
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	20000084 	.word	0x20000084
 800083c:	40000400 	.word	0x40000400

08000840 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000844:	4b14      	ldr	r3, [pc, #80]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 8000846:	4a15      	ldr	r2, [pc, #84]	@ (800089c <MX_USART1_UART_Init+0x5c>)
 8000848:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800084a:	4b13      	ldr	r3, [pc, #76]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 800084c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000850:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000852:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000858:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 800085a:	2200      	movs	r2, #0
 800085c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800085e:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 8000860:	2200      	movs	r2, #0
 8000862:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000864:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 8000866:	220c      	movs	r2, #12
 8000868:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086a:	4b0b      	ldr	r3, [pc, #44]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 800086c:	2200      	movs	r2, #0
 800086e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000870:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 8000872:	2200      	movs	r2, #0
 8000874:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000876:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 8000878:	2200      	movs	r2, #0
 800087a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800087c:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 800087e:	2200      	movs	r2, #0
 8000880:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000882:	4805      	ldr	r0, [pc, #20]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 8000884:	f003 fd10 	bl	80042a8 <HAL_UART_Init>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800088e:	f000 fc59 	bl	8001144 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	200000d0 	.word	0x200000d0
 800089c:	40013800 	.word	0x40013800

080008a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008a4:	4b14      	ldr	r3, [pc, #80]	@ (80008f8 <MX_USART2_UART_Init+0x58>)
 80008a6:	4a15      	ldr	r2, [pc, #84]	@ (80008fc <MX_USART2_UART_Init+0x5c>)
 80008a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008aa:	4b13      	ldr	r3, [pc, #76]	@ (80008f8 <MX_USART2_UART_Init+0x58>)
 80008ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008b2:	4b11      	ldr	r3, [pc, #68]	@ (80008f8 <MX_USART2_UART_Init+0x58>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008b8:	4b0f      	ldr	r3, [pc, #60]	@ (80008f8 <MX_USART2_UART_Init+0x58>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008be:	4b0e      	ldr	r3, [pc, #56]	@ (80008f8 <MX_USART2_UART_Init+0x58>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008c4:	4b0c      	ldr	r3, [pc, #48]	@ (80008f8 <MX_USART2_UART_Init+0x58>)
 80008c6:	220c      	movs	r2, #12
 80008c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ca:	4b0b      	ldr	r3, [pc, #44]	@ (80008f8 <MX_USART2_UART_Init+0x58>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008d0:	4b09      	ldr	r3, [pc, #36]	@ (80008f8 <MX_USART2_UART_Init+0x58>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008d6:	4b08      	ldr	r3, [pc, #32]	@ (80008f8 <MX_USART2_UART_Init+0x58>)
 80008d8:	2200      	movs	r2, #0
 80008da:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008dc:	4b06      	ldr	r3, [pc, #24]	@ (80008f8 <MX_USART2_UART_Init+0x58>)
 80008de:	2200      	movs	r2, #0
 80008e0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008e2:	4805      	ldr	r0, [pc, #20]	@ (80008f8 <MX_USART2_UART_Init+0x58>)
 80008e4:	f003 fce0 	bl	80042a8 <HAL_UART_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008ee:	f000 fc29 	bl	8001144 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20000158 	.word	0x20000158
 80008fc:	40004400 	.word	0x40004400

08000900 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000904:	4b14      	ldr	r3, [pc, #80]	@ (8000958 <MX_USART3_UART_Init+0x58>)
 8000906:	4a15      	ldr	r2, [pc, #84]	@ (800095c <MX_USART3_UART_Init+0x5c>)
 8000908:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800090a:	4b13      	ldr	r3, [pc, #76]	@ (8000958 <MX_USART3_UART_Init+0x58>)
 800090c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000910:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000912:	4b11      	ldr	r3, [pc, #68]	@ (8000958 <MX_USART3_UART_Init+0x58>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000918:	4b0f      	ldr	r3, [pc, #60]	@ (8000958 <MX_USART3_UART_Init+0x58>)
 800091a:	2200      	movs	r2, #0
 800091c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800091e:	4b0e      	ldr	r3, [pc, #56]	@ (8000958 <MX_USART3_UART_Init+0x58>)
 8000920:	2200      	movs	r2, #0
 8000922:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000924:	4b0c      	ldr	r3, [pc, #48]	@ (8000958 <MX_USART3_UART_Init+0x58>)
 8000926:	220c      	movs	r2, #12
 8000928:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092a:	4b0b      	ldr	r3, [pc, #44]	@ (8000958 <MX_USART3_UART_Init+0x58>)
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000930:	4b09      	ldr	r3, [pc, #36]	@ (8000958 <MX_USART3_UART_Init+0x58>)
 8000932:	2200      	movs	r2, #0
 8000934:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000936:	4b08      	ldr	r3, [pc, #32]	@ (8000958 <MX_USART3_UART_Init+0x58>)
 8000938:	2200      	movs	r2, #0
 800093a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800093c:	4b06      	ldr	r3, [pc, #24]	@ (8000958 <MX_USART3_UART_Init+0x58>)
 800093e:	2200      	movs	r2, #0
 8000940:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000942:	4805      	ldr	r0, [pc, #20]	@ (8000958 <MX_USART3_UART_Init+0x58>)
 8000944:	f003 fcb0 	bl	80042a8 <HAL_UART_Init>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800094e:	f000 fbf9 	bl	8001144 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000952:	bf00      	nop
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	200001e0 	.word	0x200001e0
 800095c:	40004800 	.word	0x40004800

08000960 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b08a      	sub	sp, #40	@ 0x28
 8000964:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000966:	f107 0314 	add.w	r3, r7, #20
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	605a      	str	r2, [r3, #4]
 8000970:	609a      	str	r2, [r3, #8]
 8000972:	60da      	str	r2, [r3, #12]
 8000974:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000976:	4b3b      	ldr	r3, [pc, #236]	@ (8000a64 <MX_GPIO_Init+0x104>)
 8000978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800097a:	4a3a      	ldr	r2, [pc, #232]	@ (8000a64 <MX_GPIO_Init+0x104>)
 800097c:	f043 0304 	orr.w	r3, r3, #4
 8000980:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000982:	4b38      	ldr	r3, [pc, #224]	@ (8000a64 <MX_GPIO_Init+0x104>)
 8000984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000986:	f003 0304 	and.w	r3, r3, #4
 800098a:	613b      	str	r3, [r7, #16]
 800098c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800098e:	4b35      	ldr	r3, [pc, #212]	@ (8000a64 <MX_GPIO_Init+0x104>)
 8000990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000992:	4a34      	ldr	r2, [pc, #208]	@ (8000a64 <MX_GPIO_Init+0x104>)
 8000994:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000998:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800099a:	4b32      	ldr	r3, [pc, #200]	@ (8000a64 <MX_GPIO_Init+0x104>)
 800099c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a6:	4b2f      	ldr	r3, [pc, #188]	@ (8000a64 <MX_GPIO_Init+0x104>)
 80009a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009aa:	4a2e      	ldr	r2, [pc, #184]	@ (8000a64 <MX_GPIO_Init+0x104>)
 80009ac:	f043 0301 	orr.w	r3, r3, #1
 80009b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009b2:	4b2c      	ldr	r3, [pc, #176]	@ (8000a64 <MX_GPIO_Init+0x104>)
 80009b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b6:	f003 0301 	and.w	r3, r3, #1
 80009ba:	60bb      	str	r3, [r7, #8]
 80009bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009be:	4b29      	ldr	r3, [pc, #164]	@ (8000a64 <MX_GPIO_Init+0x104>)
 80009c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c2:	4a28      	ldr	r2, [pc, #160]	@ (8000a64 <MX_GPIO_Init+0x104>)
 80009c4:	f043 0302 	orr.w	r3, r3, #2
 80009c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ca:	4b26      	ldr	r3, [pc, #152]	@ (8000a64 <MX_GPIO_Init+0x104>)
 80009cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ce:	f003 0302 	and.w	r3, r3, #2
 80009d2:	607b      	str	r3, [r7, #4]
 80009d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009d6:	2200      	movs	r2, #0
 80009d8:	2120      	movs	r1, #32
 80009da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009de:	f001 fa75 	bl	8001ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Pump_Control_GPIO_Port, Pump_Control_Pin, GPIO_PIN_RESET);
 80009e2:	2200      	movs	r2, #0
 80009e4:	2180      	movs	r1, #128	@ 0x80
 80009e6:	4820      	ldr	r0, [pc, #128]	@ (8000a68 <MX_GPIO_Init+0x108>)
 80009e8:	f001 fa70 	bl	8001ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009f2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f8:	2300      	movs	r3, #0
 80009fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	4619      	mov	r1, r3
 8000a02:	481a      	ldr	r0, [pc, #104]	@ (8000a6c <MX_GPIO_Init+0x10c>)
 8000a04:	f001 f8a0 	bl	8001b48 <HAL_GPIO_Init>

  /*Configure GPIO pins : Forward_Pin Reverse_Pin Right_Pin Left_Pin
                           Pump_Button_Pin */
  GPIO_InitStruct.Pin = Forward_Pin|Reverse_Pin|Right_Pin|Left_Pin
 8000a08:	234f      	movs	r3, #79	@ 0x4f
 8000a0a:	617b      	str	r3, [r7, #20]
                          |Pump_Button_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a0c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a12:	2302      	movs	r3, #2
 8000a14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a16:	f107 0314 	add.w	r3, r7, #20
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4813      	ldr	r0, [pc, #76]	@ (8000a6c <MX_GPIO_Init+0x10c>)
 8000a1e:	f001 f893 	bl	8001b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a22:	2320      	movs	r3, #32
 8000a24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a26:	2301      	movs	r3, #1
 8000a28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	4619      	mov	r1, r3
 8000a38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a3c:	f001 f884 	bl	8001b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : Pump_Control_Pin */
  GPIO_InitStruct.Pin = Pump_Control_Pin;
 8000a40:	2380      	movs	r3, #128	@ 0x80
 8000a42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a44:	2301      	movs	r3, #1
 8000a46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Pump_Control_GPIO_Port, &GPIO_InitStruct);
 8000a50:	f107 0314 	add.w	r3, r7, #20
 8000a54:	4619      	mov	r1, r3
 8000a56:	4804      	ldr	r0, [pc, #16]	@ (8000a68 <MX_GPIO_Init+0x108>)
 8000a58:	f001 f876 	bl	8001b48 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a5c:	bf00      	nop
 8000a5e:	3728      	adds	r7, #40	@ 0x28
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	40021000 	.word	0x40021000
 8000a68:	48000400 	.word	0x48000400
 8000a6c:	48000800 	.word	0x48000800

08000a70 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)  // UART1  LoRa Alpha
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a20      	ldr	r2, [pc, #128]	@ (8000b00 <HAL_UART_RxCpltCallback+0x90>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d139      	bne.n	8000af6 <HAL_UART_RxCpltCallback+0x86>
    {
        char ch = uart1_byte;
 8000a82:	4b20      	ldr	r3, [pc, #128]	@ (8000b04 <HAL_UART_RxCpltCallback+0x94>)
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	73fb      	strb	r3, [r7, #15]

        // Store byte
        if (lora_rx_index < LORA_RX_BUF_LEN - 1) {
 8000a88:	4b1f      	ldr	r3, [pc, #124]	@ (8000b08 <HAL_UART_RxCpltCallback+0x98>)
 8000a8a:	881b      	ldrh	r3, [r3, #0]
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	2b7e      	cmp	r3, #126	@ 0x7e
 8000a90:	d80a      	bhi.n	8000aa8 <HAL_UART_RxCpltCallback+0x38>
            lora_rx_buffer[lora_rx_index++] = ch;
 8000a92:	4b1d      	ldr	r3, [pc, #116]	@ (8000b08 <HAL_UART_RxCpltCallback+0x98>)
 8000a94:	881b      	ldrh	r3, [r3, #0]
 8000a96:	b29b      	uxth	r3, r3
 8000a98:	1c5a      	adds	r2, r3, #1
 8000a9a:	b291      	uxth	r1, r2
 8000a9c:	4a1a      	ldr	r2, [pc, #104]	@ (8000b08 <HAL_UART_RxCpltCallback+0x98>)
 8000a9e:	8011      	strh	r1, [r2, #0]
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4a1a      	ldr	r2, [pc, #104]	@ (8000b0c <HAL_UART_RxCpltCallback+0x9c>)
 8000aa4:	7bfb      	ldrb	r3, [r7, #15]
 8000aa6:	5453      	strb	r3, [r2, r1]
        }

        // Check for line ending
        if (ch == '\n' && lora_rx_index >= 2 &&
 8000aa8:	7bfb      	ldrb	r3, [r7, #15]
 8000aaa:	2b0a      	cmp	r3, #10
 8000aac:	d11e      	bne.n	8000aec <HAL_UART_RxCpltCallback+0x7c>
 8000aae:	4b16      	ldr	r3, [pc, #88]	@ (8000b08 <HAL_UART_RxCpltCallback+0x98>)
 8000ab0:	881b      	ldrh	r3, [r3, #0]
 8000ab2:	b29b      	uxth	r3, r3
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d919      	bls.n	8000aec <HAL_UART_RxCpltCallback+0x7c>
            lora_rx_buffer[lora_rx_index - 2] == '\r')
 8000ab8:	4b13      	ldr	r3, [pc, #76]	@ (8000b08 <HAL_UART_RxCpltCallback+0x98>)
 8000aba:	881b      	ldrh	r3, [r3, #0]
 8000abc:	b29b      	uxth	r3, r3
 8000abe:	3b02      	subs	r3, #2
 8000ac0:	4a12      	ldr	r2, [pc, #72]	@ (8000b0c <HAL_UART_RxCpltCallback+0x9c>)
 8000ac2:	5cd3      	ldrb	r3, [r2, r3]
 8000ac4:	b2db      	uxtb	r3, r3
        if (ch == '\n' && lora_rx_index >= 2 &&
 8000ac6:	2b0d      	cmp	r3, #13
 8000ac8:	d110      	bne.n	8000aec <HAL_UART_RxCpltCallback+0x7c>
        {
            lora_rx_buffer[lora_rx_index - 2] = '\0'; // terminate string
 8000aca:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <HAL_UART_RxCpltCallback+0x98>)
 8000acc:	881b      	ldrh	r3, [r3, #0]
 8000ace:	b29b      	uxth	r3, r3
 8000ad0:	3b02      	subs	r3, #2
 8000ad2:	4a0e      	ldr	r2, [pc, #56]	@ (8000b0c <HAL_UART_RxCpltCallback+0x9c>)
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	54d1      	strb	r1, [r2, r3]
            printf("LoRa Line: %s\r\n", lora_rx_buffer);
 8000ad8:	490c      	ldr	r1, [pc, #48]	@ (8000b0c <HAL_UART_RxCpltCallback+0x9c>)
 8000ada:	480d      	ldr	r0, [pc, #52]	@ (8000b10 <HAL_UART_RxCpltCallback+0xa0>)
 8000adc:	f005 fa54 	bl	8005f88 <iprintf>

            // Process it immediately
            LoRa_ProcessLine((char*)lora_rx_buffer);
 8000ae0:	480a      	ldr	r0, [pc, #40]	@ (8000b0c <HAL_UART_RxCpltCallback+0x9c>)
 8000ae2:	f000 f819 	bl	8000b18 <LoRa_ProcessLine>

            lora_rx_index = 0; // reset for next line
 8000ae6:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <HAL_UART_RxCpltCallback+0x98>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	801a      	strh	r2, [r3, #0]
        }

        // Continue receiving next byte
        HAL_UART_Receive_IT(&huart1, &uart1_byte, 1);
 8000aec:	2201      	movs	r2, #1
 8000aee:	4905      	ldr	r1, [pc, #20]	@ (8000b04 <HAL_UART_RxCpltCallback+0x94>)
 8000af0:	4808      	ldr	r0, [pc, #32]	@ (8000b14 <HAL_UART_RxCpltCallback+0xa4>)
 8000af2:	f003 fd79 	bl	80045e8 <HAL_UART_Receive_IT>
    }
}
 8000af6:	bf00      	nop
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40013800 	.word	0x40013800
 8000b04:	20000268 	.word	0x20000268
 8000b08:	200002ec 	.word	0x200002ec
 8000b0c:	2000026c 	.word	0x2000026c
 8000b10:	08007b30 	.word	0x08007b30
 8000b14:	200000d0 	.word	0x200000d0

08000b18 <LoRa_ProcessLine>:

void LoRa_ProcessLine(char *line)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b09a      	sub	sp, #104	@ 0x68
 8000b1c:	af04      	add	r7, sp, #16
 8000b1e:	6078      	str	r0, [r7, #4]
    if (strstr(line, "+RCV=") == line)
 8000b20:	4943      	ldr	r1, [pc, #268]	@ (8000c30 <LoRa_ProcessLine+0x118>)
 8000b22:	6878      	ldr	r0, [r7, #4]
 8000b24:	f005 fc13 	bl	800634e <strstr>
 8000b28:	4602      	mov	r2, r0
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d17b      	bne.n	8000c28 <LoRa_ProcessLine+0x110>
    {
        int sender, len, rssi, snr;
        char msg[64] = {0};
 8000b30:	f107 0308 	add.w	r3, r7, #8
 8000b34:	2240      	movs	r2, #64	@ 0x40
 8000b36:	2100      	movs	r1, #0
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f005 fbd1 	bl	80062e0 <memset>

        if (sscanf(line, "+RCV=%d,%d,%[^,],%d,%d", &sender, &len, msg, &rssi, &snr) == 5)
 8000b3e:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8000b42:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8000b46:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000b4a:	9302      	str	r3, [sp, #8]
 8000b4c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000b50:	9301      	str	r3, [sp, #4]
 8000b52:	f107 0308 	add.w	r3, r7, #8
 8000b56:	9300      	str	r3, [sp, #0]
 8000b58:	460b      	mov	r3, r1
 8000b5a:	4936      	ldr	r1, [pc, #216]	@ (8000c34 <LoRa_ProcessLine+0x11c>)
 8000b5c:	6878      	ldr	r0, [r7, #4]
 8000b5e:	f005 fab9 	bl	80060d4 <siscanf>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b05      	cmp	r3, #5
 8000b66:	d15f      	bne.n	8000c28 <LoRa_ProcessLine+0x110>
        {
            msg[len] = '\0';
 8000b68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000b6a:	3358      	adds	r3, #88	@ 0x58
 8000b6c:	443b      	add	r3, r7
 8000b6e:	2200      	movs	r2, #0
 8000b70:	f803 2c50 	strb.w	r2, [r3, #-80]
            printf("\r\n--- LoRa RX ---\r\n");
 8000b74:	4830      	ldr	r0, [pc, #192]	@ (8000c38 <LoRa_ProcessLine+0x120>)
 8000b76:	f005 fa6f 	bl	8006058 <puts>
            printf("  From: %d | RSSI: %d, SNR: %d\r\n", sender, rssi, snr);
 8000b7a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8000b7c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000b7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000b80:	482e      	ldr	r0, [pc, #184]	@ (8000c3c <LoRa_ProcessLine+0x124>)
 8000b82:	f005 fa01 	bl	8005f88 <iprintf>
            printf("  Payload: [%s]\r\n", msg);
 8000b86:	f107 0308 	add.w	r3, r7, #8
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	482c      	ldr	r0, [pc, #176]	@ (8000c40 <LoRa_ProcessLine+0x128>)
 8000b8e:	f005 f9fb 	bl	8005f88 <iprintf>

            if (strcasecmp(msg, "FORWARD") == 0) {
 8000b92:	f107 0308 	add.w	r3, r7, #8
 8000b96:	492b      	ldr	r1, [pc, #172]	@ (8000c44 <LoRa_ProcessLine+0x12c>)
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f005 fba9 	bl	80062f0 <strcasecmp>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d102      	bne.n	8000baa <LoRa_ProcessLine+0x92>
                MotorControlFWD();
 8000ba4:	f000 fa76 	bl	8001094 <MotorControlFWD>
			}
            else
                printf("  >> Unrecognized command\r\n");
        }
    }
}
 8000ba8:	e03e      	b.n	8000c28 <LoRa_ProcessLine+0x110>
            else if (strcasecmp(msg, "STOP") == 0) {
 8000baa:	f107 0308 	add.w	r3, r7, #8
 8000bae:	4926      	ldr	r1, [pc, #152]	@ (8000c48 <LoRa_ProcessLine+0x130>)
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f005 fb9d 	bl	80062f0 <strcasecmp>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d102      	bne.n	8000bc2 <LoRa_ProcessLine+0xaa>
                MotorControlSTOP();
 8000bbc:	f000 faae 	bl	800111c <MotorControlSTOP>
}
 8000bc0:	e032      	b.n	8000c28 <LoRa_ProcessLine+0x110>
            else if (strcasecmp(msg, "RIGHT") == 0) {
 8000bc2:	f107 0308 	add.w	r3, r7, #8
 8000bc6:	4921      	ldr	r1, [pc, #132]	@ (8000c4c <LoRa_ProcessLine+0x134>)
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f005 fb91 	bl	80062f0 <strcasecmp>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d102      	bne.n	8000bda <LoRa_ProcessLine+0xc2>
                MotorControlRIGHT();
 8000bd4:	f000 fa94 	bl	8001100 <MotorControlRIGHT>
}
 8000bd8:	e026      	b.n	8000c28 <LoRa_ProcessLine+0x110>
            else if (strcasecmp(msg, "LEFT") == 0) {
 8000bda:	f107 0308 	add.w	r3, r7, #8
 8000bde:	491c      	ldr	r1, [pc, #112]	@ (8000c50 <LoRa_ProcessLine+0x138>)
 8000be0:	4618      	mov	r0, r3
 8000be2:	f005 fb85 	bl	80062f0 <strcasecmp>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d102      	bne.n	8000bf2 <LoRa_ProcessLine+0xda>
                MotorControlLEFT();
 8000bec:	f000 fa7a 	bl	80010e4 <MotorControlLEFT>
}
 8000bf0:	e01a      	b.n	8000c28 <LoRa_ProcessLine+0x110>
            else if (strcasecmp(msg, "REVERSE") == 0) {
 8000bf2:	f107 0308 	add.w	r3, r7, #8
 8000bf6:	4917      	ldr	r1, [pc, #92]	@ (8000c54 <LoRa_ProcessLine+0x13c>)
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f005 fb79 	bl	80062f0 <strcasecmp>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d102      	bne.n	8000c0a <LoRa_ProcessLine+0xf2>
                MotorControlREV();
 8000c04:	f000 fa5a 	bl	80010bc <MotorControlREV>
}
 8000c08:	e00e      	b.n	8000c28 <LoRa_ProcessLine+0x110>
            else if (strcasecmp(msg, "PUMP") == 0) {
 8000c0a:	f107 0308 	add.w	r3, r7, #8
 8000c0e:	4912      	ldr	r1, [pc, #72]	@ (8000c58 <LoRa_ProcessLine+0x140>)
 8000c10:	4618      	mov	r0, r3
 8000c12:	f005 fb6d 	bl	80062f0 <strcasecmp>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d102      	bne.n	8000c22 <LoRa_ProcessLine+0x10a>
				Pump_Toggle();
 8000c1c:	f000 fa9e 	bl	800115c <Pump_Toggle>
}
 8000c20:	e002      	b.n	8000c28 <LoRa_ProcessLine+0x110>
                printf("  >> Unrecognized command\r\n");
 8000c22:	480e      	ldr	r0, [pc, #56]	@ (8000c5c <LoRa_ProcessLine+0x144>)
 8000c24:	f005 fa18 	bl	8006058 <puts>
}
 8000c28:	bf00      	nop
 8000c2a:	3758      	adds	r7, #88	@ 0x58
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	08007b40 	.word	0x08007b40
 8000c34:	08007b48 	.word	0x08007b48
 8000c38:	08007b60 	.word	0x08007b60
 8000c3c:	08007b74 	.word	0x08007b74
 8000c40:	08007b98 	.word	0x08007b98
 8000c44:	08007bac 	.word	0x08007bac
 8000c48:	08007bb4 	.word	0x08007bb4
 8000c4c:	08007bbc 	.word	0x08007bbc
 8000c50:	08007b28 	.word	0x08007b28
 8000c54:	08007bc4 	.word	0x08007bc4
 8000c58:	08007bcc 	.word	0x08007bcc
 8000c5c:	08007bd4 	.word	0x08007bd4

08000c60 <LoRa_SendCommand>:

// Send AT command and wait for a +OK or +RCV response
bool LoRa_SendCommand(UART_HandleTypeDef *huart, const char *cmd, char *response_buf, uint16_t buf_len)
{
 8000c60:	b590      	push	{r4, r7, lr}
 8000c62:	b0c7      	sub	sp, #284	@ 0x11c
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 8000c6a:	f5a4 7486 	sub.w	r4, r4, #268	@ 0x10c
 8000c6e:	6020      	str	r0, [r4, #0]
 8000c70:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 8000c74:	f5a0 7088 	sub.w	r0, r0, #272	@ 0x110
 8000c78:	6001      	str	r1, [r0, #0]
 8000c7a:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8000c7e:	f5a1 718a 	sub.w	r1, r1, #276	@ 0x114
 8000c82:	600a      	str	r2, [r1, #0]
 8000c84:	461a      	mov	r2, r3
 8000c86:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000c8a:	f5a3 738b 	sub.w	r3, r3, #278	@ 0x116
 8000c8e:	801a      	strh	r2, [r3, #0]
    char cmd_with_crlf[128];
    char rx_line[128];

    // Print command to console for debugging
    printf("-> %s\r\n", cmd);
 8000c90:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000c94:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000c98:	6819      	ldr	r1, [r3, #0]
 8000c9a:	484a      	ldr	r0, [pc, #296]	@ (8000dc4 <LoRa_SendCommand+0x164>)
 8000c9c:	f005 f974 	bl	8005f88 <iprintf>

    // 1. Send the command (must end with \r\n)
    snprintf(cmd_with_crlf, sizeof(cmd_with_crlf), "%s\r\n", cmd);
 8000ca0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000ca4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000ca8:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4a46      	ldr	r2, [pc, #280]	@ (8000dc8 <LoRa_SendCommand+0x168>)
 8000cb0:	2180      	movs	r1, #128	@ 0x80
 8000cb2:	f005 f9d9 	bl	8006068 <sniprintf>
    HAL_UART_Transmit(huart, (uint8_t*)cmd_with_crlf, strlen(cmd_with_crlf), HAL_MAX_DELAY);
 8000cb6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff fa88 	bl	80001d0 <strlen>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	b29a      	uxth	r2, r3
 8000cc4:	f107 0194 	add.w	r1, r7, #148	@ 0x94
 8000cc8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000ccc:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 8000cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd4:	6800      	ldr	r0, [r0, #0]
 8000cd6:	f003 fb35 	bl	8004344 <HAL_UART_Transmit>

    // 2. Wait for a response (it might be +OK, or the requested data)
    // The module can return multiple lines (+<value> then +OK)
    uint32_t startTick = HAL_GetTick();
 8000cda:	f000 fd75 	bl	80017c8 <HAL_GetTick>
 8000cde:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114

    // Loop to read all lines until timeout or +OK is found
    while (HAL_GetTick() - startTick < LORA_RX_TIMEOUT)
 8000ce2:	e057      	b.n	8000d94 <LoRa_SendCommand+0x134>
    {
        if (LoRa_ReadLine(huart, rx_line, sizeof(rx_line), LORA_RX_TIMEOUT / 4))
 8000ce4:	f107 0114 	add.w	r1, r7, #20
 8000ce8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000cec:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 8000cf0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000cf4:	2280      	movs	r2, #128	@ 0x80
 8000cf6:	6800      	ldr	r0, [r0, #0]
 8000cf8:	f000 f872 	bl	8000de0 <LoRa_ReadLine>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d048      	beq.n	8000d94 <LoRa_SendCommand+0x134>
        {
            printf("<- %s\r\n", rx_line);
 8000d02:	f107 0314 	add.w	r3, r7, #20
 8000d06:	4619      	mov	r1, r3
 8000d08:	4830      	ldr	r0, [pc, #192]	@ (8000dcc <LoRa_SendCommand+0x16c>)
 8000d0a:	f005 f93d 	bl	8005f88 <iprintf>

            // Check for success (+OK)
            if (strstr(rx_line, "+OK") != NULL)
 8000d0e:	f107 0314 	add.w	r3, r7, #20
 8000d12:	492f      	ldr	r1, [pc, #188]	@ (8000dd0 <LoRa_SendCommand+0x170>)
 8000d14:	4618      	mov	r0, r3
 8000d16:	f005 fb1a 	bl	800634e <strstr>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <LoRa_SendCommand+0xc4>
            {
                return true;
 8000d20:	2301      	movs	r3, #1
 8000d22:	e049      	b.n	8000db8 <LoRa_SendCommand+0x158>
            }
            // Check for error (+ERR)
            else if (strstr(rx_line, "+ERR") != NULL)
 8000d24:	f107 0314 	add.w	r3, r7, #20
 8000d28:	492a      	ldr	r1, [pc, #168]	@ (8000dd4 <LoRa_SendCommand+0x174>)
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f005 fb0f 	bl	800634e <strstr>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d009      	beq.n	8000d4a <LoRa_SendCommand+0xea>
            {
                printf("LoRa command failed: %s\r\n", cmd);
 8000d36:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d3a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000d3e:	6819      	ldr	r1, [r3, #0]
 8000d40:	4825      	ldr	r0, [pc, #148]	@ (8000dd8 <LoRa_SendCommand+0x178>)
 8000d42:	f005 f921 	bl	8005f88 <iprintf>
                return false;
 8000d46:	2300      	movs	r3, #0
 8000d48:	e036      	b.n	8000db8 <LoRa_SendCommand+0x158>
            }
            // Capture any non-status line (like AT+ADDRESS? response)
            else if (response_buf != NULL)
 8000d4a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d4e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d01d      	beq.n	8000d94 <LoRa_SendCommand+0x134>
            {
                strncpy(response_buf, rx_line, buf_len - 1);
 8000d58:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d5c:	f5a3 738b 	sub.w	r3, r3, #278	@ 0x116
 8000d60:	881b      	ldrh	r3, [r3, #0]
 8000d62:	3b01      	subs	r3, #1
 8000d64:	461a      	mov	r2, r3
 8000d66:	f107 0114 	add.w	r1, r7, #20
 8000d6a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d6e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000d72:	6818      	ldr	r0, [r3, #0]
 8000d74:	f005 fad8 	bl	8006328 <strncpy>
                response_buf[buf_len - 1] = '\0';
 8000d78:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d7c:	f5a3 738b 	sub.w	r3, r3, #278	@ 0x116
 8000d80:	881b      	ldrh	r3, [r3, #0]
 8000d82:	3b01      	subs	r3, #1
 8000d84:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8000d88:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 8000d8c:	6812      	ldr	r2, [r2, #0]
 8000d8e:	4413      	add	r3, r2
 8000d90:	2200      	movs	r2, #0
 8000d92:	701a      	strb	r2, [r3, #0]
    while (HAL_GetTick() - startTick < LORA_RX_TIMEOUT)
 8000d94:	f000 fd18 	bl	80017c8 <HAL_GetTick>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d9e:	1ad3      	subs	r3, r2, r3
 8000da0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000da4:	d39e      	bcc.n	8000ce4 <LoRa_SendCommand+0x84>
            }
        }
    }

    // If timeout occurred without +OK or +ERR
    printf("LoRa command timed out: %s\r\n", cmd);
 8000da6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000daa:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000dae:	6819      	ldr	r1, [r3, #0]
 8000db0:	480a      	ldr	r0, [pc, #40]	@ (8000ddc <LoRa_SendCommand+0x17c>)
 8000db2:	f005 f8e9 	bl	8005f88 <iprintf>
    return false;
 8000db6:	2300      	movs	r3, #0
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd90      	pop	{r4, r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	08007bf0 	.word	0x08007bf0
 8000dc8:	08007bf8 	.word	0x08007bf8
 8000dcc:	08007c00 	.word	0x08007c00
 8000dd0:	08007c08 	.word	0x08007c08
 8000dd4:	08007c0c 	.word	0x08007c0c
 8000dd8:	08007c14 	.word	0x08007c14
 8000ddc:	08007c30 	.word	0x08007c30

08000de0 <LoRa_ReadLine>:

bool LoRa_ReadLine(UART_HandleTypeDef *huart, char *buffer, uint16_t max_len, uint32_t timeout)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b088      	sub	sp, #32
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	60f8      	str	r0, [r7, #12]
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	603b      	str	r3, [r7, #0]
 8000dec:	4613      	mov	r3, r2
 8000dee:	80fb      	strh	r3, [r7, #6]
    uint32_t start = HAL_GetTick();
 8000df0:	f000 fcea 	bl	80017c8 <HAL_GetTick>
 8000df4:	61b8      	str	r0, [r7, #24]
    uint16_t pos = 0;
 8000df6:	2300      	movs	r3, #0
 8000df8:	83fb      	strh	r3, [r7, #30]
    char c;

    while (HAL_GetTick() - start < timeout)
 8000dfa:	e020      	b.n	8000e3e <LoRa_ReadLine+0x5e>
    {
        if (HAL_UART_Receive(huart, (uint8_t*)&c, 1, 5) == HAL_OK)
 8000dfc:	f107 0117 	add.w	r1, r7, #23
 8000e00:	2305      	movs	r3, #5
 8000e02:	2201      	movs	r2, #1
 8000e04:	68f8      	ldr	r0, [r7, #12]
 8000e06:	f003 fb26 	bl	8004456 <HAL_UART_Receive>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d116      	bne.n	8000e3e <LoRa_ReadLine+0x5e>
        {
            if (c == '\n') {
 8000e10:	7dfb      	ldrb	r3, [r7, #23]
 8000e12:	2b0a      	cmp	r3, #10
 8000e14:	d106      	bne.n	8000e24 <LoRa_ReadLine+0x44>
                buffer[pos] = '\0';
 8000e16:	8bfb      	ldrh	r3, [r7, #30]
 8000e18:	68ba      	ldr	r2, [r7, #8]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	701a      	strb	r2, [r3, #0]
                return true;
 8000e20:	2301      	movs	r3, #1
 8000e22:	e015      	b.n	8000e50 <LoRa_ReadLine+0x70>
            }

            if (pos < max_len - 1) {
 8000e24:	8bfa      	ldrh	r2, [r7, #30]
 8000e26:	88fb      	ldrh	r3, [r7, #6]
 8000e28:	3b01      	subs	r3, #1
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	da07      	bge.n	8000e3e <LoRa_ReadLine+0x5e>
                buffer[pos++] = c;
 8000e2e:	8bfb      	ldrh	r3, [r7, #30]
 8000e30:	1c5a      	adds	r2, r3, #1
 8000e32:	83fa      	strh	r2, [r7, #30]
 8000e34:	461a      	mov	r2, r3
 8000e36:	68bb      	ldr	r3, [r7, #8]
 8000e38:	4413      	add	r3, r2
 8000e3a:	7dfa      	ldrb	r2, [r7, #23]
 8000e3c:	701a      	strb	r2, [r3, #0]
    while (HAL_GetTick() - start < timeout)
 8000e3e:	f000 fcc3 	bl	80017c8 <HAL_GetTick>
 8000e42:	4602      	mov	r2, r0
 8000e44:	69bb      	ldr	r3, [r7, #24]
 8000e46:	1ad3      	subs	r3, r2, r3
 8000e48:	683a      	ldr	r2, [r7, #0]
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d8d6      	bhi.n	8000dfc <LoRa_ReadLine+0x1c>
            }
        }
    }

    return false; // timeout
 8000e4e:	2300      	movs	r3, #0
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3720      	adds	r7, #32
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <LoRa_Init>:

// Initialize LoRa module
bool LoRa_Init(UART_HandleTypeDef *huart, uint16_t address)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b0a4      	sub	sp, #144	@ 0x90
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	460b      	mov	r3, r1
 8000e62:	807b      	strh	r3, [r7, #2]
    char cmd[64];
    bool success = true;
 8000e64:	2301      	movs	r3, #1
 8000e66:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

    // ---- Step 1: Flush and wait for module boot noise ----
    __HAL_UART_FLUSH_DRREGISTER(huart);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	8b1b      	ldrh	r3, [r3, #24]
 8000e70:	b29a      	uxth	r2, r3
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f042 0208 	orr.w	r2, r2, #8
 8000e7a:	b292      	uxth	r2, r2
 8000e7c:	831a      	strh	r2, [r3, #24]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	8b1b      	ldrh	r3, [r3, #24]
 8000e84:	b29a      	uxth	r2, r3
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f042 0210 	orr.w	r2, r2, #16
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	831a      	strh	r2, [r3, #24]
    __HAL_UART_CLEAR_OREFLAG(huart);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	2208      	movs	r2, #8
 8000e98:	621a      	str	r2, [r3, #32]
    HAL_Delay(500); // allow any "+READY" lines to finish
 8000e9a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e9e:	f000 fc9f 	bl	80017e0 <HAL_Delay>

    // ---- Step 2: Clear out any leftover startup text ----
    char dummy[64];
    while (LoRa_ReadLine(huart, dummy, sizeof(dummy), 100))
 8000ea2:	e005      	b.n	8000eb0 <LoRa_Init+0x58>
    {
        printf("LoRa boot: %s\r\n", dummy); // optional
 8000ea4:	f107 030c 	add.w	r3, r7, #12
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4852      	ldr	r0, [pc, #328]	@ (8000ff4 <LoRa_Init+0x19c>)
 8000eac:	f005 f86c 	bl	8005f88 <iprintf>
    while (LoRa_ReadLine(huart, dummy, sizeof(dummy), 100))
 8000eb0:	f107 010c 	add.w	r1, r7, #12
 8000eb4:	2364      	movs	r3, #100	@ 0x64
 8000eb6:	2240      	movs	r2, #64	@ 0x40
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f7ff ff91 	bl	8000de0 <LoRa_ReadLine>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d1ef      	bne.n	8000ea4 <LoRa_Init+0x4c>
    }

    // ---- Step 3: Ping the module with AT ----
    HAL_Delay(50); // small extra delay
 8000ec4:	2032      	movs	r0, #50	@ 0x32
 8000ec6:	f000 fc8b 	bl	80017e0 <HAL_Delay>
    success &= LoRa_SendCommand(huart, "AT", NULL, 0);
 8000eca:	2300      	movs	r3, #0
 8000ecc:	2200      	movs	r2, #0
 8000ece:	494a      	ldr	r1, [pc, #296]	@ (8000ff8 <LoRa_Init+0x1a0>)
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f7ff fec5 	bl	8000c60 <LoRa_SendCommand>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	461a      	mov	r2, r3
 8000eda:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000ede:	4013      	ands	r3, r2
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	bf14      	ite	ne
 8000ee4:	2301      	movne	r3, #1
 8000ee6:	2300      	moveq	r3, #0
 8000ee8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (!success)
 8000eec:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000ef0:	f083 0301 	eor.w	r3, r3, #1
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d00e      	beq.n	8000f18 <LoRa_Init+0xc0>
    {
        printf("  Warning: AT command timeout, retrying once...\r\n");
 8000efa:	4840      	ldr	r0, [pc, #256]	@ (8000ffc <LoRa_Init+0x1a4>)
 8000efc:	f005 f8ac 	bl	8006058 <puts>
        HAL_Delay(200);
 8000f00:	20c8      	movs	r0, #200	@ 0xc8
 8000f02:	f000 fc6d 	bl	80017e0 <HAL_Delay>
        success = LoRa_SendCommand(huart, "AT", NULL, 0);
 8000f06:	2300      	movs	r3, #0
 8000f08:	2200      	movs	r2, #0
 8000f0a:	493b      	ldr	r1, [pc, #236]	@ (8000ff8 <LoRa_Init+0x1a0>)
 8000f0c:	6878      	ldr	r0, [r7, #4]
 8000f0e:	f7ff fea7 	bl	8000c60 <LoRa_SendCommand>
 8000f12:	4603      	mov	r3, r0
 8000f14:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    }

    if (!success)
 8000f18:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000f1c:	f083 0301 	eor.w	r3, r3, #1
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d004      	beq.n	8000f30 <LoRa_Init+0xd8>
    {
        printf(" LoRa not responding after retry.\r\n");
 8000f26:	4836      	ldr	r0, [pc, #216]	@ (8001000 <LoRa_Init+0x1a8>)
 8000f28:	f005 f896 	bl	8006058 <puts>
        return false;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	e05d      	b.n	8000fec <LoRa_Init+0x194>
    }

    // ---- Step 4: Apply settings ----
    snprintf(cmd, sizeof(cmd), "AT+ADDRESS=%u", address);
 8000f30:	887b      	ldrh	r3, [r7, #2]
 8000f32:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8000f36:	4a33      	ldr	r2, [pc, #204]	@ (8001004 <LoRa_Init+0x1ac>)
 8000f38:	2140      	movs	r1, #64	@ 0x40
 8000f3a:	f005 f895 	bl	8006068 <sniprintf>
    success &= LoRa_SendCommand(huart, cmd, NULL, 0);
 8000f3e:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8000f42:	2300      	movs	r3, #0
 8000f44:	2200      	movs	r2, #0
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f7ff fe8a 	bl	8000c60 <LoRa_SendCommand>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	461a      	mov	r2, r3
 8000f50:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000f54:	4013      	ands	r3, r2
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	bf14      	ite	ne
 8000f5a:	2301      	movne	r3, #1
 8000f5c:	2300      	moveq	r3, #0
 8000f5e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    success &= LoRa_SendCommand(huart, "AT+NETWORKID=10", NULL, 0);
 8000f62:	2300      	movs	r3, #0
 8000f64:	2200      	movs	r2, #0
 8000f66:	4928      	ldr	r1, [pc, #160]	@ (8001008 <LoRa_Init+0x1b0>)
 8000f68:	6878      	ldr	r0, [r7, #4]
 8000f6a:	f7ff fe79 	bl	8000c60 <LoRa_SendCommand>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	461a      	mov	r2, r3
 8000f72:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000f76:	4013      	ands	r3, r2
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	bf14      	ite	ne
 8000f7c:	2301      	movne	r3, #1
 8000f7e:	2300      	moveq	r3, #0
 8000f80:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    success &= LoRa_SendCommand(huart, "AT+BAND=915000000", NULL, 0);
 8000f84:	2300      	movs	r3, #0
 8000f86:	2200      	movs	r2, #0
 8000f88:	4920      	ldr	r1, [pc, #128]	@ (800100c <LoRa_Init+0x1b4>)
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	f7ff fe68 	bl	8000c60 <LoRa_SendCommand>
 8000f90:	4603      	mov	r3, r0
 8000f92:	461a      	mov	r2, r3
 8000f94:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000f98:	4013      	ands	r3, r2
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	bf14      	ite	ne
 8000f9e:	2301      	movne	r3, #1
 8000fa0:	2300      	moveq	r3, #0
 8000fa2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    success &= LoRa_SendCommand(huart, "AT+PARAMETER=7,7,1,4", NULL, 0);
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	2200      	movs	r2, #0
 8000faa:	4919      	ldr	r1, [pc, #100]	@ (8001010 <LoRa_Init+0x1b8>)
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff fe57 	bl	8000c60 <LoRa_SendCommand>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000fba:	4013      	ands	r3, r2
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	bf14      	ite	ne
 8000fc0:	2301      	movne	r3, #1
 8000fc2:	2300      	moveq	r3, #0
 8000fc4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

    if (success)
 8000fc8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d00b      	beq.n	8000fe8 <LoRa_Init+0x190>
    {
        printf(" LoRa Module on %s initialized to Address %u.\r\n",
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4a10      	ldr	r2, [pc, #64]	@ (8001014 <LoRa_Init+0x1bc>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d101      	bne.n	8000fdc <LoRa_Init+0x184>
 8000fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001018 <LoRa_Init+0x1c0>)
 8000fda:	e000      	b.n	8000fde <LoRa_Init+0x186>
 8000fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800101c <LoRa_Init+0x1c4>)
 8000fde:	887a      	ldrh	r2, [r7, #2]
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	480f      	ldr	r0, [pc, #60]	@ (8001020 <LoRa_Init+0x1c8>)
 8000fe4:	f004 ffd0 	bl	8005f88 <iprintf>
               (huart == &huart1) ? "UART1 (Alpha)" : "UART3 (Beta)", address);
    }

    return success;
 8000fe8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	3790      	adds	r7, #144	@ 0x90
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	08007c50 	.word	0x08007c50
 8000ff8:	08007c60 	.word	0x08007c60
 8000ffc:	08007c64 	.word	0x08007c64
 8001000:	08007c9c 	.word	0x08007c9c
 8001004:	08007cc4 	.word	0x08007cc4
 8001008:	08007cd4 	.word	0x08007cd4
 800100c:	08007ce4 	.word	0x08007ce4
 8001010:	08007cf8 	.word	0x08007cf8
 8001014:	200000d0 	.word	0x200000d0
 8001018:	08007d10 	.word	0x08007d10
 800101c:	08007d20 	.word	0x08007d20
 8001020:	08007d30 	.word	0x08007d30

08001024 <LoRa_SendMessage>:

// Send message to destination node
bool LoRa_SendMessage(UART_HandleTypeDef *huart, uint16_t destAddr, const char *msg)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b0a8      	sub	sp, #160	@ 0xa0
 8001028:	af02      	add	r7, sp, #8
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	460b      	mov	r3, r1
 800102e:	607a      	str	r2, [r7, #4]
 8001030:	817b      	strh	r3, [r7, #10]
    char cmd[128];
    int len = strlen(msg);
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f7ff f8cc 	bl	80001d0 <strlen>
 8001038:	4603      	mov	r3, r0
 800103a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    // Command format: AT+SEND=<Address>,<Length>,<Data>
    snprintf(cmd, sizeof(cmd), "AT+SEND=%u,%d,%s", destAddr, len, msg);
 800103e:	897a      	ldrh	r2, [r7, #10]
 8001040:	f107 0014 	add.w	r0, r7, #20
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	9301      	str	r3, [sp, #4]
 8001048:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800104c:	9300      	str	r3, [sp, #0]
 800104e:	4613      	mov	r3, r2
 8001050:	4a07      	ldr	r2, [pc, #28]	@ (8001070 <LoRa_SendMessage+0x4c>)
 8001052:	2180      	movs	r1, #128	@ 0x80
 8001054:	f005 f808 	bl	8006068 <sniprintf>

    // AT+SEND should return +OK upon transmission success
    return LoRa_SendCommand(huart, cmd, NULL, 0);
 8001058:	f107 0114 	add.w	r1, r7, #20
 800105c:	2300      	movs	r3, #0
 800105e:	2200      	movs	r2, #0
 8001060:	68f8      	ldr	r0, [r7, #12]
 8001062:	f7ff fdfd 	bl	8000c60 <LoRa_SendCommand>
 8001066:	4603      	mov	r3, r0
}
 8001068:	4618      	mov	r0, r3
 800106a:	3798      	adds	r7, #152	@ 0x98
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	08007d64 	.word	0x08007d64

08001074 <LoRa_StartReceive_IT>:

void LoRa_StartReceive_IT(UART_HandleTypeDef *huart)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(huart, &uart1_byte, 1);
 800107c:	2201      	movs	r2, #1
 800107e:	4904      	ldr	r1, [pc, #16]	@ (8001090 <LoRa_StartReceive_IT+0x1c>)
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f003 fab1 	bl	80045e8 <HAL_UART_Receive_IT>

}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	20000268 	.word	0x20000268

08001094 <MotorControlFWD>:

void MotorControlFWD()
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 500);
 8001098:	4b07      	ldr	r3, [pc, #28]	@ (80010b8 <MotorControlFWD+0x24>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80010a0:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 500);
 80010a2:	4b05      	ldr	r3, [pc, #20]	@ (80010b8 <MotorControlFWD+0x24>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80010aa:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	20000084 	.word	0x20000084

080010bc <MotorControlREV>:

void MotorControlREV()
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 1000);
 80010c0:	4b07      	ldr	r3, [pc, #28]	@ (80010e0 <MotorControlREV+0x24>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80010c8:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1000);
 80010ca:	4b05      	ldr	r3, [pc, #20]	@ (80010e0 <MotorControlREV+0x24>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80010d2:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	20000084 	.word	0x20000084

080010e4 <MotorControlLEFT>:

void MotorControlLEFT()
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 500);
 80010e8:	4b04      	ldr	r3, [pc, #16]	@ (80010fc <MotorControlLEFT+0x18>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80010f0:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80010f2:	bf00      	nop
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	20000084 	.word	0x20000084

08001100 <MotorControlRIGHT>:

void MotorControlRIGHT()
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 500);
 8001104:	4b04      	ldr	r3, [pc, #16]	@ (8001118 <MotorControlRIGHT+0x18>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800110c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800110e:	bf00      	nop
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	20000084 	.word	0x20000084

0800111c <MotorControlSTOP>:

void MotorControlSTOP()
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 750);
 8001120:	4b07      	ldr	r3, [pc, #28]	@ (8001140 <MotorControlSTOP+0x24>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8001128:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 750);
 800112a:	4b05      	ldr	r3, [pc, #20]	@ (8001140 <MotorControlSTOP+0x24>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8001132:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	20000084 	.word	0x20000084

08001144 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001148:	b672      	cpsid	i
}
 800114a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800114c:	bf00      	nop
 800114e:	e7fd      	b.n	800114c <Error_Handler+0x8>

08001150 <Pump_Init>:
#define Pump_Control_GPIO_Port GPIOB

static uint8_t pump_state = 0;

void Pump_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
    Pump_Off();
 8001154:	f000 f822 	bl	800119c <Pump_Off>
}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}

0800115c <Pump_Toggle>:

void Pump_Toggle(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
    if (pump_state)
 8001160:	4b05      	ldr	r3, [pc, #20]	@ (8001178 <Pump_Toggle+0x1c>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d002      	beq.n	800116e <Pump_Toggle+0x12>
        Pump_Off();
 8001168:	f000 f818 	bl	800119c <Pump_Off>
    else
        Pump_On();
}
 800116c:	e001      	b.n	8001172 <Pump_Toggle+0x16>
        Pump_On();
 800116e:	f000 f805 	bl	800117c <Pump_On>
}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	200002ee 	.word	0x200002ee

0800117c <Pump_On>:

void Pump_On(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Pump_Control_GPIO_Port, Pump_Control_Pin, GPIO_PIN_SET);
 8001180:	2201      	movs	r2, #1
 8001182:	2180      	movs	r1, #128	@ 0x80
 8001184:	4803      	ldr	r0, [pc, #12]	@ (8001194 <Pump_On+0x18>)
 8001186:	f000 fea1 	bl	8001ecc <HAL_GPIO_WritePin>
//    HAL_GPIO_WritePin(Pump_LED_GPIO_Port, Pump_LED_Pin, GPIO_PIN_SET);
    pump_state = 1;
 800118a:	4b03      	ldr	r3, [pc, #12]	@ (8001198 <Pump_On+0x1c>)
 800118c:	2201      	movs	r2, #1
 800118e:	701a      	strb	r2, [r3, #0]
}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}
 8001194:	48000400 	.word	0x48000400
 8001198:	200002ee 	.word	0x200002ee

0800119c <Pump_Off>:

void Pump_Off(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Pump_Control_GPIO_Port, Pump_Control_Pin, GPIO_PIN_RESET);
 80011a0:	2200      	movs	r2, #0
 80011a2:	2180      	movs	r1, #128	@ 0x80
 80011a4:	4803      	ldr	r0, [pc, #12]	@ (80011b4 <Pump_Off+0x18>)
 80011a6:	f000 fe91 	bl	8001ecc <HAL_GPIO_WritePin>
//    HAL_GPIO_WritePin(Pump_LED_GPIO_Port, Pump_LED_Pin, GPIO_PIN_RESET);
    pump_state = 0;
 80011aa:	4b03      	ldr	r3, [pc, #12]	@ (80011b8 <Pump_Off+0x1c>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	701a      	strb	r2, [r3, #0]
}
 80011b0:	bf00      	nop
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	48000400 	.word	0x48000400
 80011b8:	200002ee 	.word	0x200002ee

080011bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001200 <HAL_MspInit+0x44>)
 80011c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001200 <HAL_MspInit+0x44>)
 80011c8:	f043 0301 	orr.w	r3, r3, #1
 80011cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80011ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <HAL_MspInit+0x44>)
 80011d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011d2:	f003 0301 	and.w	r3, r3, #1
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011da:	4b09      	ldr	r3, [pc, #36]	@ (8001200 <HAL_MspInit+0x44>)
 80011dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011de:	4a08      	ldr	r2, [pc, #32]	@ (8001200 <HAL_MspInit+0x44>)
 80011e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80011e6:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <HAL_MspInit+0x44>)
 80011e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011ee:	603b      	str	r3, [r7, #0]
 80011f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011f2:	bf00      	nop
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	40021000 	.word	0x40021000

08001204 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a0a      	ldr	r2, [pc, #40]	@ (800123c <HAL_TIM_PWM_MspInit+0x38>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d10b      	bne.n	800122e <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001216:	4b0a      	ldr	r3, [pc, #40]	@ (8001240 <HAL_TIM_PWM_MspInit+0x3c>)
 8001218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800121a:	4a09      	ldr	r2, [pc, #36]	@ (8001240 <HAL_TIM_PWM_MspInit+0x3c>)
 800121c:	f043 0302 	orr.w	r3, r3, #2
 8001220:	6593      	str	r3, [r2, #88]	@ 0x58
 8001222:	4b07      	ldr	r3, [pc, #28]	@ (8001240 <HAL_TIM_PWM_MspInit+0x3c>)
 8001224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001226:	f003 0302 	and.w	r3, r3, #2
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800122e:	bf00      	nop
 8001230:	3714      	adds	r7, #20
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	40000400 	.word	0x40000400
 8001240:	40021000 	.word	0x40021000

08001244 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b088      	sub	sp, #32
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800124c:	f107 030c 	add.w	r3, r7, #12
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	609a      	str	r2, [r3, #8]
 8001258:	60da      	str	r2, [r3, #12]
 800125a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a11      	ldr	r2, [pc, #68]	@ (80012a8 <HAL_TIM_MspPostInit+0x64>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d11b      	bne.n	800129e <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001266:	4b11      	ldr	r3, [pc, #68]	@ (80012ac <HAL_TIM_MspPostInit+0x68>)
 8001268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126a:	4a10      	ldr	r2, [pc, #64]	@ (80012ac <HAL_TIM_MspPostInit+0x68>)
 800126c:	f043 0302 	orr.w	r3, r3, #2
 8001270:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001272:	4b0e      	ldr	r3, [pc, #56]	@ (80012ac <HAL_TIM_MspPostInit+0x68>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001276:	f003 0302 	and.w	r3, r3, #2
 800127a:	60bb      	str	r3, [r7, #8]
 800127c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4 (NJTRST)     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = LeftMotor_Pin|RightMotor_Pin;
 800127e:	2330      	movs	r3, #48	@ 0x30
 8001280:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001282:	2302      	movs	r3, #2
 8001284:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001286:	2300      	movs	r3, #0
 8001288:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128a:	2300      	movs	r3, #0
 800128c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800128e:	2302      	movs	r3, #2
 8001290:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001292:	f107 030c 	add.w	r3, r7, #12
 8001296:	4619      	mov	r1, r3
 8001298:	4805      	ldr	r0, [pc, #20]	@ (80012b0 <HAL_TIM_MspPostInit+0x6c>)
 800129a:	f000 fc55 	bl	8001b48 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800129e:	bf00      	nop
 80012a0:	3720      	adds	r7, #32
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40000400 	.word	0x40000400
 80012ac:	40021000 	.word	0x40021000
 80012b0:	48000400 	.word	0x48000400

080012b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b0b0      	sub	sp, #192	@ 0xc0
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012bc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]
 80012c8:	60da      	str	r2, [r3, #12]
 80012ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012d0:	2288      	movs	r2, #136	@ 0x88
 80012d2:	2100      	movs	r1, #0
 80012d4:	4618      	mov	r0, r3
 80012d6:	f005 f803 	bl	80062e0 <memset>
  if(huart->Instance==USART1)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a6b      	ldr	r2, [pc, #428]	@ (800148c <HAL_UART_MspInit+0x1d8>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d145      	bne.n	8001370 <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80012e4:	2301      	movs	r3, #1
 80012e6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80012e8:	2300      	movs	r3, #0
 80012ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012f0:	4618      	mov	r0, r3
 80012f2:	f001 fc81 	bl	8002bf8 <HAL_RCCEx_PeriphCLKConfig>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80012fc:	f7ff ff22 	bl	8001144 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001300:	4b63      	ldr	r3, [pc, #396]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 8001302:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001304:	4a62      	ldr	r2, [pc, #392]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 8001306:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800130a:	6613      	str	r3, [r2, #96]	@ 0x60
 800130c:	4b60      	ldr	r3, [pc, #384]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 800130e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001310:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001314:	623b      	str	r3, [r7, #32]
 8001316:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001318:	4b5d      	ldr	r3, [pc, #372]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 800131a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131c:	4a5c      	ldr	r2, [pc, #368]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 800131e:	f043 0301 	orr.w	r3, r3, #1
 8001322:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001324:	4b5a      	ldr	r3, [pc, #360]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 8001326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001328:	f003 0301 	and.w	r3, r3, #1
 800132c:	61fb      	str	r3, [r7, #28]
 800132e:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001330:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001334:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001338:	2302      	movs	r3, #2
 800133a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001344:	2303      	movs	r3, #3
 8001346:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800134a:	2307      	movs	r3, #7
 800134c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001350:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001354:	4619      	mov	r1, r3
 8001356:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800135a:	f000 fbf5 	bl	8001b48 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800135e:	2200      	movs	r2, #0
 8001360:	2100      	movs	r1, #0
 8001362:	2025      	movs	r0, #37	@ 0x25
 8001364:	f000 fb3b 	bl	80019de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001368:	2025      	movs	r0, #37	@ 0x25
 800136a:	f000 fb54 	bl	8001a16 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800136e:	e089      	b.n	8001484 <HAL_UART_MspInit+0x1d0>
  else if(huart->Instance==USART2)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a47      	ldr	r2, [pc, #284]	@ (8001494 <HAL_UART_MspInit+0x1e0>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d13c      	bne.n	80013f4 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800137a:	2302      	movs	r3, #2
 800137c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800137e:	2300      	movs	r3, #0
 8001380:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001382:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001386:	4618      	mov	r0, r3
 8001388:	f001 fc36 	bl	8002bf8 <HAL_RCCEx_PeriphCLKConfig>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8001392:	f7ff fed7 	bl	8001144 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001396:	4b3e      	ldr	r3, [pc, #248]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 8001398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800139a:	4a3d      	ldr	r2, [pc, #244]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 800139c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80013a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 80013a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013aa:	61bb      	str	r3, [r7, #24]
 80013ac:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ae:	4b38      	ldr	r3, [pc, #224]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 80013b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b2:	4a37      	ldr	r2, [pc, #220]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ba:	4b35      	ldr	r3, [pc, #212]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 80013bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	617b      	str	r3, [r7, #20]
 80013c4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80013c6:	230c      	movs	r3, #12
 80013c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013cc:	2302      	movs	r3, #2
 80013ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d8:	2303      	movs	r3, #3
 80013da:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013de:	2307      	movs	r3, #7
 80013e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80013e8:	4619      	mov	r1, r3
 80013ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013ee:	f000 fbab 	bl	8001b48 <HAL_GPIO_Init>
}
 80013f2:	e047      	b.n	8001484 <HAL_UART_MspInit+0x1d0>
  else if(huart->Instance==USART3)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a27      	ldr	r2, [pc, #156]	@ (8001498 <HAL_UART_MspInit+0x1e4>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d142      	bne.n	8001484 <HAL_UART_MspInit+0x1d0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80013fe:	2304      	movs	r3, #4
 8001400:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001402:	2300      	movs	r3, #0
 8001404:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001406:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800140a:	4618      	mov	r0, r3
 800140c:	f001 fbf4 	bl	8002bf8 <HAL_RCCEx_PeriphCLKConfig>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <HAL_UART_MspInit+0x166>
      Error_Handler();
 8001416:	f7ff fe95 	bl	8001144 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800141a:	4b1d      	ldr	r3, [pc, #116]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 800141c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800141e:	4a1c      	ldr	r2, [pc, #112]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 8001420:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001424:	6593      	str	r3, [r2, #88]	@ 0x58
 8001426:	4b1a      	ldr	r3, [pc, #104]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 8001428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800142a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800142e:	613b      	str	r3, [r7, #16]
 8001430:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001432:	4b17      	ldr	r3, [pc, #92]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 8001434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001436:	4a16      	ldr	r2, [pc, #88]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 8001438:	f043 0304 	orr.w	r3, r3, #4
 800143c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800143e:	4b14      	ldr	r3, [pc, #80]	@ (8001490 <HAL_UART_MspInit+0x1dc>)
 8001440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001442:	f003 0304 	and.w	r3, r3, #4
 8001446:	60fb      	str	r3, [r7, #12]
 8001448:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800144a:	2330      	movs	r3, #48	@ 0x30
 800144c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001450:	2302      	movs	r3, #2
 8001452:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800145c:	2303      	movs	r3, #3
 800145e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001462:	2307      	movs	r3, #7
 8001464:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001468:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800146c:	4619      	mov	r1, r3
 800146e:	480b      	ldr	r0, [pc, #44]	@ (800149c <HAL_UART_MspInit+0x1e8>)
 8001470:	f000 fb6a 	bl	8001b48 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001474:	2200      	movs	r2, #0
 8001476:	2100      	movs	r1, #0
 8001478:	2027      	movs	r0, #39	@ 0x27
 800147a:	f000 fab0 	bl	80019de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800147e:	2027      	movs	r0, #39	@ 0x27
 8001480:	f000 fac9 	bl	8001a16 <HAL_NVIC_EnableIRQ>
}
 8001484:	bf00      	nop
 8001486:	37c0      	adds	r7, #192	@ 0xc0
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40013800 	.word	0x40013800
 8001490:	40021000 	.word	0x40021000
 8001494:	40004400 	.word	0x40004400
 8001498:	40004800 	.word	0x40004800
 800149c:	48000800 	.word	0x48000800

080014a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014a4:	bf00      	nop
 80014a6:	e7fd      	b.n	80014a4 <NMI_Handler+0x4>

080014a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ac:	bf00      	nop
 80014ae:	e7fd      	b.n	80014ac <HardFault_Handler+0x4>

080014b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014b4:	bf00      	nop
 80014b6:	e7fd      	b.n	80014b4 <MemManage_Handler+0x4>

080014b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014bc:	bf00      	nop
 80014be:	e7fd      	b.n	80014bc <BusFault_Handler+0x4>

080014c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014c4:	bf00      	nop
 80014c6:	e7fd      	b.n	80014c4 <UsageFault_Handler+0x4>

080014c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr

080014d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014da:	bf00      	nop
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014e8:	bf00      	nop
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr

080014f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014f6:	f000 f953 	bl	80017a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
	...

08001500 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001504:	4802      	ldr	r0, [pc, #8]	@ (8001510 <USART1_IRQHandler+0x10>)
 8001506:	f003 f985 	bl	8004814 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	200000d0 	.word	0x200000d0

08001514 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001518:	4802      	ldr	r0, [pc, #8]	@ (8001524 <USART3_IRQHandler+0x10>)
 800151a:	f003 f97b 	bl	8004814 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	200001e0 	.word	0x200001e0

08001528 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001534:	2300      	movs	r3, #0
 8001536:	617b      	str	r3, [r7, #20]
 8001538:	e00a      	b.n	8001550 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800153a:	f3af 8000 	nop.w
 800153e:	4601      	mov	r1, r0
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	1c5a      	adds	r2, r3, #1
 8001544:	60ba      	str	r2, [r7, #8]
 8001546:	b2ca      	uxtb	r2, r1
 8001548:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	3301      	adds	r3, #1
 800154e:	617b      	str	r3, [r7, #20]
 8001550:	697a      	ldr	r2, [r7, #20]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	429a      	cmp	r2, r3
 8001556:	dbf0      	blt.n	800153a <_read+0x12>
  }

  return len;
 8001558:	687b      	ldr	r3, [r7, #4]
}
 800155a:	4618      	mov	r0, r3
 800155c:	3718      	adds	r7, #24
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}

08001562 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001562:	b580      	push	{r7, lr}
 8001564:	b086      	sub	sp, #24
 8001566:	af00      	add	r7, sp, #0
 8001568:	60f8      	str	r0, [r7, #12]
 800156a:	60b9      	str	r1, [r7, #8]
 800156c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800156e:	2300      	movs	r3, #0
 8001570:	617b      	str	r3, [r7, #20]
 8001572:	e009      	b.n	8001588 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	1c5a      	adds	r2, r3, #1
 8001578:	60ba      	str	r2, [r7, #8]
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff f815 	bl	80005ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	3301      	adds	r3, #1
 8001586:	617b      	str	r3, [r7, #20]
 8001588:	697a      	ldr	r2, [r7, #20]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	429a      	cmp	r2, r3
 800158e:	dbf1      	blt.n	8001574 <_write+0x12>
  }
  return len;
 8001590:	687b      	ldr	r3, [r7, #4]
}
 8001592:	4618      	mov	r0, r3
 8001594:	3718      	adds	r7, #24
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <_close>:

int _close(int file)
{
 800159a:	b480      	push	{r7}
 800159c:	b083      	sub	sp, #12
 800159e:	af00      	add	r7, sp, #0
 80015a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr

080015b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015b2:	b480      	push	{r7}
 80015b4:	b083      	sub	sp, #12
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
 80015ba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015c2:	605a      	str	r2, [r3, #4]
  return 0;
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr

080015d2 <_isatty>:

int _isatty(int file)
{
 80015d2:	b480      	push	{r7}
 80015d4:	b083      	sub	sp, #12
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015da:	2301      	movs	r3, #1
}
 80015dc:	4618      	mov	r0, r3
 80015de:	370c      	adds	r7, #12
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3714      	adds	r7, #20
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
	...

08001604 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b086      	sub	sp, #24
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800160c:	4a14      	ldr	r2, [pc, #80]	@ (8001660 <_sbrk+0x5c>)
 800160e:	4b15      	ldr	r3, [pc, #84]	@ (8001664 <_sbrk+0x60>)
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001618:	4b13      	ldr	r3, [pc, #76]	@ (8001668 <_sbrk+0x64>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d102      	bne.n	8001626 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001620:	4b11      	ldr	r3, [pc, #68]	@ (8001668 <_sbrk+0x64>)
 8001622:	4a12      	ldr	r2, [pc, #72]	@ (800166c <_sbrk+0x68>)
 8001624:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001626:	4b10      	ldr	r3, [pc, #64]	@ (8001668 <_sbrk+0x64>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4413      	add	r3, r2
 800162e:	693a      	ldr	r2, [r7, #16]
 8001630:	429a      	cmp	r2, r3
 8001632:	d207      	bcs.n	8001644 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001634:	f004 fee8 	bl	8006408 <__errno>
 8001638:	4603      	mov	r3, r0
 800163a:	220c      	movs	r2, #12
 800163c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800163e:	f04f 33ff 	mov.w	r3, #4294967295
 8001642:	e009      	b.n	8001658 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001644:	4b08      	ldr	r3, [pc, #32]	@ (8001668 <_sbrk+0x64>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800164a:	4b07      	ldr	r3, [pc, #28]	@ (8001668 <_sbrk+0x64>)
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4413      	add	r3, r2
 8001652:	4a05      	ldr	r2, [pc, #20]	@ (8001668 <_sbrk+0x64>)
 8001654:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001656:	68fb      	ldr	r3, [r7, #12]
}
 8001658:	4618      	mov	r0, r3
 800165a:	3718      	adds	r7, #24
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20018000 	.word	0x20018000
 8001664:	00000400 	.word	0x00000400
 8001668:	200002f0 	.word	0x200002f0
 800166c:	20000448 	.word	0x20000448

08001670 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001674:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <SystemInit+0x20>)
 8001676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800167a:	4a05      	ldr	r2, [pc, #20]	@ (8001690 <SystemInit+0x20>)
 800167c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001680:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	e000ed00 	.word	0xe000ed00

08001694 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001694:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016cc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001698:	f7ff ffea 	bl	8001670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800169c:	480c      	ldr	r0, [pc, #48]	@ (80016d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800169e:	490d      	ldr	r1, [pc, #52]	@ (80016d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016a0:	4a0d      	ldr	r2, [pc, #52]	@ (80016d8 <LoopForever+0xe>)
  movs r3, #0
 80016a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016a4:	e002      	b.n	80016ac <LoopCopyDataInit>

080016a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016aa:	3304      	adds	r3, #4

080016ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016b0:	d3f9      	bcc.n	80016a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016b2:	4a0a      	ldr	r2, [pc, #40]	@ (80016dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80016b4:	4c0a      	ldr	r4, [pc, #40]	@ (80016e0 <LoopForever+0x16>)
  movs r3, #0
 80016b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016b8:	e001      	b.n	80016be <LoopFillZerobss>

080016ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016bc:	3204      	adds	r2, #4

080016be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016c0:	d3fb      	bcc.n	80016ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016c2:	f004 fea7 	bl	8006414 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016c6:	f7fe ff83 	bl	80005d0 <main>

080016ca <LoopForever>:

LoopForever:
    b LoopForever
 80016ca:	e7fe      	b.n	80016ca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80016cc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80016d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016d4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80016d8:	08007f2c 	.word	0x08007f2c
  ldr r2, =_sbss
 80016dc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80016e0:	20000444 	.word	0x20000444

080016e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016e4:	e7fe      	b.n	80016e4 <ADC1_2_IRQHandler>
	...

080016e8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016ee:	2300      	movs	r3, #0
 80016f0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001724 <HAL_Init+0x3c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a0b      	ldr	r2, [pc, #44]	@ (8001724 <HAL_Init+0x3c>)
 80016f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016fc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016fe:	2003      	movs	r0, #3
 8001700:	f000 f962 	bl	80019c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001704:	2000      	movs	r0, #0
 8001706:	f000 f80f 	bl	8001728 <HAL_InitTick>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d002      	beq.n	8001716 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	71fb      	strb	r3, [r7, #7]
 8001714:	e001      	b.n	800171a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001716:	f7ff fd51 	bl	80011bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800171a:	79fb      	ldrb	r3, [r7, #7]
}
 800171c:	4618      	mov	r0, r3
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40022000 	.word	0x40022000

08001728 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001730:	2300      	movs	r3, #0
 8001732:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001734:	4b17      	ldr	r3, [pc, #92]	@ (8001794 <HAL_InitTick+0x6c>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d023      	beq.n	8001784 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800173c:	4b16      	ldr	r3, [pc, #88]	@ (8001798 <HAL_InitTick+0x70>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	4b14      	ldr	r3, [pc, #80]	@ (8001794 <HAL_InitTick+0x6c>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	4619      	mov	r1, r3
 8001746:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800174a:	fbb3 f3f1 	udiv	r3, r3, r1
 800174e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001752:	4618      	mov	r0, r3
 8001754:	f000 f96d 	bl	8001a32 <HAL_SYSTICK_Config>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d10f      	bne.n	800177e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2b0f      	cmp	r3, #15
 8001762:	d809      	bhi.n	8001778 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001764:	2200      	movs	r2, #0
 8001766:	6879      	ldr	r1, [r7, #4]
 8001768:	f04f 30ff 	mov.w	r0, #4294967295
 800176c:	f000 f937 	bl	80019de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001770:	4a0a      	ldr	r2, [pc, #40]	@ (800179c <HAL_InitTick+0x74>)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6013      	str	r3, [r2, #0]
 8001776:	e007      	b.n	8001788 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	73fb      	strb	r3, [r7, #15]
 800177c:	e004      	b.n	8001788 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	73fb      	strb	r3, [r7, #15]
 8001782:	e001      	b.n	8001788 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001788:	7bfb      	ldrb	r3, [r7, #15]
}
 800178a:	4618      	mov	r0, r3
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000008 	.word	0x20000008
 8001798:	20000000 	.word	0x20000000
 800179c:	20000004 	.word	0x20000004

080017a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017a4:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <HAL_IncTick+0x20>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	461a      	mov	r2, r3
 80017aa:	4b06      	ldr	r3, [pc, #24]	@ (80017c4 <HAL_IncTick+0x24>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4413      	add	r3, r2
 80017b0:	4a04      	ldr	r2, [pc, #16]	@ (80017c4 <HAL_IncTick+0x24>)
 80017b2:	6013      	str	r3, [r2, #0]
}
 80017b4:	bf00      	nop
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	20000008 	.word	0x20000008
 80017c4:	200002f4 	.word	0x200002f4

080017c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  return uwTick;
 80017cc:	4b03      	ldr	r3, [pc, #12]	@ (80017dc <HAL_GetTick+0x14>)
 80017ce:	681b      	ldr	r3, [r3, #0]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	200002f4 	.word	0x200002f4

080017e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017e8:	f7ff ffee 	bl	80017c8 <HAL_GetTick>
 80017ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017f8:	d005      	beq.n	8001806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80017fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001824 <HAL_Delay+0x44>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	461a      	mov	r2, r3
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	4413      	add	r3, r2
 8001804:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001806:	bf00      	nop
 8001808:	f7ff ffde 	bl	80017c8 <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	429a      	cmp	r2, r3
 8001816:	d8f7      	bhi.n	8001808 <HAL_Delay+0x28>
  {
  }
}
 8001818:	bf00      	nop
 800181a:	bf00      	nop
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	20000008 	.word	0x20000008

08001828 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001828:	b480      	push	{r7}
 800182a:	b085      	sub	sp, #20
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f003 0307 	and.w	r3, r3, #7
 8001836:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001838:	4b0c      	ldr	r3, [pc, #48]	@ (800186c <__NVIC_SetPriorityGrouping+0x44>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800183e:	68ba      	ldr	r2, [r7, #8]
 8001840:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001844:	4013      	ands	r3, r2
 8001846:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001850:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001854:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001858:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800185a:	4a04      	ldr	r2, [pc, #16]	@ (800186c <__NVIC_SetPriorityGrouping+0x44>)
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	60d3      	str	r3, [r2, #12]
}
 8001860:	bf00      	nop
 8001862:	3714      	adds	r7, #20
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	e000ed00 	.word	0xe000ed00

08001870 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001874:	4b04      	ldr	r3, [pc, #16]	@ (8001888 <__NVIC_GetPriorityGrouping+0x18>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	0a1b      	lsrs	r3, r3, #8
 800187a:	f003 0307 	and.w	r3, r3, #7
}
 800187e:	4618      	mov	r0, r3
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	e000ed00 	.word	0xe000ed00

0800188c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189a:	2b00      	cmp	r3, #0
 800189c:	db0b      	blt.n	80018b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	f003 021f 	and.w	r2, r3, #31
 80018a4:	4907      	ldr	r1, [pc, #28]	@ (80018c4 <__NVIC_EnableIRQ+0x38>)
 80018a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018aa:	095b      	lsrs	r3, r3, #5
 80018ac:	2001      	movs	r0, #1
 80018ae:	fa00 f202 	lsl.w	r2, r0, r2
 80018b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	e000e100 	.word	0xe000e100

080018c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	6039      	str	r1, [r7, #0]
 80018d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	db0a      	blt.n	80018f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	b2da      	uxtb	r2, r3
 80018e0:	490c      	ldr	r1, [pc, #48]	@ (8001914 <__NVIC_SetPriority+0x4c>)
 80018e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e6:	0112      	lsls	r2, r2, #4
 80018e8:	b2d2      	uxtb	r2, r2
 80018ea:	440b      	add	r3, r1
 80018ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018f0:	e00a      	b.n	8001908 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	b2da      	uxtb	r2, r3
 80018f6:	4908      	ldr	r1, [pc, #32]	@ (8001918 <__NVIC_SetPriority+0x50>)
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	f003 030f 	and.w	r3, r3, #15
 80018fe:	3b04      	subs	r3, #4
 8001900:	0112      	lsls	r2, r2, #4
 8001902:	b2d2      	uxtb	r2, r2
 8001904:	440b      	add	r3, r1
 8001906:	761a      	strb	r2, [r3, #24]
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	e000e100 	.word	0xe000e100
 8001918:	e000ed00 	.word	0xe000ed00

0800191c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800191c:	b480      	push	{r7}
 800191e:	b089      	sub	sp, #36	@ 0x24
 8001920:	af00      	add	r7, sp, #0
 8001922:	60f8      	str	r0, [r7, #12]
 8001924:	60b9      	str	r1, [r7, #8]
 8001926:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	f003 0307 	and.w	r3, r3, #7
 800192e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	f1c3 0307 	rsb	r3, r3, #7
 8001936:	2b04      	cmp	r3, #4
 8001938:	bf28      	it	cs
 800193a:	2304      	movcs	r3, #4
 800193c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	3304      	adds	r3, #4
 8001942:	2b06      	cmp	r3, #6
 8001944:	d902      	bls.n	800194c <NVIC_EncodePriority+0x30>
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	3b03      	subs	r3, #3
 800194a:	e000      	b.n	800194e <NVIC_EncodePriority+0x32>
 800194c:	2300      	movs	r3, #0
 800194e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001950:	f04f 32ff 	mov.w	r2, #4294967295
 8001954:	69bb      	ldr	r3, [r7, #24]
 8001956:	fa02 f303 	lsl.w	r3, r2, r3
 800195a:	43da      	mvns	r2, r3
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	401a      	ands	r2, r3
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001964:	f04f 31ff 	mov.w	r1, #4294967295
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	fa01 f303 	lsl.w	r3, r1, r3
 800196e:	43d9      	mvns	r1, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001974:	4313      	orrs	r3, r2
         );
}
 8001976:	4618      	mov	r0, r3
 8001978:	3724      	adds	r7, #36	@ 0x24
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
	...

08001984 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	3b01      	subs	r3, #1
 8001990:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001994:	d301      	bcc.n	800199a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001996:	2301      	movs	r3, #1
 8001998:	e00f      	b.n	80019ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800199a:	4a0a      	ldr	r2, [pc, #40]	@ (80019c4 <SysTick_Config+0x40>)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	3b01      	subs	r3, #1
 80019a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019a2:	210f      	movs	r1, #15
 80019a4:	f04f 30ff 	mov.w	r0, #4294967295
 80019a8:	f7ff ff8e 	bl	80018c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019ac:	4b05      	ldr	r3, [pc, #20]	@ (80019c4 <SysTick_Config+0x40>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019b2:	4b04      	ldr	r3, [pc, #16]	@ (80019c4 <SysTick_Config+0x40>)
 80019b4:	2207      	movs	r2, #7
 80019b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019b8:	2300      	movs	r3, #0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	e000e010 	.word	0xe000e010

080019c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019d0:	6878      	ldr	r0, [r7, #4]
 80019d2:	f7ff ff29 	bl	8001828 <__NVIC_SetPriorityGrouping>
}
 80019d6:	bf00      	nop
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}

080019de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b086      	sub	sp, #24
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	4603      	mov	r3, r0
 80019e6:	60b9      	str	r1, [r7, #8]
 80019e8:	607a      	str	r2, [r7, #4]
 80019ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80019ec:	2300      	movs	r3, #0
 80019ee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019f0:	f7ff ff3e 	bl	8001870 <__NVIC_GetPriorityGrouping>
 80019f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	68b9      	ldr	r1, [r7, #8]
 80019fa:	6978      	ldr	r0, [r7, #20]
 80019fc:	f7ff ff8e 	bl	800191c <NVIC_EncodePriority>
 8001a00:	4602      	mov	r2, r0
 8001a02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a06:	4611      	mov	r1, r2
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff ff5d 	bl	80018c8 <__NVIC_SetPriority>
}
 8001a0e:	bf00      	nop
 8001a10:	3718      	adds	r7, #24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b082      	sub	sp, #8
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff ff31 	bl	800188c <__NVIC_EnableIRQ>
}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b082      	sub	sp, #8
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f7ff ffa2 	bl	8001984 <SysTick_Config>
 8001a40:	4603      	mov	r3, r0
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	b085      	sub	sp, #20
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a52:	2300      	movs	r3, #0
 8001a54:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d008      	beq.n	8001a74 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2204      	movs	r2, #4
 8001a66:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e022      	b.n	8001aba <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f022 020e 	bic.w	r2, r2, #14
 8001a82:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f022 0201 	bic.w	r2, r2, #1
 8001a92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a98:	f003 021c 	and.w	r2, r3, #28
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa0:	2101      	movs	r1, #1
 8001aa2:	fa01 f202 	lsl.w	r2, r1, r2
 8001aa6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2201      	movs	r2, #1
 8001aac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3714      	adds	r7, #20
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b084      	sub	sp, #16
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d005      	beq.n	8001aea <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2204      	movs	r2, #4
 8001ae2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	73fb      	strb	r3, [r7, #15]
 8001ae8:	e029      	b.n	8001b3e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f022 020e 	bic.w	r2, r2, #14
 8001af8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f022 0201 	bic.w	r2, r2, #1
 8001b08:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b0e:	f003 021c 	and.w	r2, r3, #28
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b16:	2101      	movs	r1, #1
 8001b18:	fa01 f202 	lsl.w	r2, r1, r2
 8001b1c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2201      	movs	r2, #1
 8001b22:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d003      	beq.n	8001b3e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	4798      	blx	r3
    }
  }
  return status;
 8001b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b087      	sub	sp, #28
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b52:	2300      	movs	r3, #0
 8001b54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b56:	e17f      	b.n	8001e58 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	fa01 f303 	lsl.w	r3, r1, r3
 8001b64:	4013      	ands	r3, r2
 8001b66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f000 8171 	beq.w	8001e52 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f003 0303 	and.w	r3, r3, #3
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d005      	beq.n	8001b88 <HAL_GPIO_Init+0x40>
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f003 0303 	and.w	r3, r3, #3
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d130      	bne.n	8001bea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	2203      	movs	r2, #3
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	68da      	ldr	r2, [r3, #12]
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	693a      	ldr	r2, [r7, #16]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	693a      	ldr	r2, [r7, #16]
 8001bb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	091b      	lsrs	r3, r3, #4
 8001bd4:	f003 0201 	and.w	r2, r3, #1
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	fa02 f303 	lsl.w	r3, r2, r3
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f003 0303 	and.w	r3, r3, #3
 8001bf2:	2b03      	cmp	r3, #3
 8001bf4:	d118      	bne.n	8001c28 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bfa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	fa02 f303 	lsl.w	r3, r2, r3
 8001c04:	43db      	mvns	r3, r3
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	08db      	lsrs	r3, r3, #3
 8001c12:	f003 0201 	and.w	r2, r3, #1
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	693a      	ldr	r2, [r7, #16]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	693a      	ldr	r2, [r7, #16]
 8001c26:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f003 0303 	and.w	r3, r3, #3
 8001c30:	2b03      	cmp	r3, #3
 8001c32:	d017      	beq.n	8001c64 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	2203      	movs	r2, #3
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	43db      	mvns	r3, r3
 8001c46:	693a      	ldr	r2, [r7, #16]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	689a      	ldr	r2, [r3, #8]
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	005b      	lsls	r3, r3, #1
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	693a      	ldr	r2, [r7, #16]
 8001c62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f003 0303 	and.w	r3, r3, #3
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d123      	bne.n	8001cb8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	08da      	lsrs	r2, r3, #3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	3208      	adds	r2, #8
 8001c78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	f003 0307 	and.w	r3, r3, #7
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	220f      	movs	r2, #15
 8001c88:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8c:	43db      	mvns	r3, r3
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	4013      	ands	r3, r2
 8001c92:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	691a      	ldr	r2, [r3, #16]
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	f003 0307 	and.w	r3, r3, #7
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	693a      	ldr	r2, [r7, #16]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	08da      	lsrs	r2, r3, #3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	3208      	adds	r2, #8
 8001cb2:	6939      	ldr	r1, [r7, #16]
 8001cb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	2203      	movs	r2, #3
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f003 0203 	and.w	r2, r3, #3
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	693a      	ldr	r2, [r7, #16]
 8001cea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	f000 80ac 	beq.w	8001e52 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cfa:	4b5f      	ldr	r3, [pc, #380]	@ (8001e78 <HAL_GPIO_Init+0x330>)
 8001cfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cfe:	4a5e      	ldr	r2, [pc, #376]	@ (8001e78 <HAL_GPIO_Init+0x330>)
 8001d00:	f043 0301 	orr.w	r3, r3, #1
 8001d04:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d06:	4b5c      	ldr	r3, [pc, #368]	@ (8001e78 <HAL_GPIO_Init+0x330>)
 8001d08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d0a:	f003 0301 	and.w	r3, r3, #1
 8001d0e:	60bb      	str	r3, [r7, #8]
 8001d10:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d12:	4a5a      	ldr	r2, [pc, #360]	@ (8001e7c <HAL_GPIO_Init+0x334>)
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	089b      	lsrs	r3, r3, #2
 8001d18:	3302      	adds	r3, #2
 8001d1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	f003 0303 	and.w	r3, r3, #3
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	220f      	movs	r2, #15
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	4013      	ands	r3, r2
 8001d34:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d3c:	d025      	beq.n	8001d8a <HAL_GPIO_Init+0x242>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4a4f      	ldr	r2, [pc, #316]	@ (8001e80 <HAL_GPIO_Init+0x338>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d01f      	beq.n	8001d86 <HAL_GPIO_Init+0x23e>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a4e      	ldr	r2, [pc, #312]	@ (8001e84 <HAL_GPIO_Init+0x33c>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d019      	beq.n	8001d82 <HAL_GPIO_Init+0x23a>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a4d      	ldr	r2, [pc, #308]	@ (8001e88 <HAL_GPIO_Init+0x340>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d013      	beq.n	8001d7e <HAL_GPIO_Init+0x236>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a4c      	ldr	r2, [pc, #304]	@ (8001e8c <HAL_GPIO_Init+0x344>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d00d      	beq.n	8001d7a <HAL_GPIO_Init+0x232>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a4b      	ldr	r2, [pc, #300]	@ (8001e90 <HAL_GPIO_Init+0x348>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d007      	beq.n	8001d76 <HAL_GPIO_Init+0x22e>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a4a      	ldr	r2, [pc, #296]	@ (8001e94 <HAL_GPIO_Init+0x34c>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d101      	bne.n	8001d72 <HAL_GPIO_Init+0x22a>
 8001d6e:	2306      	movs	r3, #6
 8001d70:	e00c      	b.n	8001d8c <HAL_GPIO_Init+0x244>
 8001d72:	2307      	movs	r3, #7
 8001d74:	e00a      	b.n	8001d8c <HAL_GPIO_Init+0x244>
 8001d76:	2305      	movs	r3, #5
 8001d78:	e008      	b.n	8001d8c <HAL_GPIO_Init+0x244>
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	e006      	b.n	8001d8c <HAL_GPIO_Init+0x244>
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e004      	b.n	8001d8c <HAL_GPIO_Init+0x244>
 8001d82:	2302      	movs	r3, #2
 8001d84:	e002      	b.n	8001d8c <HAL_GPIO_Init+0x244>
 8001d86:	2301      	movs	r3, #1
 8001d88:	e000      	b.n	8001d8c <HAL_GPIO_Init+0x244>
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	697a      	ldr	r2, [r7, #20]
 8001d8e:	f002 0203 	and.w	r2, r2, #3
 8001d92:	0092      	lsls	r2, r2, #2
 8001d94:	4093      	lsls	r3, r2
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d9c:	4937      	ldr	r1, [pc, #220]	@ (8001e7c <HAL_GPIO_Init+0x334>)
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	089b      	lsrs	r3, r3, #2
 8001da2:	3302      	adds	r3, #2
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001daa:	4b3b      	ldr	r3, [pc, #236]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	43db      	mvns	r3, r3
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	4013      	ands	r3, r2
 8001db8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001dce:	4a32      	ldr	r2, [pc, #200]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001dd4:	4b30      	ldr	r3, [pc, #192]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	4013      	ands	r3, r2
 8001de2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d003      	beq.n	8001df8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001df0:	693a      	ldr	r2, [r7, #16]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001df8:	4a27      	ldr	r2, [pc, #156]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001dfe:	4b26      	ldr	r3, [pc, #152]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	43db      	mvns	r3, r3
 8001e08:	693a      	ldr	r2, [r7, #16]
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d003      	beq.n	8001e22 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e22:	4a1d      	ldr	r2, [pc, #116]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e28:	4b1b      	ldr	r3, [pc, #108]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	43db      	mvns	r3, r3
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	4013      	ands	r3, r2
 8001e36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d003      	beq.n	8001e4c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e4c:	4a12      	ldr	r2, [pc, #72]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	3301      	adds	r3, #1
 8001e56:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	f47f ae78 	bne.w	8001b58 <HAL_GPIO_Init+0x10>
  }
}
 8001e68:	bf00      	nop
 8001e6a:	bf00      	nop
 8001e6c:	371c      	adds	r7, #28
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	40010000 	.word	0x40010000
 8001e80:	48000400 	.word	0x48000400
 8001e84:	48000800 	.word	0x48000800
 8001e88:	48000c00 	.word	0x48000c00
 8001e8c:	48001000 	.word	0x48001000
 8001e90:	48001400 	.word	0x48001400
 8001e94:	48001800 	.word	0x48001800
 8001e98:	40010400 	.word	0x40010400

08001e9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	691a      	ldr	r2, [r3, #16]
 8001eac:	887b      	ldrh	r3, [r7, #2]
 8001eae:	4013      	ands	r3, r2
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d002      	beq.n	8001eba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	73fb      	strb	r3, [r7, #15]
 8001eb8:	e001      	b.n	8001ebe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3714      	adds	r7, #20
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	807b      	strh	r3, [r7, #2]
 8001ed8:	4613      	mov	r3, r2
 8001eda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001edc:	787b      	ldrb	r3, [r7, #1]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d003      	beq.n	8001eea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ee2:	887a      	ldrh	r2, [r7, #2]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ee8:	e002      	b.n	8001ef0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001eea:	887a      	ldrh	r2, [r7, #2]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ef0:	bf00      	nop
 8001ef2:	370c      	adds	r7, #12
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	460b      	mov	r3, r1
 8001f06:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	695b      	ldr	r3, [r3, #20]
 8001f0c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f0e:	887a      	ldrh	r2, [r7, #2]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	4013      	ands	r3, r2
 8001f14:	041a      	lsls	r2, r3, #16
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	43d9      	mvns	r1, r3
 8001f1a:	887b      	ldrh	r3, [r7, #2]
 8001f1c:	400b      	ands	r3, r1
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	619a      	str	r2, [r3, #24]
}
 8001f24:	bf00      	nop
 8001f26:	3714      	adds	r7, #20
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001f34:	4b04      	ldr	r3, [pc, #16]	@ (8001f48 <HAL_PWREx_GetVoltageRange+0x18>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	40007000 	.word	0x40007000

08001f4c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b085      	sub	sp, #20
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f5a:	d130      	bne.n	8001fbe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f5c:	4b23      	ldr	r3, [pc, #140]	@ (8001fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f68:	d038      	beq.n	8001fdc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f6a:	4b20      	ldr	r3, [pc, #128]	@ (8001fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f72:	4a1e      	ldr	r2, [pc, #120]	@ (8001fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f74:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f78:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ff0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	2232      	movs	r2, #50	@ 0x32
 8001f80:	fb02 f303 	mul.w	r3, r2, r3
 8001f84:	4a1b      	ldr	r2, [pc, #108]	@ (8001ff4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001f86:	fba2 2303 	umull	r2, r3, r2, r3
 8001f8a:	0c9b      	lsrs	r3, r3, #18
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f90:	e002      	b.n	8001f98 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	3b01      	subs	r3, #1
 8001f96:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f98:	4b14      	ldr	r3, [pc, #80]	@ (8001fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f9a:	695b      	ldr	r3, [r3, #20]
 8001f9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fa4:	d102      	bne.n	8001fac <HAL_PWREx_ControlVoltageScaling+0x60>
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d1f2      	bne.n	8001f92 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001fac:	4b0f      	ldr	r3, [pc, #60]	@ (8001fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fae:	695b      	ldr	r3, [r3, #20]
 8001fb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fb8:	d110      	bne.n	8001fdc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e00f      	b.n	8001fde <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001fc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fca:	d007      	beq.n	8001fdc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001fcc:	4b07      	ldr	r3, [pc, #28]	@ (8001fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001fd4:	4a05      	ldr	r2, [pc, #20]	@ (8001fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fd6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fda:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3714      	adds	r7, #20
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	40007000 	.word	0x40007000
 8001ff0:	20000000 	.word	0x20000000
 8001ff4:	431bde83 	.word	0x431bde83

08001ff8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b088      	sub	sp, #32
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d101      	bne.n	800200a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e3ca      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800200a:	4b97      	ldr	r3, [pc, #604]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f003 030c 	and.w	r3, r3, #12
 8002012:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002014:	4b94      	ldr	r3, [pc, #592]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	f003 0303 	and.w	r3, r3, #3
 800201c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0310 	and.w	r3, r3, #16
 8002026:	2b00      	cmp	r3, #0
 8002028:	f000 80e4 	beq.w	80021f4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d007      	beq.n	8002042 <HAL_RCC_OscConfig+0x4a>
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	2b0c      	cmp	r3, #12
 8002036:	f040 808b 	bne.w	8002150 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	2b01      	cmp	r3, #1
 800203e:	f040 8087 	bne.w	8002150 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002042:	4b89      	ldr	r3, [pc, #548]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d005      	beq.n	800205a <HAL_RCC_OscConfig+0x62>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	699b      	ldr	r3, [r3, #24]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d101      	bne.n	800205a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e3a2      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6a1a      	ldr	r2, [r3, #32]
 800205e:	4b82      	ldr	r3, [pc, #520]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0308 	and.w	r3, r3, #8
 8002066:	2b00      	cmp	r3, #0
 8002068:	d004      	beq.n	8002074 <HAL_RCC_OscConfig+0x7c>
 800206a:	4b7f      	ldr	r3, [pc, #508]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002072:	e005      	b.n	8002080 <HAL_RCC_OscConfig+0x88>
 8002074:	4b7c      	ldr	r3, [pc, #496]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 8002076:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800207a:	091b      	lsrs	r3, r3, #4
 800207c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002080:	4293      	cmp	r3, r2
 8002082:	d223      	bcs.n	80020cc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6a1b      	ldr	r3, [r3, #32]
 8002088:	4618      	mov	r0, r3
 800208a:	f000 fd55 	bl	8002b38 <RCC_SetFlashLatencyFromMSIRange>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e383      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002098:	4b73      	ldr	r3, [pc, #460]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a72      	ldr	r2, [pc, #456]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 800209e:	f043 0308 	orr.w	r3, r3, #8
 80020a2:	6013      	str	r3, [r2, #0]
 80020a4:	4b70      	ldr	r3, [pc, #448]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6a1b      	ldr	r3, [r3, #32]
 80020b0:	496d      	ldr	r1, [pc, #436]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80020b2:	4313      	orrs	r3, r2
 80020b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020b6:	4b6c      	ldr	r3, [pc, #432]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	69db      	ldr	r3, [r3, #28]
 80020c2:	021b      	lsls	r3, r3, #8
 80020c4:	4968      	ldr	r1, [pc, #416]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	604b      	str	r3, [r1, #4]
 80020ca:	e025      	b.n	8002118 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020cc:	4b66      	ldr	r3, [pc, #408]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a65      	ldr	r2, [pc, #404]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80020d2:	f043 0308 	orr.w	r3, r3, #8
 80020d6:	6013      	str	r3, [r2, #0]
 80020d8:	4b63      	ldr	r3, [pc, #396]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6a1b      	ldr	r3, [r3, #32]
 80020e4:	4960      	ldr	r1, [pc, #384]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80020e6:	4313      	orrs	r3, r2
 80020e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020ea:	4b5f      	ldr	r3, [pc, #380]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	69db      	ldr	r3, [r3, #28]
 80020f6:	021b      	lsls	r3, r3, #8
 80020f8:	495b      	ldr	r1, [pc, #364]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80020fa:	4313      	orrs	r3, r2
 80020fc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d109      	bne.n	8002118 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a1b      	ldr	r3, [r3, #32]
 8002108:	4618      	mov	r0, r3
 800210a:	f000 fd15 	bl	8002b38 <RCC_SetFlashLatencyFromMSIRange>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e343      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002118:	f000 fc4a 	bl	80029b0 <HAL_RCC_GetSysClockFreq>
 800211c:	4602      	mov	r2, r0
 800211e:	4b52      	ldr	r3, [pc, #328]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	091b      	lsrs	r3, r3, #4
 8002124:	f003 030f 	and.w	r3, r3, #15
 8002128:	4950      	ldr	r1, [pc, #320]	@ (800226c <HAL_RCC_OscConfig+0x274>)
 800212a:	5ccb      	ldrb	r3, [r1, r3]
 800212c:	f003 031f 	and.w	r3, r3, #31
 8002130:	fa22 f303 	lsr.w	r3, r2, r3
 8002134:	4a4e      	ldr	r2, [pc, #312]	@ (8002270 <HAL_RCC_OscConfig+0x278>)
 8002136:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002138:	4b4e      	ldr	r3, [pc, #312]	@ (8002274 <HAL_RCC_OscConfig+0x27c>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4618      	mov	r0, r3
 800213e:	f7ff faf3 	bl	8001728 <HAL_InitTick>
 8002142:	4603      	mov	r3, r0
 8002144:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002146:	7bfb      	ldrb	r3, [r7, #15]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d052      	beq.n	80021f2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800214c:	7bfb      	ldrb	r3, [r7, #15]
 800214e:	e327      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	699b      	ldr	r3, [r3, #24]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d032      	beq.n	80021be <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002158:	4b43      	ldr	r3, [pc, #268]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a42      	ldr	r2, [pc, #264]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 800215e:	f043 0301 	orr.w	r3, r3, #1
 8002162:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002164:	f7ff fb30 	bl	80017c8 <HAL_GetTick>
 8002168:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800216a:	e008      	b.n	800217e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800216c:	f7ff fb2c 	bl	80017c8 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d901      	bls.n	800217e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e310      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800217e:	4b3a      	ldr	r3, [pc, #232]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	2b00      	cmp	r3, #0
 8002188:	d0f0      	beq.n	800216c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800218a:	4b37      	ldr	r3, [pc, #220]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a36      	ldr	r2, [pc, #216]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 8002190:	f043 0308 	orr.w	r3, r3, #8
 8002194:	6013      	str	r3, [r2, #0]
 8002196:	4b34      	ldr	r3, [pc, #208]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a1b      	ldr	r3, [r3, #32]
 80021a2:	4931      	ldr	r1, [pc, #196]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80021a4:	4313      	orrs	r3, r2
 80021a6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021a8:	4b2f      	ldr	r3, [pc, #188]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	69db      	ldr	r3, [r3, #28]
 80021b4:	021b      	lsls	r3, r3, #8
 80021b6:	492c      	ldr	r1, [pc, #176]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80021b8:	4313      	orrs	r3, r2
 80021ba:	604b      	str	r3, [r1, #4]
 80021bc:	e01a      	b.n	80021f4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80021be:	4b2a      	ldr	r3, [pc, #168]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a29      	ldr	r2, [pc, #164]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80021c4:	f023 0301 	bic.w	r3, r3, #1
 80021c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80021ca:	f7ff fafd 	bl	80017c8 <HAL_GetTick>
 80021ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80021d0:	e008      	b.n	80021e4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021d2:	f7ff faf9 	bl	80017c8 <HAL_GetTick>
 80021d6:	4602      	mov	r2, r0
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d901      	bls.n	80021e4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80021e0:	2303      	movs	r3, #3
 80021e2:	e2dd      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80021e4:	4b20      	ldr	r3, [pc, #128]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0302 	and.w	r3, r3, #2
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d1f0      	bne.n	80021d2 <HAL_RCC_OscConfig+0x1da>
 80021f0:	e000      	b.n	80021f4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021f2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d074      	beq.n	80022ea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	2b08      	cmp	r3, #8
 8002204:	d005      	beq.n	8002212 <HAL_RCC_OscConfig+0x21a>
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	2b0c      	cmp	r3, #12
 800220a:	d10e      	bne.n	800222a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	2b03      	cmp	r3, #3
 8002210:	d10b      	bne.n	800222a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002212:	4b15      	ldr	r3, [pc, #84]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d064      	beq.n	80022e8 <HAL_RCC_OscConfig+0x2f0>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d160      	bne.n	80022e8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e2ba      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002232:	d106      	bne.n	8002242 <HAL_RCC_OscConfig+0x24a>
 8002234:	4b0c      	ldr	r3, [pc, #48]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a0b      	ldr	r2, [pc, #44]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 800223a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800223e:	6013      	str	r3, [r2, #0]
 8002240:	e026      	b.n	8002290 <HAL_RCC_OscConfig+0x298>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800224a:	d115      	bne.n	8002278 <HAL_RCC_OscConfig+0x280>
 800224c:	4b06      	ldr	r3, [pc, #24]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a05      	ldr	r2, [pc, #20]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 8002252:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002256:	6013      	str	r3, [r2, #0]
 8002258:	4b03      	ldr	r3, [pc, #12]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a02      	ldr	r2, [pc, #8]	@ (8002268 <HAL_RCC_OscConfig+0x270>)
 800225e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002262:	6013      	str	r3, [r2, #0]
 8002264:	e014      	b.n	8002290 <HAL_RCC_OscConfig+0x298>
 8002266:	bf00      	nop
 8002268:	40021000 	.word	0x40021000
 800226c:	08007d84 	.word	0x08007d84
 8002270:	20000000 	.word	0x20000000
 8002274:	20000004 	.word	0x20000004
 8002278:	4ba0      	ldr	r3, [pc, #640]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a9f      	ldr	r2, [pc, #636]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 800227e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002282:	6013      	str	r3, [r2, #0]
 8002284:	4b9d      	ldr	r3, [pc, #628]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a9c      	ldr	r2, [pc, #624]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 800228a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800228e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d013      	beq.n	80022c0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002298:	f7ff fa96 	bl	80017c8 <HAL_GetTick>
 800229c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800229e:	e008      	b.n	80022b2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022a0:	f7ff fa92 	bl	80017c8 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b64      	cmp	r3, #100	@ 0x64
 80022ac:	d901      	bls.n	80022b2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	e276      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022b2:	4b92      	ldr	r3, [pc, #584]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d0f0      	beq.n	80022a0 <HAL_RCC_OscConfig+0x2a8>
 80022be:	e014      	b.n	80022ea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c0:	f7ff fa82 	bl	80017c8 <HAL_GetTick>
 80022c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80022c6:	e008      	b.n	80022da <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022c8:	f7ff fa7e 	bl	80017c8 <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	2b64      	cmp	r3, #100	@ 0x64
 80022d4:	d901      	bls.n	80022da <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e262      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80022da:	4b88      	ldr	r3, [pc, #544]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d1f0      	bne.n	80022c8 <HAL_RCC_OscConfig+0x2d0>
 80022e6:	e000      	b.n	80022ea <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d060      	beq.n	80023b8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	2b04      	cmp	r3, #4
 80022fa:	d005      	beq.n	8002308 <HAL_RCC_OscConfig+0x310>
 80022fc:	69bb      	ldr	r3, [r7, #24]
 80022fe:	2b0c      	cmp	r3, #12
 8002300:	d119      	bne.n	8002336 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	2b02      	cmp	r3, #2
 8002306:	d116      	bne.n	8002336 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002308:	4b7c      	ldr	r3, [pc, #496]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002310:	2b00      	cmp	r3, #0
 8002312:	d005      	beq.n	8002320 <HAL_RCC_OscConfig+0x328>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d101      	bne.n	8002320 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e23f      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002320:	4b76      	ldr	r3, [pc, #472]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	691b      	ldr	r3, [r3, #16]
 800232c:	061b      	lsls	r3, r3, #24
 800232e:	4973      	ldr	r1, [pc, #460]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 8002330:	4313      	orrs	r3, r2
 8002332:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002334:	e040      	b.n	80023b8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d023      	beq.n	8002386 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800233e:	4b6f      	ldr	r3, [pc, #444]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a6e      	ldr	r2, [pc, #440]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 8002344:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002348:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800234a:	f7ff fa3d 	bl	80017c8 <HAL_GetTick>
 800234e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002350:	e008      	b.n	8002364 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002352:	f7ff fa39 	bl	80017c8 <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	2b02      	cmp	r3, #2
 800235e:	d901      	bls.n	8002364 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002360:	2303      	movs	r3, #3
 8002362:	e21d      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002364:	4b65      	ldr	r3, [pc, #404]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800236c:	2b00      	cmp	r3, #0
 800236e:	d0f0      	beq.n	8002352 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002370:	4b62      	ldr	r3, [pc, #392]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	691b      	ldr	r3, [r3, #16]
 800237c:	061b      	lsls	r3, r3, #24
 800237e:	495f      	ldr	r1, [pc, #380]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 8002380:	4313      	orrs	r3, r2
 8002382:	604b      	str	r3, [r1, #4]
 8002384:	e018      	b.n	80023b8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002386:	4b5d      	ldr	r3, [pc, #372]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a5c      	ldr	r2, [pc, #368]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 800238c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002390:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002392:	f7ff fa19 	bl	80017c8 <HAL_GetTick>
 8002396:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002398:	e008      	b.n	80023ac <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800239a:	f7ff fa15 	bl	80017c8 <HAL_GetTick>
 800239e:	4602      	mov	r2, r0
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	2b02      	cmp	r3, #2
 80023a6:	d901      	bls.n	80023ac <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80023a8:	2303      	movs	r3, #3
 80023aa:	e1f9      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023ac:	4b53      	ldr	r3, [pc, #332]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d1f0      	bne.n	800239a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0308 	and.w	r3, r3, #8
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d03c      	beq.n	800243e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	695b      	ldr	r3, [r3, #20]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d01c      	beq.n	8002406 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023cc:	4b4b      	ldr	r3, [pc, #300]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 80023ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023d2:	4a4a      	ldr	r2, [pc, #296]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 80023d4:	f043 0301 	orr.w	r3, r3, #1
 80023d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023dc:	f7ff f9f4 	bl	80017c8 <HAL_GetTick>
 80023e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023e4:	f7ff f9f0 	bl	80017c8 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e1d4      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023f6:	4b41      	ldr	r3, [pc, #260]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 80023f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023fc:	f003 0302 	and.w	r3, r3, #2
 8002400:	2b00      	cmp	r3, #0
 8002402:	d0ef      	beq.n	80023e4 <HAL_RCC_OscConfig+0x3ec>
 8002404:	e01b      	b.n	800243e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002406:	4b3d      	ldr	r3, [pc, #244]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 8002408:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800240c:	4a3b      	ldr	r2, [pc, #236]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 800240e:	f023 0301 	bic.w	r3, r3, #1
 8002412:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002416:	f7ff f9d7 	bl	80017c8 <HAL_GetTick>
 800241a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800241c:	e008      	b.n	8002430 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800241e:	f7ff f9d3 	bl	80017c8 <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d901      	bls.n	8002430 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e1b7      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002430:	4b32      	ldr	r3, [pc, #200]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 8002432:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002436:	f003 0302 	and.w	r3, r3, #2
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1ef      	bne.n	800241e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0304 	and.w	r3, r3, #4
 8002446:	2b00      	cmp	r3, #0
 8002448:	f000 80a6 	beq.w	8002598 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800244c:	2300      	movs	r3, #0
 800244e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002450:	4b2a      	ldr	r3, [pc, #168]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 8002452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002454:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d10d      	bne.n	8002478 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800245c:	4b27      	ldr	r3, [pc, #156]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 800245e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002460:	4a26      	ldr	r2, [pc, #152]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 8002462:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002466:	6593      	str	r3, [r2, #88]	@ 0x58
 8002468:	4b24      	ldr	r3, [pc, #144]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 800246a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800246c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002470:	60bb      	str	r3, [r7, #8]
 8002472:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002474:	2301      	movs	r3, #1
 8002476:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002478:	4b21      	ldr	r3, [pc, #132]	@ (8002500 <HAL_RCC_OscConfig+0x508>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002480:	2b00      	cmp	r3, #0
 8002482:	d118      	bne.n	80024b6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002484:	4b1e      	ldr	r3, [pc, #120]	@ (8002500 <HAL_RCC_OscConfig+0x508>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a1d      	ldr	r2, [pc, #116]	@ (8002500 <HAL_RCC_OscConfig+0x508>)
 800248a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800248e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002490:	f7ff f99a 	bl	80017c8 <HAL_GetTick>
 8002494:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002496:	e008      	b.n	80024aa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002498:	f7ff f996 	bl	80017c8 <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e17a      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024aa:	4b15      	ldr	r3, [pc, #84]	@ (8002500 <HAL_RCC_OscConfig+0x508>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d0f0      	beq.n	8002498 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d108      	bne.n	80024d0 <HAL_RCC_OscConfig+0x4d8>
 80024be:	4b0f      	ldr	r3, [pc, #60]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 80024c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024c4:	4a0d      	ldr	r2, [pc, #52]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 80024c6:	f043 0301 	orr.w	r3, r3, #1
 80024ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024ce:	e029      	b.n	8002524 <HAL_RCC_OscConfig+0x52c>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	2b05      	cmp	r3, #5
 80024d6:	d115      	bne.n	8002504 <HAL_RCC_OscConfig+0x50c>
 80024d8:	4b08      	ldr	r3, [pc, #32]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 80024da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024de:	4a07      	ldr	r2, [pc, #28]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 80024e0:	f043 0304 	orr.w	r3, r3, #4
 80024e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024e8:	4b04      	ldr	r3, [pc, #16]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 80024ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ee:	4a03      	ldr	r2, [pc, #12]	@ (80024fc <HAL_RCC_OscConfig+0x504>)
 80024f0:	f043 0301 	orr.w	r3, r3, #1
 80024f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024f8:	e014      	b.n	8002524 <HAL_RCC_OscConfig+0x52c>
 80024fa:	bf00      	nop
 80024fc:	40021000 	.word	0x40021000
 8002500:	40007000 	.word	0x40007000
 8002504:	4b9c      	ldr	r3, [pc, #624]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 8002506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800250a:	4a9b      	ldr	r2, [pc, #620]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 800250c:	f023 0301 	bic.w	r3, r3, #1
 8002510:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002514:	4b98      	ldr	r3, [pc, #608]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 8002516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800251a:	4a97      	ldr	r2, [pc, #604]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 800251c:	f023 0304 	bic.w	r3, r3, #4
 8002520:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d016      	beq.n	800255a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800252c:	f7ff f94c 	bl	80017c8 <HAL_GetTick>
 8002530:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002532:	e00a      	b.n	800254a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002534:	f7ff f948 	bl	80017c8 <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002542:	4293      	cmp	r3, r2
 8002544:	d901      	bls.n	800254a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e12a      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800254a:	4b8b      	ldr	r3, [pc, #556]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 800254c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002550:	f003 0302 	and.w	r3, r3, #2
 8002554:	2b00      	cmp	r3, #0
 8002556:	d0ed      	beq.n	8002534 <HAL_RCC_OscConfig+0x53c>
 8002558:	e015      	b.n	8002586 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800255a:	f7ff f935 	bl	80017c8 <HAL_GetTick>
 800255e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002560:	e00a      	b.n	8002578 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002562:	f7ff f931 	bl	80017c8 <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002570:	4293      	cmp	r3, r2
 8002572:	d901      	bls.n	8002578 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e113      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002578:	4b7f      	ldr	r3, [pc, #508]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 800257a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d1ed      	bne.n	8002562 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002586:	7ffb      	ldrb	r3, [r7, #31]
 8002588:	2b01      	cmp	r3, #1
 800258a:	d105      	bne.n	8002598 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800258c:	4b7a      	ldr	r3, [pc, #488]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 800258e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002590:	4a79      	ldr	r2, [pc, #484]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 8002592:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002596:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800259c:	2b00      	cmp	r3, #0
 800259e:	f000 80fe 	beq.w	800279e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	f040 80d0 	bne.w	800274c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80025ac:	4b72      	ldr	r3, [pc, #456]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	f003 0203 	and.w	r2, r3, #3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025bc:	429a      	cmp	r2, r3
 80025be:	d130      	bne.n	8002622 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ca:	3b01      	subs	r3, #1
 80025cc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d127      	bne.n	8002622 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025dc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025de:	429a      	cmp	r2, r3
 80025e0:	d11f      	bne.n	8002622 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80025ec:	2a07      	cmp	r2, #7
 80025ee:	bf14      	ite	ne
 80025f0:	2201      	movne	r2, #1
 80025f2:	2200      	moveq	r2, #0
 80025f4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d113      	bne.n	8002622 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002604:	085b      	lsrs	r3, r3, #1
 8002606:	3b01      	subs	r3, #1
 8002608:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800260a:	429a      	cmp	r2, r3
 800260c:	d109      	bne.n	8002622 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002618:	085b      	lsrs	r3, r3, #1
 800261a:	3b01      	subs	r3, #1
 800261c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800261e:	429a      	cmp	r2, r3
 8002620:	d06e      	beq.n	8002700 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	2b0c      	cmp	r3, #12
 8002626:	d069      	beq.n	80026fc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002628:	4b53      	ldr	r3, [pc, #332]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d105      	bne.n	8002640 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002634:	4b50      	ldr	r3, [pc, #320]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e0ad      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002644:	4b4c      	ldr	r3, [pc, #304]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a4b      	ldr	r2, [pc, #300]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 800264a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800264e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002650:	f7ff f8ba 	bl	80017c8 <HAL_GetTick>
 8002654:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002656:	e008      	b.n	800266a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002658:	f7ff f8b6 	bl	80017c8 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b02      	cmp	r3, #2
 8002664:	d901      	bls.n	800266a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e09a      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800266a:	4b43      	ldr	r3, [pc, #268]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d1f0      	bne.n	8002658 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002676:	4b40      	ldr	r3, [pc, #256]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 8002678:	68da      	ldr	r2, [r3, #12]
 800267a:	4b40      	ldr	r3, [pc, #256]	@ (800277c <HAL_RCC_OscConfig+0x784>)
 800267c:	4013      	ands	r3, r2
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002686:	3a01      	subs	r2, #1
 8002688:	0112      	lsls	r2, r2, #4
 800268a:	4311      	orrs	r1, r2
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002690:	0212      	lsls	r2, r2, #8
 8002692:	4311      	orrs	r1, r2
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002698:	0852      	lsrs	r2, r2, #1
 800269a:	3a01      	subs	r2, #1
 800269c:	0552      	lsls	r2, r2, #21
 800269e:	4311      	orrs	r1, r2
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80026a4:	0852      	lsrs	r2, r2, #1
 80026a6:	3a01      	subs	r2, #1
 80026a8:	0652      	lsls	r2, r2, #25
 80026aa:	4311      	orrs	r1, r2
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80026b0:	0912      	lsrs	r2, r2, #4
 80026b2:	0452      	lsls	r2, r2, #17
 80026b4:	430a      	orrs	r2, r1
 80026b6:	4930      	ldr	r1, [pc, #192]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 80026b8:	4313      	orrs	r3, r2
 80026ba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80026bc:	4b2e      	ldr	r3, [pc, #184]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a2d      	ldr	r2, [pc, #180]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 80026c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026c6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	4a2a      	ldr	r2, [pc, #168]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 80026ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026d2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80026d4:	f7ff f878 	bl	80017c8 <HAL_GetTick>
 80026d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026da:	e008      	b.n	80026ee <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026dc:	f7ff f874 	bl	80017c8 <HAL_GetTick>
 80026e0:	4602      	mov	r2, r0
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d901      	bls.n	80026ee <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80026ea:	2303      	movs	r3, #3
 80026ec:	e058      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ee:	4b22      	ldr	r3, [pc, #136]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d0f0      	beq.n	80026dc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026fa:	e050      	b.n	800279e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e04f      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002700:	4b1d      	ldr	r3, [pc, #116]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002708:	2b00      	cmp	r3, #0
 800270a:	d148      	bne.n	800279e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800270c:	4b1a      	ldr	r3, [pc, #104]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a19      	ldr	r2, [pc, #100]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 8002712:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002716:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002718:	4b17      	ldr	r3, [pc, #92]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	4a16      	ldr	r2, [pc, #88]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 800271e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002722:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002724:	f7ff f850 	bl	80017c8 <HAL_GetTick>
 8002728:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800272a:	e008      	b.n	800273e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800272c:	f7ff f84c 	bl	80017c8 <HAL_GetTick>
 8002730:	4602      	mov	r2, r0
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b02      	cmp	r3, #2
 8002738:	d901      	bls.n	800273e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e030      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800273e:	4b0e      	ldr	r3, [pc, #56]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d0f0      	beq.n	800272c <HAL_RCC_OscConfig+0x734>
 800274a:	e028      	b.n	800279e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	2b0c      	cmp	r3, #12
 8002750:	d023      	beq.n	800279a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002752:	4b09      	ldr	r3, [pc, #36]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a08      	ldr	r2, [pc, #32]	@ (8002778 <HAL_RCC_OscConfig+0x780>)
 8002758:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800275c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800275e:	f7ff f833 	bl	80017c8 <HAL_GetTick>
 8002762:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002764:	e00c      	b.n	8002780 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002766:	f7ff f82f 	bl	80017c8 <HAL_GetTick>
 800276a:	4602      	mov	r2, r0
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	1ad3      	subs	r3, r2, r3
 8002770:	2b02      	cmp	r3, #2
 8002772:	d905      	bls.n	8002780 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002774:	2303      	movs	r3, #3
 8002776:	e013      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
 8002778:	40021000 	.word	0x40021000
 800277c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002780:	4b09      	ldr	r3, [pc, #36]	@ (80027a8 <HAL_RCC_OscConfig+0x7b0>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d1ec      	bne.n	8002766 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800278c:	4b06      	ldr	r3, [pc, #24]	@ (80027a8 <HAL_RCC_OscConfig+0x7b0>)
 800278e:	68da      	ldr	r2, [r3, #12]
 8002790:	4905      	ldr	r1, [pc, #20]	@ (80027a8 <HAL_RCC_OscConfig+0x7b0>)
 8002792:	4b06      	ldr	r3, [pc, #24]	@ (80027ac <HAL_RCC_OscConfig+0x7b4>)
 8002794:	4013      	ands	r3, r2
 8002796:	60cb      	str	r3, [r1, #12]
 8002798:	e001      	b.n	800279e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e000      	b.n	80027a0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3720      	adds	r7, #32
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	40021000 	.word	0x40021000
 80027ac:	feeefffc 	.word	0xfeeefffc

080027b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d101      	bne.n	80027c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e0e7      	b.n	8002994 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027c4:	4b75      	ldr	r3, [pc, #468]	@ (800299c <HAL_RCC_ClockConfig+0x1ec>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0307 	and.w	r3, r3, #7
 80027cc:	683a      	ldr	r2, [r7, #0]
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d910      	bls.n	80027f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027d2:	4b72      	ldr	r3, [pc, #456]	@ (800299c <HAL_RCC_ClockConfig+0x1ec>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f023 0207 	bic.w	r2, r3, #7
 80027da:	4970      	ldr	r1, [pc, #448]	@ (800299c <HAL_RCC_ClockConfig+0x1ec>)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	4313      	orrs	r3, r2
 80027e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027e2:	4b6e      	ldr	r3, [pc, #440]	@ (800299c <HAL_RCC_ClockConfig+0x1ec>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0307 	and.w	r3, r3, #7
 80027ea:	683a      	ldr	r2, [r7, #0]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d001      	beq.n	80027f4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e0cf      	b.n	8002994 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d010      	beq.n	8002822 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	689a      	ldr	r2, [r3, #8]
 8002804:	4b66      	ldr	r3, [pc, #408]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800280c:	429a      	cmp	r2, r3
 800280e:	d908      	bls.n	8002822 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002810:	4b63      	ldr	r3, [pc, #396]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	4960      	ldr	r1, [pc, #384]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 800281e:	4313      	orrs	r3, r2
 8002820:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	2b00      	cmp	r3, #0
 800282c:	d04c      	beq.n	80028c8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	2b03      	cmp	r3, #3
 8002834:	d107      	bne.n	8002846 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002836:	4b5a      	ldr	r3, [pc, #360]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d121      	bne.n	8002886 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e0a6      	b.n	8002994 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	2b02      	cmp	r3, #2
 800284c:	d107      	bne.n	800285e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800284e:	4b54      	ldr	r3, [pc, #336]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d115      	bne.n	8002886 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e09a      	b.n	8002994 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d107      	bne.n	8002876 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002866:	4b4e      	ldr	r3, [pc, #312]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	2b00      	cmp	r3, #0
 8002870:	d109      	bne.n	8002886 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e08e      	b.n	8002994 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002876:	4b4a      	ldr	r3, [pc, #296]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e086      	b.n	8002994 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002886:	4b46      	ldr	r3, [pc, #280]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f023 0203 	bic.w	r2, r3, #3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	4943      	ldr	r1, [pc, #268]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002894:	4313      	orrs	r3, r2
 8002896:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002898:	f7fe ff96 	bl	80017c8 <HAL_GetTick>
 800289c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800289e:	e00a      	b.n	80028b6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028a0:	f7fe ff92 	bl	80017c8 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e06e      	b.n	8002994 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028b6:	4b3a      	ldr	r3, [pc, #232]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	f003 020c 	and.w	r2, r3, #12
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d1eb      	bne.n	80028a0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d010      	beq.n	80028f6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689a      	ldr	r2, [r3, #8]
 80028d8:	4b31      	ldr	r3, [pc, #196]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d208      	bcs.n	80028f6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028e4:	4b2e      	ldr	r3, [pc, #184]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	492b      	ldr	r1, [pc, #172]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028f6:	4b29      	ldr	r3, [pc, #164]	@ (800299c <HAL_RCC_ClockConfig+0x1ec>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	683a      	ldr	r2, [r7, #0]
 8002900:	429a      	cmp	r2, r3
 8002902:	d210      	bcs.n	8002926 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002904:	4b25      	ldr	r3, [pc, #148]	@ (800299c <HAL_RCC_ClockConfig+0x1ec>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f023 0207 	bic.w	r2, r3, #7
 800290c:	4923      	ldr	r1, [pc, #140]	@ (800299c <HAL_RCC_ClockConfig+0x1ec>)
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	4313      	orrs	r3, r2
 8002912:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002914:	4b21      	ldr	r3, [pc, #132]	@ (800299c <HAL_RCC_ClockConfig+0x1ec>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0307 	and.w	r3, r3, #7
 800291c:	683a      	ldr	r2, [r7, #0]
 800291e:	429a      	cmp	r2, r3
 8002920:	d001      	beq.n	8002926 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e036      	b.n	8002994 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0304 	and.w	r3, r3, #4
 800292e:	2b00      	cmp	r3, #0
 8002930:	d008      	beq.n	8002944 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002932:	4b1b      	ldr	r3, [pc, #108]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	4918      	ldr	r1, [pc, #96]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002940:	4313      	orrs	r3, r2
 8002942:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0308 	and.w	r3, r3, #8
 800294c:	2b00      	cmp	r3, #0
 800294e:	d009      	beq.n	8002964 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002950:	4b13      	ldr	r3, [pc, #76]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	691b      	ldr	r3, [r3, #16]
 800295c:	00db      	lsls	r3, r3, #3
 800295e:	4910      	ldr	r1, [pc, #64]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002960:	4313      	orrs	r3, r2
 8002962:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002964:	f000 f824 	bl	80029b0 <HAL_RCC_GetSysClockFreq>
 8002968:	4602      	mov	r2, r0
 800296a:	4b0d      	ldr	r3, [pc, #52]	@ (80029a0 <HAL_RCC_ClockConfig+0x1f0>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	091b      	lsrs	r3, r3, #4
 8002970:	f003 030f 	and.w	r3, r3, #15
 8002974:	490b      	ldr	r1, [pc, #44]	@ (80029a4 <HAL_RCC_ClockConfig+0x1f4>)
 8002976:	5ccb      	ldrb	r3, [r1, r3]
 8002978:	f003 031f 	and.w	r3, r3, #31
 800297c:	fa22 f303 	lsr.w	r3, r2, r3
 8002980:	4a09      	ldr	r2, [pc, #36]	@ (80029a8 <HAL_RCC_ClockConfig+0x1f8>)
 8002982:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002984:	4b09      	ldr	r3, [pc, #36]	@ (80029ac <HAL_RCC_ClockConfig+0x1fc>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4618      	mov	r0, r3
 800298a:	f7fe fecd 	bl	8001728 <HAL_InitTick>
 800298e:	4603      	mov	r3, r0
 8002990:	72fb      	strb	r3, [r7, #11]

  return status;
 8002992:	7afb      	ldrb	r3, [r7, #11]
}
 8002994:	4618      	mov	r0, r3
 8002996:	3710      	adds	r7, #16
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40022000 	.word	0x40022000
 80029a0:	40021000 	.word	0x40021000
 80029a4:	08007d84 	.word	0x08007d84
 80029a8:	20000000 	.word	0x20000000
 80029ac:	20000004 	.word	0x20000004

080029b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b089      	sub	sp, #36	@ 0x24
 80029b4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80029b6:	2300      	movs	r3, #0
 80029b8:	61fb      	str	r3, [r7, #28]
 80029ba:	2300      	movs	r3, #0
 80029bc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029be:	4b3e      	ldr	r3, [pc, #248]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x108>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 030c 	and.w	r3, r3, #12
 80029c6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029c8:	4b3b      	ldr	r3, [pc, #236]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x108>)
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	f003 0303 	and.w	r3, r3, #3
 80029d0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d005      	beq.n	80029e4 <HAL_RCC_GetSysClockFreq+0x34>
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	2b0c      	cmp	r3, #12
 80029dc:	d121      	bne.n	8002a22 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d11e      	bne.n	8002a22 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80029e4:	4b34      	ldr	r3, [pc, #208]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x108>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0308 	and.w	r3, r3, #8
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d107      	bne.n	8002a00 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80029f0:	4b31      	ldr	r3, [pc, #196]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x108>)
 80029f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029f6:	0a1b      	lsrs	r3, r3, #8
 80029f8:	f003 030f 	and.w	r3, r3, #15
 80029fc:	61fb      	str	r3, [r7, #28]
 80029fe:	e005      	b.n	8002a0c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002a00:	4b2d      	ldr	r3, [pc, #180]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	091b      	lsrs	r3, r3, #4
 8002a06:	f003 030f 	and.w	r3, r3, #15
 8002a0a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002a0c:	4a2b      	ldr	r2, [pc, #172]	@ (8002abc <HAL_RCC_GetSysClockFreq+0x10c>)
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a14:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d10d      	bne.n	8002a38 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002a1c:	69fb      	ldr	r3, [r7, #28]
 8002a1e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a20:	e00a      	b.n	8002a38 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	2b04      	cmp	r3, #4
 8002a26:	d102      	bne.n	8002a2e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002a28:	4b25      	ldr	r3, [pc, #148]	@ (8002ac0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a2a:	61bb      	str	r3, [r7, #24]
 8002a2c:	e004      	b.n	8002a38 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	2b08      	cmp	r3, #8
 8002a32:	d101      	bne.n	8002a38 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a34:	4b23      	ldr	r3, [pc, #140]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002a36:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	2b0c      	cmp	r3, #12
 8002a3c:	d134      	bne.n	8002aa8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	f003 0303 	and.w	r3, r3, #3
 8002a46:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d003      	beq.n	8002a56 <HAL_RCC_GetSysClockFreq+0xa6>
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	2b03      	cmp	r3, #3
 8002a52:	d003      	beq.n	8002a5c <HAL_RCC_GetSysClockFreq+0xac>
 8002a54:	e005      	b.n	8002a62 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002a56:	4b1a      	ldr	r3, [pc, #104]	@ (8002ac0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a58:	617b      	str	r3, [r7, #20]
      break;
 8002a5a:	e005      	b.n	8002a68 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002a5c:	4b19      	ldr	r3, [pc, #100]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002a5e:	617b      	str	r3, [r7, #20]
      break;
 8002a60:	e002      	b.n	8002a68 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	617b      	str	r3, [r7, #20]
      break;
 8002a66:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a68:	4b13      	ldr	r3, [pc, #76]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	091b      	lsrs	r3, r3, #4
 8002a6e:	f003 0307 	and.w	r3, r3, #7
 8002a72:	3301      	adds	r3, #1
 8002a74:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002a76:	4b10      	ldr	r3, [pc, #64]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	0a1b      	lsrs	r3, r3, #8
 8002a7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a80:	697a      	ldr	r2, [r7, #20]
 8002a82:	fb03 f202 	mul.w	r2, r3, r2
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a8c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	0e5b      	lsrs	r3, r3, #25
 8002a94:	f003 0303 	and.w	r3, r3, #3
 8002a98:	3301      	adds	r3, #1
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002a9e:	697a      	ldr	r2, [r7, #20]
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002aa8:	69bb      	ldr	r3, [r7, #24]
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3724      	adds	r7, #36	@ 0x24
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	08007d9c 	.word	0x08007d9c
 8002ac0:	00f42400 	.word	0x00f42400
 8002ac4:	007a1200 	.word	0x007a1200

08002ac8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002acc:	4b03      	ldr	r3, [pc, #12]	@ (8002adc <HAL_RCC_GetHCLKFreq+0x14>)
 8002ace:	681b      	ldr	r3, [r3, #0]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	20000000 	.word	0x20000000

08002ae0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002ae4:	f7ff fff0 	bl	8002ac8 <HAL_RCC_GetHCLKFreq>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	4b06      	ldr	r3, [pc, #24]	@ (8002b04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	0a1b      	lsrs	r3, r3, #8
 8002af0:	f003 0307 	and.w	r3, r3, #7
 8002af4:	4904      	ldr	r1, [pc, #16]	@ (8002b08 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002af6:	5ccb      	ldrb	r3, [r1, r3]
 8002af8:	f003 031f 	and.w	r3, r3, #31
 8002afc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	40021000 	.word	0x40021000
 8002b08:	08007d94 	.word	0x08007d94

08002b0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002b10:	f7ff ffda 	bl	8002ac8 <HAL_RCC_GetHCLKFreq>
 8002b14:	4602      	mov	r2, r0
 8002b16:	4b06      	ldr	r3, [pc, #24]	@ (8002b30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	0adb      	lsrs	r3, r3, #11
 8002b1c:	f003 0307 	and.w	r3, r3, #7
 8002b20:	4904      	ldr	r1, [pc, #16]	@ (8002b34 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002b22:	5ccb      	ldrb	r3, [r1, r3]
 8002b24:	f003 031f 	and.w	r3, r3, #31
 8002b28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	40021000 	.word	0x40021000
 8002b34:	08007d94 	.word	0x08007d94

08002b38 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002b40:	2300      	movs	r3, #0
 8002b42:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002b44:	4b2a      	ldr	r3, [pc, #168]	@ (8002bf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d003      	beq.n	8002b58 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002b50:	f7ff f9ee 	bl	8001f30 <HAL_PWREx_GetVoltageRange>
 8002b54:	6178      	str	r0, [r7, #20]
 8002b56:	e014      	b.n	8002b82 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b58:	4b25      	ldr	r3, [pc, #148]	@ (8002bf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b5c:	4a24      	ldr	r2, [pc, #144]	@ (8002bf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b62:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b64:	4b22      	ldr	r3, [pc, #136]	@ (8002bf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b6c:	60fb      	str	r3, [r7, #12]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002b70:	f7ff f9de 	bl	8001f30 <HAL_PWREx_GetVoltageRange>
 8002b74:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002b76:	4b1e      	ldr	r3, [pc, #120]	@ (8002bf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b7a:	4a1d      	ldr	r2, [pc, #116]	@ (8002bf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b80:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b88:	d10b      	bne.n	8002ba2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2b80      	cmp	r3, #128	@ 0x80
 8002b8e:	d919      	bls.n	8002bc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2ba0      	cmp	r3, #160	@ 0xa0
 8002b94:	d902      	bls.n	8002b9c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b96:	2302      	movs	r3, #2
 8002b98:	613b      	str	r3, [r7, #16]
 8002b9a:	e013      	b.n	8002bc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	613b      	str	r3, [r7, #16]
 8002ba0:	e010      	b.n	8002bc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2b80      	cmp	r3, #128	@ 0x80
 8002ba6:	d902      	bls.n	8002bae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002ba8:	2303      	movs	r3, #3
 8002baa:	613b      	str	r3, [r7, #16]
 8002bac:	e00a      	b.n	8002bc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2b80      	cmp	r3, #128	@ 0x80
 8002bb2:	d102      	bne.n	8002bba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	613b      	str	r3, [r7, #16]
 8002bb8:	e004      	b.n	8002bc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2b70      	cmp	r3, #112	@ 0x70
 8002bbe:	d101      	bne.n	8002bc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f023 0207 	bic.w	r2, r3, #7
 8002bcc:	4909      	ldr	r1, [pc, #36]	@ (8002bf4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002bd4:	4b07      	ldr	r3, [pc, #28]	@ (8002bf4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0307 	and.w	r3, r3, #7
 8002bdc:	693a      	ldr	r2, [r7, #16]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d001      	beq.n	8002be6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e000      	b.n	8002be8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3718      	adds	r7, #24
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	40022000 	.word	0x40022000

08002bf8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b086      	sub	sp, #24
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c00:	2300      	movs	r3, #0
 8002c02:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c04:	2300      	movs	r3, #0
 8002c06:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d041      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c18:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002c1c:	d02a      	beq.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002c1e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002c22:	d824      	bhi.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002c24:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c28:	d008      	beq.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002c2a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c2e:	d81e      	bhi.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d00a      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002c34:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c38:	d010      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002c3a:	e018      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c3c:	4b86      	ldr	r3, [pc, #536]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	4a85      	ldr	r2, [pc, #532]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c46:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c48:	e015      	b.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	3304      	adds	r3, #4
 8002c4e:	2100      	movs	r1, #0
 8002c50:	4618      	mov	r0, r3
 8002c52:	f000 fabb 	bl	80031cc <RCCEx_PLLSAI1_Config>
 8002c56:	4603      	mov	r3, r0
 8002c58:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c5a:	e00c      	b.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	3320      	adds	r3, #32
 8002c60:	2100      	movs	r1, #0
 8002c62:	4618      	mov	r0, r3
 8002c64:	f000 fba6 	bl	80033b4 <RCCEx_PLLSAI2_Config>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c6c:	e003      	b.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	74fb      	strb	r3, [r7, #19]
      break;
 8002c72:	e000      	b.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002c74:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c76:	7cfb      	ldrb	r3, [r7, #19]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d10b      	bne.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c7c:	4b76      	ldr	r3, [pc, #472]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c82:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c8a:	4973      	ldr	r1, [pc, #460]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002c92:	e001      	b.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c94:	7cfb      	ldrb	r3, [r7, #19]
 8002c96:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d041      	beq.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ca8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002cac:	d02a      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002cae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002cb2:	d824      	bhi.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002cb4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002cb8:	d008      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002cba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002cbe:	d81e      	bhi.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d00a      	beq.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002cc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cc8:	d010      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002cca:	e018      	b.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ccc:	4b62      	ldr	r3, [pc, #392]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	4a61      	ldr	r2, [pc, #388]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cd6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002cd8:	e015      	b.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	3304      	adds	r3, #4
 8002cde:	2100      	movs	r1, #0
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f000 fa73 	bl	80031cc <RCCEx_PLLSAI1_Config>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002cea:	e00c      	b.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	3320      	adds	r3, #32
 8002cf0:	2100      	movs	r1, #0
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f000 fb5e 	bl	80033b4 <RCCEx_PLLSAI2_Config>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002cfc:	e003      	b.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	74fb      	strb	r3, [r7, #19]
      break;
 8002d02:	e000      	b.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002d04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d06:	7cfb      	ldrb	r3, [r7, #19]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d10b      	bne.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002d0c:	4b52      	ldr	r3, [pc, #328]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d12:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d1a:	494f      	ldr	r1, [pc, #316]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002d22:	e001      	b.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d24:	7cfb      	ldrb	r3, [r7, #19]
 8002d26:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	f000 80a0 	beq.w	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d36:	2300      	movs	r3, #0
 8002d38:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d3a:	4b47      	ldr	r3, [pc, #284]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002d46:	2301      	movs	r3, #1
 8002d48:	e000      	b.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d00d      	beq.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d50:	4b41      	ldr	r3, [pc, #260]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d54:	4a40      	ldr	r2, [pc, #256]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d5c:	4b3e      	ldr	r3, [pc, #248]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d64:	60bb      	str	r3, [r7, #8]
 8002d66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d6c:	4b3b      	ldr	r3, [pc, #236]	@ (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a3a      	ldr	r2, [pc, #232]	@ (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d78:	f7fe fd26 	bl	80017c8 <HAL_GetTick>
 8002d7c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d7e:	e009      	b.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d80:	f7fe fd22 	bl	80017c8 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d902      	bls.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	74fb      	strb	r3, [r7, #19]
        break;
 8002d92:	e005      	b.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d94:	4b31      	ldr	r3, [pc, #196]	@ (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d0ef      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002da0:	7cfb      	ldrb	r3, [r7, #19]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d15c      	bne.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002da6:	4b2c      	ldr	r3, [pc, #176]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002db0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d01f      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d019      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002dc4:	4b24      	ldr	r3, [pc, #144]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002dce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002dd0:	4b21      	ldr	r3, [pc, #132]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dd6:	4a20      	ldr	r2, [pc, #128]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ddc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002de0:	4b1d      	ldr	r3, [pc, #116]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002de6:	4a1c      	ldr	r2, [pc, #112]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002de8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002df0:	4a19      	ldr	r2, [pc, #100]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	f003 0301 	and.w	r3, r3, #1
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d016      	beq.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e02:	f7fe fce1 	bl	80017c8 <HAL_GetTick>
 8002e06:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e08:	e00b      	b.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e0a:	f7fe fcdd 	bl	80017c8 <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d902      	bls.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	74fb      	strb	r3, [r7, #19]
            break;
 8002e20:	e006      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e22:	4b0d      	ldr	r3, [pc, #52]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e28:	f003 0302 	and.w	r3, r3, #2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d0ec      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002e30:	7cfb      	ldrb	r3, [r7, #19]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d10c      	bne.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e36:	4b08      	ldr	r3, [pc, #32]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e46:	4904      	ldr	r1, [pc, #16]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002e4e:	e009      	b.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002e50:	7cfb      	ldrb	r3, [r7, #19]
 8002e52:	74bb      	strb	r3, [r7, #18]
 8002e54:	e006      	b.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002e56:	bf00      	nop
 8002e58:	40021000 	.word	0x40021000
 8002e5c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e60:	7cfb      	ldrb	r3, [r7, #19]
 8002e62:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e64:	7c7b      	ldrb	r3, [r7, #17]
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d105      	bne.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e6a:	4b9e      	ldr	r3, [pc, #632]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e6e:	4a9d      	ldr	r2, [pc, #628]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e74:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00a      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e82:	4b98      	ldr	r3, [pc, #608]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e88:	f023 0203 	bic.w	r2, r3, #3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e90:	4994      	ldr	r1, [pc, #592]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e92:	4313      	orrs	r3, r2
 8002e94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00a      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ea4:	4b8f      	ldr	r3, [pc, #572]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eaa:	f023 020c 	bic.w	r2, r3, #12
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb2:	498c      	ldr	r1, [pc, #560]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0304 	and.w	r3, r3, #4
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d00a      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002ec6:	4b87      	ldr	r3, [pc, #540]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ecc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed4:	4983      	ldr	r1, [pc, #524]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0308 	and.w	r3, r3, #8
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d00a      	beq.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ee8:	4b7e      	ldr	r3, [pc, #504]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef6:	497b      	ldr	r1, [pc, #492]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0310 	and.w	r3, r3, #16
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00a      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002f0a:	4b76      	ldr	r3, [pc, #472]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f10:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f18:	4972      	ldr	r1, [pc, #456]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0320 	and.w	r3, r3, #32
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d00a      	beq.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f2c:	4b6d      	ldr	r3, [pc, #436]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f32:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f3a:	496a      	ldr	r1, [pc, #424]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00a      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f4e:	4b65      	ldr	r3, [pc, #404]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f54:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5c:	4961      	ldr	r1, [pc, #388]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00a      	beq.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f70:	4b5c      	ldr	r3, [pc, #368]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f76:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f7e:	4959      	ldr	r1, [pc, #356]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d00a      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f92:	4b54      	ldr	r3, [pc, #336]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f98:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fa0:	4950      	ldr	r1, [pc, #320]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00a      	beq.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002fb4:	4b4b      	ldr	r3, [pc, #300]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fc2:	4948      	ldr	r1, [pc, #288]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00a      	beq.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002fd6:	4b43      	ldr	r3, [pc, #268]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fdc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fe4:	493f      	ldr	r1, [pc, #252]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d028      	beq.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ff8:	4b3a      	ldr	r3, [pc, #232]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ffe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003006:	4937      	ldr	r1, [pc, #220]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003008:	4313      	orrs	r3, r2
 800300a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003012:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003016:	d106      	bne.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003018:	4b32      	ldr	r3, [pc, #200]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	4a31      	ldr	r2, [pc, #196]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800301e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003022:	60d3      	str	r3, [r2, #12]
 8003024:	e011      	b.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800302a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800302e:	d10c      	bne.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	3304      	adds	r3, #4
 8003034:	2101      	movs	r1, #1
 8003036:	4618      	mov	r0, r3
 8003038:	f000 f8c8 	bl	80031cc <RCCEx_PLLSAI1_Config>
 800303c:	4603      	mov	r3, r0
 800303e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003040:	7cfb      	ldrb	r3, [r7, #19]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003046:	7cfb      	ldrb	r3, [r7, #19]
 8003048:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d028      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003056:	4b23      	ldr	r3, [pc, #140]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800305c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003064:	491f      	ldr	r1, [pc, #124]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003066:	4313      	orrs	r3, r2
 8003068:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003070:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003074:	d106      	bne.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003076:	4b1b      	ldr	r3, [pc, #108]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	4a1a      	ldr	r2, [pc, #104]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800307c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003080:	60d3      	str	r3, [r2, #12]
 8003082:	e011      	b.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003088:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800308c:	d10c      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	3304      	adds	r3, #4
 8003092:	2101      	movs	r1, #1
 8003094:	4618      	mov	r0, r3
 8003096:	f000 f899 	bl	80031cc <RCCEx_PLLSAI1_Config>
 800309a:	4603      	mov	r3, r0
 800309c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800309e:	7cfb      	ldrb	r3, [r7, #19]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d001      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80030a4:	7cfb      	ldrb	r3, [r7, #19]
 80030a6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d02b      	beq.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80030b4:	4b0b      	ldr	r3, [pc, #44]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030c2:	4908      	ldr	r1, [pc, #32]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80030d2:	d109      	bne.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030d4:	4b03      	ldr	r3, [pc, #12]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	4a02      	ldr	r2, [pc, #8]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80030de:	60d3      	str	r3, [r2, #12]
 80030e0:	e014      	b.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80030e2:	bf00      	nop
 80030e4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80030f0:	d10c      	bne.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	3304      	adds	r3, #4
 80030f6:	2101      	movs	r1, #1
 80030f8:	4618      	mov	r0, r3
 80030fa:	f000 f867 	bl	80031cc <RCCEx_PLLSAI1_Config>
 80030fe:	4603      	mov	r3, r0
 8003100:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003102:	7cfb      	ldrb	r3, [r7, #19]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003108:	7cfb      	ldrb	r3, [r7, #19]
 800310a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d02f      	beq.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003118:	4b2b      	ldr	r3, [pc, #172]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800311a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800311e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003126:	4928      	ldr	r1, [pc, #160]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003128:	4313      	orrs	r3, r2
 800312a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003132:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003136:	d10d      	bne.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	3304      	adds	r3, #4
 800313c:	2102      	movs	r1, #2
 800313e:	4618      	mov	r0, r3
 8003140:	f000 f844 	bl	80031cc <RCCEx_PLLSAI1_Config>
 8003144:	4603      	mov	r3, r0
 8003146:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003148:	7cfb      	ldrb	r3, [r7, #19]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d014      	beq.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800314e:	7cfb      	ldrb	r3, [r7, #19]
 8003150:	74bb      	strb	r3, [r7, #18]
 8003152:	e011      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003158:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800315c:	d10c      	bne.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	3320      	adds	r3, #32
 8003162:	2102      	movs	r1, #2
 8003164:	4618      	mov	r0, r3
 8003166:	f000 f925 	bl	80033b4 <RCCEx_PLLSAI2_Config>
 800316a:	4603      	mov	r3, r0
 800316c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800316e:	7cfb      	ldrb	r3, [r7, #19]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d001      	beq.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003174:	7cfb      	ldrb	r3, [r7, #19]
 8003176:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d00a      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003184:	4b10      	ldr	r3, [pc, #64]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800318a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003192:	490d      	ldr	r1, [pc, #52]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003194:	4313      	orrs	r3, r2
 8003196:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d00b      	beq.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80031a6:	4b08      	ldr	r3, [pc, #32]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031b6:	4904      	ldr	r1, [pc, #16]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80031be:	7cbb      	ldrb	r3, [r7, #18]
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3718      	adds	r7, #24
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	40021000 	.word	0x40021000

080031cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80031d6:	2300      	movs	r3, #0
 80031d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80031da:	4b75      	ldr	r3, [pc, #468]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	f003 0303 	and.w	r3, r3, #3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d018      	beq.n	8003218 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80031e6:	4b72      	ldr	r3, [pc, #456]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	f003 0203 	and.w	r2, r3, #3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d10d      	bne.n	8003212 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
       ||
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d009      	beq.n	8003212 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80031fe:	4b6c      	ldr	r3, [pc, #432]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	091b      	lsrs	r3, r3, #4
 8003204:	f003 0307 	and.w	r3, r3, #7
 8003208:	1c5a      	adds	r2, r3, #1
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
       ||
 800320e:	429a      	cmp	r2, r3
 8003210:	d047      	beq.n	80032a2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	73fb      	strb	r3, [r7, #15]
 8003216:	e044      	b.n	80032a2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2b03      	cmp	r3, #3
 800321e:	d018      	beq.n	8003252 <RCCEx_PLLSAI1_Config+0x86>
 8003220:	2b03      	cmp	r3, #3
 8003222:	d825      	bhi.n	8003270 <RCCEx_PLLSAI1_Config+0xa4>
 8003224:	2b01      	cmp	r3, #1
 8003226:	d002      	beq.n	800322e <RCCEx_PLLSAI1_Config+0x62>
 8003228:	2b02      	cmp	r3, #2
 800322a:	d009      	beq.n	8003240 <RCCEx_PLLSAI1_Config+0x74>
 800322c:	e020      	b.n	8003270 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800322e:	4b60      	ldr	r3, [pc, #384]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d11d      	bne.n	8003276 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800323e:	e01a      	b.n	8003276 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003240:	4b5b      	ldr	r3, [pc, #364]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003248:	2b00      	cmp	r3, #0
 800324a:	d116      	bne.n	800327a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003250:	e013      	b.n	800327a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003252:	4b57      	ldr	r3, [pc, #348]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d10f      	bne.n	800327e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800325e:	4b54      	ldr	r3, [pc, #336]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d109      	bne.n	800327e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800326e:	e006      	b.n	800327e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	73fb      	strb	r3, [r7, #15]
      break;
 8003274:	e004      	b.n	8003280 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003276:	bf00      	nop
 8003278:	e002      	b.n	8003280 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800327a:	bf00      	nop
 800327c:	e000      	b.n	8003280 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800327e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003280:	7bfb      	ldrb	r3, [r7, #15]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d10d      	bne.n	80032a2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003286:	4b4a      	ldr	r3, [pc, #296]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6819      	ldr	r1, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	3b01      	subs	r3, #1
 8003298:	011b      	lsls	r3, r3, #4
 800329a:	430b      	orrs	r3, r1
 800329c:	4944      	ldr	r1, [pc, #272]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80032a2:	7bfb      	ldrb	r3, [r7, #15]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d17d      	bne.n	80033a4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80032a8:	4b41      	ldr	r3, [pc, #260]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a40      	ldr	r2, [pc, #256]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80032b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032b4:	f7fe fa88 	bl	80017c8 <HAL_GetTick>
 80032b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80032ba:	e009      	b.n	80032d0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80032bc:	f7fe fa84 	bl	80017c8 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d902      	bls.n	80032d0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	73fb      	strb	r3, [r7, #15]
        break;
 80032ce:	e005      	b.n	80032dc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80032d0:	4b37      	ldr	r3, [pc, #220]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d1ef      	bne.n	80032bc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80032dc:	7bfb      	ldrb	r3, [r7, #15]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d160      	bne.n	80033a4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d111      	bne.n	800330c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032e8:	4b31      	ldr	r3, [pc, #196]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032ea:	691b      	ldr	r3, [r3, #16]
 80032ec:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80032f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	6892      	ldr	r2, [r2, #8]
 80032f8:	0211      	lsls	r1, r2, #8
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	68d2      	ldr	r2, [r2, #12]
 80032fe:	0912      	lsrs	r2, r2, #4
 8003300:	0452      	lsls	r2, r2, #17
 8003302:	430a      	orrs	r2, r1
 8003304:	492a      	ldr	r1, [pc, #168]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003306:	4313      	orrs	r3, r2
 8003308:	610b      	str	r3, [r1, #16]
 800330a:	e027      	b.n	800335c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d112      	bne.n	8003338 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003312:	4b27      	ldr	r3, [pc, #156]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003314:	691b      	ldr	r3, [r3, #16]
 8003316:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800331a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	6892      	ldr	r2, [r2, #8]
 8003322:	0211      	lsls	r1, r2, #8
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	6912      	ldr	r2, [r2, #16]
 8003328:	0852      	lsrs	r2, r2, #1
 800332a:	3a01      	subs	r2, #1
 800332c:	0552      	lsls	r2, r2, #21
 800332e:	430a      	orrs	r2, r1
 8003330:	491f      	ldr	r1, [pc, #124]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003332:	4313      	orrs	r3, r2
 8003334:	610b      	str	r3, [r1, #16]
 8003336:	e011      	b.n	800335c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003338:	4b1d      	ldr	r3, [pc, #116]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800333a:	691b      	ldr	r3, [r3, #16]
 800333c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003340:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	6892      	ldr	r2, [r2, #8]
 8003348:	0211      	lsls	r1, r2, #8
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	6952      	ldr	r2, [r2, #20]
 800334e:	0852      	lsrs	r2, r2, #1
 8003350:	3a01      	subs	r2, #1
 8003352:	0652      	lsls	r2, r2, #25
 8003354:	430a      	orrs	r2, r1
 8003356:	4916      	ldr	r1, [pc, #88]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003358:	4313      	orrs	r3, r2
 800335a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800335c:	4b14      	ldr	r3, [pc, #80]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a13      	ldr	r2, [pc, #76]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003362:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003366:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003368:	f7fe fa2e 	bl	80017c8 <HAL_GetTick>
 800336c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800336e:	e009      	b.n	8003384 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003370:	f7fe fa2a 	bl	80017c8 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d902      	bls.n	8003384 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	73fb      	strb	r3, [r7, #15]
          break;
 8003382:	e005      	b.n	8003390 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003384:	4b0a      	ldr	r3, [pc, #40]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d0ef      	beq.n	8003370 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003390:	7bfb      	ldrb	r3, [r7, #15]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d106      	bne.n	80033a4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003396:	4b06      	ldr	r3, [pc, #24]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003398:	691a      	ldr	r2, [r3, #16]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	4904      	ldr	r1, [pc, #16]	@ (80033b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80033a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3710      	adds	r7, #16
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	40021000 	.word	0x40021000

080033b4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b084      	sub	sp, #16
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80033be:	2300      	movs	r3, #0
 80033c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80033c2:	4b6a      	ldr	r3, [pc, #424]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	f003 0303 	and.w	r3, r3, #3
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d018      	beq.n	8003400 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80033ce:	4b67      	ldr	r3, [pc, #412]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	f003 0203 	and.w	r2, r3, #3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d10d      	bne.n	80033fa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
       ||
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d009      	beq.n	80033fa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80033e6:	4b61      	ldr	r3, [pc, #388]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	091b      	lsrs	r3, r3, #4
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	1c5a      	adds	r2, r3, #1
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
       ||
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d047      	beq.n	800348a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	73fb      	strb	r3, [r7, #15]
 80033fe:	e044      	b.n	800348a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2b03      	cmp	r3, #3
 8003406:	d018      	beq.n	800343a <RCCEx_PLLSAI2_Config+0x86>
 8003408:	2b03      	cmp	r3, #3
 800340a:	d825      	bhi.n	8003458 <RCCEx_PLLSAI2_Config+0xa4>
 800340c:	2b01      	cmp	r3, #1
 800340e:	d002      	beq.n	8003416 <RCCEx_PLLSAI2_Config+0x62>
 8003410:	2b02      	cmp	r3, #2
 8003412:	d009      	beq.n	8003428 <RCCEx_PLLSAI2_Config+0x74>
 8003414:	e020      	b.n	8003458 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003416:	4b55      	ldr	r3, [pc, #340]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0302 	and.w	r3, r3, #2
 800341e:	2b00      	cmp	r3, #0
 8003420:	d11d      	bne.n	800345e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003426:	e01a      	b.n	800345e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003428:	4b50      	ldr	r3, [pc, #320]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003430:	2b00      	cmp	r3, #0
 8003432:	d116      	bne.n	8003462 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003438:	e013      	b.n	8003462 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800343a:	4b4c      	ldr	r3, [pc, #304]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d10f      	bne.n	8003466 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003446:	4b49      	ldr	r3, [pc, #292]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d109      	bne.n	8003466 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003456:	e006      	b.n	8003466 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	73fb      	strb	r3, [r7, #15]
      break;
 800345c:	e004      	b.n	8003468 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800345e:	bf00      	nop
 8003460:	e002      	b.n	8003468 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003462:	bf00      	nop
 8003464:	e000      	b.n	8003468 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003466:	bf00      	nop
    }

    if(status == HAL_OK)
 8003468:	7bfb      	ldrb	r3, [r7, #15]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d10d      	bne.n	800348a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800346e:	4b3f      	ldr	r3, [pc, #252]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6819      	ldr	r1, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	3b01      	subs	r3, #1
 8003480:	011b      	lsls	r3, r3, #4
 8003482:	430b      	orrs	r3, r1
 8003484:	4939      	ldr	r1, [pc, #228]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003486:	4313      	orrs	r3, r2
 8003488:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800348a:	7bfb      	ldrb	r3, [r7, #15]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d167      	bne.n	8003560 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003490:	4b36      	ldr	r3, [pc, #216]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a35      	ldr	r2, [pc, #212]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003496:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800349a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800349c:	f7fe f994 	bl	80017c8 <HAL_GetTick>
 80034a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80034a2:	e009      	b.n	80034b8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80034a4:	f7fe f990 	bl	80017c8 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d902      	bls.n	80034b8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	73fb      	strb	r3, [r7, #15]
        break;
 80034b6:	e005      	b.n	80034c4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80034b8:	4b2c      	ldr	r3, [pc, #176]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d1ef      	bne.n	80034a4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d14a      	bne.n	8003560 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d111      	bne.n	80034f4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80034d0:	4b26      	ldr	r3, [pc, #152]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034d2:	695b      	ldr	r3, [r3, #20]
 80034d4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80034d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	6892      	ldr	r2, [r2, #8]
 80034e0:	0211      	lsls	r1, r2, #8
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	68d2      	ldr	r2, [r2, #12]
 80034e6:	0912      	lsrs	r2, r2, #4
 80034e8:	0452      	lsls	r2, r2, #17
 80034ea:	430a      	orrs	r2, r1
 80034ec:	491f      	ldr	r1, [pc, #124]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	614b      	str	r3, [r1, #20]
 80034f2:	e011      	b.n	8003518 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80034f4:	4b1d      	ldr	r3, [pc, #116]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034f6:	695b      	ldr	r3, [r3, #20]
 80034f8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80034fc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	6892      	ldr	r2, [r2, #8]
 8003504:	0211      	lsls	r1, r2, #8
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	6912      	ldr	r2, [r2, #16]
 800350a:	0852      	lsrs	r2, r2, #1
 800350c:	3a01      	subs	r2, #1
 800350e:	0652      	lsls	r2, r2, #25
 8003510:	430a      	orrs	r2, r1
 8003512:	4916      	ldr	r1, [pc, #88]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003514:	4313      	orrs	r3, r2
 8003516:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003518:	4b14      	ldr	r3, [pc, #80]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a13      	ldr	r2, [pc, #76]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 800351e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003522:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003524:	f7fe f950 	bl	80017c8 <HAL_GetTick>
 8003528:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800352a:	e009      	b.n	8003540 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800352c:	f7fe f94c 	bl	80017c8 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b02      	cmp	r3, #2
 8003538:	d902      	bls.n	8003540 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	73fb      	strb	r3, [r7, #15]
          break;
 800353e:	e005      	b.n	800354c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003540:	4b0a      	ldr	r3, [pc, #40]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d0ef      	beq.n	800352c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800354c:	7bfb      	ldrb	r3, [r7, #15]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d106      	bne.n	8003560 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003552:	4b06      	ldr	r3, [pc, #24]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003554:	695a      	ldr	r2, [r3, #20]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	4904      	ldr	r1, [pc, #16]	@ (800356c <RCCEx_PLLSAI2_Config+0x1b8>)
 800355c:	4313      	orrs	r3, r2
 800355e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003560:	7bfb      	ldrb	r3, [r7, #15]
}
 8003562:	4618      	mov	r0, r3
 8003564:	3710      	adds	r7, #16
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	40021000 	.word	0x40021000

08003570 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d101      	bne.n	8003582 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e049      	b.n	8003616 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003588:	b2db      	uxtb	r3, r3
 800358a:	2b00      	cmp	r3, #0
 800358c:	d106      	bne.n	800359c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f7fd fe34 	bl	8001204 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2202      	movs	r2, #2
 80035a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	3304      	adds	r3, #4
 80035ac:	4619      	mov	r1, r3
 80035ae:	4610      	mov	r0, r2
 80035b0:	f000 fa50 	bl	8003a54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2201      	movs	r2, #1
 80035c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2201      	movs	r2, #1
 80035c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2201      	movs	r2, #1
 80035d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2201      	movs	r2, #1
 80035e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2201      	movs	r2, #1
 80035f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2201      	movs	r2, #1
 8003608:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
	...

08003620 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d109      	bne.n	8003644 <HAL_TIM_PWM_Start+0x24>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b01      	cmp	r3, #1
 800363a:	bf14      	ite	ne
 800363c:	2301      	movne	r3, #1
 800363e:	2300      	moveq	r3, #0
 8003640:	b2db      	uxtb	r3, r3
 8003642:	e03c      	b.n	80036be <HAL_TIM_PWM_Start+0x9e>
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	2b04      	cmp	r3, #4
 8003648:	d109      	bne.n	800365e <HAL_TIM_PWM_Start+0x3e>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003650:	b2db      	uxtb	r3, r3
 8003652:	2b01      	cmp	r3, #1
 8003654:	bf14      	ite	ne
 8003656:	2301      	movne	r3, #1
 8003658:	2300      	moveq	r3, #0
 800365a:	b2db      	uxtb	r3, r3
 800365c:	e02f      	b.n	80036be <HAL_TIM_PWM_Start+0x9e>
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	2b08      	cmp	r3, #8
 8003662:	d109      	bne.n	8003678 <HAL_TIM_PWM_Start+0x58>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b01      	cmp	r3, #1
 800366e:	bf14      	ite	ne
 8003670:	2301      	movne	r3, #1
 8003672:	2300      	moveq	r3, #0
 8003674:	b2db      	uxtb	r3, r3
 8003676:	e022      	b.n	80036be <HAL_TIM_PWM_Start+0x9e>
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	2b0c      	cmp	r3, #12
 800367c:	d109      	bne.n	8003692 <HAL_TIM_PWM_Start+0x72>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2b01      	cmp	r3, #1
 8003688:	bf14      	ite	ne
 800368a:	2301      	movne	r3, #1
 800368c:	2300      	moveq	r3, #0
 800368e:	b2db      	uxtb	r3, r3
 8003690:	e015      	b.n	80036be <HAL_TIM_PWM_Start+0x9e>
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	2b10      	cmp	r3, #16
 8003696:	d109      	bne.n	80036ac <HAL_TIM_PWM_Start+0x8c>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	bf14      	ite	ne
 80036a4:	2301      	movne	r3, #1
 80036a6:	2300      	moveq	r3, #0
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	e008      	b.n	80036be <HAL_TIM_PWM_Start+0x9e>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	bf14      	ite	ne
 80036b8:	2301      	movne	r3, #1
 80036ba:	2300      	moveq	r3, #0
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e09c      	b.n	8003800 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d104      	bne.n	80036d6 <HAL_TIM_PWM_Start+0xb6>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2202      	movs	r2, #2
 80036d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036d4:	e023      	b.n	800371e <HAL_TIM_PWM_Start+0xfe>
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	2b04      	cmp	r3, #4
 80036da:	d104      	bne.n	80036e6 <HAL_TIM_PWM_Start+0xc6>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2202      	movs	r2, #2
 80036e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036e4:	e01b      	b.n	800371e <HAL_TIM_PWM_Start+0xfe>
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	2b08      	cmp	r3, #8
 80036ea:	d104      	bne.n	80036f6 <HAL_TIM_PWM_Start+0xd6>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2202      	movs	r2, #2
 80036f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036f4:	e013      	b.n	800371e <HAL_TIM_PWM_Start+0xfe>
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	2b0c      	cmp	r3, #12
 80036fa:	d104      	bne.n	8003706 <HAL_TIM_PWM_Start+0xe6>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2202      	movs	r2, #2
 8003700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003704:	e00b      	b.n	800371e <HAL_TIM_PWM_Start+0xfe>
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	2b10      	cmp	r3, #16
 800370a:	d104      	bne.n	8003716 <HAL_TIM_PWM_Start+0xf6>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2202      	movs	r2, #2
 8003710:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003714:	e003      	b.n	800371e <HAL_TIM_PWM_Start+0xfe>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2202      	movs	r2, #2
 800371a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2201      	movs	r2, #1
 8003724:	6839      	ldr	r1, [r7, #0]
 8003726:	4618      	mov	r0, r3
 8003728:	f000 fd10 	bl	800414c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a35      	ldr	r2, [pc, #212]	@ (8003808 <HAL_TIM_PWM_Start+0x1e8>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d013      	beq.n	800375e <HAL_TIM_PWM_Start+0x13e>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a34      	ldr	r2, [pc, #208]	@ (800380c <HAL_TIM_PWM_Start+0x1ec>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d00e      	beq.n	800375e <HAL_TIM_PWM_Start+0x13e>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a32      	ldr	r2, [pc, #200]	@ (8003810 <HAL_TIM_PWM_Start+0x1f0>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d009      	beq.n	800375e <HAL_TIM_PWM_Start+0x13e>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a31      	ldr	r2, [pc, #196]	@ (8003814 <HAL_TIM_PWM_Start+0x1f4>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d004      	beq.n	800375e <HAL_TIM_PWM_Start+0x13e>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a2f      	ldr	r2, [pc, #188]	@ (8003818 <HAL_TIM_PWM_Start+0x1f8>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d101      	bne.n	8003762 <HAL_TIM_PWM_Start+0x142>
 800375e:	2301      	movs	r3, #1
 8003760:	e000      	b.n	8003764 <HAL_TIM_PWM_Start+0x144>
 8003762:	2300      	movs	r3, #0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d007      	beq.n	8003778 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003776:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a22      	ldr	r2, [pc, #136]	@ (8003808 <HAL_TIM_PWM_Start+0x1e8>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d01d      	beq.n	80037be <HAL_TIM_PWM_Start+0x19e>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800378a:	d018      	beq.n	80037be <HAL_TIM_PWM_Start+0x19e>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a22      	ldr	r2, [pc, #136]	@ (800381c <HAL_TIM_PWM_Start+0x1fc>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d013      	beq.n	80037be <HAL_TIM_PWM_Start+0x19e>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a21      	ldr	r2, [pc, #132]	@ (8003820 <HAL_TIM_PWM_Start+0x200>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d00e      	beq.n	80037be <HAL_TIM_PWM_Start+0x19e>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003824 <HAL_TIM_PWM_Start+0x204>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d009      	beq.n	80037be <HAL_TIM_PWM_Start+0x19e>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a17      	ldr	r2, [pc, #92]	@ (800380c <HAL_TIM_PWM_Start+0x1ec>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d004      	beq.n	80037be <HAL_TIM_PWM_Start+0x19e>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a15      	ldr	r2, [pc, #84]	@ (8003810 <HAL_TIM_PWM_Start+0x1f0>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d115      	bne.n	80037ea <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	689a      	ldr	r2, [r3, #8]
 80037c4:	4b18      	ldr	r3, [pc, #96]	@ (8003828 <HAL_TIM_PWM_Start+0x208>)
 80037c6:	4013      	ands	r3, r2
 80037c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2b06      	cmp	r3, #6
 80037ce:	d015      	beq.n	80037fc <HAL_TIM_PWM_Start+0x1dc>
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037d6:	d011      	beq.n	80037fc <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 0201 	orr.w	r2, r2, #1
 80037e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037e8:	e008      	b.n	80037fc <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f042 0201 	orr.w	r2, r2, #1
 80037f8:	601a      	str	r2, [r3, #0]
 80037fa:	e000      	b.n	80037fe <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037fc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}
 8003808:	40012c00 	.word	0x40012c00
 800380c:	40013400 	.word	0x40013400
 8003810:	40014000 	.word	0x40014000
 8003814:	40014400 	.word	0x40014400
 8003818:	40014800 	.word	0x40014800
 800381c:	40000400 	.word	0x40000400
 8003820:	40000800 	.word	0x40000800
 8003824:	40000c00 	.word	0x40000c00
 8003828:	00010007 	.word	0x00010007

0800382c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af00      	add	r7, sp, #0
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	60b9      	str	r1, [r7, #8]
 8003836:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003838:	2300      	movs	r3, #0
 800383a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003842:	2b01      	cmp	r3, #1
 8003844:	d101      	bne.n	800384a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003846:	2302      	movs	r3, #2
 8003848:	e0ff      	b.n	8003a4a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2b14      	cmp	r3, #20
 8003856:	f200 80f0 	bhi.w	8003a3a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800385a:	a201      	add	r2, pc, #4	@ (adr r2, 8003860 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800385c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003860:	080038b5 	.word	0x080038b5
 8003864:	08003a3b 	.word	0x08003a3b
 8003868:	08003a3b 	.word	0x08003a3b
 800386c:	08003a3b 	.word	0x08003a3b
 8003870:	080038f5 	.word	0x080038f5
 8003874:	08003a3b 	.word	0x08003a3b
 8003878:	08003a3b 	.word	0x08003a3b
 800387c:	08003a3b 	.word	0x08003a3b
 8003880:	08003937 	.word	0x08003937
 8003884:	08003a3b 	.word	0x08003a3b
 8003888:	08003a3b 	.word	0x08003a3b
 800388c:	08003a3b 	.word	0x08003a3b
 8003890:	08003977 	.word	0x08003977
 8003894:	08003a3b 	.word	0x08003a3b
 8003898:	08003a3b 	.word	0x08003a3b
 800389c:	08003a3b 	.word	0x08003a3b
 80038a0:	080039b9 	.word	0x080039b9
 80038a4:	08003a3b 	.word	0x08003a3b
 80038a8:	08003a3b 	.word	0x08003a3b
 80038ac:	08003a3b 	.word	0x08003a3b
 80038b0:	080039f9 	.word	0x080039f9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	68b9      	ldr	r1, [r7, #8]
 80038ba:	4618      	mov	r0, r3
 80038bc:	f000 f970 	bl	8003ba0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	699a      	ldr	r2, [r3, #24]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f042 0208 	orr.w	r2, r2, #8
 80038ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	699a      	ldr	r2, [r3, #24]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f022 0204 	bic.w	r2, r2, #4
 80038de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	6999      	ldr	r1, [r3, #24]
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	691a      	ldr	r2, [r3, #16]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	430a      	orrs	r2, r1
 80038f0:	619a      	str	r2, [r3, #24]
      break;
 80038f2:	e0a5      	b.n	8003a40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68b9      	ldr	r1, [r7, #8]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f000 f9e0 	bl	8003cc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	699a      	ldr	r2, [r3, #24]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800390e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	699a      	ldr	r2, [r3, #24]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800391e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6999      	ldr	r1, [r3, #24]
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	021a      	lsls	r2, r3, #8
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	430a      	orrs	r2, r1
 8003932:	619a      	str	r2, [r3, #24]
      break;
 8003934:	e084      	b.n	8003a40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	68b9      	ldr	r1, [r7, #8]
 800393c:	4618      	mov	r0, r3
 800393e:	f000 fa49 	bl	8003dd4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	69da      	ldr	r2, [r3, #28]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f042 0208 	orr.w	r2, r2, #8
 8003950:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	69da      	ldr	r2, [r3, #28]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f022 0204 	bic.w	r2, r2, #4
 8003960:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	69d9      	ldr	r1, [r3, #28]
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	691a      	ldr	r2, [r3, #16]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	430a      	orrs	r2, r1
 8003972:	61da      	str	r2, [r3, #28]
      break;
 8003974:	e064      	b.n	8003a40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	68b9      	ldr	r1, [r7, #8]
 800397c:	4618      	mov	r0, r3
 800397e:	f000 fab1 	bl	8003ee4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	69da      	ldr	r2, [r3, #28]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003990:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	69da      	ldr	r2, [r3, #28]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	69d9      	ldr	r1, [r3, #28]
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	691b      	ldr	r3, [r3, #16]
 80039ac:	021a      	lsls	r2, r3, #8
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	430a      	orrs	r2, r1
 80039b4:	61da      	str	r2, [r3, #28]
      break;
 80039b6:	e043      	b.n	8003a40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68b9      	ldr	r1, [r7, #8]
 80039be:	4618      	mov	r0, r3
 80039c0:	f000 fafa 	bl	8003fb8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f042 0208 	orr.w	r2, r2, #8
 80039d2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f022 0204 	bic.w	r2, r2, #4
 80039e2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	691a      	ldr	r2, [r3, #16]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	430a      	orrs	r2, r1
 80039f4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80039f6:	e023      	b.n	8003a40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	68b9      	ldr	r1, [r7, #8]
 80039fe:	4618      	mov	r0, r3
 8003a00:	f000 fb3e 	bl	8004080 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a12:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a22:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	021a      	lsls	r2, r3, #8
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	430a      	orrs	r2, r1
 8003a36:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003a38:	e002      	b.n	8003a40 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	75fb      	strb	r3, [r7, #23]
      break;
 8003a3e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a48:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3718      	adds	r7, #24
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop

08003a54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b085      	sub	sp, #20
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4a46      	ldr	r2, [pc, #280]	@ (8003b80 <TIM_Base_SetConfig+0x12c>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d013      	beq.n	8003a94 <TIM_Base_SetConfig+0x40>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a72:	d00f      	beq.n	8003a94 <TIM_Base_SetConfig+0x40>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a43      	ldr	r2, [pc, #268]	@ (8003b84 <TIM_Base_SetConfig+0x130>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d00b      	beq.n	8003a94 <TIM_Base_SetConfig+0x40>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a42      	ldr	r2, [pc, #264]	@ (8003b88 <TIM_Base_SetConfig+0x134>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d007      	beq.n	8003a94 <TIM_Base_SetConfig+0x40>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a41      	ldr	r2, [pc, #260]	@ (8003b8c <TIM_Base_SetConfig+0x138>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d003      	beq.n	8003a94 <TIM_Base_SetConfig+0x40>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	4a40      	ldr	r2, [pc, #256]	@ (8003b90 <TIM_Base_SetConfig+0x13c>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d108      	bne.n	8003aa6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	68fa      	ldr	r2, [r7, #12]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a35      	ldr	r2, [pc, #212]	@ (8003b80 <TIM_Base_SetConfig+0x12c>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d01f      	beq.n	8003aee <TIM_Base_SetConfig+0x9a>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ab4:	d01b      	beq.n	8003aee <TIM_Base_SetConfig+0x9a>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a32      	ldr	r2, [pc, #200]	@ (8003b84 <TIM_Base_SetConfig+0x130>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d017      	beq.n	8003aee <TIM_Base_SetConfig+0x9a>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a31      	ldr	r2, [pc, #196]	@ (8003b88 <TIM_Base_SetConfig+0x134>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d013      	beq.n	8003aee <TIM_Base_SetConfig+0x9a>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a30      	ldr	r2, [pc, #192]	@ (8003b8c <TIM_Base_SetConfig+0x138>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d00f      	beq.n	8003aee <TIM_Base_SetConfig+0x9a>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a2f      	ldr	r2, [pc, #188]	@ (8003b90 <TIM_Base_SetConfig+0x13c>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d00b      	beq.n	8003aee <TIM_Base_SetConfig+0x9a>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a2e      	ldr	r2, [pc, #184]	@ (8003b94 <TIM_Base_SetConfig+0x140>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d007      	beq.n	8003aee <TIM_Base_SetConfig+0x9a>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a2d      	ldr	r2, [pc, #180]	@ (8003b98 <TIM_Base_SetConfig+0x144>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d003      	beq.n	8003aee <TIM_Base_SetConfig+0x9a>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a2c      	ldr	r2, [pc, #176]	@ (8003b9c <TIM_Base_SetConfig+0x148>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d108      	bne.n	8003b00 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003af4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	68fa      	ldr	r2, [r7, #12]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	68fa      	ldr	r2, [r7, #12]
 8003b12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	689a      	ldr	r2, [r3, #8]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a16      	ldr	r2, [pc, #88]	@ (8003b80 <TIM_Base_SetConfig+0x12c>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d00f      	beq.n	8003b4c <TIM_Base_SetConfig+0xf8>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	4a18      	ldr	r2, [pc, #96]	@ (8003b90 <TIM_Base_SetConfig+0x13c>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d00b      	beq.n	8003b4c <TIM_Base_SetConfig+0xf8>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a17      	ldr	r2, [pc, #92]	@ (8003b94 <TIM_Base_SetConfig+0x140>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d007      	beq.n	8003b4c <TIM_Base_SetConfig+0xf8>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	4a16      	ldr	r2, [pc, #88]	@ (8003b98 <TIM_Base_SetConfig+0x144>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d003      	beq.n	8003b4c <TIM_Base_SetConfig+0xf8>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a15      	ldr	r2, [pc, #84]	@ (8003b9c <TIM_Base_SetConfig+0x148>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d103      	bne.n	8003b54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	691a      	ldr	r2, [r3, #16]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d105      	bne.n	8003b72 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	691b      	ldr	r3, [r3, #16]
 8003b6a:	f023 0201 	bic.w	r2, r3, #1
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	611a      	str	r2, [r3, #16]
  }
}
 8003b72:	bf00      	nop
 8003b74:	3714      	adds	r7, #20
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	40012c00 	.word	0x40012c00
 8003b84:	40000400 	.word	0x40000400
 8003b88:	40000800 	.word	0x40000800
 8003b8c:	40000c00 	.word	0x40000c00
 8003b90:	40013400 	.word	0x40013400
 8003b94:	40014000 	.word	0x40014000
 8003b98:	40014400 	.word	0x40014400
 8003b9c:	40014800 	.word	0x40014800

08003ba0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b087      	sub	sp, #28
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a1b      	ldr	r3, [r3, #32]
 8003bae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	f023 0201 	bic.w	r2, r3, #1
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	699b      	ldr	r3, [r3, #24]
 8003bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f023 0303 	bic.w	r3, r3, #3
 8003bda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	68fa      	ldr	r2, [r7, #12]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	f023 0302 	bic.w	r3, r3, #2
 8003bec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	4a2c      	ldr	r2, [pc, #176]	@ (8003cac <TIM_OC1_SetConfig+0x10c>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d00f      	beq.n	8003c20 <TIM_OC1_SetConfig+0x80>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a2b      	ldr	r2, [pc, #172]	@ (8003cb0 <TIM_OC1_SetConfig+0x110>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d00b      	beq.n	8003c20 <TIM_OC1_SetConfig+0x80>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a2a      	ldr	r2, [pc, #168]	@ (8003cb4 <TIM_OC1_SetConfig+0x114>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d007      	beq.n	8003c20 <TIM_OC1_SetConfig+0x80>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	4a29      	ldr	r2, [pc, #164]	@ (8003cb8 <TIM_OC1_SetConfig+0x118>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d003      	beq.n	8003c20 <TIM_OC1_SetConfig+0x80>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	4a28      	ldr	r2, [pc, #160]	@ (8003cbc <TIM_OC1_SetConfig+0x11c>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d10c      	bne.n	8003c3a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	f023 0308 	bic.w	r3, r3, #8
 8003c26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	697a      	ldr	r2, [r7, #20]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	f023 0304 	bic.w	r3, r3, #4
 8003c38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a1b      	ldr	r2, [pc, #108]	@ (8003cac <TIM_OC1_SetConfig+0x10c>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d00f      	beq.n	8003c62 <TIM_OC1_SetConfig+0xc2>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a1a      	ldr	r2, [pc, #104]	@ (8003cb0 <TIM_OC1_SetConfig+0x110>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d00b      	beq.n	8003c62 <TIM_OC1_SetConfig+0xc2>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a19      	ldr	r2, [pc, #100]	@ (8003cb4 <TIM_OC1_SetConfig+0x114>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d007      	beq.n	8003c62 <TIM_OC1_SetConfig+0xc2>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a18      	ldr	r2, [pc, #96]	@ (8003cb8 <TIM_OC1_SetConfig+0x118>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d003      	beq.n	8003c62 <TIM_OC1_SetConfig+0xc2>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a17      	ldr	r2, [pc, #92]	@ (8003cbc <TIM_OC1_SetConfig+0x11c>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d111      	bne.n	8003c86 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	695b      	ldr	r3, [r3, #20]
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	699b      	ldr	r3, [r3, #24]
 8003c80:	693a      	ldr	r2, [r7, #16]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	693a      	ldr	r2, [r7, #16]
 8003c8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	68fa      	ldr	r2, [r7, #12]
 8003c90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	685a      	ldr	r2, [r3, #4]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	697a      	ldr	r2, [r7, #20]
 8003c9e:	621a      	str	r2, [r3, #32]
}
 8003ca0:	bf00      	nop
 8003ca2:	371c      	adds	r7, #28
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr
 8003cac:	40012c00 	.word	0x40012c00
 8003cb0:	40013400 	.word	0x40013400
 8003cb4:	40014000 	.word	0x40014000
 8003cb8:	40014400 	.word	0x40014400
 8003cbc:	40014800 	.word	0x40014800

08003cc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b087      	sub	sp, #28
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
 8003cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a1b      	ldr	r3, [r3, #32]
 8003cce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a1b      	ldr	r3, [r3, #32]
 8003cd4:	f023 0210 	bic.w	r2, r3, #16
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003cf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	021b      	lsls	r3, r3, #8
 8003d02:	68fa      	ldr	r2, [r7, #12]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	f023 0320 	bic.w	r3, r3, #32
 8003d0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	011b      	lsls	r3, r3, #4
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4a28      	ldr	r2, [pc, #160]	@ (8003dc0 <TIM_OC2_SetConfig+0x100>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d003      	beq.n	8003d2c <TIM_OC2_SetConfig+0x6c>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a27      	ldr	r2, [pc, #156]	@ (8003dc4 <TIM_OC2_SetConfig+0x104>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d10d      	bne.n	8003d48 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	011b      	lsls	r3, r3, #4
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4a1d      	ldr	r2, [pc, #116]	@ (8003dc0 <TIM_OC2_SetConfig+0x100>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d00f      	beq.n	8003d70 <TIM_OC2_SetConfig+0xb0>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	4a1c      	ldr	r2, [pc, #112]	@ (8003dc4 <TIM_OC2_SetConfig+0x104>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d00b      	beq.n	8003d70 <TIM_OC2_SetConfig+0xb0>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4a1b      	ldr	r2, [pc, #108]	@ (8003dc8 <TIM_OC2_SetConfig+0x108>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d007      	beq.n	8003d70 <TIM_OC2_SetConfig+0xb0>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a1a      	ldr	r2, [pc, #104]	@ (8003dcc <TIM_OC2_SetConfig+0x10c>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d003      	beq.n	8003d70 <TIM_OC2_SetConfig+0xb0>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a19      	ldr	r2, [pc, #100]	@ (8003dd0 <TIM_OC2_SetConfig+0x110>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d113      	bne.n	8003d98 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	695b      	ldr	r3, [r3, #20]
 8003d84:	009b      	lsls	r3, r3, #2
 8003d86:	693a      	ldr	r2, [r7, #16]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	699b      	ldr	r3, [r3, #24]
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	693a      	ldr	r2, [r7, #16]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	693a      	ldr	r2, [r7, #16]
 8003d9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	68fa      	ldr	r2, [r7, #12]
 8003da2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	697a      	ldr	r2, [r7, #20]
 8003db0:	621a      	str	r2, [r3, #32]
}
 8003db2:	bf00      	nop
 8003db4:	371c      	adds	r7, #28
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	40012c00 	.word	0x40012c00
 8003dc4:	40013400 	.word	0x40013400
 8003dc8:	40014000 	.word	0x40014000
 8003dcc:	40014400 	.word	0x40014400
 8003dd0:	40014800 	.word	0x40014800

08003dd4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b087      	sub	sp, #28
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f023 0303 	bic.w	r3, r3, #3
 8003e0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68fa      	ldr	r2, [r7, #12]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003e20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	021b      	lsls	r3, r3, #8
 8003e28:	697a      	ldr	r2, [r7, #20]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	4a27      	ldr	r2, [pc, #156]	@ (8003ed0 <TIM_OC3_SetConfig+0xfc>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d003      	beq.n	8003e3e <TIM_OC3_SetConfig+0x6a>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a26      	ldr	r2, [pc, #152]	@ (8003ed4 <TIM_OC3_SetConfig+0x100>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d10d      	bne.n	8003e5a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003e44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	021b      	lsls	r3, r3, #8
 8003e4c:	697a      	ldr	r2, [r7, #20]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003e58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a1c      	ldr	r2, [pc, #112]	@ (8003ed0 <TIM_OC3_SetConfig+0xfc>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d00f      	beq.n	8003e82 <TIM_OC3_SetConfig+0xae>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a1b      	ldr	r2, [pc, #108]	@ (8003ed4 <TIM_OC3_SetConfig+0x100>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d00b      	beq.n	8003e82 <TIM_OC3_SetConfig+0xae>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a1a      	ldr	r2, [pc, #104]	@ (8003ed8 <TIM_OC3_SetConfig+0x104>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d007      	beq.n	8003e82 <TIM_OC3_SetConfig+0xae>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a19      	ldr	r2, [pc, #100]	@ (8003edc <TIM_OC3_SetConfig+0x108>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d003      	beq.n	8003e82 <TIM_OC3_SetConfig+0xae>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a18      	ldr	r2, [pc, #96]	@ (8003ee0 <TIM_OC3_SetConfig+0x10c>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d113      	bne.n	8003eaa <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003e90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	011b      	lsls	r3, r3, #4
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	011b      	lsls	r3, r3, #4
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	693a      	ldr	r2, [r7, #16]
 8003eae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	697a      	ldr	r2, [r7, #20]
 8003ec2:	621a      	str	r2, [r3, #32]
}
 8003ec4:	bf00      	nop
 8003ec6:	371c      	adds	r7, #28
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr
 8003ed0:	40012c00 	.word	0x40012c00
 8003ed4:	40013400 	.word	0x40013400
 8003ed8:	40014000 	.word	0x40014000
 8003edc:	40014400 	.word	0x40014400
 8003ee0:	40014800 	.word	0x40014800

08003ee4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b087      	sub	sp, #28
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a1b      	ldr	r3, [r3, #32]
 8003ef8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	69db      	ldr	r3, [r3, #28]
 8003f0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	021b      	lsls	r3, r3, #8
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003f32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	031b      	lsls	r3, r3, #12
 8003f3a:	693a      	ldr	r2, [r7, #16]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a18      	ldr	r2, [pc, #96]	@ (8003fa4 <TIM_OC4_SetConfig+0xc0>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d00f      	beq.n	8003f68 <TIM_OC4_SetConfig+0x84>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a17      	ldr	r2, [pc, #92]	@ (8003fa8 <TIM_OC4_SetConfig+0xc4>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d00b      	beq.n	8003f68 <TIM_OC4_SetConfig+0x84>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a16      	ldr	r2, [pc, #88]	@ (8003fac <TIM_OC4_SetConfig+0xc8>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d007      	beq.n	8003f68 <TIM_OC4_SetConfig+0x84>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a15      	ldr	r2, [pc, #84]	@ (8003fb0 <TIM_OC4_SetConfig+0xcc>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d003      	beq.n	8003f68 <TIM_OC4_SetConfig+0x84>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4a14      	ldr	r2, [pc, #80]	@ (8003fb4 <TIM_OC4_SetConfig+0xd0>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d109      	bne.n	8003f7c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	695b      	ldr	r3, [r3, #20]
 8003f74:	019b      	lsls	r3, r3, #6
 8003f76:	697a      	ldr	r2, [r7, #20]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	68fa      	ldr	r2, [r7, #12]
 8003f86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	685a      	ldr	r2, [r3, #4]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	693a      	ldr	r2, [r7, #16]
 8003f94:	621a      	str	r2, [r3, #32]
}
 8003f96:	bf00      	nop
 8003f98:	371c      	adds	r7, #28
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	40012c00 	.word	0x40012c00
 8003fa8:	40013400 	.word	0x40013400
 8003fac:	40014000 	.word	0x40014000
 8003fb0:	40014400 	.word	0x40014400
 8003fb4:	40014800 	.word	0x40014800

08003fb8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b087      	sub	sp, #28
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
 8003fc6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a1b      	ldr	r3, [r3, #32]
 8003fcc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68fa      	ldr	r2, [r7, #12]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003ffc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	041b      	lsls	r3, r3, #16
 8004004:	693a      	ldr	r2, [r7, #16]
 8004006:	4313      	orrs	r3, r2
 8004008:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a17      	ldr	r2, [pc, #92]	@ (800406c <TIM_OC5_SetConfig+0xb4>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d00f      	beq.n	8004032 <TIM_OC5_SetConfig+0x7a>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a16      	ldr	r2, [pc, #88]	@ (8004070 <TIM_OC5_SetConfig+0xb8>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d00b      	beq.n	8004032 <TIM_OC5_SetConfig+0x7a>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a15      	ldr	r2, [pc, #84]	@ (8004074 <TIM_OC5_SetConfig+0xbc>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d007      	beq.n	8004032 <TIM_OC5_SetConfig+0x7a>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a14      	ldr	r2, [pc, #80]	@ (8004078 <TIM_OC5_SetConfig+0xc0>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d003      	beq.n	8004032 <TIM_OC5_SetConfig+0x7a>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a13      	ldr	r2, [pc, #76]	@ (800407c <TIM_OC5_SetConfig+0xc4>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d109      	bne.n	8004046 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004038:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	021b      	lsls	r3, r3, #8
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	4313      	orrs	r3, r2
 8004044:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	68fa      	ldr	r2, [r7, #12]
 8004050:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	685a      	ldr	r2, [r3, #4]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	693a      	ldr	r2, [r7, #16]
 800405e:	621a      	str	r2, [r3, #32]
}
 8004060:	bf00      	nop
 8004062:	371c      	adds	r7, #28
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr
 800406c:	40012c00 	.word	0x40012c00
 8004070:	40013400 	.word	0x40013400
 8004074:	40014000 	.word	0x40014000
 8004078:	40014400 	.word	0x40014400
 800407c:	40014800 	.word	0x40014800

08004080 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004080:	b480      	push	{r7}
 8004082:	b087      	sub	sp, #28
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a1b      	ldr	r3, [r3, #32]
 800408e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a1b      	ldr	r3, [r3, #32]
 8004094:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	021b      	lsls	r3, r3, #8
 80040ba:	68fa      	ldr	r2, [r7, #12]
 80040bc:	4313      	orrs	r3, r2
 80040be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80040c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	051b      	lsls	r3, r3, #20
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a18      	ldr	r2, [pc, #96]	@ (8004138 <TIM_OC6_SetConfig+0xb8>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d00f      	beq.n	80040fc <TIM_OC6_SetConfig+0x7c>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a17      	ldr	r2, [pc, #92]	@ (800413c <TIM_OC6_SetConfig+0xbc>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d00b      	beq.n	80040fc <TIM_OC6_SetConfig+0x7c>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a16      	ldr	r2, [pc, #88]	@ (8004140 <TIM_OC6_SetConfig+0xc0>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d007      	beq.n	80040fc <TIM_OC6_SetConfig+0x7c>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a15      	ldr	r2, [pc, #84]	@ (8004144 <TIM_OC6_SetConfig+0xc4>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d003      	beq.n	80040fc <TIM_OC6_SetConfig+0x7c>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	4a14      	ldr	r2, [pc, #80]	@ (8004148 <TIM_OC6_SetConfig+0xc8>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d109      	bne.n	8004110 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004102:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	029b      	lsls	r3, r3, #10
 800410a:	697a      	ldr	r2, [r7, #20]
 800410c:	4313      	orrs	r3, r2
 800410e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	697a      	ldr	r2, [r7, #20]
 8004114:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	685a      	ldr	r2, [r3, #4]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	621a      	str	r2, [r3, #32]
}
 800412a:	bf00      	nop
 800412c:	371c      	adds	r7, #28
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr
 8004136:	bf00      	nop
 8004138:	40012c00 	.word	0x40012c00
 800413c:	40013400 	.word	0x40013400
 8004140:	40014000 	.word	0x40014000
 8004144:	40014400 	.word	0x40014400
 8004148:	40014800 	.word	0x40014800

0800414c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800414c:	b480      	push	{r7}
 800414e:	b087      	sub	sp, #28
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	f003 031f 	and.w	r3, r3, #31
 800415e:	2201      	movs	r2, #1
 8004160:	fa02 f303 	lsl.w	r3, r2, r3
 8004164:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6a1a      	ldr	r2, [r3, #32]
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	43db      	mvns	r3, r3
 800416e:	401a      	ands	r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6a1a      	ldr	r2, [r3, #32]
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	f003 031f 	and.w	r3, r3, #31
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	fa01 f303 	lsl.w	r3, r1, r3
 8004184:	431a      	orrs	r2, r3
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	621a      	str	r2, [r3, #32]
}
 800418a:	bf00      	nop
 800418c:	371c      	adds	r7, #28
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
	...

08004198 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004198:	b480      	push	{r7}
 800419a:	b085      	sub	sp, #20
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d101      	bne.n	80041b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80041ac:	2302      	movs	r3, #2
 80041ae:	e068      	b.n	8004282 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2202      	movs	r2, #2
 80041bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a2e      	ldr	r2, [pc, #184]	@ (8004290 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d004      	beq.n	80041e4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a2d      	ldr	r2, [pc, #180]	@ (8004294 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d108      	bne.n	80041f6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80041ea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	68fa      	ldr	r2, [r7, #12]
 80041f2:	4313      	orrs	r3, r2
 80041f4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041fc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	4313      	orrs	r3, r2
 8004206:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a1e      	ldr	r2, [pc, #120]	@ (8004290 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d01d      	beq.n	8004256 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004222:	d018      	beq.n	8004256 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a1b      	ldr	r2, [pc, #108]	@ (8004298 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d013      	beq.n	8004256 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a1a      	ldr	r2, [pc, #104]	@ (800429c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d00e      	beq.n	8004256 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a18      	ldr	r2, [pc, #96]	@ (80042a0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d009      	beq.n	8004256 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a13      	ldr	r2, [pc, #76]	@ (8004294 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d004      	beq.n	8004256 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a14      	ldr	r2, [pc, #80]	@ (80042a4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d10c      	bne.n	8004270 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800425c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	68ba      	ldr	r2, [r7, #8]
 8004264:	4313      	orrs	r3, r2
 8004266:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68ba      	ldr	r2, [r7, #8]
 800426e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3714      	adds	r7, #20
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	40012c00 	.word	0x40012c00
 8004294:	40013400 	.word	0x40013400
 8004298:	40000400 	.word	0x40000400
 800429c:	40000800 	.word	0x40000800
 80042a0:	40000c00 	.word	0x40000c00
 80042a4:	40014000 	.word	0x40014000

080042a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e040      	b.n	800433c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d106      	bne.n	80042d0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f7fc fff2 	bl	80012b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2224      	movs	r2, #36	@ 0x24
 80042d4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f022 0201 	bic.w	r2, r2, #1
 80042e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d002      	beq.n	80042f4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f001 f878 	bl	80053e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	f000 fdbd 	bl	8004e74 <UART_SetConfig>
 80042fa:	4603      	mov	r3, r0
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d101      	bne.n	8004304 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e01b      	b.n	800433c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004312:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	689a      	ldr	r2, [r3, #8]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004322:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f042 0201 	orr.w	r2, r2, #1
 8004332:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f001 f8f7 	bl	8005528 <UART_CheckIdleState>
 800433a:	4603      	mov	r3, r0
}
 800433c:	4618      	mov	r0, r3
 800433e:	3708      	adds	r7, #8
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}

08004344 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b08a      	sub	sp, #40	@ 0x28
 8004348:	af02      	add	r7, sp, #8
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	603b      	str	r3, [r7, #0]
 8004350:	4613      	mov	r3, r2
 8004352:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004358:	2b20      	cmp	r3, #32
 800435a:	d177      	bne.n	800444c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d002      	beq.n	8004368 <HAL_UART_Transmit+0x24>
 8004362:	88fb      	ldrh	r3, [r7, #6]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d101      	bne.n	800436c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e070      	b.n	800444e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2221      	movs	r2, #33	@ 0x21
 8004378:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800437a:	f7fd fa25 	bl	80017c8 <HAL_GetTick>
 800437e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	88fa      	ldrh	r2, [r7, #6]
 8004384:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	88fa      	ldrh	r2, [r7, #6]
 800438c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004398:	d108      	bne.n	80043ac <HAL_UART_Transmit+0x68>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	691b      	ldr	r3, [r3, #16]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d104      	bne.n	80043ac <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80043a2:	2300      	movs	r3, #0
 80043a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	61bb      	str	r3, [r7, #24]
 80043aa:	e003      	b.n	80043b4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043b0:	2300      	movs	r3, #0
 80043b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80043b4:	e02f      	b.n	8004416 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	9300      	str	r3, [sp, #0]
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	2200      	movs	r2, #0
 80043be:	2180      	movs	r1, #128	@ 0x80
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f001 f959 	bl	8005678 <UART_WaitOnFlagUntilTimeout>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d004      	beq.n	80043d6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2220      	movs	r2, #32
 80043d0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e03b      	b.n	800444e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d10b      	bne.n	80043f4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	881a      	ldrh	r2, [r3, #0]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043e8:	b292      	uxth	r2, r2
 80043ea:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80043ec:	69bb      	ldr	r3, [r7, #24]
 80043ee:	3302      	adds	r3, #2
 80043f0:	61bb      	str	r3, [r7, #24]
 80043f2:	e007      	b.n	8004404 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	781a      	ldrb	r2, [r3, #0]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	3301      	adds	r3, #1
 8004402:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800440a:	b29b      	uxth	r3, r3
 800440c:	3b01      	subs	r3, #1
 800440e:	b29a      	uxth	r2, r3
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800441c:	b29b      	uxth	r3, r3
 800441e:	2b00      	cmp	r3, #0
 8004420:	d1c9      	bne.n	80043b6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	9300      	str	r3, [sp, #0]
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	2200      	movs	r2, #0
 800442a:	2140      	movs	r1, #64	@ 0x40
 800442c:	68f8      	ldr	r0, [r7, #12]
 800442e:	f001 f923 	bl	8005678 <UART_WaitOnFlagUntilTimeout>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d004      	beq.n	8004442 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2220      	movs	r2, #32
 800443c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800443e:	2303      	movs	r3, #3
 8004440:	e005      	b.n	800444e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2220      	movs	r2, #32
 8004446:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004448:	2300      	movs	r3, #0
 800444a:	e000      	b.n	800444e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800444c:	2302      	movs	r3, #2
  }
}
 800444e:	4618      	mov	r0, r3
 8004450:	3720      	adds	r7, #32
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}

08004456 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004456:	b580      	push	{r7, lr}
 8004458:	b08a      	sub	sp, #40	@ 0x28
 800445a:	af02      	add	r7, sp, #8
 800445c:	60f8      	str	r0, [r7, #12]
 800445e:	60b9      	str	r1, [r7, #8]
 8004460:	603b      	str	r3, [r7, #0]
 8004462:	4613      	mov	r3, r2
 8004464:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800446c:	2b20      	cmp	r3, #32
 800446e:	f040 80b6 	bne.w	80045de <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d002      	beq.n	800447e <HAL_UART_Receive+0x28>
 8004478:	88fb      	ldrh	r3, [r7, #6]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d101      	bne.n	8004482 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e0ae      	b.n	80045e0 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2200      	movs	r2, #0
 8004486:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2222      	movs	r2, #34	@ 0x22
 800448e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004498:	f7fd f996 	bl	80017c8 <HAL_GetTick>
 800449c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	88fa      	ldrh	r2, [r7, #6]
 80044a2:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	88fa      	ldrh	r2, [r7, #6]
 80044aa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044b6:	d10e      	bne.n	80044d6 <HAL_UART_Receive+0x80>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	691b      	ldr	r3, [r3, #16]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d105      	bne.n	80044cc <HAL_UART_Receive+0x76>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80044c6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80044ca:	e02d      	b.n	8004528 <HAL_UART_Receive+0xd2>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	22ff      	movs	r2, #255	@ 0xff
 80044d0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80044d4:	e028      	b.n	8004528 <HAL_UART_Receive+0xd2>
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d10d      	bne.n	80044fa <HAL_UART_Receive+0xa4>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d104      	bne.n	80044f0 <HAL_UART_Receive+0x9a>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	22ff      	movs	r2, #255	@ 0xff
 80044ea:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80044ee:	e01b      	b.n	8004528 <HAL_UART_Receive+0xd2>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	227f      	movs	r2, #127	@ 0x7f
 80044f4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80044f8:	e016      	b.n	8004528 <HAL_UART_Receive+0xd2>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004502:	d10d      	bne.n	8004520 <HAL_UART_Receive+0xca>
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	691b      	ldr	r3, [r3, #16]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d104      	bne.n	8004516 <HAL_UART_Receive+0xc0>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	227f      	movs	r2, #127	@ 0x7f
 8004510:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004514:	e008      	b.n	8004528 <HAL_UART_Receive+0xd2>
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	223f      	movs	r2, #63	@ 0x3f
 800451a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800451e:	e003      	b.n	8004528 <HAL_UART_Receive+0xd2>
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2200      	movs	r2, #0
 8004524:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800452e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004538:	d108      	bne.n	800454c <HAL_UART_Receive+0xf6>
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d104      	bne.n	800454c <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004542:	2300      	movs	r3, #0
 8004544:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	61bb      	str	r3, [r7, #24]
 800454a:	e003      	b.n	8004554 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004550:	2300      	movs	r3, #0
 8004552:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004554:	e037      	b.n	80045c6 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	9300      	str	r3, [sp, #0]
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	2200      	movs	r2, #0
 800455e:	2120      	movs	r1, #32
 8004560:	68f8      	ldr	r0, [r7, #12]
 8004562:	f001 f889 	bl	8005678 <UART_WaitOnFlagUntilTimeout>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d005      	beq.n	8004578 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2220      	movs	r2, #32
 8004570:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e033      	b.n	80045e0 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d10c      	bne.n	8004598 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004584:	b29a      	uxth	r2, r3
 8004586:	8a7b      	ldrh	r3, [r7, #18]
 8004588:	4013      	ands	r3, r2
 800458a:	b29a      	uxth	r2, r3
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004590:	69bb      	ldr	r3, [r7, #24]
 8004592:	3302      	adds	r3, #2
 8004594:	61bb      	str	r3, [r7, #24]
 8004596:	e00d      	b.n	80045b4 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800459e:	b29b      	uxth	r3, r3
 80045a0:	b2da      	uxtb	r2, r3
 80045a2:	8a7b      	ldrh	r3, [r7, #18]
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	4013      	ands	r3, r2
 80045a8:	b2da      	uxtb	r2, r3
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	3301      	adds	r3, #1
 80045b2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	3b01      	subs	r3, #1
 80045be:	b29a      	uxth	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1c1      	bne.n	8004556 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2220      	movs	r2, #32
 80045d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80045da:	2300      	movs	r3, #0
 80045dc:	e000      	b.n	80045e0 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80045de:	2302      	movs	r3, #2
  }
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3720      	adds	r7, #32
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b08a      	sub	sp, #40	@ 0x28
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	60f8      	str	r0, [r7, #12]
 80045f0:	60b9      	str	r1, [r7, #8]
 80045f2:	4613      	mov	r3, r2
 80045f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045fc:	2b20      	cmp	r3, #32
 80045fe:	d137      	bne.n	8004670 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d002      	beq.n	800460c <HAL_UART_Receive_IT+0x24>
 8004606:	88fb      	ldrh	r3, [r7, #6]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d101      	bne.n	8004610 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e030      	b.n	8004672 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a18      	ldr	r2, [pc, #96]	@ (800467c <HAL_UART_Receive_IT+0x94>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d01f      	beq.n	8004660 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800462a:	2b00      	cmp	r3, #0
 800462c:	d018      	beq.n	8004660 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	e853 3f00 	ldrex	r3, [r3]
 800463a:	613b      	str	r3, [r7, #16]
   return(result);
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004642:	627b      	str	r3, [r7, #36]	@ 0x24
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	461a      	mov	r2, r3
 800464a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800464c:	623b      	str	r3, [r7, #32]
 800464e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004650:	69f9      	ldr	r1, [r7, #28]
 8004652:	6a3a      	ldr	r2, [r7, #32]
 8004654:	e841 2300 	strex	r3, r2, [r1]
 8004658:	61bb      	str	r3, [r7, #24]
   return(result);
 800465a:	69bb      	ldr	r3, [r7, #24]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d1e6      	bne.n	800462e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004660:	88fb      	ldrh	r3, [r7, #6]
 8004662:	461a      	mov	r2, r3
 8004664:	68b9      	ldr	r1, [r7, #8]
 8004666:	68f8      	ldr	r0, [r7, #12]
 8004668:	f001 f874 	bl	8005754 <UART_Start_Receive_IT>
 800466c:	4603      	mov	r3, r0
 800466e:	e000      	b.n	8004672 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004670:	2302      	movs	r3, #2
  }
}
 8004672:	4618      	mov	r0, r3
 8004674:	3728      	adds	r7, #40	@ 0x28
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	40008000 	.word	0x40008000

08004680 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b09a      	sub	sp, #104	@ 0x68
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800468e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004690:	e853 3f00 	ldrex	r3, [r3]
 8004694:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004696:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004698:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800469c:	667b      	str	r3, [r7, #100]	@ 0x64
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	461a      	mov	r2, r3
 80046a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80046a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80046a8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046aa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80046ac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80046ae:	e841 2300 	strex	r3, r2, [r1]
 80046b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80046b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1e6      	bne.n	8004688 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	3308      	adds	r3, #8
 80046c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046c4:	e853 3f00 	ldrex	r3, [r3]
 80046c8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80046ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046cc:	f023 0301 	bic.w	r3, r3, #1
 80046d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	3308      	adds	r3, #8
 80046d8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80046da:	643a      	str	r2, [r7, #64]	@ 0x40
 80046dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80046e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046e2:	e841 2300 	strex	r3, r2, [r1]
 80046e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80046e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1e5      	bne.n	80046ba <HAL_UART_AbortReceive_IT+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d118      	bne.n	8004728 <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046fc:	6a3b      	ldr	r3, [r7, #32]
 80046fe:	e853 3f00 	ldrex	r3, [r3]
 8004702:	61fb      	str	r3, [r7, #28]
   return(result);
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	f023 0310 	bic.w	r3, r3, #16
 800470a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	461a      	mov	r2, r3
 8004712:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004714:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004716:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004718:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800471a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800471c:	e841 2300 	strex	r3, r2, [r1]
 8004720:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004724:	2b00      	cmp	r3, #0
 8004726:	d1e6      	bne.n	80046f6 <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004732:	2b40      	cmp	r3, #64	@ 0x40
 8004734:	d151      	bne.n	80047da <HAL_UART_AbortReceive_IT+0x15a>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	3308      	adds	r3, #8
 800473c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	e853 3f00 	ldrex	r3, [r3]
 8004744:	60bb      	str	r3, [r7, #8]
   return(result);
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800474c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	3308      	adds	r3, #8
 8004754:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004756:	61ba      	str	r2, [r7, #24]
 8004758:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800475a:	6979      	ldr	r1, [r7, #20]
 800475c:	69ba      	ldr	r2, [r7, #24]
 800475e:	e841 2300 	strex	r3, r2, [r1]
 8004762:	613b      	str	r3, [r7, #16]
   return(result);
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d1e5      	bne.n	8004736 <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800476e:	2b00      	cmp	r3, #0
 8004770:	d013      	beq.n	800479a <HAL_UART_AbortReceive_IT+0x11a>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004776:	4a26      	ldr	r2, [pc, #152]	@ (8004810 <HAL_UART_AbortReceive_IT+0x190>)
 8004778:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800477e:	4618      	mov	r0, r3
 8004780:	f7fd f9a1 	bl	8001ac6 <HAL_DMA_Abort_IT>
 8004784:	4603      	mov	r3, r0
 8004786:	2b00      	cmp	r3, #0
 8004788:	d03c      	beq.n	8004804 <HAL_UART_AbortReceive_IT+0x184>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800478e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004794:	4610      	mov	r0, r2
 8004796:	4798      	blx	r3
 8004798:	e034      	b.n	8004804 <HAL_UART_AbortReceive_IT+0x184>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	220f      	movs	r2, #15
 80047ae:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	8b1b      	ldrh	r3, [r3, #24]
 80047b6:	b29a      	uxth	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f042 0208 	orr.w	r2, r2, #8
 80047c0:	b292      	uxth	r2, r2
 80047c2:	831a      	strh	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2220      	movs	r2, #32
 80047c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	661a      	str	r2, [r3, #96]	@ 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 fb38 	bl	8004e48 <HAL_UART_AbortReceiveCpltCallback>
 80047d8:	e014      	b.n	8004804 <HAL_UART_AbortReceive_IT+0x184>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	220f      	movs	r2, #15
 80047ee:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2220      	movs	r2, #32
 80047f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	661a      	str	r2, [r3, #96]	@ 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 fb22 	bl	8004e48 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	3768      	adds	r7, #104	@ 0x68
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	080059d5 	.word	0x080059d5

08004814 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b0ba      	sub	sp, #232	@ 0xe8
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	69db      	ldr	r3, [r3, #28]
 8004822:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800483a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800483e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004842:	4013      	ands	r3, r2
 8004844:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004848:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800484c:	2b00      	cmp	r3, #0
 800484e:	d115      	bne.n	800487c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004854:	f003 0320 	and.w	r3, r3, #32
 8004858:	2b00      	cmp	r3, #0
 800485a:	d00f      	beq.n	800487c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800485c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004860:	f003 0320 	and.w	r3, r3, #32
 8004864:	2b00      	cmp	r3, #0
 8004866:	d009      	beq.n	800487c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800486c:	2b00      	cmp	r3, #0
 800486e:	f000 82ca 	beq.w	8004e06 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	4798      	blx	r3
      }
      return;
 800487a:	e2c4      	b.n	8004e06 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800487c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004880:	2b00      	cmp	r3, #0
 8004882:	f000 8117 	beq.w	8004ab4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004886:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b00      	cmp	r3, #0
 8004890:	d106      	bne.n	80048a0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004892:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004896:	4b85      	ldr	r3, [pc, #532]	@ (8004aac <HAL_UART_IRQHandler+0x298>)
 8004898:	4013      	ands	r3, r2
 800489a:	2b00      	cmp	r3, #0
 800489c:	f000 810a 	beq.w	8004ab4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80048a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048a4:	f003 0301 	and.w	r3, r3, #1
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d011      	beq.n	80048d0 <HAL_UART_IRQHandler+0xbc>
 80048ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d00b      	beq.n	80048d0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2201      	movs	r2, #1
 80048be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048c6:	f043 0201 	orr.w	r2, r3, #1
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048d4:	f003 0302 	and.w	r3, r3, #2
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d011      	beq.n	8004900 <HAL_UART_IRQHandler+0xec>
 80048dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048e0:	f003 0301 	and.w	r3, r3, #1
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00b      	beq.n	8004900 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2202      	movs	r2, #2
 80048ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048f6:	f043 0204 	orr.w	r2, r3, #4
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004900:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004904:	f003 0304 	and.w	r3, r3, #4
 8004908:	2b00      	cmp	r3, #0
 800490a:	d011      	beq.n	8004930 <HAL_UART_IRQHandler+0x11c>
 800490c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004910:	f003 0301 	and.w	r3, r3, #1
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00b      	beq.n	8004930 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2204      	movs	r2, #4
 800491e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004926:	f043 0202 	orr.w	r2, r3, #2
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004930:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004934:	f003 0308 	and.w	r3, r3, #8
 8004938:	2b00      	cmp	r3, #0
 800493a:	d017      	beq.n	800496c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800493c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004940:	f003 0320 	and.w	r3, r3, #32
 8004944:	2b00      	cmp	r3, #0
 8004946:	d105      	bne.n	8004954 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004948:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800494c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004950:	2b00      	cmp	r3, #0
 8004952:	d00b      	beq.n	800496c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2208      	movs	r2, #8
 800495a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004962:	f043 0208 	orr.w	r2, r3, #8
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800496c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004970:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004974:	2b00      	cmp	r3, #0
 8004976:	d012      	beq.n	800499e <HAL_UART_IRQHandler+0x18a>
 8004978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800497c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d00c      	beq.n	800499e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800498c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004994:	f043 0220 	orr.w	r2, r3, #32
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	f000 8230 	beq.w	8004e0a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80049aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049ae:	f003 0320 	and.w	r3, r3, #32
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d00d      	beq.n	80049d2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80049b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049ba:	f003 0320 	and.w	r3, r3, #32
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d007      	beq.n	80049d2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d003      	beq.n	80049d2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049d8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049e6:	2b40      	cmp	r3, #64	@ 0x40
 80049e8:	d005      	beq.n	80049f6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80049ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049ee:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d04f      	beq.n	8004a96 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 ff72 	bl	80058e0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a06:	2b40      	cmp	r3, #64	@ 0x40
 8004a08:	d141      	bne.n	8004a8e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	3308      	adds	r3, #8
 8004a10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a18:	e853 3f00 	ldrex	r3, [r3]
 8004a1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	3308      	adds	r3, #8
 8004a32:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a36:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004a3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a3e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004a42:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004a46:	e841 2300 	strex	r3, r2, [r1]
 8004a4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004a4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1d9      	bne.n	8004a0a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d013      	beq.n	8004a86 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a62:	4a13      	ldr	r2, [pc, #76]	@ (8004ab0 <HAL_UART_IRQHandler+0x29c>)
 8004a64:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7fd f82b 	bl	8001ac6 <HAL_DMA_Abort_IT>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d017      	beq.n	8004aa6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004a80:	4610      	mov	r0, r2
 8004a82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a84:	e00f      	b.n	8004aa6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f9d4 	bl	8004e34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a8c:	e00b      	b.n	8004aa6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 f9d0 	bl	8004e34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a94:	e007      	b.n	8004aa6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 f9cc 	bl	8004e34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004aa4:	e1b1      	b.n	8004e0a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aa6:	bf00      	nop
    return;
 8004aa8:	e1af      	b.n	8004e0a <HAL_UART_IRQHandler+0x5f6>
 8004aaa:	bf00      	nop
 8004aac:	04000120 	.word	0x04000120
 8004ab0:	080059a9 	.word	0x080059a9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	f040 816a 	bne.w	8004d92 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ac2:	f003 0310 	and.w	r3, r3, #16
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	f000 8163 	beq.w	8004d92 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ad0:	f003 0310 	and.w	r3, r3, #16
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	f000 815c 	beq.w	8004d92 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2210      	movs	r2, #16
 8004ae0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aec:	2b40      	cmp	r3, #64	@ 0x40
 8004aee:	f040 80d4 	bne.w	8004c9a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004afe:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	f000 80ad 	beq.w	8004c62 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004b0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b12:	429a      	cmp	r2, r3
 8004b14:	f080 80a5 	bcs.w	8004c62 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b1e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0320 	and.w	r3, r3, #32
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f040 8086 	bne.w	8004c40 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b40:	e853 3f00 	ldrex	r3, [r3]
 8004b44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	461a      	mov	r2, r3
 8004b5a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004b5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004b62:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b6e:	e841 2300 	strex	r3, r2, [r1]
 8004b72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1da      	bne.n	8004b34 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	3308      	adds	r3, #8
 8004b84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b88:	e853 3f00 	ldrex	r3, [r3]
 8004b8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b90:	f023 0301 	bic.w	r3, r3, #1
 8004b94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	3308      	adds	r3, #8
 8004b9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004ba2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004ba6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004baa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004bae:	e841 2300 	strex	r3, r2, [r1]
 8004bb2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004bb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1e1      	bne.n	8004b7e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	3308      	adds	r3, #8
 8004bc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bc4:	e853 3f00 	ldrex	r3, [r3]
 8004bc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004bca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	3308      	adds	r3, #8
 8004bda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004bde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004be0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004be4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004be6:	e841 2300 	strex	r3, r2, [r1]
 8004bea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004bec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1e3      	bne.n	8004bba <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2220      	movs	r2, #32
 8004bf6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c08:	e853 3f00 	ldrex	r3, [r3]
 8004c0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c10:	f023 0310 	bic.w	r3, r3, #16
 8004c14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c22:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c24:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c26:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c2a:	e841 2300 	strex	r3, r2, [r1]
 8004c2e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d1e4      	bne.n	8004c00 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f7fc ff05 	bl	8001a4a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2202      	movs	r2, #2
 8004c44:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	b29b      	uxth	r3, r3
 8004c58:	4619      	mov	r1, r3
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 f8fe 	bl	8004e5c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004c60:	e0d5      	b.n	8004e0e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004c68:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	f040 80ce 	bne.w	8004e0e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 0320 	and.w	r3, r3, #32
 8004c7e:	2b20      	cmp	r3, #32
 8004c80:	f040 80c5 	bne.w	8004e0e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2202      	movs	r2, #2
 8004c88:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004c90:	4619      	mov	r1, r3
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 f8e2 	bl	8004e5c <HAL_UARTEx_RxEventCallback>
      return;
 8004c98:	e0b9      	b.n	8004e0e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	1ad3      	subs	r3, r2, r3
 8004caa:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	f000 80ab 	beq.w	8004e12 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004cbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	f000 80a6 	beq.w	8004e12 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cce:	e853 3f00 	ldrex	r3, [r3]
 8004cd2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004cda:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004ce8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cf0:	e841 2300 	strex	r3, r2, [r1]
 8004cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d1e4      	bne.n	8004cc6 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	3308      	adds	r3, #8
 8004d02:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d06:	e853 3f00 	ldrex	r3, [r3]
 8004d0a:	623b      	str	r3, [r7, #32]
   return(result);
 8004d0c:	6a3b      	ldr	r3, [r7, #32]
 8004d0e:	f023 0301 	bic.w	r3, r3, #1
 8004d12:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	3308      	adds	r3, #8
 8004d1c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004d20:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d24:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d28:	e841 2300 	strex	r3, r2, [r1]
 8004d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d1e3      	bne.n	8004cfc <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2220      	movs	r2, #32
 8004d38:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	e853 3f00 	ldrex	r3, [r3]
 8004d54:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f023 0310 	bic.w	r3, r3, #16
 8004d5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	461a      	mov	r2, r3
 8004d66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004d6a:	61fb      	str	r3, [r7, #28]
 8004d6c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d6e:	69b9      	ldr	r1, [r7, #24]
 8004d70:	69fa      	ldr	r2, [r7, #28]
 8004d72:	e841 2300 	strex	r3, r2, [r1]
 8004d76:	617b      	str	r3, [r7, #20]
   return(result);
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d1e4      	bne.n	8004d48 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2202      	movs	r2, #2
 8004d82:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d88:	4619      	mov	r1, r3
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 f866 	bl	8004e5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d90:	e03f      	b.n	8004e12 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d00e      	beq.n	8004dbc <HAL_UART_IRQHandler+0x5a8>
 8004d9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004da2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d008      	beq.n	8004dbc <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004db2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f001 f81b 	bl	8005df0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004dba:	e02d      	b.n	8004e18 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004dbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d00e      	beq.n	8004de6 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004dc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d008      	beq.n	8004de6 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d01c      	beq.n	8004e16 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	4798      	blx	r3
    }
    return;
 8004de4:	e017      	b.n	8004e16 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d012      	beq.n	8004e18 <HAL_UART_IRQHandler+0x604>
 8004df2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004df6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d00c      	beq.n	8004e18 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 fe0f 	bl	8005a22 <UART_EndTransmit_IT>
    return;
 8004e04:	e008      	b.n	8004e18 <HAL_UART_IRQHandler+0x604>
      return;
 8004e06:	bf00      	nop
 8004e08:	e006      	b.n	8004e18 <HAL_UART_IRQHandler+0x604>
    return;
 8004e0a:	bf00      	nop
 8004e0c:	e004      	b.n	8004e18 <HAL_UART_IRQHandler+0x604>
      return;
 8004e0e:	bf00      	nop
 8004e10:	e002      	b.n	8004e18 <HAL_UART_IRQHandler+0x604>
      return;
 8004e12:	bf00      	nop
 8004e14:	e000      	b.n	8004e18 <HAL_UART_IRQHandler+0x604>
    return;
 8004e16:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004e18:	37e8      	adds	r7, #232	@ 0xe8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop

08004e20 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004e28:	bf00      	nop
 8004e2a:	370c      	adds	r7, #12
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr

08004e34 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b083      	sub	sp, #12
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004e3c:	bf00      	nop
 8004e3e:	370c      	adds	r7, #12
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8004e50:	bf00      	nop
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr

08004e5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b083      	sub	sp, #12
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	460b      	mov	r3, r1
 8004e66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e78:	b08a      	sub	sp, #40	@ 0x28
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	689a      	ldr	r2, [r3, #8]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	691b      	ldr	r3, [r3, #16]
 8004e8c:	431a      	orrs	r2, r3
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	695b      	ldr	r3, [r3, #20]
 8004e92:	431a      	orrs	r2, r3
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	69db      	ldr	r3, [r3, #28]
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	4ba4      	ldr	r3, [pc, #656]	@ (8005134 <UART_SetConfig+0x2c0>)
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	6812      	ldr	r2, [r2, #0]
 8004eaa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004eac:	430b      	orrs	r3, r1
 8004eae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	68da      	ldr	r2, [r3, #12]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	430a      	orrs	r2, r1
 8004ec4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a99      	ldr	r2, [pc, #612]	@ (8005138 <UART_SetConfig+0x2c4>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d004      	beq.n	8004ee0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6a1b      	ldr	r3, [r3, #32]
 8004eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004edc:	4313      	orrs	r3, r2
 8004ede:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a90      	ldr	r2, [pc, #576]	@ (800513c <UART_SetConfig+0x2c8>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d126      	bne.n	8004f4c <UART_SetConfig+0xd8>
 8004efe:	4b90      	ldr	r3, [pc, #576]	@ (8005140 <UART_SetConfig+0x2cc>)
 8004f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f04:	f003 0303 	and.w	r3, r3, #3
 8004f08:	2b03      	cmp	r3, #3
 8004f0a:	d81b      	bhi.n	8004f44 <UART_SetConfig+0xd0>
 8004f0c:	a201      	add	r2, pc, #4	@ (adr r2, 8004f14 <UART_SetConfig+0xa0>)
 8004f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f12:	bf00      	nop
 8004f14:	08004f25 	.word	0x08004f25
 8004f18:	08004f35 	.word	0x08004f35
 8004f1c:	08004f2d 	.word	0x08004f2d
 8004f20:	08004f3d 	.word	0x08004f3d
 8004f24:	2301      	movs	r3, #1
 8004f26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f2a:	e116      	b.n	800515a <UART_SetConfig+0x2e6>
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f32:	e112      	b.n	800515a <UART_SetConfig+0x2e6>
 8004f34:	2304      	movs	r3, #4
 8004f36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f3a:	e10e      	b.n	800515a <UART_SetConfig+0x2e6>
 8004f3c:	2308      	movs	r3, #8
 8004f3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f42:	e10a      	b.n	800515a <UART_SetConfig+0x2e6>
 8004f44:	2310      	movs	r3, #16
 8004f46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f4a:	e106      	b.n	800515a <UART_SetConfig+0x2e6>
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a7c      	ldr	r2, [pc, #496]	@ (8005144 <UART_SetConfig+0x2d0>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d138      	bne.n	8004fc8 <UART_SetConfig+0x154>
 8004f56:	4b7a      	ldr	r3, [pc, #488]	@ (8005140 <UART_SetConfig+0x2cc>)
 8004f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f5c:	f003 030c 	and.w	r3, r3, #12
 8004f60:	2b0c      	cmp	r3, #12
 8004f62:	d82d      	bhi.n	8004fc0 <UART_SetConfig+0x14c>
 8004f64:	a201      	add	r2, pc, #4	@ (adr r2, 8004f6c <UART_SetConfig+0xf8>)
 8004f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f6a:	bf00      	nop
 8004f6c:	08004fa1 	.word	0x08004fa1
 8004f70:	08004fc1 	.word	0x08004fc1
 8004f74:	08004fc1 	.word	0x08004fc1
 8004f78:	08004fc1 	.word	0x08004fc1
 8004f7c:	08004fb1 	.word	0x08004fb1
 8004f80:	08004fc1 	.word	0x08004fc1
 8004f84:	08004fc1 	.word	0x08004fc1
 8004f88:	08004fc1 	.word	0x08004fc1
 8004f8c:	08004fa9 	.word	0x08004fa9
 8004f90:	08004fc1 	.word	0x08004fc1
 8004f94:	08004fc1 	.word	0x08004fc1
 8004f98:	08004fc1 	.word	0x08004fc1
 8004f9c:	08004fb9 	.word	0x08004fb9
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fa6:	e0d8      	b.n	800515a <UART_SetConfig+0x2e6>
 8004fa8:	2302      	movs	r3, #2
 8004faa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fae:	e0d4      	b.n	800515a <UART_SetConfig+0x2e6>
 8004fb0:	2304      	movs	r3, #4
 8004fb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fb6:	e0d0      	b.n	800515a <UART_SetConfig+0x2e6>
 8004fb8:	2308      	movs	r3, #8
 8004fba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fbe:	e0cc      	b.n	800515a <UART_SetConfig+0x2e6>
 8004fc0:	2310      	movs	r3, #16
 8004fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fc6:	e0c8      	b.n	800515a <UART_SetConfig+0x2e6>
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a5e      	ldr	r2, [pc, #376]	@ (8005148 <UART_SetConfig+0x2d4>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d125      	bne.n	800501e <UART_SetConfig+0x1aa>
 8004fd2:	4b5b      	ldr	r3, [pc, #364]	@ (8005140 <UART_SetConfig+0x2cc>)
 8004fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004fdc:	2b30      	cmp	r3, #48	@ 0x30
 8004fde:	d016      	beq.n	800500e <UART_SetConfig+0x19a>
 8004fe0:	2b30      	cmp	r3, #48	@ 0x30
 8004fe2:	d818      	bhi.n	8005016 <UART_SetConfig+0x1a2>
 8004fe4:	2b20      	cmp	r3, #32
 8004fe6:	d00a      	beq.n	8004ffe <UART_SetConfig+0x18a>
 8004fe8:	2b20      	cmp	r3, #32
 8004fea:	d814      	bhi.n	8005016 <UART_SetConfig+0x1a2>
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d002      	beq.n	8004ff6 <UART_SetConfig+0x182>
 8004ff0:	2b10      	cmp	r3, #16
 8004ff2:	d008      	beq.n	8005006 <UART_SetConfig+0x192>
 8004ff4:	e00f      	b.n	8005016 <UART_SetConfig+0x1a2>
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ffc:	e0ad      	b.n	800515a <UART_SetConfig+0x2e6>
 8004ffe:	2302      	movs	r3, #2
 8005000:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005004:	e0a9      	b.n	800515a <UART_SetConfig+0x2e6>
 8005006:	2304      	movs	r3, #4
 8005008:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800500c:	e0a5      	b.n	800515a <UART_SetConfig+0x2e6>
 800500e:	2308      	movs	r3, #8
 8005010:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005014:	e0a1      	b.n	800515a <UART_SetConfig+0x2e6>
 8005016:	2310      	movs	r3, #16
 8005018:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800501c:	e09d      	b.n	800515a <UART_SetConfig+0x2e6>
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a4a      	ldr	r2, [pc, #296]	@ (800514c <UART_SetConfig+0x2d8>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d125      	bne.n	8005074 <UART_SetConfig+0x200>
 8005028:	4b45      	ldr	r3, [pc, #276]	@ (8005140 <UART_SetConfig+0x2cc>)
 800502a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800502e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005032:	2bc0      	cmp	r3, #192	@ 0xc0
 8005034:	d016      	beq.n	8005064 <UART_SetConfig+0x1f0>
 8005036:	2bc0      	cmp	r3, #192	@ 0xc0
 8005038:	d818      	bhi.n	800506c <UART_SetConfig+0x1f8>
 800503a:	2b80      	cmp	r3, #128	@ 0x80
 800503c:	d00a      	beq.n	8005054 <UART_SetConfig+0x1e0>
 800503e:	2b80      	cmp	r3, #128	@ 0x80
 8005040:	d814      	bhi.n	800506c <UART_SetConfig+0x1f8>
 8005042:	2b00      	cmp	r3, #0
 8005044:	d002      	beq.n	800504c <UART_SetConfig+0x1d8>
 8005046:	2b40      	cmp	r3, #64	@ 0x40
 8005048:	d008      	beq.n	800505c <UART_SetConfig+0x1e8>
 800504a:	e00f      	b.n	800506c <UART_SetConfig+0x1f8>
 800504c:	2300      	movs	r3, #0
 800504e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005052:	e082      	b.n	800515a <UART_SetConfig+0x2e6>
 8005054:	2302      	movs	r3, #2
 8005056:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800505a:	e07e      	b.n	800515a <UART_SetConfig+0x2e6>
 800505c:	2304      	movs	r3, #4
 800505e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005062:	e07a      	b.n	800515a <UART_SetConfig+0x2e6>
 8005064:	2308      	movs	r3, #8
 8005066:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800506a:	e076      	b.n	800515a <UART_SetConfig+0x2e6>
 800506c:	2310      	movs	r3, #16
 800506e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005072:	e072      	b.n	800515a <UART_SetConfig+0x2e6>
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a35      	ldr	r2, [pc, #212]	@ (8005150 <UART_SetConfig+0x2dc>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d12a      	bne.n	80050d4 <UART_SetConfig+0x260>
 800507e:	4b30      	ldr	r3, [pc, #192]	@ (8005140 <UART_SetConfig+0x2cc>)
 8005080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005084:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005088:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800508c:	d01a      	beq.n	80050c4 <UART_SetConfig+0x250>
 800508e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005092:	d81b      	bhi.n	80050cc <UART_SetConfig+0x258>
 8005094:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005098:	d00c      	beq.n	80050b4 <UART_SetConfig+0x240>
 800509a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800509e:	d815      	bhi.n	80050cc <UART_SetConfig+0x258>
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d003      	beq.n	80050ac <UART_SetConfig+0x238>
 80050a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050a8:	d008      	beq.n	80050bc <UART_SetConfig+0x248>
 80050aa:	e00f      	b.n	80050cc <UART_SetConfig+0x258>
 80050ac:	2300      	movs	r3, #0
 80050ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050b2:	e052      	b.n	800515a <UART_SetConfig+0x2e6>
 80050b4:	2302      	movs	r3, #2
 80050b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ba:	e04e      	b.n	800515a <UART_SetConfig+0x2e6>
 80050bc:	2304      	movs	r3, #4
 80050be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050c2:	e04a      	b.n	800515a <UART_SetConfig+0x2e6>
 80050c4:	2308      	movs	r3, #8
 80050c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ca:	e046      	b.n	800515a <UART_SetConfig+0x2e6>
 80050cc:	2310      	movs	r3, #16
 80050ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050d2:	e042      	b.n	800515a <UART_SetConfig+0x2e6>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a17      	ldr	r2, [pc, #92]	@ (8005138 <UART_SetConfig+0x2c4>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d13a      	bne.n	8005154 <UART_SetConfig+0x2e0>
 80050de:	4b18      	ldr	r3, [pc, #96]	@ (8005140 <UART_SetConfig+0x2cc>)
 80050e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80050e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050ec:	d01a      	beq.n	8005124 <UART_SetConfig+0x2b0>
 80050ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050f2:	d81b      	bhi.n	800512c <UART_SetConfig+0x2b8>
 80050f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050f8:	d00c      	beq.n	8005114 <UART_SetConfig+0x2a0>
 80050fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050fe:	d815      	bhi.n	800512c <UART_SetConfig+0x2b8>
 8005100:	2b00      	cmp	r3, #0
 8005102:	d003      	beq.n	800510c <UART_SetConfig+0x298>
 8005104:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005108:	d008      	beq.n	800511c <UART_SetConfig+0x2a8>
 800510a:	e00f      	b.n	800512c <UART_SetConfig+0x2b8>
 800510c:	2300      	movs	r3, #0
 800510e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005112:	e022      	b.n	800515a <UART_SetConfig+0x2e6>
 8005114:	2302      	movs	r3, #2
 8005116:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800511a:	e01e      	b.n	800515a <UART_SetConfig+0x2e6>
 800511c:	2304      	movs	r3, #4
 800511e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005122:	e01a      	b.n	800515a <UART_SetConfig+0x2e6>
 8005124:	2308      	movs	r3, #8
 8005126:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800512a:	e016      	b.n	800515a <UART_SetConfig+0x2e6>
 800512c:	2310      	movs	r3, #16
 800512e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005132:	e012      	b.n	800515a <UART_SetConfig+0x2e6>
 8005134:	efff69f3 	.word	0xefff69f3
 8005138:	40008000 	.word	0x40008000
 800513c:	40013800 	.word	0x40013800
 8005140:	40021000 	.word	0x40021000
 8005144:	40004400 	.word	0x40004400
 8005148:	40004800 	.word	0x40004800
 800514c:	40004c00 	.word	0x40004c00
 8005150:	40005000 	.word	0x40005000
 8005154:	2310      	movs	r3, #16
 8005156:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a9f      	ldr	r2, [pc, #636]	@ (80053dc <UART_SetConfig+0x568>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d17a      	bne.n	800525a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005164:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005168:	2b08      	cmp	r3, #8
 800516a:	d824      	bhi.n	80051b6 <UART_SetConfig+0x342>
 800516c:	a201      	add	r2, pc, #4	@ (adr r2, 8005174 <UART_SetConfig+0x300>)
 800516e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005172:	bf00      	nop
 8005174:	08005199 	.word	0x08005199
 8005178:	080051b7 	.word	0x080051b7
 800517c:	080051a1 	.word	0x080051a1
 8005180:	080051b7 	.word	0x080051b7
 8005184:	080051a7 	.word	0x080051a7
 8005188:	080051b7 	.word	0x080051b7
 800518c:	080051b7 	.word	0x080051b7
 8005190:	080051b7 	.word	0x080051b7
 8005194:	080051af 	.word	0x080051af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005198:	f7fd fca2 	bl	8002ae0 <HAL_RCC_GetPCLK1Freq>
 800519c:	61f8      	str	r0, [r7, #28]
        break;
 800519e:	e010      	b.n	80051c2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051a0:	4b8f      	ldr	r3, [pc, #572]	@ (80053e0 <UART_SetConfig+0x56c>)
 80051a2:	61fb      	str	r3, [r7, #28]
        break;
 80051a4:	e00d      	b.n	80051c2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051a6:	f7fd fc03 	bl	80029b0 <HAL_RCC_GetSysClockFreq>
 80051aa:	61f8      	str	r0, [r7, #28]
        break;
 80051ac:	e009      	b.n	80051c2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051b2:	61fb      	str	r3, [r7, #28]
        break;
 80051b4:	e005      	b.n	80051c2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80051b6:	2300      	movs	r3, #0
 80051b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80051c0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	f000 80fb 	beq.w	80053c0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	685a      	ldr	r2, [r3, #4]
 80051ce:	4613      	mov	r3, r2
 80051d0:	005b      	lsls	r3, r3, #1
 80051d2:	4413      	add	r3, r2
 80051d4:	69fa      	ldr	r2, [r7, #28]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d305      	bcc.n	80051e6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051e0:	69fa      	ldr	r2, [r7, #28]
 80051e2:	429a      	cmp	r2, r3
 80051e4:	d903      	bls.n	80051ee <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80051ec:	e0e8      	b.n	80053c0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	2200      	movs	r2, #0
 80051f2:	461c      	mov	r4, r3
 80051f4:	4615      	mov	r5, r2
 80051f6:	f04f 0200 	mov.w	r2, #0
 80051fa:	f04f 0300 	mov.w	r3, #0
 80051fe:	022b      	lsls	r3, r5, #8
 8005200:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005204:	0222      	lsls	r2, r4, #8
 8005206:	68f9      	ldr	r1, [r7, #12]
 8005208:	6849      	ldr	r1, [r1, #4]
 800520a:	0849      	lsrs	r1, r1, #1
 800520c:	2000      	movs	r0, #0
 800520e:	4688      	mov	r8, r1
 8005210:	4681      	mov	r9, r0
 8005212:	eb12 0a08 	adds.w	sl, r2, r8
 8005216:	eb43 0b09 	adc.w	fp, r3, r9
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	603b      	str	r3, [r7, #0]
 8005222:	607a      	str	r2, [r7, #4]
 8005224:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005228:	4650      	mov	r0, sl
 800522a:	4659      	mov	r1, fp
 800522c:	f7fb f828 	bl	8000280 <__aeabi_uldivmod>
 8005230:	4602      	mov	r2, r0
 8005232:	460b      	mov	r3, r1
 8005234:	4613      	mov	r3, r2
 8005236:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005238:	69bb      	ldr	r3, [r7, #24]
 800523a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800523e:	d308      	bcc.n	8005252 <UART_SetConfig+0x3de>
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005246:	d204      	bcs.n	8005252 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	69ba      	ldr	r2, [r7, #24]
 800524e:	60da      	str	r2, [r3, #12]
 8005250:	e0b6      	b.n	80053c0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005258:	e0b2      	b.n	80053c0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	69db      	ldr	r3, [r3, #28]
 800525e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005262:	d15e      	bne.n	8005322 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005264:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005268:	2b08      	cmp	r3, #8
 800526a:	d828      	bhi.n	80052be <UART_SetConfig+0x44a>
 800526c:	a201      	add	r2, pc, #4	@ (adr r2, 8005274 <UART_SetConfig+0x400>)
 800526e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005272:	bf00      	nop
 8005274:	08005299 	.word	0x08005299
 8005278:	080052a1 	.word	0x080052a1
 800527c:	080052a9 	.word	0x080052a9
 8005280:	080052bf 	.word	0x080052bf
 8005284:	080052af 	.word	0x080052af
 8005288:	080052bf 	.word	0x080052bf
 800528c:	080052bf 	.word	0x080052bf
 8005290:	080052bf 	.word	0x080052bf
 8005294:	080052b7 	.word	0x080052b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005298:	f7fd fc22 	bl	8002ae0 <HAL_RCC_GetPCLK1Freq>
 800529c:	61f8      	str	r0, [r7, #28]
        break;
 800529e:	e014      	b.n	80052ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052a0:	f7fd fc34 	bl	8002b0c <HAL_RCC_GetPCLK2Freq>
 80052a4:	61f8      	str	r0, [r7, #28]
        break;
 80052a6:	e010      	b.n	80052ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052a8:	4b4d      	ldr	r3, [pc, #308]	@ (80053e0 <UART_SetConfig+0x56c>)
 80052aa:	61fb      	str	r3, [r7, #28]
        break;
 80052ac:	e00d      	b.n	80052ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052ae:	f7fd fb7f 	bl	80029b0 <HAL_RCC_GetSysClockFreq>
 80052b2:	61f8      	str	r0, [r7, #28]
        break;
 80052b4:	e009      	b.n	80052ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052ba:	61fb      	str	r3, [r7, #28]
        break;
 80052bc:	e005      	b.n	80052ca <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80052be:	2300      	movs	r3, #0
 80052c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80052c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d077      	beq.n	80053c0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80052d0:	69fb      	ldr	r3, [r7, #28]
 80052d2:	005a      	lsls	r2, r3, #1
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	085b      	lsrs	r3, r3, #1
 80052da:	441a      	add	r2, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80052e4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	2b0f      	cmp	r3, #15
 80052ea:	d916      	bls.n	800531a <UART_SetConfig+0x4a6>
 80052ec:	69bb      	ldr	r3, [r7, #24]
 80052ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052f2:	d212      	bcs.n	800531a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	f023 030f 	bic.w	r3, r3, #15
 80052fc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	085b      	lsrs	r3, r3, #1
 8005302:	b29b      	uxth	r3, r3
 8005304:	f003 0307 	and.w	r3, r3, #7
 8005308:	b29a      	uxth	r2, r3
 800530a:	8afb      	ldrh	r3, [r7, #22]
 800530c:	4313      	orrs	r3, r2
 800530e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	8afa      	ldrh	r2, [r7, #22]
 8005316:	60da      	str	r2, [r3, #12]
 8005318:	e052      	b.n	80053c0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005320:	e04e      	b.n	80053c0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005322:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005326:	2b08      	cmp	r3, #8
 8005328:	d827      	bhi.n	800537a <UART_SetConfig+0x506>
 800532a:	a201      	add	r2, pc, #4	@ (adr r2, 8005330 <UART_SetConfig+0x4bc>)
 800532c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005330:	08005355 	.word	0x08005355
 8005334:	0800535d 	.word	0x0800535d
 8005338:	08005365 	.word	0x08005365
 800533c:	0800537b 	.word	0x0800537b
 8005340:	0800536b 	.word	0x0800536b
 8005344:	0800537b 	.word	0x0800537b
 8005348:	0800537b 	.word	0x0800537b
 800534c:	0800537b 	.word	0x0800537b
 8005350:	08005373 	.word	0x08005373
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005354:	f7fd fbc4 	bl	8002ae0 <HAL_RCC_GetPCLK1Freq>
 8005358:	61f8      	str	r0, [r7, #28]
        break;
 800535a:	e014      	b.n	8005386 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800535c:	f7fd fbd6 	bl	8002b0c <HAL_RCC_GetPCLK2Freq>
 8005360:	61f8      	str	r0, [r7, #28]
        break;
 8005362:	e010      	b.n	8005386 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005364:	4b1e      	ldr	r3, [pc, #120]	@ (80053e0 <UART_SetConfig+0x56c>)
 8005366:	61fb      	str	r3, [r7, #28]
        break;
 8005368:	e00d      	b.n	8005386 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800536a:	f7fd fb21 	bl	80029b0 <HAL_RCC_GetSysClockFreq>
 800536e:	61f8      	str	r0, [r7, #28]
        break;
 8005370:	e009      	b.n	8005386 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005372:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005376:	61fb      	str	r3, [r7, #28]
        break;
 8005378:	e005      	b.n	8005386 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800537a:	2300      	movs	r3, #0
 800537c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005384:	bf00      	nop
    }

    if (pclk != 0U)
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d019      	beq.n	80053c0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	085a      	lsrs	r2, r3, #1
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	441a      	add	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	fbb2 f3f3 	udiv	r3, r2, r3
 800539e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053a0:	69bb      	ldr	r3, [r7, #24]
 80053a2:	2b0f      	cmp	r3, #15
 80053a4:	d909      	bls.n	80053ba <UART_SetConfig+0x546>
 80053a6:	69bb      	ldr	r3, [r7, #24]
 80053a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053ac:	d205      	bcs.n	80053ba <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80053ae:	69bb      	ldr	r3, [r7, #24]
 80053b0:	b29a      	uxth	r2, r3
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	60da      	str	r2, [r3, #12]
 80053b8:	e002      	b.n	80053c0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2200      	movs	r2, #0
 80053c4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2200      	movs	r2, #0
 80053ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80053cc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3728      	adds	r7, #40	@ 0x28
 80053d4:	46bd      	mov	sp, r7
 80053d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053da:	bf00      	nop
 80053dc:	40008000 	.word	0x40008000
 80053e0:	00f42400 	.word	0x00f42400

080053e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f0:	f003 0308 	and.w	r3, r3, #8
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00a      	beq.n	800540e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	430a      	orrs	r2, r1
 800540c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005412:	f003 0301 	and.w	r3, r3, #1
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00a      	beq.n	8005430 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	430a      	orrs	r2, r1
 800542e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005434:	f003 0302 	and.w	r3, r3, #2
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00a      	beq.n	8005452 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	430a      	orrs	r2, r1
 8005450:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005456:	f003 0304 	and.w	r3, r3, #4
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00a      	beq.n	8005474 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	430a      	orrs	r2, r1
 8005472:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005478:	f003 0310 	and.w	r3, r3, #16
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00a      	beq.n	8005496 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	430a      	orrs	r2, r1
 8005494:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549a:	f003 0320 	and.w	r3, r3, #32
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00a      	beq.n	80054b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	430a      	orrs	r2, r1
 80054b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d01a      	beq.n	80054fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054e2:	d10a      	bne.n	80054fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005502:	2b00      	cmp	r3, #0
 8005504:	d00a      	beq.n	800551c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	430a      	orrs	r2, r1
 800551a:	605a      	str	r2, [r3, #4]
  }
}
 800551c:	bf00      	nop
 800551e:	370c      	adds	r7, #12
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr

08005528 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b098      	sub	sp, #96	@ 0x60
 800552c:	af02      	add	r7, sp, #8
 800552e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005538:	f7fc f946 	bl	80017c8 <HAL_GetTick>
 800553c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0308 	and.w	r3, r3, #8
 8005548:	2b08      	cmp	r3, #8
 800554a:	d12e      	bne.n	80055aa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800554c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005550:	9300      	str	r3, [sp, #0]
 8005552:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005554:	2200      	movs	r2, #0
 8005556:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f000 f88c 	bl	8005678 <UART_WaitOnFlagUntilTimeout>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d021      	beq.n	80055aa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800556c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800556e:	e853 3f00 	ldrex	r3, [r3]
 8005572:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005576:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800557a:	653b      	str	r3, [r7, #80]	@ 0x50
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	461a      	mov	r2, r3
 8005582:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005584:	647b      	str	r3, [r7, #68]	@ 0x44
 8005586:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005588:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800558a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800558c:	e841 2300 	strex	r3, r2, [r1]
 8005590:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005594:	2b00      	cmp	r3, #0
 8005596:	d1e6      	bne.n	8005566 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2220      	movs	r2, #32
 800559c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2200      	movs	r2, #0
 80055a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e062      	b.n	8005670 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0304 	and.w	r3, r3, #4
 80055b4:	2b04      	cmp	r3, #4
 80055b6:	d149      	bne.n	800564c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055bc:	9300      	str	r3, [sp, #0]
 80055be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055c0:	2200      	movs	r2, #0
 80055c2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f000 f856 	bl	8005678 <UART_WaitOnFlagUntilTimeout>
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d03c      	beq.n	800564c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055da:	e853 3f00 	ldrex	r3, [r3]
 80055de:	623b      	str	r3, [r7, #32]
   return(result);
 80055e0:	6a3b      	ldr	r3, [r7, #32]
 80055e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	461a      	mov	r2, r3
 80055ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80055f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055f8:	e841 2300 	strex	r3, r2, [r1]
 80055fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005600:	2b00      	cmp	r3, #0
 8005602:	d1e6      	bne.n	80055d2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	3308      	adds	r3, #8
 800560a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	e853 3f00 	ldrex	r3, [r3]
 8005612:	60fb      	str	r3, [r7, #12]
   return(result);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f023 0301 	bic.w	r3, r3, #1
 800561a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	3308      	adds	r3, #8
 8005622:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005624:	61fa      	str	r2, [r7, #28]
 8005626:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005628:	69b9      	ldr	r1, [r7, #24]
 800562a:	69fa      	ldr	r2, [r7, #28]
 800562c:	e841 2300 	strex	r3, r2, [r1]
 8005630:	617b      	str	r3, [r7, #20]
   return(result);
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1e5      	bne.n	8005604 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2220      	movs	r2, #32
 800563c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005648:	2303      	movs	r3, #3
 800564a:	e011      	b.n	8005670 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2220      	movs	r2, #32
 8005650:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2220      	movs	r2, #32
 8005656:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2200      	movs	r2, #0
 8005664:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3758      	adds	r7, #88	@ 0x58
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	603b      	str	r3, [r7, #0]
 8005684:	4613      	mov	r3, r2
 8005686:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005688:	e04f      	b.n	800572a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800568a:	69bb      	ldr	r3, [r7, #24]
 800568c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005690:	d04b      	beq.n	800572a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005692:	f7fc f899 	bl	80017c8 <HAL_GetTick>
 8005696:	4602      	mov	r2, r0
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	69ba      	ldr	r2, [r7, #24]
 800569e:	429a      	cmp	r2, r3
 80056a0:	d302      	bcc.n	80056a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d101      	bne.n	80056ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e04e      	b.n	800574a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0304 	and.w	r3, r3, #4
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d037      	beq.n	800572a <UART_WaitOnFlagUntilTimeout+0xb2>
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	2b80      	cmp	r3, #128	@ 0x80
 80056be:	d034      	beq.n	800572a <UART_WaitOnFlagUntilTimeout+0xb2>
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	2b40      	cmp	r3, #64	@ 0x40
 80056c4:	d031      	beq.n	800572a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	69db      	ldr	r3, [r3, #28]
 80056cc:	f003 0308 	and.w	r3, r3, #8
 80056d0:	2b08      	cmp	r3, #8
 80056d2:	d110      	bne.n	80056f6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2208      	movs	r2, #8
 80056da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056dc:	68f8      	ldr	r0, [r7, #12]
 80056de:	f000 f8ff 	bl	80058e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2208      	movs	r2, #8
 80056e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e029      	b.n	800574a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	69db      	ldr	r3, [r3, #28]
 80056fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005700:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005704:	d111      	bne.n	800572a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800570e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f000 f8e5 	bl	80058e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2220      	movs	r2, #32
 800571a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005726:	2303      	movs	r3, #3
 8005728:	e00f      	b.n	800574a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	69da      	ldr	r2, [r3, #28]
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	4013      	ands	r3, r2
 8005734:	68ba      	ldr	r2, [r7, #8]
 8005736:	429a      	cmp	r2, r3
 8005738:	bf0c      	ite	eq
 800573a:	2301      	moveq	r3, #1
 800573c:	2300      	movne	r3, #0
 800573e:	b2db      	uxtb	r3, r3
 8005740:	461a      	mov	r2, r3
 8005742:	79fb      	ldrb	r3, [r7, #7]
 8005744:	429a      	cmp	r2, r3
 8005746:	d0a0      	beq.n	800568a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005748:	2300      	movs	r3, #0
}
 800574a:	4618      	mov	r0, r3
 800574c:	3710      	adds	r7, #16
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
	...

08005754 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005754:	b480      	push	{r7}
 8005756:	b097      	sub	sp, #92	@ 0x5c
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	4613      	mov	r3, r2
 8005760:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	68ba      	ldr	r2, [r7, #8]
 8005766:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	88fa      	ldrh	r2, [r7, #6]
 800576c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	88fa      	ldrh	r2, [r7, #6]
 8005774:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2200      	movs	r2, #0
 800577c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005786:	d10e      	bne.n	80057a6 <UART_Start_Receive_IT+0x52>
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	691b      	ldr	r3, [r3, #16]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d105      	bne.n	800579c <UART_Start_Receive_IT+0x48>
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005796:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800579a:	e02d      	b.n	80057f8 <UART_Start_Receive_IT+0xa4>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	22ff      	movs	r2, #255	@ 0xff
 80057a0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80057a4:	e028      	b.n	80057f8 <UART_Start_Receive_IT+0xa4>
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d10d      	bne.n	80057ca <UART_Start_Receive_IT+0x76>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d104      	bne.n	80057c0 <UART_Start_Receive_IT+0x6c>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	22ff      	movs	r2, #255	@ 0xff
 80057ba:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80057be:	e01b      	b.n	80057f8 <UART_Start_Receive_IT+0xa4>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	227f      	movs	r2, #127	@ 0x7f
 80057c4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80057c8:	e016      	b.n	80057f8 <UART_Start_Receive_IT+0xa4>
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057d2:	d10d      	bne.n	80057f0 <UART_Start_Receive_IT+0x9c>
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	691b      	ldr	r3, [r3, #16]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d104      	bne.n	80057e6 <UART_Start_Receive_IT+0x92>
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	227f      	movs	r2, #127	@ 0x7f
 80057e0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80057e4:	e008      	b.n	80057f8 <UART_Start_Receive_IT+0xa4>
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	223f      	movs	r2, #63	@ 0x3f
 80057ea:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80057ee:	e003      	b.n	80057f8 <UART_Start_Receive_IT+0xa4>
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2200      	movs	r2, #0
 80057f4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2222      	movs	r2, #34	@ 0x22
 8005804:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	3308      	adds	r3, #8
 800580e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005810:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005812:	e853 3f00 	ldrex	r3, [r3]
 8005816:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800581a:	f043 0301 	orr.w	r3, r3, #1
 800581e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	3308      	adds	r3, #8
 8005826:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005828:	64ba      	str	r2, [r7, #72]	@ 0x48
 800582a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800582e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005830:	e841 2300 	strex	r3, r2, [r1]
 8005834:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005836:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005838:	2b00      	cmp	r3, #0
 800583a:	d1e5      	bne.n	8005808 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005844:	d107      	bne.n	8005856 <UART_Start_Receive_IT+0x102>
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d103      	bne.n	8005856 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	4a21      	ldr	r2, [pc, #132]	@ (80058d8 <UART_Start_Receive_IT+0x184>)
 8005852:	669a      	str	r2, [r3, #104]	@ 0x68
 8005854:	e002      	b.n	800585c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	4a20      	ldr	r2, [pc, #128]	@ (80058dc <UART_Start_Receive_IT+0x188>)
 800585a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d019      	beq.n	8005898 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800586c:	e853 3f00 	ldrex	r3, [r3]
 8005870:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005874:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005878:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	461a      	mov	r2, r3
 8005880:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005882:	637b      	str	r3, [r7, #52]	@ 0x34
 8005884:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005886:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005888:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800588a:	e841 2300 	strex	r3, r2, [r1]
 800588e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1e6      	bne.n	8005864 <UART_Start_Receive_IT+0x110>
 8005896:	e018      	b.n	80058ca <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	e853 3f00 	ldrex	r3, [r3]
 80058a4:	613b      	str	r3, [r7, #16]
   return(result);
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	f043 0320 	orr.w	r3, r3, #32
 80058ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	461a      	mov	r2, r3
 80058b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058b6:	623b      	str	r3, [r7, #32]
 80058b8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ba:	69f9      	ldr	r1, [r7, #28]
 80058bc:	6a3a      	ldr	r2, [r7, #32]
 80058be:	e841 2300 	strex	r3, r2, [r1]
 80058c2:	61bb      	str	r3, [r7, #24]
   return(result);
 80058c4:	69bb      	ldr	r3, [r7, #24]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d1e6      	bne.n	8005898 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	375c      	adds	r7, #92	@ 0x5c
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr
 80058d8:	08005c35 	.word	0x08005c35
 80058dc:	08005a79 	.word	0x08005a79

080058e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b095      	sub	sp, #84	@ 0x54
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058f0:	e853 3f00 	ldrex	r3, [r3]
 80058f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80058f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	461a      	mov	r2, r3
 8005904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005906:	643b      	str	r3, [r7, #64]	@ 0x40
 8005908:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800590c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800590e:	e841 2300 	strex	r3, r2, [r1]
 8005912:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005916:	2b00      	cmp	r3, #0
 8005918:	d1e6      	bne.n	80058e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	3308      	adds	r3, #8
 8005920:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005922:	6a3b      	ldr	r3, [r7, #32]
 8005924:	e853 3f00 	ldrex	r3, [r3]
 8005928:	61fb      	str	r3, [r7, #28]
   return(result);
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	f023 0301 	bic.w	r3, r3, #1
 8005930:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	3308      	adds	r3, #8
 8005938:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800593a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800593c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005940:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005942:	e841 2300 	strex	r3, r2, [r1]
 8005946:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1e5      	bne.n	800591a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005952:	2b01      	cmp	r3, #1
 8005954:	d118      	bne.n	8005988 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	e853 3f00 	ldrex	r3, [r3]
 8005962:	60bb      	str	r3, [r7, #8]
   return(result);
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	f023 0310 	bic.w	r3, r3, #16
 800596a:	647b      	str	r3, [r7, #68]	@ 0x44
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	461a      	mov	r2, r3
 8005972:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005974:	61bb      	str	r3, [r7, #24]
 8005976:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005978:	6979      	ldr	r1, [r7, #20]
 800597a:	69ba      	ldr	r2, [r7, #24]
 800597c:	e841 2300 	strex	r3, r2, [r1]
 8005980:	613b      	str	r3, [r7, #16]
   return(result);
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1e6      	bne.n	8005956 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2220      	movs	r2, #32
 800598c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800599c:	bf00      	nop
 800599e:	3754      	adds	r7, #84	@ 0x54
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr

080059a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80059c6:	68f8      	ldr	r0, [r7, #12]
 80059c8:	f7ff fa34 	bl	8004e34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059cc:	bf00      	nop
 80059ce:	3710      	adds	r7, #16
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059e0:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	220f      	movs	r2, #15
 80059f0:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	8b1b      	ldrh	r3, [r3, #24]
 80059f8:	b29a      	uxth	r2, r3
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f042 0208 	orr.w	r2, r2, #8
 8005a02:	b292      	uxth	r2, r2
 8005a04:	831a      	strh	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2220      	movs	r2, #32
 8005a0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	661a      	str	r2, [r3, #96]	@ 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8005a14:	68f8      	ldr	r0, [r7, #12]
 8005a16:	f7ff fa17 	bl	8004e48 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a1a:	bf00      	nop
 8005a1c:	3710      	adds	r7, #16
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b088      	sub	sp, #32
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	e853 3f00 	ldrex	r3, [r3]
 8005a36:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a3e:	61fb      	str	r3, [r7, #28]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	461a      	mov	r2, r3
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	61bb      	str	r3, [r7, #24]
 8005a4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4c:	6979      	ldr	r1, [r7, #20]
 8005a4e:	69ba      	ldr	r2, [r7, #24]
 8005a50:	e841 2300 	strex	r3, r2, [r1]
 8005a54:	613b      	str	r3, [r7, #16]
   return(result);
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d1e6      	bne.n	8005a2a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2220      	movs	r2, #32
 8005a60:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f7ff f9d9 	bl	8004e20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a6e:	bf00      	nop
 8005a70:	3720      	adds	r7, #32
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
	...

08005a78 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b09c      	sub	sp, #112	@ 0x70
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005a86:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a90:	2b22      	cmp	r3, #34	@ 0x22
 8005a92:	f040 80be 	bne.w	8005c12 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005a9c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005aa0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005aa4:	b2d9      	uxtb	r1, r3
 8005aa6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005aaa:	b2da      	uxtb	r2, r3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ab0:	400a      	ands	r2, r1
 8005ab2:	b2d2      	uxtb	r2, r2
 8005ab4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aba:	1c5a      	adds	r2, r3, #1
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005ac6:	b29b      	uxth	r3, r3
 8005ac8:	3b01      	subs	r3, #1
 8005aca:	b29a      	uxth	r2, r3
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005ad8:	b29b      	uxth	r3, r3
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	f040 80a3 	bne.w	8005c26 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ae8:	e853 3f00 	ldrex	r3, [r3]
 8005aec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005aee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005af0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005af4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	461a      	mov	r2, r3
 8005afc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005afe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b00:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b02:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005b04:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b06:	e841 2300 	strex	r3, r2, [r1]
 8005b0a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005b0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d1e6      	bne.n	8005ae0 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	3308      	adds	r3, #8
 8005b18:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b1c:	e853 3f00 	ldrex	r3, [r3]
 8005b20:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b24:	f023 0301 	bic.w	r3, r3, #1
 8005b28:	667b      	str	r3, [r7, #100]	@ 0x64
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	3308      	adds	r3, #8
 8005b30:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005b32:	647a      	str	r2, [r7, #68]	@ 0x44
 8005b34:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b36:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b38:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b3a:	e841 2300 	strex	r3, r2, [r1]
 8005b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d1e5      	bne.n	8005b12 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2220      	movs	r2, #32
 8005b4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a34      	ldr	r2, [pc, #208]	@ (8005c30 <UART_RxISR_8BIT+0x1b8>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d01f      	beq.n	8005ba4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d018      	beq.n	8005ba4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b7a:	e853 3f00 	ldrex	r3, [r3]
 8005b7e:	623b      	str	r3, [r7, #32]
   return(result);
 8005b80:	6a3b      	ldr	r3, [r7, #32]
 8005b82:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005b86:	663b      	str	r3, [r7, #96]	@ 0x60
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b90:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b92:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b98:	e841 2300 	strex	r3, r2, [r1]
 8005b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d1e6      	bne.n	8005b72 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ba8:	2b01      	cmp	r3, #1
 8005baa:	d12e      	bne.n	8005c0a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	e853 3f00 	ldrex	r3, [r3]
 8005bbe:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f023 0310 	bic.w	r3, r3, #16
 8005bc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	461a      	mov	r2, r3
 8005bce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005bd0:	61fb      	str	r3, [r7, #28]
 8005bd2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd4:	69b9      	ldr	r1, [r7, #24]
 8005bd6:	69fa      	ldr	r2, [r7, #28]
 8005bd8:	e841 2300 	strex	r3, r2, [r1]
 8005bdc:	617b      	str	r3, [r7, #20]
   return(result);
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d1e6      	bne.n	8005bb2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	69db      	ldr	r3, [r3, #28]
 8005bea:	f003 0310 	and.w	r3, r3, #16
 8005bee:	2b10      	cmp	r3, #16
 8005bf0:	d103      	bne.n	8005bfa <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2210      	movs	r2, #16
 8005bf8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005c00:	4619      	mov	r1, r3
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f7ff f92a 	bl	8004e5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005c08:	e00d      	b.n	8005c26 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f7fa ff30 	bl	8000a70 <HAL_UART_RxCpltCallback>
}
 8005c10:	e009      	b.n	8005c26 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	8b1b      	ldrh	r3, [r3, #24]
 8005c18:	b29a      	uxth	r2, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f042 0208 	orr.w	r2, r2, #8
 8005c22:	b292      	uxth	r2, r2
 8005c24:	831a      	strh	r2, [r3, #24]
}
 8005c26:	bf00      	nop
 8005c28:	3770      	adds	r7, #112	@ 0x70
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	40008000 	.word	0x40008000

08005c34 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b09c      	sub	sp, #112	@ 0x70
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c42:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c4c:	2b22      	cmp	r3, #34	@ 0x22
 8005c4e:	f040 80be 	bne.w	8005dce <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005c58:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c60:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005c62:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005c66:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	b29a      	uxth	r2, r3
 8005c6e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c70:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c76:	1c9a      	adds	r2, r3, #2
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	3b01      	subs	r3, #1
 8005c86:	b29a      	uxth	r2, r3
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005c94:	b29b      	uxth	r3, r3
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	f040 80a3 	bne.w	8005de2 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ca4:	e853 3f00 	ldrex	r3, [r3]
 8005ca8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005caa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cb0:	667b      	str	r3, [r7, #100]	@ 0x64
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	461a      	mov	r2, r3
 8005cb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005cba:	657b      	str	r3, [r7, #84]	@ 0x54
 8005cbc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cbe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005cc0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005cc2:	e841 2300 	strex	r3, r2, [r1]
 8005cc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005cc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d1e6      	bne.n	8005c9c <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	3308      	adds	r3, #8
 8005cd4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cd8:	e853 3f00 	ldrex	r3, [r3]
 8005cdc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce0:	f023 0301 	bic.w	r3, r3, #1
 8005ce4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	3308      	adds	r3, #8
 8005cec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005cee:	643a      	str	r2, [r7, #64]	@ 0x40
 8005cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005cf4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005cf6:	e841 2300 	strex	r3, r2, [r1]
 8005cfa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d1e5      	bne.n	8005cce <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2220      	movs	r2, #32
 8005d06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a34      	ldr	r2, [pc, #208]	@ (8005dec <UART_RxISR_16BIT+0x1b8>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d01f      	beq.n	8005d60 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d018      	beq.n	8005d60 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d34:	6a3b      	ldr	r3, [r7, #32]
 8005d36:	e853 3f00 	ldrex	r3, [r3]
 8005d3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d3c:	69fb      	ldr	r3, [r7, #28]
 8005d3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d42:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	461a      	mov	r2, r3
 8005d4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d4e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d54:	e841 2300 	strex	r3, r2, [r1]
 8005d58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d1e6      	bne.n	8005d2e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d12e      	bne.n	8005dc6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	e853 3f00 	ldrex	r3, [r3]
 8005d7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	f023 0310 	bic.w	r3, r3, #16
 8005d82:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	461a      	mov	r2, r3
 8005d8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005d8c:	61bb      	str	r3, [r7, #24]
 8005d8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d90:	6979      	ldr	r1, [r7, #20]
 8005d92:	69ba      	ldr	r2, [r7, #24]
 8005d94:	e841 2300 	strex	r3, r2, [r1]
 8005d98:	613b      	str	r3, [r7, #16]
   return(result);
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d1e6      	bne.n	8005d6e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	69db      	ldr	r3, [r3, #28]
 8005da6:	f003 0310 	and.w	r3, r3, #16
 8005daa:	2b10      	cmp	r3, #16
 8005dac:	d103      	bne.n	8005db6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2210      	movs	r2, #16
 8005db4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f7ff f84c 	bl	8004e5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005dc4:	e00d      	b.n	8005de2 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f7fa fe52 	bl	8000a70 <HAL_UART_RxCpltCallback>
}
 8005dcc:	e009      	b.n	8005de2 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	8b1b      	ldrh	r3, [r3, #24]
 8005dd4:	b29a      	uxth	r2, r3
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f042 0208 	orr.w	r2, r2, #8
 8005dde:	b292      	uxth	r2, r2
 8005de0:	831a      	strh	r2, [r3, #24]
}
 8005de2:	bf00      	nop
 8005de4:	3770      	adds	r7, #112	@ 0x70
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
 8005dea:	bf00      	nop
 8005dec:	40008000 	.word	0x40008000

08005df0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005df8:	bf00      	nop
 8005dfa:	370c      	adds	r7, #12
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <std>:
 8005e04:	2300      	movs	r3, #0
 8005e06:	b510      	push	{r4, lr}
 8005e08:	4604      	mov	r4, r0
 8005e0a:	e9c0 3300 	strd	r3, r3, [r0]
 8005e0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e12:	6083      	str	r3, [r0, #8]
 8005e14:	8181      	strh	r1, [r0, #12]
 8005e16:	6643      	str	r3, [r0, #100]	@ 0x64
 8005e18:	81c2      	strh	r2, [r0, #14]
 8005e1a:	6183      	str	r3, [r0, #24]
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	2208      	movs	r2, #8
 8005e20:	305c      	adds	r0, #92	@ 0x5c
 8005e22:	f000 fa5d 	bl	80062e0 <memset>
 8005e26:	4b0d      	ldr	r3, [pc, #52]	@ (8005e5c <std+0x58>)
 8005e28:	6263      	str	r3, [r4, #36]	@ 0x24
 8005e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005e60 <std+0x5c>)
 8005e2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e64 <std+0x60>)
 8005e30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005e32:	4b0d      	ldr	r3, [pc, #52]	@ (8005e68 <std+0x64>)
 8005e34:	6323      	str	r3, [r4, #48]	@ 0x30
 8005e36:	4b0d      	ldr	r3, [pc, #52]	@ (8005e6c <std+0x68>)
 8005e38:	6224      	str	r4, [r4, #32]
 8005e3a:	429c      	cmp	r4, r3
 8005e3c:	d006      	beq.n	8005e4c <std+0x48>
 8005e3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005e42:	4294      	cmp	r4, r2
 8005e44:	d002      	beq.n	8005e4c <std+0x48>
 8005e46:	33d0      	adds	r3, #208	@ 0xd0
 8005e48:	429c      	cmp	r4, r3
 8005e4a:	d105      	bne.n	8005e58 <std+0x54>
 8005e4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005e50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e54:	f000 bb02 	b.w	800645c <__retarget_lock_init_recursive>
 8005e58:	bd10      	pop	{r4, pc}
 8005e5a:	bf00      	nop
 8005e5c:	0800612d 	.word	0x0800612d
 8005e60:	08006153 	.word	0x08006153
 8005e64:	0800618b 	.word	0x0800618b
 8005e68:	080061af 	.word	0x080061af
 8005e6c:	200002f8 	.word	0x200002f8

08005e70 <stdio_exit_handler>:
 8005e70:	4a02      	ldr	r2, [pc, #8]	@ (8005e7c <stdio_exit_handler+0xc>)
 8005e72:	4903      	ldr	r1, [pc, #12]	@ (8005e80 <stdio_exit_handler+0x10>)
 8005e74:	4803      	ldr	r0, [pc, #12]	@ (8005e84 <stdio_exit_handler+0x14>)
 8005e76:	f000 b869 	b.w	8005f4c <_fwalk_sglue>
 8005e7a:	bf00      	nop
 8005e7c:	2000000c 	.word	0x2000000c
 8005e80:	080075e5 	.word	0x080075e5
 8005e84:	2000001c 	.word	0x2000001c

08005e88 <cleanup_stdio>:
 8005e88:	6841      	ldr	r1, [r0, #4]
 8005e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8005ebc <cleanup_stdio+0x34>)
 8005e8c:	4299      	cmp	r1, r3
 8005e8e:	b510      	push	{r4, lr}
 8005e90:	4604      	mov	r4, r0
 8005e92:	d001      	beq.n	8005e98 <cleanup_stdio+0x10>
 8005e94:	f001 fba6 	bl	80075e4 <_fflush_r>
 8005e98:	68a1      	ldr	r1, [r4, #8]
 8005e9a:	4b09      	ldr	r3, [pc, #36]	@ (8005ec0 <cleanup_stdio+0x38>)
 8005e9c:	4299      	cmp	r1, r3
 8005e9e:	d002      	beq.n	8005ea6 <cleanup_stdio+0x1e>
 8005ea0:	4620      	mov	r0, r4
 8005ea2:	f001 fb9f 	bl	80075e4 <_fflush_r>
 8005ea6:	68e1      	ldr	r1, [r4, #12]
 8005ea8:	4b06      	ldr	r3, [pc, #24]	@ (8005ec4 <cleanup_stdio+0x3c>)
 8005eaa:	4299      	cmp	r1, r3
 8005eac:	d004      	beq.n	8005eb8 <cleanup_stdio+0x30>
 8005eae:	4620      	mov	r0, r4
 8005eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005eb4:	f001 bb96 	b.w	80075e4 <_fflush_r>
 8005eb8:	bd10      	pop	{r4, pc}
 8005eba:	bf00      	nop
 8005ebc:	200002f8 	.word	0x200002f8
 8005ec0:	20000360 	.word	0x20000360
 8005ec4:	200003c8 	.word	0x200003c8

08005ec8 <global_stdio_init.part.0>:
 8005ec8:	b510      	push	{r4, lr}
 8005eca:	4b0b      	ldr	r3, [pc, #44]	@ (8005ef8 <global_stdio_init.part.0+0x30>)
 8005ecc:	4c0b      	ldr	r4, [pc, #44]	@ (8005efc <global_stdio_init.part.0+0x34>)
 8005ece:	4a0c      	ldr	r2, [pc, #48]	@ (8005f00 <global_stdio_init.part.0+0x38>)
 8005ed0:	601a      	str	r2, [r3, #0]
 8005ed2:	4620      	mov	r0, r4
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	2104      	movs	r1, #4
 8005ed8:	f7ff ff94 	bl	8005e04 <std>
 8005edc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	2109      	movs	r1, #9
 8005ee4:	f7ff ff8e 	bl	8005e04 <std>
 8005ee8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005eec:	2202      	movs	r2, #2
 8005eee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ef2:	2112      	movs	r1, #18
 8005ef4:	f7ff bf86 	b.w	8005e04 <std>
 8005ef8:	20000430 	.word	0x20000430
 8005efc:	200002f8 	.word	0x200002f8
 8005f00:	08005e71 	.word	0x08005e71

08005f04 <__sfp_lock_acquire>:
 8005f04:	4801      	ldr	r0, [pc, #4]	@ (8005f0c <__sfp_lock_acquire+0x8>)
 8005f06:	f000 baaa 	b.w	800645e <__retarget_lock_acquire_recursive>
 8005f0a:	bf00      	nop
 8005f0c:	20000439 	.word	0x20000439

08005f10 <__sfp_lock_release>:
 8005f10:	4801      	ldr	r0, [pc, #4]	@ (8005f18 <__sfp_lock_release+0x8>)
 8005f12:	f000 baa5 	b.w	8006460 <__retarget_lock_release_recursive>
 8005f16:	bf00      	nop
 8005f18:	20000439 	.word	0x20000439

08005f1c <__sinit>:
 8005f1c:	b510      	push	{r4, lr}
 8005f1e:	4604      	mov	r4, r0
 8005f20:	f7ff fff0 	bl	8005f04 <__sfp_lock_acquire>
 8005f24:	6a23      	ldr	r3, [r4, #32]
 8005f26:	b11b      	cbz	r3, 8005f30 <__sinit+0x14>
 8005f28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f2c:	f7ff bff0 	b.w	8005f10 <__sfp_lock_release>
 8005f30:	4b04      	ldr	r3, [pc, #16]	@ (8005f44 <__sinit+0x28>)
 8005f32:	6223      	str	r3, [r4, #32]
 8005f34:	4b04      	ldr	r3, [pc, #16]	@ (8005f48 <__sinit+0x2c>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d1f5      	bne.n	8005f28 <__sinit+0xc>
 8005f3c:	f7ff ffc4 	bl	8005ec8 <global_stdio_init.part.0>
 8005f40:	e7f2      	b.n	8005f28 <__sinit+0xc>
 8005f42:	bf00      	nop
 8005f44:	08005e89 	.word	0x08005e89
 8005f48:	20000430 	.word	0x20000430

08005f4c <_fwalk_sglue>:
 8005f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f50:	4607      	mov	r7, r0
 8005f52:	4688      	mov	r8, r1
 8005f54:	4614      	mov	r4, r2
 8005f56:	2600      	movs	r6, #0
 8005f58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005f5c:	f1b9 0901 	subs.w	r9, r9, #1
 8005f60:	d505      	bpl.n	8005f6e <_fwalk_sglue+0x22>
 8005f62:	6824      	ldr	r4, [r4, #0]
 8005f64:	2c00      	cmp	r4, #0
 8005f66:	d1f7      	bne.n	8005f58 <_fwalk_sglue+0xc>
 8005f68:	4630      	mov	r0, r6
 8005f6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f6e:	89ab      	ldrh	r3, [r5, #12]
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d907      	bls.n	8005f84 <_fwalk_sglue+0x38>
 8005f74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005f78:	3301      	adds	r3, #1
 8005f7a:	d003      	beq.n	8005f84 <_fwalk_sglue+0x38>
 8005f7c:	4629      	mov	r1, r5
 8005f7e:	4638      	mov	r0, r7
 8005f80:	47c0      	blx	r8
 8005f82:	4306      	orrs	r6, r0
 8005f84:	3568      	adds	r5, #104	@ 0x68
 8005f86:	e7e9      	b.n	8005f5c <_fwalk_sglue+0x10>

08005f88 <iprintf>:
 8005f88:	b40f      	push	{r0, r1, r2, r3}
 8005f8a:	b507      	push	{r0, r1, r2, lr}
 8005f8c:	4906      	ldr	r1, [pc, #24]	@ (8005fa8 <iprintf+0x20>)
 8005f8e:	ab04      	add	r3, sp, #16
 8005f90:	6808      	ldr	r0, [r1, #0]
 8005f92:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f96:	6881      	ldr	r1, [r0, #8]
 8005f98:	9301      	str	r3, [sp, #4]
 8005f9a:	f000 fead 	bl	8006cf8 <_vfiprintf_r>
 8005f9e:	b003      	add	sp, #12
 8005fa0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fa4:	b004      	add	sp, #16
 8005fa6:	4770      	bx	lr
 8005fa8:	20000018 	.word	0x20000018

08005fac <_puts_r>:
 8005fac:	6a03      	ldr	r3, [r0, #32]
 8005fae:	b570      	push	{r4, r5, r6, lr}
 8005fb0:	6884      	ldr	r4, [r0, #8]
 8005fb2:	4605      	mov	r5, r0
 8005fb4:	460e      	mov	r6, r1
 8005fb6:	b90b      	cbnz	r3, 8005fbc <_puts_r+0x10>
 8005fb8:	f7ff ffb0 	bl	8005f1c <__sinit>
 8005fbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005fbe:	07db      	lsls	r3, r3, #31
 8005fc0:	d405      	bmi.n	8005fce <_puts_r+0x22>
 8005fc2:	89a3      	ldrh	r3, [r4, #12]
 8005fc4:	0598      	lsls	r0, r3, #22
 8005fc6:	d402      	bmi.n	8005fce <_puts_r+0x22>
 8005fc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fca:	f000 fa48 	bl	800645e <__retarget_lock_acquire_recursive>
 8005fce:	89a3      	ldrh	r3, [r4, #12]
 8005fd0:	0719      	lsls	r1, r3, #28
 8005fd2:	d502      	bpl.n	8005fda <_puts_r+0x2e>
 8005fd4:	6923      	ldr	r3, [r4, #16]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d135      	bne.n	8006046 <_puts_r+0x9a>
 8005fda:	4621      	mov	r1, r4
 8005fdc:	4628      	mov	r0, r5
 8005fde:	f000 f929 	bl	8006234 <__swsetup_r>
 8005fe2:	b380      	cbz	r0, 8006046 <_puts_r+0x9a>
 8005fe4:	f04f 35ff 	mov.w	r5, #4294967295
 8005fe8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005fea:	07da      	lsls	r2, r3, #31
 8005fec:	d405      	bmi.n	8005ffa <_puts_r+0x4e>
 8005fee:	89a3      	ldrh	r3, [r4, #12]
 8005ff0:	059b      	lsls	r3, r3, #22
 8005ff2:	d402      	bmi.n	8005ffa <_puts_r+0x4e>
 8005ff4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005ff6:	f000 fa33 	bl	8006460 <__retarget_lock_release_recursive>
 8005ffa:	4628      	mov	r0, r5
 8005ffc:	bd70      	pop	{r4, r5, r6, pc}
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	da04      	bge.n	800600c <_puts_r+0x60>
 8006002:	69a2      	ldr	r2, [r4, #24]
 8006004:	429a      	cmp	r2, r3
 8006006:	dc17      	bgt.n	8006038 <_puts_r+0x8c>
 8006008:	290a      	cmp	r1, #10
 800600a:	d015      	beq.n	8006038 <_puts_r+0x8c>
 800600c:	6823      	ldr	r3, [r4, #0]
 800600e:	1c5a      	adds	r2, r3, #1
 8006010:	6022      	str	r2, [r4, #0]
 8006012:	7019      	strb	r1, [r3, #0]
 8006014:	68a3      	ldr	r3, [r4, #8]
 8006016:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800601a:	3b01      	subs	r3, #1
 800601c:	60a3      	str	r3, [r4, #8]
 800601e:	2900      	cmp	r1, #0
 8006020:	d1ed      	bne.n	8005ffe <_puts_r+0x52>
 8006022:	2b00      	cmp	r3, #0
 8006024:	da11      	bge.n	800604a <_puts_r+0x9e>
 8006026:	4622      	mov	r2, r4
 8006028:	210a      	movs	r1, #10
 800602a:	4628      	mov	r0, r5
 800602c:	f000 f8c3 	bl	80061b6 <__swbuf_r>
 8006030:	3001      	adds	r0, #1
 8006032:	d0d7      	beq.n	8005fe4 <_puts_r+0x38>
 8006034:	250a      	movs	r5, #10
 8006036:	e7d7      	b.n	8005fe8 <_puts_r+0x3c>
 8006038:	4622      	mov	r2, r4
 800603a:	4628      	mov	r0, r5
 800603c:	f000 f8bb 	bl	80061b6 <__swbuf_r>
 8006040:	3001      	adds	r0, #1
 8006042:	d1e7      	bne.n	8006014 <_puts_r+0x68>
 8006044:	e7ce      	b.n	8005fe4 <_puts_r+0x38>
 8006046:	3e01      	subs	r6, #1
 8006048:	e7e4      	b.n	8006014 <_puts_r+0x68>
 800604a:	6823      	ldr	r3, [r4, #0]
 800604c:	1c5a      	adds	r2, r3, #1
 800604e:	6022      	str	r2, [r4, #0]
 8006050:	220a      	movs	r2, #10
 8006052:	701a      	strb	r2, [r3, #0]
 8006054:	e7ee      	b.n	8006034 <_puts_r+0x88>
	...

08006058 <puts>:
 8006058:	4b02      	ldr	r3, [pc, #8]	@ (8006064 <puts+0xc>)
 800605a:	4601      	mov	r1, r0
 800605c:	6818      	ldr	r0, [r3, #0]
 800605e:	f7ff bfa5 	b.w	8005fac <_puts_r>
 8006062:	bf00      	nop
 8006064:	20000018 	.word	0x20000018

08006068 <sniprintf>:
 8006068:	b40c      	push	{r2, r3}
 800606a:	b530      	push	{r4, r5, lr}
 800606c:	4b18      	ldr	r3, [pc, #96]	@ (80060d0 <sniprintf+0x68>)
 800606e:	1e0c      	subs	r4, r1, #0
 8006070:	681d      	ldr	r5, [r3, #0]
 8006072:	b09d      	sub	sp, #116	@ 0x74
 8006074:	da08      	bge.n	8006088 <sniprintf+0x20>
 8006076:	238b      	movs	r3, #139	@ 0x8b
 8006078:	602b      	str	r3, [r5, #0]
 800607a:	f04f 30ff 	mov.w	r0, #4294967295
 800607e:	b01d      	add	sp, #116	@ 0x74
 8006080:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006084:	b002      	add	sp, #8
 8006086:	4770      	bx	lr
 8006088:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800608c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006090:	f04f 0300 	mov.w	r3, #0
 8006094:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006096:	bf14      	ite	ne
 8006098:	f104 33ff 	addne.w	r3, r4, #4294967295
 800609c:	4623      	moveq	r3, r4
 800609e:	9304      	str	r3, [sp, #16]
 80060a0:	9307      	str	r3, [sp, #28]
 80060a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80060a6:	9002      	str	r0, [sp, #8]
 80060a8:	9006      	str	r0, [sp, #24]
 80060aa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80060ae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80060b0:	ab21      	add	r3, sp, #132	@ 0x84
 80060b2:	a902      	add	r1, sp, #8
 80060b4:	4628      	mov	r0, r5
 80060b6:	9301      	str	r3, [sp, #4]
 80060b8:	f000 fb28 	bl	800670c <_svfiprintf_r>
 80060bc:	1c43      	adds	r3, r0, #1
 80060be:	bfbc      	itt	lt
 80060c0:	238b      	movlt	r3, #139	@ 0x8b
 80060c2:	602b      	strlt	r3, [r5, #0]
 80060c4:	2c00      	cmp	r4, #0
 80060c6:	d0da      	beq.n	800607e <sniprintf+0x16>
 80060c8:	9b02      	ldr	r3, [sp, #8]
 80060ca:	2200      	movs	r2, #0
 80060cc:	701a      	strb	r2, [r3, #0]
 80060ce:	e7d6      	b.n	800607e <sniprintf+0x16>
 80060d0:	20000018 	.word	0x20000018

080060d4 <siscanf>:
 80060d4:	b40e      	push	{r1, r2, r3}
 80060d6:	b570      	push	{r4, r5, r6, lr}
 80060d8:	b09d      	sub	sp, #116	@ 0x74
 80060da:	ac21      	add	r4, sp, #132	@ 0x84
 80060dc:	2500      	movs	r5, #0
 80060de:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80060e2:	f854 6b04 	ldr.w	r6, [r4], #4
 80060e6:	f8ad 2014 	strh.w	r2, [sp, #20]
 80060ea:	951b      	str	r5, [sp, #108]	@ 0x6c
 80060ec:	9002      	str	r0, [sp, #8]
 80060ee:	9006      	str	r0, [sp, #24]
 80060f0:	f7fa f86e 	bl	80001d0 <strlen>
 80060f4:	4b0b      	ldr	r3, [pc, #44]	@ (8006124 <siscanf+0x50>)
 80060f6:	9003      	str	r0, [sp, #12]
 80060f8:	9007      	str	r0, [sp, #28]
 80060fa:	480b      	ldr	r0, [pc, #44]	@ (8006128 <siscanf+0x54>)
 80060fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060fe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006102:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006106:	4632      	mov	r2, r6
 8006108:	4623      	mov	r3, r4
 800610a:	a902      	add	r1, sp, #8
 800610c:	6800      	ldr	r0, [r0, #0]
 800610e:	950f      	str	r5, [sp, #60]	@ 0x3c
 8006110:	9514      	str	r5, [sp, #80]	@ 0x50
 8006112:	9401      	str	r4, [sp, #4]
 8006114:	f000 fc50 	bl	80069b8 <__ssvfiscanf_r>
 8006118:	b01d      	add	sp, #116	@ 0x74
 800611a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800611e:	b003      	add	sp, #12
 8006120:	4770      	bx	lr
 8006122:	bf00      	nop
 8006124:	0800614f 	.word	0x0800614f
 8006128:	20000018 	.word	0x20000018

0800612c <__sread>:
 800612c:	b510      	push	{r4, lr}
 800612e:	460c      	mov	r4, r1
 8006130:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006134:	f000 f944 	bl	80063c0 <_read_r>
 8006138:	2800      	cmp	r0, #0
 800613a:	bfab      	itete	ge
 800613c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800613e:	89a3      	ldrhlt	r3, [r4, #12]
 8006140:	181b      	addge	r3, r3, r0
 8006142:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006146:	bfac      	ite	ge
 8006148:	6563      	strge	r3, [r4, #84]	@ 0x54
 800614a:	81a3      	strhlt	r3, [r4, #12]
 800614c:	bd10      	pop	{r4, pc}

0800614e <__seofread>:
 800614e:	2000      	movs	r0, #0
 8006150:	4770      	bx	lr

08006152 <__swrite>:
 8006152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006156:	461f      	mov	r7, r3
 8006158:	898b      	ldrh	r3, [r1, #12]
 800615a:	05db      	lsls	r3, r3, #23
 800615c:	4605      	mov	r5, r0
 800615e:	460c      	mov	r4, r1
 8006160:	4616      	mov	r6, r2
 8006162:	d505      	bpl.n	8006170 <__swrite+0x1e>
 8006164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006168:	2302      	movs	r3, #2
 800616a:	2200      	movs	r2, #0
 800616c:	f000 f916 	bl	800639c <_lseek_r>
 8006170:	89a3      	ldrh	r3, [r4, #12]
 8006172:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006176:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800617a:	81a3      	strh	r3, [r4, #12]
 800617c:	4632      	mov	r2, r6
 800617e:	463b      	mov	r3, r7
 8006180:	4628      	mov	r0, r5
 8006182:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006186:	f000 b92d 	b.w	80063e4 <_write_r>

0800618a <__sseek>:
 800618a:	b510      	push	{r4, lr}
 800618c:	460c      	mov	r4, r1
 800618e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006192:	f000 f903 	bl	800639c <_lseek_r>
 8006196:	1c43      	adds	r3, r0, #1
 8006198:	89a3      	ldrh	r3, [r4, #12]
 800619a:	bf15      	itete	ne
 800619c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800619e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80061a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80061a6:	81a3      	strheq	r3, [r4, #12]
 80061a8:	bf18      	it	ne
 80061aa:	81a3      	strhne	r3, [r4, #12]
 80061ac:	bd10      	pop	{r4, pc}

080061ae <__sclose>:
 80061ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061b2:	f000 b8e3 	b.w	800637c <_close_r>

080061b6 <__swbuf_r>:
 80061b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061b8:	460e      	mov	r6, r1
 80061ba:	4614      	mov	r4, r2
 80061bc:	4605      	mov	r5, r0
 80061be:	b118      	cbz	r0, 80061c8 <__swbuf_r+0x12>
 80061c0:	6a03      	ldr	r3, [r0, #32]
 80061c2:	b90b      	cbnz	r3, 80061c8 <__swbuf_r+0x12>
 80061c4:	f7ff feaa 	bl	8005f1c <__sinit>
 80061c8:	69a3      	ldr	r3, [r4, #24]
 80061ca:	60a3      	str	r3, [r4, #8]
 80061cc:	89a3      	ldrh	r3, [r4, #12]
 80061ce:	071a      	lsls	r2, r3, #28
 80061d0:	d501      	bpl.n	80061d6 <__swbuf_r+0x20>
 80061d2:	6923      	ldr	r3, [r4, #16]
 80061d4:	b943      	cbnz	r3, 80061e8 <__swbuf_r+0x32>
 80061d6:	4621      	mov	r1, r4
 80061d8:	4628      	mov	r0, r5
 80061da:	f000 f82b 	bl	8006234 <__swsetup_r>
 80061de:	b118      	cbz	r0, 80061e8 <__swbuf_r+0x32>
 80061e0:	f04f 37ff 	mov.w	r7, #4294967295
 80061e4:	4638      	mov	r0, r7
 80061e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061e8:	6823      	ldr	r3, [r4, #0]
 80061ea:	6922      	ldr	r2, [r4, #16]
 80061ec:	1a98      	subs	r0, r3, r2
 80061ee:	6963      	ldr	r3, [r4, #20]
 80061f0:	b2f6      	uxtb	r6, r6
 80061f2:	4283      	cmp	r3, r0
 80061f4:	4637      	mov	r7, r6
 80061f6:	dc05      	bgt.n	8006204 <__swbuf_r+0x4e>
 80061f8:	4621      	mov	r1, r4
 80061fa:	4628      	mov	r0, r5
 80061fc:	f001 f9f2 	bl	80075e4 <_fflush_r>
 8006200:	2800      	cmp	r0, #0
 8006202:	d1ed      	bne.n	80061e0 <__swbuf_r+0x2a>
 8006204:	68a3      	ldr	r3, [r4, #8]
 8006206:	3b01      	subs	r3, #1
 8006208:	60a3      	str	r3, [r4, #8]
 800620a:	6823      	ldr	r3, [r4, #0]
 800620c:	1c5a      	adds	r2, r3, #1
 800620e:	6022      	str	r2, [r4, #0]
 8006210:	701e      	strb	r6, [r3, #0]
 8006212:	6962      	ldr	r2, [r4, #20]
 8006214:	1c43      	adds	r3, r0, #1
 8006216:	429a      	cmp	r2, r3
 8006218:	d004      	beq.n	8006224 <__swbuf_r+0x6e>
 800621a:	89a3      	ldrh	r3, [r4, #12]
 800621c:	07db      	lsls	r3, r3, #31
 800621e:	d5e1      	bpl.n	80061e4 <__swbuf_r+0x2e>
 8006220:	2e0a      	cmp	r6, #10
 8006222:	d1df      	bne.n	80061e4 <__swbuf_r+0x2e>
 8006224:	4621      	mov	r1, r4
 8006226:	4628      	mov	r0, r5
 8006228:	f001 f9dc 	bl	80075e4 <_fflush_r>
 800622c:	2800      	cmp	r0, #0
 800622e:	d0d9      	beq.n	80061e4 <__swbuf_r+0x2e>
 8006230:	e7d6      	b.n	80061e0 <__swbuf_r+0x2a>
	...

08006234 <__swsetup_r>:
 8006234:	b538      	push	{r3, r4, r5, lr}
 8006236:	4b29      	ldr	r3, [pc, #164]	@ (80062dc <__swsetup_r+0xa8>)
 8006238:	4605      	mov	r5, r0
 800623a:	6818      	ldr	r0, [r3, #0]
 800623c:	460c      	mov	r4, r1
 800623e:	b118      	cbz	r0, 8006248 <__swsetup_r+0x14>
 8006240:	6a03      	ldr	r3, [r0, #32]
 8006242:	b90b      	cbnz	r3, 8006248 <__swsetup_r+0x14>
 8006244:	f7ff fe6a 	bl	8005f1c <__sinit>
 8006248:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800624c:	0719      	lsls	r1, r3, #28
 800624e:	d422      	bmi.n	8006296 <__swsetup_r+0x62>
 8006250:	06da      	lsls	r2, r3, #27
 8006252:	d407      	bmi.n	8006264 <__swsetup_r+0x30>
 8006254:	2209      	movs	r2, #9
 8006256:	602a      	str	r2, [r5, #0]
 8006258:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800625c:	81a3      	strh	r3, [r4, #12]
 800625e:	f04f 30ff 	mov.w	r0, #4294967295
 8006262:	e033      	b.n	80062cc <__swsetup_r+0x98>
 8006264:	0758      	lsls	r0, r3, #29
 8006266:	d512      	bpl.n	800628e <__swsetup_r+0x5a>
 8006268:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800626a:	b141      	cbz	r1, 800627e <__swsetup_r+0x4a>
 800626c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006270:	4299      	cmp	r1, r3
 8006272:	d002      	beq.n	800627a <__swsetup_r+0x46>
 8006274:	4628      	mov	r0, r5
 8006276:	f000 f8f5 	bl	8006464 <_free_r>
 800627a:	2300      	movs	r3, #0
 800627c:	6363      	str	r3, [r4, #52]	@ 0x34
 800627e:	89a3      	ldrh	r3, [r4, #12]
 8006280:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006284:	81a3      	strh	r3, [r4, #12]
 8006286:	2300      	movs	r3, #0
 8006288:	6063      	str	r3, [r4, #4]
 800628a:	6923      	ldr	r3, [r4, #16]
 800628c:	6023      	str	r3, [r4, #0]
 800628e:	89a3      	ldrh	r3, [r4, #12]
 8006290:	f043 0308 	orr.w	r3, r3, #8
 8006294:	81a3      	strh	r3, [r4, #12]
 8006296:	6923      	ldr	r3, [r4, #16]
 8006298:	b94b      	cbnz	r3, 80062ae <__swsetup_r+0x7a>
 800629a:	89a3      	ldrh	r3, [r4, #12]
 800629c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80062a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062a4:	d003      	beq.n	80062ae <__swsetup_r+0x7a>
 80062a6:	4621      	mov	r1, r4
 80062a8:	4628      	mov	r0, r5
 80062aa:	f001 f9e9 	bl	8007680 <__smakebuf_r>
 80062ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062b2:	f013 0201 	ands.w	r2, r3, #1
 80062b6:	d00a      	beq.n	80062ce <__swsetup_r+0x9a>
 80062b8:	2200      	movs	r2, #0
 80062ba:	60a2      	str	r2, [r4, #8]
 80062bc:	6962      	ldr	r2, [r4, #20]
 80062be:	4252      	negs	r2, r2
 80062c0:	61a2      	str	r2, [r4, #24]
 80062c2:	6922      	ldr	r2, [r4, #16]
 80062c4:	b942      	cbnz	r2, 80062d8 <__swsetup_r+0xa4>
 80062c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80062ca:	d1c5      	bne.n	8006258 <__swsetup_r+0x24>
 80062cc:	bd38      	pop	{r3, r4, r5, pc}
 80062ce:	0799      	lsls	r1, r3, #30
 80062d0:	bf58      	it	pl
 80062d2:	6962      	ldrpl	r2, [r4, #20]
 80062d4:	60a2      	str	r2, [r4, #8]
 80062d6:	e7f4      	b.n	80062c2 <__swsetup_r+0x8e>
 80062d8:	2000      	movs	r0, #0
 80062da:	e7f7      	b.n	80062cc <__swsetup_r+0x98>
 80062dc:	20000018 	.word	0x20000018

080062e0 <memset>:
 80062e0:	4402      	add	r2, r0
 80062e2:	4603      	mov	r3, r0
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d100      	bne.n	80062ea <memset+0xa>
 80062e8:	4770      	bx	lr
 80062ea:	f803 1b01 	strb.w	r1, [r3], #1
 80062ee:	e7f9      	b.n	80062e4 <memset+0x4>

080062f0 <strcasecmp>:
 80062f0:	b530      	push	{r4, r5, lr}
 80062f2:	4d0c      	ldr	r5, [pc, #48]	@ (8006324 <strcasecmp+0x34>)
 80062f4:	4602      	mov	r2, r0
 80062f6:	f812 3b01 	ldrb.w	r3, [r2], #1
 80062fa:	5ce8      	ldrb	r0, [r5, r3]
 80062fc:	f000 0003 	and.w	r0, r0, #3
 8006300:	2801      	cmp	r0, #1
 8006302:	f811 0b01 	ldrb.w	r0, [r1], #1
 8006306:	5c2c      	ldrb	r4, [r5, r0]
 8006308:	f004 0403 	and.w	r4, r4, #3
 800630c:	bf08      	it	eq
 800630e:	3320      	addeq	r3, #32
 8006310:	2c01      	cmp	r4, #1
 8006312:	bf08      	it	eq
 8006314:	3020      	addeq	r0, #32
 8006316:	1a1b      	subs	r3, r3, r0
 8006318:	d102      	bne.n	8006320 <strcasecmp+0x30>
 800631a:	2800      	cmp	r0, #0
 800631c:	d1eb      	bne.n	80062f6 <strcasecmp+0x6>
 800631e:	bd30      	pop	{r4, r5, pc}
 8006320:	4618      	mov	r0, r3
 8006322:	e7fc      	b.n	800631e <strcasecmp+0x2e>
 8006324:	08007dcd 	.word	0x08007dcd

08006328 <strncpy>:
 8006328:	b510      	push	{r4, lr}
 800632a:	3901      	subs	r1, #1
 800632c:	4603      	mov	r3, r0
 800632e:	b132      	cbz	r2, 800633e <strncpy+0x16>
 8006330:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006334:	f803 4b01 	strb.w	r4, [r3], #1
 8006338:	3a01      	subs	r2, #1
 800633a:	2c00      	cmp	r4, #0
 800633c:	d1f7      	bne.n	800632e <strncpy+0x6>
 800633e:	441a      	add	r2, r3
 8006340:	2100      	movs	r1, #0
 8006342:	4293      	cmp	r3, r2
 8006344:	d100      	bne.n	8006348 <strncpy+0x20>
 8006346:	bd10      	pop	{r4, pc}
 8006348:	f803 1b01 	strb.w	r1, [r3], #1
 800634c:	e7f9      	b.n	8006342 <strncpy+0x1a>

0800634e <strstr>:
 800634e:	780a      	ldrb	r2, [r1, #0]
 8006350:	b570      	push	{r4, r5, r6, lr}
 8006352:	b96a      	cbnz	r2, 8006370 <strstr+0x22>
 8006354:	bd70      	pop	{r4, r5, r6, pc}
 8006356:	429a      	cmp	r2, r3
 8006358:	d109      	bne.n	800636e <strstr+0x20>
 800635a:	460c      	mov	r4, r1
 800635c:	4605      	mov	r5, r0
 800635e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8006362:	2b00      	cmp	r3, #0
 8006364:	d0f6      	beq.n	8006354 <strstr+0x6>
 8006366:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800636a:	429e      	cmp	r6, r3
 800636c:	d0f7      	beq.n	800635e <strstr+0x10>
 800636e:	3001      	adds	r0, #1
 8006370:	7803      	ldrb	r3, [r0, #0]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d1ef      	bne.n	8006356 <strstr+0x8>
 8006376:	4618      	mov	r0, r3
 8006378:	e7ec      	b.n	8006354 <strstr+0x6>
	...

0800637c <_close_r>:
 800637c:	b538      	push	{r3, r4, r5, lr}
 800637e:	4d06      	ldr	r5, [pc, #24]	@ (8006398 <_close_r+0x1c>)
 8006380:	2300      	movs	r3, #0
 8006382:	4604      	mov	r4, r0
 8006384:	4608      	mov	r0, r1
 8006386:	602b      	str	r3, [r5, #0]
 8006388:	f7fb f907 	bl	800159a <_close>
 800638c:	1c43      	adds	r3, r0, #1
 800638e:	d102      	bne.n	8006396 <_close_r+0x1a>
 8006390:	682b      	ldr	r3, [r5, #0]
 8006392:	b103      	cbz	r3, 8006396 <_close_r+0x1a>
 8006394:	6023      	str	r3, [r4, #0]
 8006396:	bd38      	pop	{r3, r4, r5, pc}
 8006398:	20000434 	.word	0x20000434

0800639c <_lseek_r>:
 800639c:	b538      	push	{r3, r4, r5, lr}
 800639e:	4d07      	ldr	r5, [pc, #28]	@ (80063bc <_lseek_r+0x20>)
 80063a0:	4604      	mov	r4, r0
 80063a2:	4608      	mov	r0, r1
 80063a4:	4611      	mov	r1, r2
 80063a6:	2200      	movs	r2, #0
 80063a8:	602a      	str	r2, [r5, #0]
 80063aa:	461a      	mov	r2, r3
 80063ac:	f7fb f91c 	bl	80015e8 <_lseek>
 80063b0:	1c43      	adds	r3, r0, #1
 80063b2:	d102      	bne.n	80063ba <_lseek_r+0x1e>
 80063b4:	682b      	ldr	r3, [r5, #0]
 80063b6:	b103      	cbz	r3, 80063ba <_lseek_r+0x1e>
 80063b8:	6023      	str	r3, [r4, #0]
 80063ba:	bd38      	pop	{r3, r4, r5, pc}
 80063bc:	20000434 	.word	0x20000434

080063c0 <_read_r>:
 80063c0:	b538      	push	{r3, r4, r5, lr}
 80063c2:	4d07      	ldr	r5, [pc, #28]	@ (80063e0 <_read_r+0x20>)
 80063c4:	4604      	mov	r4, r0
 80063c6:	4608      	mov	r0, r1
 80063c8:	4611      	mov	r1, r2
 80063ca:	2200      	movs	r2, #0
 80063cc:	602a      	str	r2, [r5, #0]
 80063ce:	461a      	mov	r2, r3
 80063d0:	f7fb f8aa 	bl	8001528 <_read>
 80063d4:	1c43      	adds	r3, r0, #1
 80063d6:	d102      	bne.n	80063de <_read_r+0x1e>
 80063d8:	682b      	ldr	r3, [r5, #0]
 80063da:	b103      	cbz	r3, 80063de <_read_r+0x1e>
 80063dc:	6023      	str	r3, [r4, #0]
 80063de:	bd38      	pop	{r3, r4, r5, pc}
 80063e0:	20000434 	.word	0x20000434

080063e4 <_write_r>:
 80063e4:	b538      	push	{r3, r4, r5, lr}
 80063e6:	4d07      	ldr	r5, [pc, #28]	@ (8006404 <_write_r+0x20>)
 80063e8:	4604      	mov	r4, r0
 80063ea:	4608      	mov	r0, r1
 80063ec:	4611      	mov	r1, r2
 80063ee:	2200      	movs	r2, #0
 80063f0:	602a      	str	r2, [r5, #0]
 80063f2:	461a      	mov	r2, r3
 80063f4:	f7fb f8b5 	bl	8001562 <_write>
 80063f8:	1c43      	adds	r3, r0, #1
 80063fa:	d102      	bne.n	8006402 <_write_r+0x1e>
 80063fc:	682b      	ldr	r3, [r5, #0]
 80063fe:	b103      	cbz	r3, 8006402 <_write_r+0x1e>
 8006400:	6023      	str	r3, [r4, #0]
 8006402:	bd38      	pop	{r3, r4, r5, pc}
 8006404:	20000434 	.word	0x20000434

08006408 <__errno>:
 8006408:	4b01      	ldr	r3, [pc, #4]	@ (8006410 <__errno+0x8>)
 800640a:	6818      	ldr	r0, [r3, #0]
 800640c:	4770      	bx	lr
 800640e:	bf00      	nop
 8006410:	20000018 	.word	0x20000018

08006414 <__libc_init_array>:
 8006414:	b570      	push	{r4, r5, r6, lr}
 8006416:	4d0d      	ldr	r5, [pc, #52]	@ (800644c <__libc_init_array+0x38>)
 8006418:	4c0d      	ldr	r4, [pc, #52]	@ (8006450 <__libc_init_array+0x3c>)
 800641a:	1b64      	subs	r4, r4, r5
 800641c:	10a4      	asrs	r4, r4, #2
 800641e:	2600      	movs	r6, #0
 8006420:	42a6      	cmp	r6, r4
 8006422:	d109      	bne.n	8006438 <__libc_init_array+0x24>
 8006424:	4d0b      	ldr	r5, [pc, #44]	@ (8006454 <__libc_init_array+0x40>)
 8006426:	4c0c      	ldr	r4, [pc, #48]	@ (8006458 <__libc_init_array+0x44>)
 8006428:	f001 fb56 	bl	8007ad8 <_init>
 800642c:	1b64      	subs	r4, r4, r5
 800642e:	10a4      	asrs	r4, r4, #2
 8006430:	2600      	movs	r6, #0
 8006432:	42a6      	cmp	r6, r4
 8006434:	d105      	bne.n	8006442 <__libc_init_array+0x2e>
 8006436:	bd70      	pop	{r4, r5, r6, pc}
 8006438:	f855 3b04 	ldr.w	r3, [r5], #4
 800643c:	4798      	blx	r3
 800643e:	3601      	adds	r6, #1
 8006440:	e7ee      	b.n	8006420 <__libc_init_array+0xc>
 8006442:	f855 3b04 	ldr.w	r3, [r5], #4
 8006446:	4798      	blx	r3
 8006448:	3601      	adds	r6, #1
 800644a:	e7f2      	b.n	8006432 <__libc_init_array+0x1e>
 800644c:	08007f24 	.word	0x08007f24
 8006450:	08007f24 	.word	0x08007f24
 8006454:	08007f24 	.word	0x08007f24
 8006458:	08007f28 	.word	0x08007f28

0800645c <__retarget_lock_init_recursive>:
 800645c:	4770      	bx	lr

0800645e <__retarget_lock_acquire_recursive>:
 800645e:	4770      	bx	lr

08006460 <__retarget_lock_release_recursive>:
 8006460:	4770      	bx	lr
	...

08006464 <_free_r>:
 8006464:	b538      	push	{r3, r4, r5, lr}
 8006466:	4605      	mov	r5, r0
 8006468:	2900      	cmp	r1, #0
 800646a:	d041      	beq.n	80064f0 <_free_r+0x8c>
 800646c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006470:	1f0c      	subs	r4, r1, #4
 8006472:	2b00      	cmp	r3, #0
 8006474:	bfb8      	it	lt
 8006476:	18e4      	addlt	r4, r4, r3
 8006478:	f000 f8e0 	bl	800663c <__malloc_lock>
 800647c:	4a1d      	ldr	r2, [pc, #116]	@ (80064f4 <_free_r+0x90>)
 800647e:	6813      	ldr	r3, [r2, #0]
 8006480:	b933      	cbnz	r3, 8006490 <_free_r+0x2c>
 8006482:	6063      	str	r3, [r4, #4]
 8006484:	6014      	str	r4, [r2, #0]
 8006486:	4628      	mov	r0, r5
 8006488:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800648c:	f000 b8dc 	b.w	8006648 <__malloc_unlock>
 8006490:	42a3      	cmp	r3, r4
 8006492:	d908      	bls.n	80064a6 <_free_r+0x42>
 8006494:	6820      	ldr	r0, [r4, #0]
 8006496:	1821      	adds	r1, r4, r0
 8006498:	428b      	cmp	r3, r1
 800649a:	bf01      	itttt	eq
 800649c:	6819      	ldreq	r1, [r3, #0]
 800649e:	685b      	ldreq	r3, [r3, #4]
 80064a0:	1809      	addeq	r1, r1, r0
 80064a2:	6021      	streq	r1, [r4, #0]
 80064a4:	e7ed      	b.n	8006482 <_free_r+0x1e>
 80064a6:	461a      	mov	r2, r3
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	b10b      	cbz	r3, 80064b0 <_free_r+0x4c>
 80064ac:	42a3      	cmp	r3, r4
 80064ae:	d9fa      	bls.n	80064a6 <_free_r+0x42>
 80064b0:	6811      	ldr	r1, [r2, #0]
 80064b2:	1850      	adds	r0, r2, r1
 80064b4:	42a0      	cmp	r0, r4
 80064b6:	d10b      	bne.n	80064d0 <_free_r+0x6c>
 80064b8:	6820      	ldr	r0, [r4, #0]
 80064ba:	4401      	add	r1, r0
 80064bc:	1850      	adds	r0, r2, r1
 80064be:	4283      	cmp	r3, r0
 80064c0:	6011      	str	r1, [r2, #0]
 80064c2:	d1e0      	bne.n	8006486 <_free_r+0x22>
 80064c4:	6818      	ldr	r0, [r3, #0]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	6053      	str	r3, [r2, #4]
 80064ca:	4408      	add	r0, r1
 80064cc:	6010      	str	r0, [r2, #0]
 80064ce:	e7da      	b.n	8006486 <_free_r+0x22>
 80064d0:	d902      	bls.n	80064d8 <_free_r+0x74>
 80064d2:	230c      	movs	r3, #12
 80064d4:	602b      	str	r3, [r5, #0]
 80064d6:	e7d6      	b.n	8006486 <_free_r+0x22>
 80064d8:	6820      	ldr	r0, [r4, #0]
 80064da:	1821      	adds	r1, r4, r0
 80064dc:	428b      	cmp	r3, r1
 80064de:	bf04      	itt	eq
 80064e0:	6819      	ldreq	r1, [r3, #0]
 80064e2:	685b      	ldreq	r3, [r3, #4]
 80064e4:	6063      	str	r3, [r4, #4]
 80064e6:	bf04      	itt	eq
 80064e8:	1809      	addeq	r1, r1, r0
 80064ea:	6021      	streq	r1, [r4, #0]
 80064ec:	6054      	str	r4, [r2, #4]
 80064ee:	e7ca      	b.n	8006486 <_free_r+0x22>
 80064f0:	bd38      	pop	{r3, r4, r5, pc}
 80064f2:	bf00      	nop
 80064f4:	20000440 	.word	0x20000440

080064f8 <sbrk_aligned>:
 80064f8:	b570      	push	{r4, r5, r6, lr}
 80064fa:	4e0f      	ldr	r6, [pc, #60]	@ (8006538 <sbrk_aligned+0x40>)
 80064fc:	460c      	mov	r4, r1
 80064fe:	6831      	ldr	r1, [r6, #0]
 8006500:	4605      	mov	r5, r0
 8006502:	b911      	cbnz	r1, 800650a <sbrk_aligned+0x12>
 8006504:	f001 f9a8 	bl	8007858 <_sbrk_r>
 8006508:	6030      	str	r0, [r6, #0]
 800650a:	4621      	mov	r1, r4
 800650c:	4628      	mov	r0, r5
 800650e:	f001 f9a3 	bl	8007858 <_sbrk_r>
 8006512:	1c43      	adds	r3, r0, #1
 8006514:	d103      	bne.n	800651e <sbrk_aligned+0x26>
 8006516:	f04f 34ff 	mov.w	r4, #4294967295
 800651a:	4620      	mov	r0, r4
 800651c:	bd70      	pop	{r4, r5, r6, pc}
 800651e:	1cc4      	adds	r4, r0, #3
 8006520:	f024 0403 	bic.w	r4, r4, #3
 8006524:	42a0      	cmp	r0, r4
 8006526:	d0f8      	beq.n	800651a <sbrk_aligned+0x22>
 8006528:	1a21      	subs	r1, r4, r0
 800652a:	4628      	mov	r0, r5
 800652c:	f001 f994 	bl	8007858 <_sbrk_r>
 8006530:	3001      	adds	r0, #1
 8006532:	d1f2      	bne.n	800651a <sbrk_aligned+0x22>
 8006534:	e7ef      	b.n	8006516 <sbrk_aligned+0x1e>
 8006536:	bf00      	nop
 8006538:	2000043c 	.word	0x2000043c

0800653c <_malloc_r>:
 800653c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006540:	1ccd      	adds	r5, r1, #3
 8006542:	f025 0503 	bic.w	r5, r5, #3
 8006546:	3508      	adds	r5, #8
 8006548:	2d0c      	cmp	r5, #12
 800654a:	bf38      	it	cc
 800654c:	250c      	movcc	r5, #12
 800654e:	2d00      	cmp	r5, #0
 8006550:	4606      	mov	r6, r0
 8006552:	db01      	blt.n	8006558 <_malloc_r+0x1c>
 8006554:	42a9      	cmp	r1, r5
 8006556:	d904      	bls.n	8006562 <_malloc_r+0x26>
 8006558:	230c      	movs	r3, #12
 800655a:	6033      	str	r3, [r6, #0]
 800655c:	2000      	movs	r0, #0
 800655e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006562:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006638 <_malloc_r+0xfc>
 8006566:	f000 f869 	bl	800663c <__malloc_lock>
 800656a:	f8d8 3000 	ldr.w	r3, [r8]
 800656e:	461c      	mov	r4, r3
 8006570:	bb44      	cbnz	r4, 80065c4 <_malloc_r+0x88>
 8006572:	4629      	mov	r1, r5
 8006574:	4630      	mov	r0, r6
 8006576:	f7ff ffbf 	bl	80064f8 <sbrk_aligned>
 800657a:	1c43      	adds	r3, r0, #1
 800657c:	4604      	mov	r4, r0
 800657e:	d158      	bne.n	8006632 <_malloc_r+0xf6>
 8006580:	f8d8 4000 	ldr.w	r4, [r8]
 8006584:	4627      	mov	r7, r4
 8006586:	2f00      	cmp	r7, #0
 8006588:	d143      	bne.n	8006612 <_malloc_r+0xd6>
 800658a:	2c00      	cmp	r4, #0
 800658c:	d04b      	beq.n	8006626 <_malloc_r+0xea>
 800658e:	6823      	ldr	r3, [r4, #0]
 8006590:	4639      	mov	r1, r7
 8006592:	4630      	mov	r0, r6
 8006594:	eb04 0903 	add.w	r9, r4, r3
 8006598:	f001 f95e 	bl	8007858 <_sbrk_r>
 800659c:	4581      	cmp	r9, r0
 800659e:	d142      	bne.n	8006626 <_malloc_r+0xea>
 80065a0:	6821      	ldr	r1, [r4, #0]
 80065a2:	1a6d      	subs	r5, r5, r1
 80065a4:	4629      	mov	r1, r5
 80065a6:	4630      	mov	r0, r6
 80065a8:	f7ff ffa6 	bl	80064f8 <sbrk_aligned>
 80065ac:	3001      	adds	r0, #1
 80065ae:	d03a      	beq.n	8006626 <_malloc_r+0xea>
 80065b0:	6823      	ldr	r3, [r4, #0]
 80065b2:	442b      	add	r3, r5
 80065b4:	6023      	str	r3, [r4, #0]
 80065b6:	f8d8 3000 	ldr.w	r3, [r8]
 80065ba:	685a      	ldr	r2, [r3, #4]
 80065bc:	bb62      	cbnz	r2, 8006618 <_malloc_r+0xdc>
 80065be:	f8c8 7000 	str.w	r7, [r8]
 80065c2:	e00f      	b.n	80065e4 <_malloc_r+0xa8>
 80065c4:	6822      	ldr	r2, [r4, #0]
 80065c6:	1b52      	subs	r2, r2, r5
 80065c8:	d420      	bmi.n	800660c <_malloc_r+0xd0>
 80065ca:	2a0b      	cmp	r2, #11
 80065cc:	d917      	bls.n	80065fe <_malloc_r+0xc2>
 80065ce:	1961      	adds	r1, r4, r5
 80065d0:	42a3      	cmp	r3, r4
 80065d2:	6025      	str	r5, [r4, #0]
 80065d4:	bf18      	it	ne
 80065d6:	6059      	strne	r1, [r3, #4]
 80065d8:	6863      	ldr	r3, [r4, #4]
 80065da:	bf08      	it	eq
 80065dc:	f8c8 1000 	streq.w	r1, [r8]
 80065e0:	5162      	str	r2, [r4, r5]
 80065e2:	604b      	str	r3, [r1, #4]
 80065e4:	4630      	mov	r0, r6
 80065e6:	f000 f82f 	bl	8006648 <__malloc_unlock>
 80065ea:	f104 000b 	add.w	r0, r4, #11
 80065ee:	1d23      	adds	r3, r4, #4
 80065f0:	f020 0007 	bic.w	r0, r0, #7
 80065f4:	1ac2      	subs	r2, r0, r3
 80065f6:	bf1c      	itt	ne
 80065f8:	1a1b      	subne	r3, r3, r0
 80065fa:	50a3      	strne	r3, [r4, r2]
 80065fc:	e7af      	b.n	800655e <_malloc_r+0x22>
 80065fe:	6862      	ldr	r2, [r4, #4]
 8006600:	42a3      	cmp	r3, r4
 8006602:	bf0c      	ite	eq
 8006604:	f8c8 2000 	streq.w	r2, [r8]
 8006608:	605a      	strne	r2, [r3, #4]
 800660a:	e7eb      	b.n	80065e4 <_malloc_r+0xa8>
 800660c:	4623      	mov	r3, r4
 800660e:	6864      	ldr	r4, [r4, #4]
 8006610:	e7ae      	b.n	8006570 <_malloc_r+0x34>
 8006612:	463c      	mov	r4, r7
 8006614:	687f      	ldr	r7, [r7, #4]
 8006616:	e7b6      	b.n	8006586 <_malloc_r+0x4a>
 8006618:	461a      	mov	r2, r3
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	42a3      	cmp	r3, r4
 800661e:	d1fb      	bne.n	8006618 <_malloc_r+0xdc>
 8006620:	2300      	movs	r3, #0
 8006622:	6053      	str	r3, [r2, #4]
 8006624:	e7de      	b.n	80065e4 <_malloc_r+0xa8>
 8006626:	230c      	movs	r3, #12
 8006628:	6033      	str	r3, [r6, #0]
 800662a:	4630      	mov	r0, r6
 800662c:	f000 f80c 	bl	8006648 <__malloc_unlock>
 8006630:	e794      	b.n	800655c <_malloc_r+0x20>
 8006632:	6005      	str	r5, [r0, #0]
 8006634:	e7d6      	b.n	80065e4 <_malloc_r+0xa8>
 8006636:	bf00      	nop
 8006638:	20000440 	.word	0x20000440

0800663c <__malloc_lock>:
 800663c:	4801      	ldr	r0, [pc, #4]	@ (8006644 <__malloc_lock+0x8>)
 800663e:	f7ff bf0e 	b.w	800645e <__retarget_lock_acquire_recursive>
 8006642:	bf00      	nop
 8006644:	20000438 	.word	0x20000438

08006648 <__malloc_unlock>:
 8006648:	4801      	ldr	r0, [pc, #4]	@ (8006650 <__malloc_unlock+0x8>)
 800664a:	f7ff bf09 	b.w	8006460 <__retarget_lock_release_recursive>
 800664e:	bf00      	nop
 8006650:	20000438 	.word	0x20000438

08006654 <__ssputs_r>:
 8006654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006658:	688e      	ldr	r6, [r1, #8]
 800665a:	461f      	mov	r7, r3
 800665c:	42be      	cmp	r6, r7
 800665e:	680b      	ldr	r3, [r1, #0]
 8006660:	4682      	mov	sl, r0
 8006662:	460c      	mov	r4, r1
 8006664:	4690      	mov	r8, r2
 8006666:	d82d      	bhi.n	80066c4 <__ssputs_r+0x70>
 8006668:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800666c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006670:	d026      	beq.n	80066c0 <__ssputs_r+0x6c>
 8006672:	6965      	ldr	r5, [r4, #20]
 8006674:	6909      	ldr	r1, [r1, #16]
 8006676:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800667a:	eba3 0901 	sub.w	r9, r3, r1
 800667e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006682:	1c7b      	adds	r3, r7, #1
 8006684:	444b      	add	r3, r9
 8006686:	106d      	asrs	r5, r5, #1
 8006688:	429d      	cmp	r5, r3
 800668a:	bf38      	it	cc
 800668c:	461d      	movcc	r5, r3
 800668e:	0553      	lsls	r3, r2, #21
 8006690:	d527      	bpl.n	80066e2 <__ssputs_r+0x8e>
 8006692:	4629      	mov	r1, r5
 8006694:	f7ff ff52 	bl	800653c <_malloc_r>
 8006698:	4606      	mov	r6, r0
 800669a:	b360      	cbz	r0, 80066f6 <__ssputs_r+0xa2>
 800669c:	6921      	ldr	r1, [r4, #16]
 800669e:	464a      	mov	r2, r9
 80066a0:	f001 f8ea 	bl	8007878 <memcpy>
 80066a4:	89a3      	ldrh	r3, [r4, #12]
 80066a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80066aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066ae:	81a3      	strh	r3, [r4, #12]
 80066b0:	6126      	str	r6, [r4, #16]
 80066b2:	6165      	str	r5, [r4, #20]
 80066b4:	444e      	add	r6, r9
 80066b6:	eba5 0509 	sub.w	r5, r5, r9
 80066ba:	6026      	str	r6, [r4, #0]
 80066bc:	60a5      	str	r5, [r4, #8]
 80066be:	463e      	mov	r6, r7
 80066c0:	42be      	cmp	r6, r7
 80066c2:	d900      	bls.n	80066c6 <__ssputs_r+0x72>
 80066c4:	463e      	mov	r6, r7
 80066c6:	6820      	ldr	r0, [r4, #0]
 80066c8:	4632      	mov	r2, r6
 80066ca:	4641      	mov	r1, r8
 80066cc:	f001 f887 	bl	80077de <memmove>
 80066d0:	68a3      	ldr	r3, [r4, #8]
 80066d2:	1b9b      	subs	r3, r3, r6
 80066d4:	60a3      	str	r3, [r4, #8]
 80066d6:	6823      	ldr	r3, [r4, #0]
 80066d8:	4433      	add	r3, r6
 80066da:	6023      	str	r3, [r4, #0]
 80066dc:	2000      	movs	r0, #0
 80066de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066e2:	462a      	mov	r2, r5
 80066e4:	f001 f8d6 	bl	8007894 <_realloc_r>
 80066e8:	4606      	mov	r6, r0
 80066ea:	2800      	cmp	r0, #0
 80066ec:	d1e0      	bne.n	80066b0 <__ssputs_r+0x5c>
 80066ee:	6921      	ldr	r1, [r4, #16]
 80066f0:	4650      	mov	r0, sl
 80066f2:	f7ff feb7 	bl	8006464 <_free_r>
 80066f6:	230c      	movs	r3, #12
 80066f8:	f8ca 3000 	str.w	r3, [sl]
 80066fc:	89a3      	ldrh	r3, [r4, #12]
 80066fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006702:	81a3      	strh	r3, [r4, #12]
 8006704:	f04f 30ff 	mov.w	r0, #4294967295
 8006708:	e7e9      	b.n	80066de <__ssputs_r+0x8a>
	...

0800670c <_svfiprintf_r>:
 800670c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006710:	4698      	mov	r8, r3
 8006712:	898b      	ldrh	r3, [r1, #12]
 8006714:	061b      	lsls	r3, r3, #24
 8006716:	b09d      	sub	sp, #116	@ 0x74
 8006718:	4607      	mov	r7, r0
 800671a:	460d      	mov	r5, r1
 800671c:	4614      	mov	r4, r2
 800671e:	d510      	bpl.n	8006742 <_svfiprintf_r+0x36>
 8006720:	690b      	ldr	r3, [r1, #16]
 8006722:	b973      	cbnz	r3, 8006742 <_svfiprintf_r+0x36>
 8006724:	2140      	movs	r1, #64	@ 0x40
 8006726:	f7ff ff09 	bl	800653c <_malloc_r>
 800672a:	6028      	str	r0, [r5, #0]
 800672c:	6128      	str	r0, [r5, #16]
 800672e:	b930      	cbnz	r0, 800673e <_svfiprintf_r+0x32>
 8006730:	230c      	movs	r3, #12
 8006732:	603b      	str	r3, [r7, #0]
 8006734:	f04f 30ff 	mov.w	r0, #4294967295
 8006738:	b01d      	add	sp, #116	@ 0x74
 800673a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800673e:	2340      	movs	r3, #64	@ 0x40
 8006740:	616b      	str	r3, [r5, #20]
 8006742:	2300      	movs	r3, #0
 8006744:	9309      	str	r3, [sp, #36]	@ 0x24
 8006746:	2320      	movs	r3, #32
 8006748:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800674c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006750:	2330      	movs	r3, #48	@ 0x30
 8006752:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80068f0 <_svfiprintf_r+0x1e4>
 8006756:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800675a:	f04f 0901 	mov.w	r9, #1
 800675e:	4623      	mov	r3, r4
 8006760:	469a      	mov	sl, r3
 8006762:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006766:	b10a      	cbz	r2, 800676c <_svfiprintf_r+0x60>
 8006768:	2a25      	cmp	r2, #37	@ 0x25
 800676a:	d1f9      	bne.n	8006760 <_svfiprintf_r+0x54>
 800676c:	ebba 0b04 	subs.w	fp, sl, r4
 8006770:	d00b      	beq.n	800678a <_svfiprintf_r+0x7e>
 8006772:	465b      	mov	r3, fp
 8006774:	4622      	mov	r2, r4
 8006776:	4629      	mov	r1, r5
 8006778:	4638      	mov	r0, r7
 800677a:	f7ff ff6b 	bl	8006654 <__ssputs_r>
 800677e:	3001      	adds	r0, #1
 8006780:	f000 80a7 	beq.w	80068d2 <_svfiprintf_r+0x1c6>
 8006784:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006786:	445a      	add	r2, fp
 8006788:	9209      	str	r2, [sp, #36]	@ 0x24
 800678a:	f89a 3000 	ldrb.w	r3, [sl]
 800678e:	2b00      	cmp	r3, #0
 8006790:	f000 809f 	beq.w	80068d2 <_svfiprintf_r+0x1c6>
 8006794:	2300      	movs	r3, #0
 8006796:	f04f 32ff 	mov.w	r2, #4294967295
 800679a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800679e:	f10a 0a01 	add.w	sl, sl, #1
 80067a2:	9304      	str	r3, [sp, #16]
 80067a4:	9307      	str	r3, [sp, #28]
 80067a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80067aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80067ac:	4654      	mov	r4, sl
 80067ae:	2205      	movs	r2, #5
 80067b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067b4:	484e      	ldr	r0, [pc, #312]	@ (80068f0 <_svfiprintf_r+0x1e4>)
 80067b6:	f7f9 fd13 	bl	80001e0 <memchr>
 80067ba:	9a04      	ldr	r2, [sp, #16]
 80067bc:	b9d8      	cbnz	r0, 80067f6 <_svfiprintf_r+0xea>
 80067be:	06d0      	lsls	r0, r2, #27
 80067c0:	bf44      	itt	mi
 80067c2:	2320      	movmi	r3, #32
 80067c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067c8:	0711      	lsls	r1, r2, #28
 80067ca:	bf44      	itt	mi
 80067cc:	232b      	movmi	r3, #43	@ 0x2b
 80067ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067d2:	f89a 3000 	ldrb.w	r3, [sl]
 80067d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80067d8:	d015      	beq.n	8006806 <_svfiprintf_r+0xfa>
 80067da:	9a07      	ldr	r2, [sp, #28]
 80067dc:	4654      	mov	r4, sl
 80067de:	2000      	movs	r0, #0
 80067e0:	f04f 0c0a 	mov.w	ip, #10
 80067e4:	4621      	mov	r1, r4
 80067e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067ea:	3b30      	subs	r3, #48	@ 0x30
 80067ec:	2b09      	cmp	r3, #9
 80067ee:	d94b      	bls.n	8006888 <_svfiprintf_r+0x17c>
 80067f0:	b1b0      	cbz	r0, 8006820 <_svfiprintf_r+0x114>
 80067f2:	9207      	str	r2, [sp, #28]
 80067f4:	e014      	b.n	8006820 <_svfiprintf_r+0x114>
 80067f6:	eba0 0308 	sub.w	r3, r0, r8
 80067fa:	fa09 f303 	lsl.w	r3, r9, r3
 80067fe:	4313      	orrs	r3, r2
 8006800:	9304      	str	r3, [sp, #16]
 8006802:	46a2      	mov	sl, r4
 8006804:	e7d2      	b.n	80067ac <_svfiprintf_r+0xa0>
 8006806:	9b03      	ldr	r3, [sp, #12]
 8006808:	1d19      	adds	r1, r3, #4
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	9103      	str	r1, [sp, #12]
 800680e:	2b00      	cmp	r3, #0
 8006810:	bfbb      	ittet	lt
 8006812:	425b      	neglt	r3, r3
 8006814:	f042 0202 	orrlt.w	r2, r2, #2
 8006818:	9307      	strge	r3, [sp, #28]
 800681a:	9307      	strlt	r3, [sp, #28]
 800681c:	bfb8      	it	lt
 800681e:	9204      	strlt	r2, [sp, #16]
 8006820:	7823      	ldrb	r3, [r4, #0]
 8006822:	2b2e      	cmp	r3, #46	@ 0x2e
 8006824:	d10a      	bne.n	800683c <_svfiprintf_r+0x130>
 8006826:	7863      	ldrb	r3, [r4, #1]
 8006828:	2b2a      	cmp	r3, #42	@ 0x2a
 800682a:	d132      	bne.n	8006892 <_svfiprintf_r+0x186>
 800682c:	9b03      	ldr	r3, [sp, #12]
 800682e:	1d1a      	adds	r2, r3, #4
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	9203      	str	r2, [sp, #12]
 8006834:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006838:	3402      	adds	r4, #2
 800683a:	9305      	str	r3, [sp, #20]
 800683c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006900 <_svfiprintf_r+0x1f4>
 8006840:	7821      	ldrb	r1, [r4, #0]
 8006842:	2203      	movs	r2, #3
 8006844:	4650      	mov	r0, sl
 8006846:	f7f9 fccb 	bl	80001e0 <memchr>
 800684a:	b138      	cbz	r0, 800685c <_svfiprintf_r+0x150>
 800684c:	9b04      	ldr	r3, [sp, #16]
 800684e:	eba0 000a 	sub.w	r0, r0, sl
 8006852:	2240      	movs	r2, #64	@ 0x40
 8006854:	4082      	lsls	r2, r0
 8006856:	4313      	orrs	r3, r2
 8006858:	3401      	adds	r4, #1
 800685a:	9304      	str	r3, [sp, #16]
 800685c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006860:	4824      	ldr	r0, [pc, #144]	@ (80068f4 <_svfiprintf_r+0x1e8>)
 8006862:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006866:	2206      	movs	r2, #6
 8006868:	f7f9 fcba 	bl	80001e0 <memchr>
 800686c:	2800      	cmp	r0, #0
 800686e:	d036      	beq.n	80068de <_svfiprintf_r+0x1d2>
 8006870:	4b21      	ldr	r3, [pc, #132]	@ (80068f8 <_svfiprintf_r+0x1ec>)
 8006872:	bb1b      	cbnz	r3, 80068bc <_svfiprintf_r+0x1b0>
 8006874:	9b03      	ldr	r3, [sp, #12]
 8006876:	3307      	adds	r3, #7
 8006878:	f023 0307 	bic.w	r3, r3, #7
 800687c:	3308      	adds	r3, #8
 800687e:	9303      	str	r3, [sp, #12]
 8006880:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006882:	4433      	add	r3, r6
 8006884:	9309      	str	r3, [sp, #36]	@ 0x24
 8006886:	e76a      	b.n	800675e <_svfiprintf_r+0x52>
 8006888:	fb0c 3202 	mla	r2, ip, r2, r3
 800688c:	460c      	mov	r4, r1
 800688e:	2001      	movs	r0, #1
 8006890:	e7a8      	b.n	80067e4 <_svfiprintf_r+0xd8>
 8006892:	2300      	movs	r3, #0
 8006894:	3401      	adds	r4, #1
 8006896:	9305      	str	r3, [sp, #20]
 8006898:	4619      	mov	r1, r3
 800689a:	f04f 0c0a 	mov.w	ip, #10
 800689e:	4620      	mov	r0, r4
 80068a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068a4:	3a30      	subs	r2, #48	@ 0x30
 80068a6:	2a09      	cmp	r2, #9
 80068a8:	d903      	bls.n	80068b2 <_svfiprintf_r+0x1a6>
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d0c6      	beq.n	800683c <_svfiprintf_r+0x130>
 80068ae:	9105      	str	r1, [sp, #20]
 80068b0:	e7c4      	b.n	800683c <_svfiprintf_r+0x130>
 80068b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80068b6:	4604      	mov	r4, r0
 80068b8:	2301      	movs	r3, #1
 80068ba:	e7f0      	b.n	800689e <_svfiprintf_r+0x192>
 80068bc:	ab03      	add	r3, sp, #12
 80068be:	9300      	str	r3, [sp, #0]
 80068c0:	462a      	mov	r2, r5
 80068c2:	4b0e      	ldr	r3, [pc, #56]	@ (80068fc <_svfiprintf_r+0x1f0>)
 80068c4:	a904      	add	r1, sp, #16
 80068c6:	4638      	mov	r0, r7
 80068c8:	f3af 8000 	nop.w
 80068cc:	1c42      	adds	r2, r0, #1
 80068ce:	4606      	mov	r6, r0
 80068d0:	d1d6      	bne.n	8006880 <_svfiprintf_r+0x174>
 80068d2:	89ab      	ldrh	r3, [r5, #12]
 80068d4:	065b      	lsls	r3, r3, #25
 80068d6:	f53f af2d 	bmi.w	8006734 <_svfiprintf_r+0x28>
 80068da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80068dc:	e72c      	b.n	8006738 <_svfiprintf_r+0x2c>
 80068de:	ab03      	add	r3, sp, #12
 80068e0:	9300      	str	r3, [sp, #0]
 80068e2:	462a      	mov	r2, r5
 80068e4:	4b05      	ldr	r3, [pc, #20]	@ (80068fc <_svfiprintf_r+0x1f0>)
 80068e6:	a904      	add	r1, sp, #16
 80068e8:	4638      	mov	r0, r7
 80068ea:	f000 fb8b 	bl	8007004 <_printf_i>
 80068ee:	e7ed      	b.n	80068cc <_svfiprintf_r+0x1c0>
 80068f0:	08007ecd 	.word	0x08007ecd
 80068f4:	08007ed7 	.word	0x08007ed7
 80068f8:	00000000 	.word	0x00000000
 80068fc:	08006655 	.word	0x08006655
 8006900:	08007ed3 	.word	0x08007ed3

08006904 <_sungetc_r>:
 8006904:	b538      	push	{r3, r4, r5, lr}
 8006906:	1c4b      	adds	r3, r1, #1
 8006908:	4614      	mov	r4, r2
 800690a:	d103      	bne.n	8006914 <_sungetc_r+0x10>
 800690c:	f04f 35ff 	mov.w	r5, #4294967295
 8006910:	4628      	mov	r0, r5
 8006912:	bd38      	pop	{r3, r4, r5, pc}
 8006914:	8993      	ldrh	r3, [r2, #12]
 8006916:	f023 0320 	bic.w	r3, r3, #32
 800691a:	8193      	strh	r3, [r2, #12]
 800691c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800691e:	6852      	ldr	r2, [r2, #4]
 8006920:	b2cd      	uxtb	r5, r1
 8006922:	b18b      	cbz	r3, 8006948 <_sungetc_r+0x44>
 8006924:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006926:	4293      	cmp	r3, r2
 8006928:	dd08      	ble.n	800693c <_sungetc_r+0x38>
 800692a:	6823      	ldr	r3, [r4, #0]
 800692c:	1e5a      	subs	r2, r3, #1
 800692e:	6022      	str	r2, [r4, #0]
 8006930:	f803 5c01 	strb.w	r5, [r3, #-1]
 8006934:	6863      	ldr	r3, [r4, #4]
 8006936:	3301      	adds	r3, #1
 8006938:	6063      	str	r3, [r4, #4]
 800693a:	e7e9      	b.n	8006910 <_sungetc_r+0xc>
 800693c:	4621      	mov	r1, r4
 800693e:	f000 ff14 	bl	800776a <__submore>
 8006942:	2800      	cmp	r0, #0
 8006944:	d0f1      	beq.n	800692a <_sungetc_r+0x26>
 8006946:	e7e1      	b.n	800690c <_sungetc_r+0x8>
 8006948:	6921      	ldr	r1, [r4, #16]
 800694a:	6823      	ldr	r3, [r4, #0]
 800694c:	b151      	cbz	r1, 8006964 <_sungetc_r+0x60>
 800694e:	4299      	cmp	r1, r3
 8006950:	d208      	bcs.n	8006964 <_sungetc_r+0x60>
 8006952:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8006956:	42a9      	cmp	r1, r5
 8006958:	d104      	bne.n	8006964 <_sungetc_r+0x60>
 800695a:	3b01      	subs	r3, #1
 800695c:	3201      	adds	r2, #1
 800695e:	6023      	str	r3, [r4, #0]
 8006960:	6062      	str	r2, [r4, #4]
 8006962:	e7d5      	b.n	8006910 <_sungetc_r+0xc>
 8006964:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8006968:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800696c:	6363      	str	r3, [r4, #52]	@ 0x34
 800696e:	2303      	movs	r3, #3
 8006970:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006972:	4623      	mov	r3, r4
 8006974:	f803 5f46 	strb.w	r5, [r3, #70]!
 8006978:	6023      	str	r3, [r4, #0]
 800697a:	2301      	movs	r3, #1
 800697c:	e7dc      	b.n	8006938 <_sungetc_r+0x34>

0800697e <__ssrefill_r>:
 800697e:	b510      	push	{r4, lr}
 8006980:	460c      	mov	r4, r1
 8006982:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8006984:	b169      	cbz	r1, 80069a2 <__ssrefill_r+0x24>
 8006986:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800698a:	4299      	cmp	r1, r3
 800698c:	d001      	beq.n	8006992 <__ssrefill_r+0x14>
 800698e:	f7ff fd69 	bl	8006464 <_free_r>
 8006992:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006994:	6063      	str	r3, [r4, #4]
 8006996:	2000      	movs	r0, #0
 8006998:	6360      	str	r0, [r4, #52]	@ 0x34
 800699a:	b113      	cbz	r3, 80069a2 <__ssrefill_r+0x24>
 800699c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800699e:	6023      	str	r3, [r4, #0]
 80069a0:	bd10      	pop	{r4, pc}
 80069a2:	6923      	ldr	r3, [r4, #16]
 80069a4:	6023      	str	r3, [r4, #0]
 80069a6:	2300      	movs	r3, #0
 80069a8:	6063      	str	r3, [r4, #4]
 80069aa:	89a3      	ldrh	r3, [r4, #12]
 80069ac:	f043 0320 	orr.w	r3, r3, #32
 80069b0:	81a3      	strh	r3, [r4, #12]
 80069b2:	f04f 30ff 	mov.w	r0, #4294967295
 80069b6:	e7f3      	b.n	80069a0 <__ssrefill_r+0x22>

080069b8 <__ssvfiscanf_r>:
 80069b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069bc:	460c      	mov	r4, r1
 80069be:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80069c2:	2100      	movs	r1, #0
 80069c4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80069c8:	49a6      	ldr	r1, [pc, #664]	@ (8006c64 <__ssvfiscanf_r+0x2ac>)
 80069ca:	91a0      	str	r1, [sp, #640]	@ 0x280
 80069cc:	f10d 0804 	add.w	r8, sp, #4
 80069d0:	49a5      	ldr	r1, [pc, #660]	@ (8006c68 <__ssvfiscanf_r+0x2b0>)
 80069d2:	4fa6      	ldr	r7, [pc, #664]	@ (8006c6c <__ssvfiscanf_r+0x2b4>)
 80069d4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80069d8:	4606      	mov	r6, r0
 80069da:	91a1      	str	r1, [sp, #644]	@ 0x284
 80069dc:	9300      	str	r3, [sp, #0]
 80069de:	f892 9000 	ldrb.w	r9, [r2]
 80069e2:	f1b9 0f00 	cmp.w	r9, #0
 80069e6:	f000 8158 	beq.w	8006c9a <__ssvfiscanf_r+0x2e2>
 80069ea:	f817 3009 	ldrb.w	r3, [r7, r9]
 80069ee:	f013 0308 	ands.w	r3, r3, #8
 80069f2:	f102 0501 	add.w	r5, r2, #1
 80069f6:	d019      	beq.n	8006a2c <__ssvfiscanf_r+0x74>
 80069f8:	6863      	ldr	r3, [r4, #4]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	dd0f      	ble.n	8006a1e <__ssvfiscanf_r+0x66>
 80069fe:	6823      	ldr	r3, [r4, #0]
 8006a00:	781a      	ldrb	r2, [r3, #0]
 8006a02:	5cba      	ldrb	r2, [r7, r2]
 8006a04:	0712      	lsls	r2, r2, #28
 8006a06:	d401      	bmi.n	8006a0c <__ssvfiscanf_r+0x54>
 8006a08:	462a      	mov	r2, r5
 8006a0a:	e7e8      	b.n	80069de <__ssvfiscanf_r+0x26>
 8006a0c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006a0e:	3201      	adds	r2, #1
 8006a10:	9245      	str	r2, [sp, #276]	@ 0x114
 8006a12:	6862      	ldr	r2, [r4, #4]
 8006a14:	3301      	adds	r3, #1
 8006a16:	3a01      	subs	r2, #1
 8006a18:	6062      	str	r2, [r4, #4]
 8006a1a:	6023      	str	r3, [r4, #0]
 8006a1c:	e7ec      	b.n	80069f8 <__ssvfiscanf_r+0x40>
 8006a1e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006a20:	4621      	mov	r1, r4
 8006a22:	4630      	mov	r0, r6
 8006a24:	4798      	blx	r3
 8006a26:	2800      	cmp	r0, #0
 8006a28:	d0e9      	beq.n	80069fe <__ssvfiscanf_r+0x46>
 8006a2a:	e7ed      	b.n	8006a08 <__ssvfiscanf_r+0x50>
 8006a2c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8006a30:	f040 8085 	bne.w	8006b3e <__ssvfiscanf_r+0x186>
 8006a34:	9341      	str	r3, [sp, #260]	@ 0x104
 8006a36:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006a38:	7853      	ldrb	r3, [r2, #1]
 8006a3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a3c:	bf02      	ittt	eq
 8006a3e:	2310      	moveq	r3, #16
 8006a40:	1c95      	addeq	r5, r2, #2
 8006a42:	9341      	streq	r3, [sp, #260]	@ 0x104
 8006a44:	220a      	movs	r2, #10
 8006a46:	46aa      	mov	sl, r5
 8006a48:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8006a4c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8006a50:	2b09      	cmp	r3, #9
 8006a52:	d91e      	bls.n	8006a92 <__ssvfiscanf_r+0xda>
 8006a54:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8006c70 <__ssvfiscanf_r+0x2b8>
 8006a58:	2203      	movs	r2, #3
 8006a5a:	4658      	mov	r0, fp
 8006a5c:	f7f9 fbc0 	bl	80001e0 <memchr>
 8006a60:	b138      	cbz	r0, 8006a72 <__ssvfiscanf_r+0xba>
 8006a62:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006a64:	eba0 000b 	sub.w	r0, r0, fp
 8006a68:	2301      	movs	r3, #1
 8006a6a:	4083      	lsls	r3, r0
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	9341      	str	r3, [sp, #260]	@ 0x104
 8006a70:	4655      	mov	r5, sl
 8006a72:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006a76:	2b78      	cmp	r3, #120	@ 0x78
 8006a78:	d806      	bhi.n	8006a88 <__ssvfiscanf_r+0xd0>
 8006a7a:	2b57      	cmp	r3, #87	@ 0x57
 8006a7c:	d810      	bhi.n	8006aa0 <__ssvfiscanf_r+0xe8>
 8006a7e:	2b25      	cmp	r3, #37	@ 0x25
 8006a80:	d05d      	beq.n	8006b3e <__ssvfiscanf_r+0x186>
 8006a82:	d857      	bhi.n	8006b34 <__ssvfiscanf_r+0x17c>
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d075      	beq.n	8006b74 <__ssvfiscanf_r+0x1bc>
 8006a88:	2303      	movs	r3, #3
 8006a8a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8006a8c:	230a      	movs	r3, #10
 8006a8e:	9342      	str	r3, [sp, #264]	@ 0x108
 8006a90:	e088      	b.n	8006ba4 <__ssvfiscanf_r+0x1ec>
 8006a92:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8006a94:	fb02 1103 	mla	r1, r2, r3, r1
 8006a98:	3930      	subs	r1, #48	@ 0x30
 8006a9a:	9143      	str	r1, [sp, #268]	@ 0x10c
 8006a9c:	4655      	mov	r5, sl
 8006a9e:	e7d2      	b.n	8006a46 <__ssvfiscanf_r+0x8e>
 8006aa0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8006aa4:	2a20      	cmp	r2, #32
 8006aa6:	d8ef      	bhi.n	8006a88 <__ssvfiscanf_r+0xd0>
 8006aa8:	a101      	add	r1, pc, #4	@ (adr r1, 8006ab0 <__ssvfiscanf_r+0xf8>)
 8006aaa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006aae:	bf00      	nop
 8006ab0:	08006b83 	.word	0x08006b83
 8006ab4:	08006a89 	.word	0x08006a89
 8006ab8:	08006a89 	.word	0x08006a89
 8006abc:	08006bdd 	.word	0x08006bdd
 8006ac0:	08006a89 	.word	0x08006a89
 8006ac4:	08006a89 	.word	0x08006a89
 8006ac8:	08006a89 	.word	0x08006a89
 8006acc:	08006a89 	.word	0x08006a89
 8006ad0:	08006a89 	.word	0x08006a89
 8006ad4:	08006a89 	.word	0x08006a89
 8006ad8:	08006a89 	.word	0x08006a89
 8006adc:	08006bf3 	.word	0x08006bf3
 8006ae0:	08006bd9 	.word	0x08006bd9
 8006ae4:	08006b3b 	.word	0x08006b3b
 8006ae8:	08006b3b 	.word	0x08006b3b
 8006aec:	08006b3b 	.word	0x08006b3b
 8006af0:	08006a89 	.word	0x08006a89
 8006af4:	08006b95 	.word	0x08006b95
 8006af8:	08006a89 	.word	0x08006a89
 8006afc:	08006a89 	.word	0x08006a89
 8006b00:	08006a89 	.word	0x08006a89
 8006b04:	08006a89 	.word	0x08006a89
 8006b08:	08006c03 	.word	0x08006c03
 8006b0c:	08006b9d 	.word	0x08006b9d
 8006b10:	08006b7b 	.word	0x08006b7b
 8006b14:	08006a89 	.word	0x08006a89
 8006b18:	08006a89 	.word	0x08006a89
 8006b1c:	08006bff 	.word	0x08006bff
 8006b20:	08006a89 	.word	0x08006a89
 8006b24:	08006bd9 	.word	0x08006bd9
 8006b28:	08006a89 	.word	0x08006a89
 8006b2c:	08006a89 	.word	0x08006a89
 8006b30:	08006b83 	.word	0x08006b83
 8006b34:	3b45      	subs	r3, #69	@ 0x45
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	d8a6      	bhi.n	8006a88 <__ssvfiscanf_r+0xd0>
 8006b3a:	2305      	movs	r3, #5
 8006b3c:	e031      	b.n	8006ba2 <__ssvfiscanf_r+0x1ea>
 8006b3e:	6863      	ldr	r3, [r4, #4]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	dd0d      	ble.n	8006b60 <__ssvfiscanf_r+0x1a8>
 8006b44:	6823      	ldr	r3, [r4, #0]
 8006b46:	781a      	ldrb	r2, [r3, #0]
 8006b48:	454a      	cmp	r2, r9
 8006b4a:	f040 80a6 	bne.w	8006c9a <__ssvfiscanf_r+0x2e2>
 8006b4e:	3301      	adds	r3, #1
 8006b50:	6862      	ldr	r2, [r4, #4]
 8006b52:	6023      	str	r3, [r4, #0]
 8006b54:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8006b56:	3a01      	subs	r2, #1
 8006b58:	3301      	adds	r3, #1
 8006b5a:	6062      	str	r2, [r4, #4]
 8006b5c:	9345      	str	r3, [sp, #276]	@ 0x114
 8006b5e:	e753      	b.n	8006a08 <__ssvfiscanf_r+0x50>
 8006b60:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006b62:	4621      	mov	r1, r4
 8006b64:	4630      	mov	r0, r6
 8006b66:	4798      	blx	r3
 8006b68:	2800      	cmp	r0, #0
 8006b6a:	d0eb      	beq.n	8006b44 <__ssvfiscanf_r+0x18c>
 8006b6c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8006b6e:	2800      	cmp	r0, #0
 8006b70:	f040 808b 	bne.w	8006c8a <__ssvfiscanf_r+0x2d2>
 8006b74:	f04f 30ff 	mov.w	r0, #4294967295
 8006b78:	e08b      	b.n	8006c92 <__ssvfiscanf_r+0x2da>
 8006b7a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006b7c:	f042 0220 	orr.w	r2, r2, #32
 8006b80:	9241      	str	r2, [sp, #260]	@ 0x104
 8006b82:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006b84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b88:	9241      	str	r2, [sp, #260]	@ 0x104
 8006b8a:	2210      	movs	r2, #16
 8006b8c:	2b6e      	cmp	r3, #110	@ 0x6e
 8006b8e:	9242      	str	r2, [sp, #264]	@ 0x108
 8006b90:	d902      	bls.n	8006b98 <__ssvfiscanf_r+0x1e0>
 8006b92:	e005      	b.n	8006ba0 <__ssvfiscanf_r+0x1e8>
 8006b94:	2300      	movs	r3, #0
 8006b96:	9342      	str	r3, [sp, #264]	@ 0x108
 8006b98:	2303      	movs	r3, #3
 8006b9a:	e002      	b.n	8006ba2 <__ssvfiscanf_r+0x1ea>
 8006b9c:	2308      	movs	r3, #8
 8006b9e:	9342      	str	r3, [sp, #264]	@ 0x108
 8006ba0:	2304      	movs	r3, #4
 8006ba2:	9347      	str	r3, [sp, #284]	@ 0x11c
 8006ba4:	6863      	ldr	r3, [r4, #4]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	dd39      	ble.n	8006c1e <__ssvfiscanf_r+0x266>
 8006baa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006bac:	0659      	lsls	r1, r3, #25
 8006bae:	d404      	bmi.n	8006bba <__ssvfiscanf_r+0x202>
 8006bb0:	6823      	ldr	r3, [r4, #0]
 8006bb2:	781a      	ldrb	r2, [r3, #0]
 8006bb4:	5cba      	ldrb	r2, [r7, r2]
 8006bb6:	0712      	lsls	r2, r2, #28
 8006bb8:	d438      	bmi.n	8006c2c <__ssvfiscanf_r+0x274>
 8006bba:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8006bbc:	2b02      	cmp	r3, #2
 8006bbe:	dc47      	bgt.n	8006c50 <__ssvfiscanf_r+0x298>
 8006bc0:	466b      	mov	r3, sp
 8006bc2:	4622      	mov	r2, r4
 8006bc4:	a941      	add	r1, sp, #260	@ 0x104
 8006bc6:	4630      	mov	r0, r6
 8006bc8:	f000 fb3a 	bl	8007240 <_scanf_chars>
 8006bcc:	2801      	cmp	r0, #1
 8006bce:	d064      	beq.n	8006c9a <__ssvfiscanf_r+0x2e2>
 8006bd0:	2802      	cmp	r0, #2
 8006bd2:	f47f af19 	bne.w	8006a08 <__ssvfiscanf_r+0x50>
 8006bd6:	e7c9      	b.n	8006b6c <__ssvfiscanf_r+0x1b4>
 8006bd8:	220a      	movs	r2, #10
 8006bda:	e7d7      	b.n	8006b8c <__ssvfiscanf_r+0x1d4>
 8006bdc:	4629      	mov	r1, r5
 8006bde:	4640      	mov	r0, r8
 8006be0:	f000 fd8a 	bl	80076f8 <__sccl>
 8006be4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006be6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bea:	9341      	str	r3, [sp, #260]	@ 0x104
 8006bec:	4605      	mov	r5, r0
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e7d7      	b.n	8006ba2 <__ssvfiscanf_r+0x1ea>
 8006bf2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006bf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bf8:	9341      	str	r3, [sp, #260]	@ 0x104
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	e7d1      	b.n	8006ba2 <__ssvfiscanf_r+0x1ea>
 8006bfe:	2302      	movs	r3, #2
 8006c00:	e7cf      	b.n	8006ba2 <__ssvfiscanf_r+0x1ea>
 8006c02:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8006c04:	06c3      	lsls	r3, r0, #27
 8006c06:	f53f aeff 	bmi.w	8006a08 <__ssvfiscanf_r+0x50>
 8006c0a:	9b00      	ldr	r3, [sp, #0]
 8006c0c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006c0e:	1d19      	adds	r1, r3, #4
 8006c10:	9100      	str	r1, [sp, #0]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	07c0      	lsls	r0, r0, #31
 8006c16:	bf4c      	ite	mi
 8006c18:	801a      	strhmi	r2, [r3, #0]
 8006c1a:	601a      	strpl	r2, [r3, #0]
 8006c1c:	e6f4      	b.n	8006a08 <__ssvfiscanf_r+0x50>
 8006c1e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006c20:	4621      	mov	r1, r4
 8006c22:	4630      	mov	r0, r6
 8006c24:	4798      	blx	r3
 8006c26:	2800      	cmp	r0, #0
 8006c28:	d0bf      	beq.n	8006baa <__ssvfiscanf_r+0x1f2>
 8006c2a:	e79f      	b.n	8006b6c <__ssvfiscanf_r+0x1b4>
 8006c2c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006c2e:	3201      	adds	r2, #1
 8006c30:	9245      	str	r2, [sp, #276]	@ 0x114
 8006c32:	6862      	ldr	r2, [r4, #4]
 8006c34:	3a01      	subs	r2, #1
 8006c36:	2a00      	cmp	r2, #0
 8006c38:	6062      	str	r2, [r4, #4]
 8006c3a:	dd02      	ble.n	8006c42 <__ssvfiscanf_r+0x28a>
 8006c3c:	3301      	adds	r3, #1
 8006c3e:	6023      	str	r3, [r4, #0]
 8006c40:	e7b6      	b.n	8006bb0 <__ssvfiscanf_r+0x1f8>
 8006c42:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006c44:	4621      	mov	r1, r4
 8006c46:	4630      	mov	r0, r6
 8006c48:	4798      	blx	r3
 8006c4a:	2800      	cmp	r0, #0
 8006c4c:	d0b0      	beq.n	8006bb0 <__ssvfiscanf_r+0x1f8>
 8006c4e:	e78d      	b.n	8006b6c <__ssvfiscanf_r+0x1b4>
 8006c50:	2b04      	cmp	r3, #4
 8006c52:	dc0f      	bgt.n	8006c74 <__ssvfiscanf_r+0x2bc>
 8006c54:	466b      	mov	r3, sp
 8006c56:	4622      	mov	r2, r4
 8006c58:	a941      	add	r1, sp, #260	@ 0x104
 8006c5a:	4630      	mov	r0, r6
 8006c5c:	f000 fb4a 	bl	80072f4 <_scanf_i>
 8006c60:	e7b4      	b.n	8006bcc <__ssvfiscanf_r+0x214>
 8006c62:	bf00      	nop
 8006c64:	08006905 	.word	0x08006905
 8006c68:	0800697f 	.word	0x0800697f
 8006c6c:	08007dcd 	.word	0x08007dcd
 8006c70:	08007ed3 	.word	0x08007ed3
 8006c74:	4b0a      	ldr	r3, [pc, #40]	@ (8006ca0 <__ssvfiscanf_r+0x2e8>)
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	f43f aec6 	beq.w	8006a08 <__ssvfiscanf_r+0x50>
 8006c7c:	466b      	mov	r3, sp
 8006c7e:	4622      	mov	r2, r4
 8006c80:	a941      	add	r1, sp, #260	@ 0x104
 8006c82:	4630      	mov	r0, r6
 8006c84:	f3af 8000 	nop.w
 8006c88:	e7a0      	b.n	8006bcc <__ssvfiscanf_r+0x214>
 8006c8a:	89a3      	ldrh	r3, [r4, #12]
 8006c8c:	065b      	lsls	r3, r3, #25
 8006c8e:	f53f af71 	bmi.w	8006b74 <__ssvfiscanf_r+0x1bc>
 8006c92:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8006c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c9a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8006c9c:	e7f9      	b.n	8006c92 <__ssvfiscanf_r+0x2da>
 8006c9e:	bf00      	nop
 8006ca0:	00000000 	.word	0x00000000

08006ca4 <__sfputc_r>:
 8006ca4:	6893      	ldr	r3, [r2, #8]
 8006ca6:	3b01      	subs	r3, #1
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	b410      	push	{r4}
 8006cac:	6093      	str	r3, [r2, #8]
 8006cae:	da08      	bge.n	8006cc2 <__sfputc_r+0x1e>
 8006cb0:	6994      	ldr	r4, [r2, #24]
 8006cb2:	42a3      	cmp	r3, r4
 8006cb4:	db01      	blt.n	8006cba <__sfputc_r+0x16>
 8006cb6:	290a      	cmp	r1, #10
 8006cb8:	d103      	bne.n	8006cc2 <__sfputc_r+0x1e>
 8006cba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cbe:	f7ff ba7a 	b.w	80061b6 <__swbuf_r>
 8006cc2:	6813      	ldr	r3, [r2, #0]
 8006cc4:	1c58      	adds	r0, r3, #1
 8006cc6:	6010      	str	r0, [r2, #0]
 8006cc8:	7019      	strb	r1, [r3, #0]
 8006cca:	4608      	mov	r0, r1
 8006ccc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cd0:	4770      	bx	lr

08006cd2 <__sfputs_r>:
 8006cd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cd4:	4606      	mov	r6, r0
 8006cd6:	460f      	mov	r7, r1
 8006cd8:	4614      	mov	r4, r2
 8006cda:	18d5      	adds	r5, r2, r3
 8006cdc:	42ac      	cmp	r4, r5
 8006cde:	d101      	bne.n	8006ce4 <__sfputs_r+0x12>
 8006ce0:	2000      	movs	r0, #0
 8006ce2:	e007      	b.n	8006cf4 <__sfputs_r+0x22>
 8006ce4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ce8:	463a      	mov	r2, r7
 8006cea:	4630      	mov	r0, r6
 8006cec:	f7ff ffda 	bl	8006ca4 <__sfputc_r>
 8006cf0:	1c43      	adds	r3, r0, #1
 8006cf2:	d1f3      	bne.n	8006cdc <__sfputs_r+0xa>
 8006cf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006cf8 <_vfiprintf_r>:
 8006cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cfc:	460d      	mov	r5, r1
 8006cfe:	b09d      	sub	sp, #116	@ 0x74
 8006d00:	4614      	mov	r4, r2
 8006d02:	4698      	mov	r8, r3
 8006d04:	4606      	mov	r6, r0
 8006d06:	b118      	cbz	r0, 8006d10 <_vfiprintf_r+0x18>
 8006d08:	6a03      	ldr	r3, [r0, #32]
 8006d0a:	b90b      	cbnz	r3, 8006d10 <_vfiprintf_r+0x18>
 8006d0c:	f7ff f906 	bl	8005f1c <__sinit>
 8006d10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d12:	07d9      	lsls	r1, r3, #31
 8006d14:	d405      	bmi.n	8006d22 <_vfiprintf_r+0x2a>
 8006d16:	89ab      	ldrh	r3, [r5, #12]
 8006d18:	059a      	lsls	r2, r3, #22
 8006d1a:	d402      	bmi.n	8006d22 <_vfiprintf_r+0x2a>
 8006d1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d1e:	f7ff fb9e 	bl	800645e <__retarget_lock_acquire_recursive>
 8006d22:	89ab      	ldrh	r3, [r5, #12]
 8006d24:	071b      	lsls	r3, r3, #28
 8006d26:	d501      	bpl.n	8006d2c <_vfiprintf_r+0x34>
 8006d28:	692b      	ldr	r3, [r5, #16]
 8006d2a:	b99b      	cbnz	r3, 8006d54 <_vfiprintf_r+0x5c>
 8006d2c:	4629      	mov	r1, r5
 8006d2e:	4630      	mov	r0, r6
 8006d30:	f7ff fa80 	bl	8006234 <__swsetup_r>
 8006d34:	b170      	cbz	r0, 8006d54 <_vfiprintf_r+0x5c>
 8006d36:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d38:	07dc      	lsls	r4, r3, #31
 8006d3a:	d504      	bpl.n	8006d46 <_vfiprintf_r+0x4e>
 8006d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d40:	b01d      	add	sp, #116	@ 0x74
 8006d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d46:	89ab      	ldrh	r3, [r5, #12]
 8006d48:	0598      	lsls	r0, r3, #22
 8006d4a:	d4f7      	bmi.n	8006d3c <_vfiprintf_r+0x44>
 8006d4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d4e:	f7ff fb87 	bl	8006460 <__retarget_lock_release_recursive>
 8006d52:	e7f3      	b.n	8006d3c <_vfiprintf_r+0x44>
 8006d54:	2300      	movs	r3, #0
 8006d56:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d58:	2320      	movs	r3, #32
 8006d5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006d5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d62:	2330      	movs	r3, #48	@ 0x30
 8006d64:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006f14 <_vfiprintf_r+0x21c>
 8006d68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006d6c:	f04f 0901 	mov.w	r9, #1
 8006d70:	4623      	mov	r3, r4
 8006d72:	469a      	mov	sl, r3
 8006d74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d78:	b10a      	cbz	r2, 8006d7e <_vfiprintf_r+0x86>
 8006d7a:	2a25      	cmp	r2, #37	@ 0x25
 8006d7c:	d1f9      	bne.n	8006d72 <_vfiprintf_r+0x7a>
 8006d7e:	ebba 0b04 	subs.w	fp, sl, r4
 8006d82:	d00b      	beq.n	8006d9c <_vfiprintf_r+0xa4>
 8006d84:	465b      	mov	r3, fp
 8006d86:	4622      	mov	r2, r4
 8006d88:	4629      	mov	r1, r5
 8006d8a:	4630      	mov	r0, r6
 8006d8c:	f7ff ffa1 	bl	8006cd2 <__sfputs_r>
 8006d90:	3001      	adds	r0, #1
 8006d92:	f000 80a7 	beq.w	8006ee4 <_vfiprintf_r+0x1ec>
 8006d96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d98:	445a      	add	r2, fp
 8006d9a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d9c:	f89a 3000 	ldrb.w	r3, [sl]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	f000 809f 	beq.w	8006ee4 <_vfiprintf_r+0x1ec>
 8006da6:	2300      	movs	r3, #0
 8006da8:	f04f 32ff 	mov.w	r2, #4294967295
 8006dac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006db0:	f10a 0a01 	add.w	sl, sl, #1
 8006db4:	9304      	str	r3, [sp, #16]
 8006db6:	9307      	str	r3, [sp, #28]
 8006db8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006dbc:	931a      	str	r3, [sp, #104]	@ 0x68
 8006dbe:	4654      	mov	r4, sl
 8006dc0:	2205      	movs	r2, #5
 8006dc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006dc6:	4853      	ldr	r0, [pc, #332]	@ (8006f14 <_vfiprintf_r+0x21c>)
 8006dc8:	f7f9 fa0a 	bl	80001e0 <memchr>
 8006dcc:	9a04      	ldr	r2, [sp, #16]
 8006dce:	b9d8      	cbnz	r0, 8006e08 <_vfiprintf_r+0x110>
 8006dd0:	06d1      	lsls	r1, r2, #27
 8006dd2:	bf44      	itt	mi
 8006dd4:	2320      	movmi	r3, #32
 8006dd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006dda:	0713      	lsls	r3, r2, #28
 8006ddc:	bf44      	itt	mi
 8006dde:	232b      	movmi	r3, #43	@ 0x2b
 8006de0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006de4:	f89a 3000 	ldrb.w	r3, [sl]
 8006de8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006dea:	d015      	beq.n	8006e18 <_vfiprintf_r+0x120>
 8006dec:	9a07      	ldr	r2, [sp, #28]
 8006dee:	4654      	mov	r4, sl
 8006df0:	2000      	movs	r0, #0
 8006df2:	f04f 0c0a 	mov.w	ip, #10
 8006df6:	4621      	mov	r1, r4
 8006df8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006dfc:	3b30      	subs	r3, #48	@ 0x30
 8006dfe:	2b09      	cmp	r3, #9
 8006e00:	d94b      	bls.n	8006e9a <_vfiprintf_r+0x1a2>
 8006e02:	b1b0      	cbz	r0, 8006e32 <_vfiprintf_r+0x13a>
 8006e04:	9207      	str	r2, [sp, #28]
 8006e06:	e014      	b.n	8006e32 <_vfiprintf_r+0x13a>
 8006e08:	eba0 0308 	sub.w	r3, r0, r8
 8006e0c:	fa09 f303 	lsl.w	r3, r9, r3
 8006e10:	4313      	orrs	r3, r2
 8006e12:	9304      	str	r3, [sp, #16]
 8006e14:	46a2      	mov	sl, r4
 8006e16:	e7d2      	b.n	8006dbe <_vfiprintf_r+0xc6>
 8006e18:	9b03      	ldr	r3, [sp, #12]
 8006e1a:	1d19      	adds	r1, r3, #4
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	9103      	str	r1, [sp, #12]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	bfbb      	ittet	lt
 8006e24:	425b      	neglt	r3, r3
 8006e26:	f042 0202 	orrlt.w	r2, r2, #2
 8006e2a:	9307      	strge	r3, [sp, #28]
 8006e2c:	9307      	strlt	r3, [sp, #28]
 8006e2e:	bfb8      	it	lt
 8006e30:	9204      	strlt	r2, [sp, #16]
 8006e32:	7823      	ldrb	r3, [r4, #0]
 8006e34:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e36:	d10a      	bne.n	8006e4e <_vfiprintf_r+0x156>
 8006e38:	7863      	ldrb	r3, [r4, #1]
 8006e3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e3c:	d132      	bne.n	8006ea4 <_vfiprintf_r+0x1ac>
 8006e3e:	9b03      	ldr	r3, [sp, #12]
 8006e40:	1d1a      	adds	r2, r3, #4
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	9203      	str	r2, [sp, #12]
 8006e46:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006e4a:	3402      	adds	r4, #2
 8006e4c:	9305      	str	r3, [sp, #20]
 8006e4e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006f24 <_vfiprintf_r+0x22c>
 8006e52:	7821      	ldrb	r1, [r4, #0]
 8006e54:	2203      	movs	r2, #3
 8006e56:	4650      	mov	r0, sl
 8006e58:	f7f9 f9c2 	bl	80001e0 <memchr>
 8006e5c:	b138      	cbz	r0, 8006e6e <_vfiprintf_r+0x176>
 8006e5e:	9b04      	ldr	r3, [sp, #16]
 8006e60:	eba0 000a 	sub.w	r0, r0, sl
 8006e64:	2240      	movs	r2, #64	@ 0x40
 8006e66:	4082      	lsls	r2, r0
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	3401      	adds	r4, #1
 8006e6c:	9304      	str	r3, [sp, #16]
 8006e6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e72:	4829      	ldr	r0, [pc, #164]	@ (8006f18 <_vfiprintf_r+0x220>)
 8006e74:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006e78:	2206      	movs	r2, #6
 8006e7a:	f7f9 f9b1 	bl	80001e0 <memchr>
 8006e7e:	2800      	cmp	r0, #0
 8006e80:	d03f      	beq.n	8006f02 <_vfiprintf_r+0x20a>
 8006e82:	4b26      	ldr	r3, [pc, #152]	@ (8006f1c <_vfiprintf_r+0x224>)
 8006e84:	bb1b      	cbnz	r3, 8006ece <_vfiprintf_r+0x1d6>
 8006e86:	9b03      	ldr	r3, [sp, #12]
 8006e88:	3307      	adds	r3, #7
 8006e8a:	f023 0307 	bic.w	r3, r3, #7
 8006e8e:	3308      	adds	r3, #8
 8006e90:	9303      	str	r3, [sp, #12]
 8006e92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e94:	443b      	add	r3, r7
 8006e96:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e98:	e76a      	b.n	8006d70 <_vfiprintf_r+0x78>
 8006e9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e9e:	460c      	mov	r4, r1
 8006ea0:	2001      	movs	r0, #1
 8006ea2:	e7a8      	b.n	8006df6 <_vfiprintf_r+0xfe>
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	3401      	adds	r4, #1
 8006ea8:	9305      	str	r3, [sp, #20]
 8006eaa:	4619      	mov	r1, r3
 8006eac:	f04f 0c0a 	mov.w	ip, #10
 8006eb0:	4620      	mov	r0, r4
 8006eb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006eb6:	3a30      	subs	r2, #48	@ 0x30
 8006eb8:	2a09      	cmp	r2, #9
 8006eba:	d903      	bls.n	8006ec4 <_vfiprintf_r+0x1cc>
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d0c6      	beq.n	8006e4e <_vfiprintf_r+0x156>
 8006ec0:	9105      	str	r1, [sp, #20]
 8006ec2:	e7c4      	b.n	8006e4e <_vfiprintf_r+0x156>
 8006ec4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ec8:	4604      	mov	r4, r0
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e7f0      	b.n	8006eb0 <_vfiprintf_r+0x1b8>
 8006ece:	ab03      	add	r3, sp, #12
 8006ed0:	9300      	str	r3, [sp, #0]
 8006ed2:	462a      	mov	r2, r5
 8006ed4:	4b12      	ldr	r3, [pc, #72]	@ (8006f20 <_vfiprintf_r+0x228>)
 8006ed6:	a904      	add	r1, sp, #16
 8006ed8:	4630      	mov	r0, r6
 8006eda:	f3af 8000 	nop.w
 8006ede:	4607      	mov	r7, r0
 8006ee0:	1c78      	adds	r0, r7, #1
 8006ee2:	d1d6      	bne.n	8006e92 <_vfiprintf_r+0x19a>
 8006ee4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ee6:	07d9      	lsls	r1, r3, #31
 8006ee8:	d405      	bmi.n	8006ef6 <_vfiprintf_r+0x1fe>
 8006eea:	89ab      	ldrh	r3, [r5, #12]
 8006eec:	059a      	lsls	r2, r3, #22
 8006eee:	d402      	bmi.n	8006ef6 <_vfiprintf_r+0x1fe>
 8006ef0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006ef2:	f7ff fab5 	bl	8006460 <__retarget_lock_release_recursive>
 8006ef6:	89ab      	ldrh	r3, [r5, #12]
 8006ef8:	065b      	lsls	r3, r3, #25
 8006efa:	f53f af1f 	bmi.w	8006d3c <_vfiprintf_r+0x44>
 8006efe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f00:	e71e      	b.n	8006d40 <_vfiprintf_r+0x48>
 8006f02:	ab03      	add	r3, sp, #12
 8006f04:	9300      	str	r3, [sp, #0]
 8006f06:	462a      	mov	r2, r5
 8006f08:	4b05      	ldr	r3, [pc, #20]	@ (8006f20 <_vfiprintf_r+0x228>)
 8006f0a:	a904      	add	r1, sp, #16
 8006f0c:	4630      	mov	r0, r6
 8006f0e:	f000 f879 	bl	8007004 <_printf_i>
 8006f12:	e7e4      	b.n	8006ede <_vfiprintf_r+0x1e6>
 8006f14:	08007ecd 	.word	0x08007ecd
 8006f18:	08007ed7 	.word	0x08007ed7
 8006f1c:	00000000 	.word	0x00000000
 8006f20:	08006cd3 	.word	0x08006cd3
 8006f24:	08007ed3 	.word	0x08007ed3

08006f28 <_printf_common>:
 8006f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f2c:	4616      	mov	r6, r2
 8006f2e:	4698      	mov	r8, r3
 8006f30:	688a      	ldr	r2, [r1, #8]
 8006f32:	690b      	ldr	r3, [r1, #16]
 8006f34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	bfb8      	it	lt
 8006f3c:	4613      	movlt	r3, r2
 8006f3e:	6033      	str	r3, [r6, #0]
 8006f40:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006f44:	4607      	mov	r7, r0
 8006f46:	460c      	mov	r4, r1
 8006f48:	b10a      	cbz	r2, 8006f4e <_printf_common+0x26>
 8006f4a:	3301      	adds	r3, #1
 8006f4c:	6033      	str	r3, [r6, #0]
 8006f4e:	6823      	ldr	r3, [r4, #0]
 8006f50:	0699      	lsls	r1, r3, #26
 8006f52:	bf42      	ittt	mi
 8006f54:	6833      	ldrmi	r3, [r6, #0]
 8006f56:	3302      	addmi	r3, #2
 8006f58:	6033      	strmi	r3, [r6, #0]
 8006f5a:	6825      	ldr	r5, [r4, #0]
 8006f5c:	f015 0506 	ands.w	r5, r5, #6
 8006f60:	d106      	bne.n	8006f70 <_printf_common+0x48>
 8006f62:	f104 0a19 	add.w	sl, r4, #25
 8006f66:	68e3      	ldr	r3, [r4, #12]
 8006f68:	6832      	ldr	r2, [r6, #0]
 8006f6a:	1a9b      	subs	r3, r3, r2
 8006f6c:	42ab      	cmp	r3, r5
 8006f6e:	dc26      	bgt.n	8006fbe <_printf_common+0x96>
 8006f70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006f74:	6822      	ldr	r2, [r4, #0]
 8006f76:	3b00      	subs	r3, #0
 8006f78:	bf18      	it	ne
 8006f7a:	2301      	movne	r3, #1
 8006f7c:	0692      	lsls	r2, r2, #26
 8006f7e:	d42b      	bmi.n	8006fd8 <_printf_common+0xb0>
 8006f80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006f84:	4641      	mov	r1, r8
 8006f86:	4638      	mov	r0, r7
 8006f88:	47c8      	blx	r9
 8006f8a:	3001      	adds	r0, #1
 8006f8c:	d01e      	beq.n	8006fcc <_printf_common+0xa4>
 8006f8e:	6823      	ldr	r3, [r4, #0]
 8006f90:	6922      	ldr	r2, [r4, #16]
 8006f92:	f003 0306 	and.w	r3, r3, #6
 8006f96:	2b04      	cmp	r3, #4
 8006f98:	bf02      	ittt	eq
 8006f9a:	68e5      	ldreq	r5, [r4, #12]
 8006f9c:	6833      	ldreq	r3, [r6, #0]
 8006f9e:	1aed      	subeq	r5, r5, r3
 8006fa0:	68a3      	ldr	r3, [r4, #8]
 8006fa2:	bf0c      	ite	eq
 8006fa4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fa8:	2500      	movne	r5, #0
 8006faa:	4293      	cmp	r3, r2
 8006fac:	bfc4      	itt	gt
 8006fae:	1a9b      	subgt	r3, r3, r2
 8006fb0:	18ed      	addgt	r5, r5, r3
 8006fb2:	2600      	movs	r6, #0
 8006fb4:	341a      	adds	r4, #26
 8006fb6:	42b5      	cmp	r5, r6
 8006fb8:	d11a      	bne.n	8006ff0 <_printf_common+0xc8>
 8006fba:	2000      	movs	r0, #0
 8006fbc:	e008      	b.n	8006fd0 <_printf_common+0xa8>
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	4652      	mov	r2, sl
 8006fc2:	4641      	mov	r1, r8
 8006fc4:	4638      	mov	r0, r7
 8006fc6:	47c8      	blx	r9
 8006fc8:	3001      	adds	r0, #1
 8006fca:	d103      	bne.n	8006fd4 <_printf_common+0xac>
 8006fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8006fd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fd4:	3501      	adds	r5, #1
 8006fd6:	e7c6      	b.n	8006f66 <_printf_common+0x3e>
 8006fd8:	18e1      	adds	r1, r4, r3
 8006fda:	1c5a      	adds	r2, r3, #1
 8006fdc:	2030      	movs	r0, #48	@ 0x30
 8006fde:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006fe2:	4422      	add	r2, r4
 8006fe4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006fe8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006fec:	3302      	adds	r3, #2
 8006fee:	e7c7      	b.n	8006f80 <_printf_common+0x58>
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	4622      	mov	r2, r4
 8006ff4:	4641      	mov	r1, r8
 8006ff6:	4638      	mov	r0, r7
 8006ff8:	47c8      	blx	r9
 8006ffa:	3001      	adds	r0, #1
 8006ffc:	d0e6      	beq.n	8006fcc <_printf_common+0xa4>
 8006ffe:	3601      	adds	r6, #1
 8007000:	e7d9      	b.n	8006fb6 <_printf_common+0x8e>
	...

08007004 <_printf_i>:
 8007004:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007008:	7e0f      	ldrb	r7, [r1, #24]
 800700a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800700c:	2f78      	cmp	r7, #120	@ 0x78
 800700e:	4691      	mov	r9, r2
 8007010:	4680      	mov	r8, r0
 8007012:	460c      	mov	r4, r1
 8007014:	469a      	mov	sl, r3
 8007016:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800701a:	d807      	bhi.n	800702c <_printf_i+0x28>
 800701c:	2f62      	cmp	r7, #98	@ 0x62
 800701e:	d80a      	bhi.n	8007036 <_printf_i+0x32>
 8007020:	2f00      	cmp	r7, #0
 8007022:	f000 80d1 	beq.w	80071c8 <_printf_i+0x1c4>
 8007026:	2f58      	cmp	r7, #88	@ 0x58
 8007028:	f000 80b8 	beq.w	800719c <_printf_i+0x198>
 800702c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007030:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007034:	e03a      	b.n	80070ac <_printf_i+0xa8>
 8007036:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800703a:	2b15      	cmp	r3, #21
 800703c:	d8f6      	bhi.n	800702c <_printf_i+0x28>
 800703e:	a101      	add	r1, pc, #4	@ (adr r1, 8007044 <_printf_i+0x40>)
 8007040:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007044:	0800709d 	.word	0x0800709d
 8007048:	080070b1 	.word	0x080070b1
 800704c:	0800702d 	.word	0x0800702d
 8007050:	0800702d 	.word	0x0800702d
 8007054:	0800702d 	.word	0x0800702d
 8007058:	0800702d 	.word	0x0800702d
 800705c:	080070b1 	.word	0x080070b1
 8007060:	0800702d 	.word	0x0800702d
 8007064:	0800702d 	.word	0x0800702d
 8007068:	0800702d 	.word	0x0800702d
 800706c:	0800702d 	.word	0x0800702d
 8007070:	080071af 	.word	0x080071af
 8007074:	080070db 	.word	0x080070db
 8007078:	08007169 	.word	0x08007169
 800707c:	0800702d 	.word	0x0800702d
 8007080:	0800702d 	.word	0x0800702d
 8007084:	080071d1 	.word	0x080071d1
 8007088:	0800702d 	.word	0x0800702d
 800708c:	080070db 	.word	0x080070db
 8007090:	0800702d 	.word	0x0800702d
 8007094:	0800702d 	.word	0x0800702d
 8007098:	08007171 	.word	0x08007171
 800709c:	6833      	ldr	r3, [r6, #0]
 800709e:	1d1a      	adds	r2, r3, #4
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	6032      	str	r2, [r6, #0]
 80070a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80070a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80070ac:	2301      	movs	r3, #1
 80070ae:	e09c      	b.n	80071ea <_printf_i+0x1e6>
 80070b0:	6833      	ldr	r3, [r6, #0]
 80070b2:	6820      	ldr	r0, [r4, #0]
 80070b4:	1d19      	adds	r1, r3, #4
 80070b6:	6031      	str	r1, [r6, #0]
 80070b8:	0606      	lsls	r6, r0, #24
 80070ba:	d501      	bpl.n	80070c0 <_printf_i+0xbc>
 80070bc:	681d      	ldr	r5, [r3, #0]
 80070be:	e003      	b.n	80070c8 <_printf_i+0xc4>
 80070c0:	0645      	lsls	r5, r0, #25
 80070c2:	d5fb      	bpl.n	80070bc <_printf_i+0xb8>
 80070c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80070c8:	2d00      	cmp	r5, #0
 80070ca:	da03      	bge.n	80070d4 <_printf_i+0xd0>
 80070cc:	232d      	movs	r3, #45	@ 0x2d
 80070ce:	426d      	negs	r5, r5
 80070d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070d4:	4858      	ldr	r0, [pc, #352]	@ (8007238 <_printf_i+0x234>)
 80070d6:	230a      	movs	r3, #10
 80070d8:	e011      	b.n	80070fe <_printf_i+0xfa>
 80070da:	6821      	ldr	r1, [r4, #0]
 80070dc:	6833      	ldr	r3, [r6, #0]
 80070de:	0608      	lsls	r0, r1, #24
 80070e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80070e4:	d402      	bmi.n	80070ec <_printf_i+0xe8>
 80070e6:	0649      	lsls	r1, r1, #25
 80070e8:	bf48      	it	mi
 80070ea:	b2ad      	uxthmi	r5, r5
 80070ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80070ee:	4852      	ldr	r0, [pc, #328]	@ (8007238 <_printf_i+0x234>)
 80070f0:	6033      	str	r3, [r6, #0]
 80070f2:	bf14      	ite	ne
 80070f4:	230a      	movne	r3, #10
 80070f6:	2308      	moveq	r3, #8
 80070f8:	2100      	movs	r1, #0
 80070fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80070fe:	6866      	ldr	r6, [r4, #4]
 8007100:	60a6      	str	r6, [r4, #8]
 8007102:	2e00      	cmp	r6, #0
 8007104:	db05      	blt.n	8007112 <_printf_i+0x10e>
 8007106:	6821      	ldr	r1, [r4, #0]
 8007108:	432e      	orrs	r6, r5
 800710a:	f021 0104 	bic.w	r1, r1, #4
 800710e:	6021      	str	r1, [r4, #0]
 8007110:	d04b      	beq.n	80071aa <_printf_i+0x1a6>
 8007112:	4616      	mov	r6, r2
 8007114:	fbb5 f1f3 	udiv	r1, r5, r3
 8007118:	fb03 5711 	mls	r7, r3, r1, r5
 800711c:	5dc7      	ldrb	r7, [r0, r7]
 800711e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007122:	462f      	mov	r7, r5
 8007124:	42bb      	cmp	r3, r7
 8007126:	460d      	mov	r5, r1
 8007128:	d9f4      	bls.n	8007114 <_printf_i+0x110>
 800712a:	2b08      	cmp	r3, #8
 800712c:	d10b      	bne.n	8007146 <_printf_i+0x142>
 800712e:	6823      	ldr	r3, [r4, #0]
 8007130:	07df      	lsls	r7, r3, #31
 8007132:	d508      	bpl.n	8007146 <_printf_i+0x142>
 8007134:	6923      	ldr	r3, [r4, #16]
 8007136:	6861      	ldr	r1, [r4, #4]
 8007138:	4299      	cmp	r1, r3
 800713a:	bfde      	ittt	le
 800713c:	2330      	movle	r3, #48	@ 0x30
 800713e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007142:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007146:	1b92      	subs	r2, r2, r6
 8007148:	6122      	str	r2, [r4, #16]
 800714a:	f8cd a000 	str.w	sl, [sp]
 800714e:	464b      	mov	r3, r9
 8007150:	aa03      	add	r2, sp, #12
 8007152:	4621      	mov	r1, r4
 8007154:	4640      	mov	r0, r8
 8007156:	f7ff fee7 	bl	8006f28 <_printf_common>
 800715a:	3001      	adds	r0, #1
 800715c:	d14a      	bne.n	80071f4 <_printf_i+0x1f0>
 800715e:	f04f 30ff 	mov.w	r0, #4294967295
 8007162:	b004      	add	sp, #16
 8007164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007168:	6823      	ldr	r3, [r4, #0]
 800716a:	f043 0320 	orr.w	r3, r3, #32
 800716e:	6023      	str	r3, [r4, #0]
 8007170:	4832      	ldr	r0, [pc, #200]	@ (800723c <_printf_i+0x238>)
 8007172:	2778      	movs	r7, #120	@ 0x78
 8007174:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007178:	6823      	ldr	r3, [r4, #0]
 800717a:	6831      	ldr	r1, [r6, #0]
 800717c:	061f      	lsls	r7, r3, #24
 800717e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007182:	d402      	bmi.n	800718a <_printf_i+0x186>
 8007184:	065f      	lsls	r7, r3, #25
 8007186:	bf48      	it	mi
 8007188:	b2ad      	uxthmi	r5, r5
 800718a:	6031      	str	r1, [r6, #0]
 800718c:	07d9      	lsls	r1, r3, #31
 800718e:	bf44      	itt	mi
 8007190:	f043 0320 	orrmi.w	r3, r3, #32
 8007194:	6023      	strmi	r3, [r4, #0]
 8007196:	b11d      	cbz	r5, 80071a0 <_printf_i+0x19c>
 8007198:	2310      	movs	r3, #16
 800719a:	e7ad      	b.n	80070f8 <_printf_i+0xf4>
 800719c:	4826      	ldr	r0, [pc, #152]	@ (8007238 <_printf_i+0x234>)
 800719e:	e7e9      	b.n	8007174 <_printf_i+0x170>
 80071a0:	6823      	ldr	r3, [r4, #0]
 80071a2:	f023 0320 	bic.w	r3, r3, #32
 80071a6:	6023      	str	r3, [r4, #0]
 80071a8:	e7f6      	b.n	8007198 <_printf_i+0x194>
 80071aa:	4616      	mov	r6, r2
 80071ac:	e7bd      	b.n	800712a <_printf_i+0x126>
 80071ae:	6833      	ldr	r3, [r6, #0]
 80071b0:	6825      	ldr	r5, [r4, #0]
 80071b2:	6961      	ldr	r1, [r4, #20]
 80071b4:	1d18      	adds	r0, r3, #4
 80071b6:	6030      	str	r0, [r6, #0]
 80071b8:	062e      	lsls	r6, r5, #24
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	d501      	bpl.n	80071c2 <_printf_i+0x1be>
 80071be:	6019      	str	r1, [r3, #0]
 80071c0:	e002      	b.n	80071c8 <_printf_i+0x1c4>
 80071c2:	0668      	lsls	r0, r5, #25
 80071c4:	d5fb      	bpl.n	80071be <_printf_i+0x1ba>
 80071c6:	8019      	strh	r1, [r3, #0]
 80071c8:	2300      	movs	r3, #0
 80071ca:	6123      	str	r3, [r4, #16]
 80071cc:	4616      	mov	r6, r2
 80071ce:	e7bc      	b.n	800714a <_printf_i+0x146>
 80071d0:	6833      	ldr	r3, [r6, #0]
 80071d2:	1d1a      	adds	r2, r3, #4
 80071d4:	6032      	str	r2, [r6, #0]
 80071d6:	681e      	ldr	r6, [r3, #0]
 80071d8:	6862      	ldr	r2, [r4, #4]
 80071da:	2100      	movs	r1, #0
 80071dc:	4630      	mov	r0, r6
 80071de:	f7f8 ffff 	bl	80001e0 <memchr>
 80071e2:	b108      	cbz	r0, 80071e8 <_printf_i+0x1e4>
 80071e4:	1b80      	subs	r0, r0, r6
 80071e6:	6060      	str	r0, [r4, #4]
 80071e8:	6863      	ldr	r3, [r4, #4]
 80071ea:	6123      	str	r3, [r4, #16]
 80071ec:	2300      	movs	r3, #0
 80071ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071f2:	e7aa      	b.n	800714a <_printf_i+0x146>
 80071f4:	6923      	ldr	r3, [r4, #16]
 80071f6:	4632      	mov	r2, r6
 80071f8:	4649      	mov	r1, r9
 80071fa:	4640      	mov	r0, r8
 80071fc:	47d0      	blx	sl
 80071fe:	3001      	adds	r0, #1
 8007200:	d0ad      	beq.n	800715e <_printf_i+0x15a>
 8007202:	6823      	ldr	r3, [r4, #0]
 8007204:	079b      	lsls	r3, r3, #30
 8007206:	d413      	bmi.n	8007230 <_printf_i+0x22c>
 8007208:	68e0      	ldr	r0, [r4, #12]
 800720a:	9b03      	ldr	r3, [sp, #12]
 800720c:	4298      	cmp	r0, r3
 800720e:	bfb8      	it	lt
 8007210:	4618      	movlt	r0, r3
 8007212:	e7a6      	b.n	8007162 <_printf_i+0x15e>
 8007214:	2301      	movs	r3, #1
 8007216:	4632      	mov	r2, r6
 8007218:	4649      	mov	r1, r9
 800721a:	4640      	mov	r0, r8
 800721c:	47d0      	blx	sl
 800721e:	3001      	adds	r0, #1
 8007220:	d09d      	beq.n	800715e <_printf_i+0x15a>
 8007222:	3501      	adds	r5, #1
 8007224:	68e3      	ldr	r3, [r4, #12]
 8007226:	9903      	ldr	r1, [sp, #12]
 8007228:	1a5b      	subs	r3, r3, r1
 800722a:	42ab      	cmp	r3, r5
 800722c:	dcf2      	bgt.n	8007214 <_printf_i+0x210>
 800722e:	e7eb      	b.n	8007208 <_printf_i+0x204>
 8007230:	2500      	movs	r5, #0
 8007232:	f104 0619 	add.w	r6, r4, #25
 8007236:	e7f5      	b.n	8007224 <_printf_i+0x220>
 8007238:	08007ede 	.word	0x08007ede
 800723c:	08007eef 	.word	0x08007eef

08007240 <_scanf_chars>:
 8007240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007244:	4615      	mov	r5, r2
 8007246:	688a      	ldr	r2, [r1, #8]
 8007248:	4680      	mov	r8, r0
 800724a:	460c      	mov	r4, r1
 800724c:	b932      	cbnz	r2, 800725c <_scanf_chars+0x1c>
 800724e:	698a      	ldr	r2, [r1, #24]
 8007250:	2a00      	cmp	r2, #0
 8007252:	bf14      	ite	ne
 8007254:	f04f 32ff 	movne.w	r2, #4294967295
 8007258:	2201      	moveq	r2, #1
 800725a:	608a      	str	r2, [r1, #8]
 800725c:	6822      	ldr	r2, [r4, #0]
 800725e:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80072f0 <_scanf_chars+0xb0>
 8007262:	06d1      	lsls	r1, r2, #27
 8007264:	bf5f      	itttt	pl
 8007266:	681a      	ldrpl	r2, [r3, #0]
 8007268:	1d11      	addpl	r1, r2, #4
 800726a:	6019      	strpl	r1, [r3, #0]
 800726c:	6816      	ldrpl	r6, [r2, #0]
 800726e:	2700      	movs	r7, #0
 8007270:	69a0      	ldr	r0, [r4, #24]
 8007272:	b188      	cbz	r0, 8007298 <_scanf_chars+0x58>
 8007274:	2801      	cmp	r0, #1
 8007276:	d107      	bne.n	8007288 <_scanf_chars+0x48>
 8007278:	682b      	ldr	r3, [r5, #0]
 800727a:	781a      	ldrb	r2, [r3, #0]
 800727c:	6963      	ldr	r3, [r4, #20]
 800727e:	5c9b      	ldrb	r3, [r3, r2]
 8007280:	b953      	cbnz	r3, 8007298 <_scanf_chars+0x58>
 8007282:	2f00      	cmp	r7, #0
 8007284:	d031      	beq.n	80072ea <_scanf_chars+0xaa>
 8007286:	e022      	b.n	80072ce <_scanf_chars+0x8e>
 8007288:	2802      	cmp	r0, #2
 800728a:	d120      	bne.n	80072ce <_scanf_chars+0x8e>
 800728c:	682b      	ldr	r3, [r5, #0]
 800728e:	781b      	ldrb	r3, [r3, #0]
 8007290:	f819 3003 	ldrb.w	r3, [r9, r3]
 8007294:	071b      	lsls	r3, r3, #28
 8007296:	d41a      	bmi.n	80072ce <_scanf_chars+0x8e>
 8007298:	6823      	ldr	r3, [r4, #0]
 800729a:	06da      	lsls	r2, r3, #27
 800729c:	bf5e      	ittt	pl
 800729e:	682b      	ldrpl	r3, [r5, #0]
 80072a0:	781b      	ldrbpl	r3, [r3, #0]
 80072a2:	f806 3b01 	strbpl.w	r3, [r6], #1
 80072a6:	682a      	ldr	r2, [r5, #0]
 80072a8:	686b      	ldr	r3, [r5, #4]
 80072aa:	3201      	adds	r2, #1
 80072ac:	602a      	str	r2, [r5, #0]
 80072ae:	68a2      	ldr	r2, [r4, #8]
 80072b0:	3b01      	subs	r3, #1
 80072b2:	3a01      	subs	r2, #1
 80072b4:	606b      	str	r3, [r5, #4]
 80072b6:	3701      	adds	r7, #1
 80072b8:	60a2      	str	r2, [r4, #8]
 80072ba:	b142      	cbz	r2, 80072ce <_scanf_chars+0x8e>
 80072bc:	2b00      	cmp	r3, #0
 80072be:	dcd7      	bgt.n	8007270 <_scanf_chars+0x30>
 80072c0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80072c4:	4629      	mov	r1, r5
 80072c6:	4640      	mov	r0, r8
 80072c8:	4798      	blx	r3
 80072ca:	2800      	cmp	r0, #0
 80072cc:	d0d0      	beq.n	8007270 <_scanf_chars+0x30>
 80072ce:	6823      	ldr	r3, [r4, #0]
 80072d0:	f013 0310 	ands.w	r3, r3, #16
 80072d4:	d105      	bne.n	80072e2 <_scanf_chars+0xa2>
 80072d6:	68e2      	ldr	r2, [r4, #12]
 80072d8:	3201      	adds	r2, #1
 80072da:	60e2      	str	r2, [r4, #12]
 80072dc:	69a2      	ldr	r2, [r4, #24]
 80072de:	b102      	cbz	r2, 80072e2 <_scanf_chars+0xa2>
 80072e0:	7033      	strb	r3, [r6, #0]
 80072e2:	6923      	ldr	r3, [r4, #16]
 80072e4:	443b      	add	r3, r7
 80072e6:	6123      	str	r3, [r4, #16]
 80072e8:	2000      	movs	r0, #0
 80072ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072ee:	bf00      	nop
 80072f0:	08007dcd 	.word	0x08007dcd

080072f4 <_scanf_i>:
 80072f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f8:	4698      	mov	r8, r3
 80072fa:	4b74      	ldr	r3, [pc, #464]	@ (80074cc <_scanf_i+0x1d8>)
 80072fc:	460c      	mov	r4, r1
 80072fe:	4682      	mov	sl, r0
 8007300:	4616      	mov	r6, r2
 8007302:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007306:	b087      	sub	sp, #28
 8007308:	ab03      	add	r3, sp, #12
 800730a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800730e:	4b70      	ldr	r3, [pc, #448]	@ (80074d0 <_scanf_i+0x1dc>)
 8007310:	69a1      	ldr	r1, [r4, #24]
 8007312:	4a70      	ldr	r2, [pc, #448]	@ (80074d4 <_scanf_i+0x1e0>)
 8007314:	2903      	cmp	r1, #3
 8007316:	bf08      	it	eq
 8007318:	461a      	moveq	r2, r3
 800731a:	68a3      	ldr	r3, [r4, #8]
 800731c:	9201      	str	r2, [sp, #4]
 800731e:	1e5a      	subs	r2, r3, #1
 8007320:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007324:	bf88      	it	hi
 8007326:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800732a:	4627      	mov	r7, r4
 800732c:	bf82      	ittt	hi
 800732e:	eb03 0905 	addhi.w	r9, r3, r5
 8007332:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007336:	60a3      	strhi	r3, [r4, #8]
 8007338:	f857 3b1c 	ldr.w	r3, [r7], #28
 800733c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8007340:	bf98      	it	ls
 8007342:	f04f 0900 	movls.w	r9, #0
 8007346:	6023      	str	r3, [r4, #0]
 8007348:	463d      	mov	r5, r7
 800734a:	f04f 0b00 	mov.w	fp, #0
 800734e:	6831      	ldr	r1, [r6, #0]
 8007350:	ab03      	add	r3, sp, #12
 8007352:	7809      	ldrb	r1, [r1, #0]
 8007354:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8007358:	2202      	movs	r2, #2
 800735a:	f7f8 ff41 	bl	80001e0 <memchr>
 800735e:	b328      	cbz	r0, 80073ac <_scanf_i+0xb8>
 8007360:	f1bb 0f01 	cmp.w	fp, #1
 8007364:	d159      	bne.n	800741a <_scanf_i+0x126>
 8007366:	6862      	ldr	r2, [r4, #4]
 8007368:	b92a      	cbnz	r2, 8007376 <_scanf_i+0x82>
 800736a:	6822      	ldr	r2, [r4, #0]
 800736c:	2108      	movs	r1, #8
 800736e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007372:	6061      	str	r1, [r4, #4]
 8007374:	6022      	str	r2, [r4, #0]
 8007376:	6822      	ldr	r2, [r4, #0]
 8007378:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800737c:	6022      	str	r2, [r4, #0]
 800737e:	68a2      	ldr	r2, [r4, #8]
 8007380:	1e51      	subs	r1, r2, #1
 8007382:	60a1      	str	r1, [r4, #8]
 8007384:	b192      	cbz	r2, 80073ac <_scanf_i+0xb8>
 8007386:	6832      	ldr	r2, [r6, #0]
 8007388:	1c51      	adds	r1, r2, #1
 800738a:	6031      	str	r1, [r6, #0]
 800738c:	7812      	ldrb	r2, [r2, #0]
 800738e:	f805 2b01 	strb.w	r2, [r5], #1
 8007392:	6872      	ldr	r2, [r6, #4]
 8007394:	3a01      	subs	r2, #1
 8007396:	2a00      	cmp	r2, #0
 8007398:	6072      	str	r2, [r6, #4]
 800739a:	dc07      	bgt.n	80073ac <_scanf_i+0xb8>
 800739c:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80073a0:	4631      	mov	r1, r6
 80073a2:	4650      	mov	r0, sl
 80073a4:	4790      	blx	r2
 80073a6:	2800      	cmp	r0, #0
 80073a8:	f040 8085 	bne.w	80074b6 <_scanf_i+0x1c2>
 80073ac:	f10b 0b01 	add.w	fp, fp, #1
 80073b0:	f1bb 0f03 	cmp.w	fp, #3
 80073b4:	d1cb      	bne.n	800734e <_scanf_i+0x5a>
 80073b6:	6863      	ldr	r3, [r4, #4]
 80073b8:	b90b      	cbnz	r3, 80073be <_scanf_i+0xca>
 80073ba:	230a      	movs	r3, #10
 80073bc:	6063      	str	r3, [r4, #4]
 80073be:	6863      	ldr	r3, [r4, #4]
 80073c0:	4945      	ldr	r1, [pc, #276]	@ (80074d8 <_scanf_i+0x1e4>)
 80073c2:	6960      	ldr	r0, [r4, #20]
 80073c4:	1ac9      	subs	r1, r1, r3
 80073c6:	f000 f997 	bl	80076f8 <__sccl>
 80073ca:	f04f 0b00 	mov.w	fp, #0
 80073ce:	68a3      	ldr	r3, [r4, #8]
 80073d0:	6822      	ldr	r2, [r4, #0]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d03d      	beq.n	8007452 <_scanf_i+0x15e>
 80073d6:	6831      	ldr	r1, [r6, #0]
 80073d8:	6960      	ldr	r0, [r4, #20]
 80073da:	f891 c000 	ldrb.w	ip, [r1]
 80073de:	f810 000c 	ldrb.w	r0, [r0, ip]
 80073e2:	2800      	cmp	r0, #0
 80073e4:	d035      	beq.n	8007452 <_scanf_i+0x15e>
 80073e6:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80073ea:	d124      	bne.n	8007436 <_scanf_i+0x142>
 80073ec:	0510      	lsls	r0, r2, #20
 80073ee:	d522      	bpl.n	8007436 <_scanf_i+0x142>
 80073f0:	f10b 0b01 	add.w	fp, fp, #1
 80073f4:	f1b9 0f00 	cmp.w	r9, #0
 80073f8:	d003      	beq.n	8007402 <_scanf_i+0x10e>
 80073fa:	3301      	adds	r3, #1
 80073fc:	f109 39ff 	add.w	r9, r9, #4294967295
 8007400:	60a3      	str	r3, [r4, #8]
 8007402:	6873      	ldr	r3, [r6, #4]
 8007404:	3b01      	subs	r3, #1
 8007406:	2b00      	cmp	r3, #0
 8007408:	6073      	str	r3, [r6, #4]
 800740a:	dd1b      	ble.n	8007444 <_scanf_i+0x150>
 800740c:	6833      	ldr	r3, [r6, #0]
 800740e:	3301      	adds	r3, #1
 8007410:	6033      	str	r3, [r6, #0]
 8007412:	68a3      	ldr	r3, [r4, #8]
 8007414:	3b01      	subs	r3, #1
 8007416:	60a3      	str	r3, [r4, #8]
 8007418:	e7d9      	b.n	80073ce <_scanf_i+0xda>
 800741a:	f1bb 0f02 	cmp.w	fp, #2
 800741e:	d1ae      	bne.n	800737e <_scanf_i+0x8a>
 8007420:	6822      	ldr	r2, [r4, #0]
 8007422:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8007426:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800742a:	d1c4      	bne.n	80073b6 <_scanf_i+0xc2>
 800742c:	2110      	movs	r1, #16
 800742e:	6061      	str	r1, [r4, #4]
 8007430:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007434:	e7a2      	b.n	800737c <_scanf_i+0x88>
 8007436:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800743a:	6022      	str	r2, [r4, #0]
 800743c:	780b      	ldrb	r3, [r1, #0]
 800743e:	f805 3b01 	strb.w	r3, [r5], #1
 8007442:	e7de      	b.n	8007402 <_scanf_i+0x10e>
 8007444:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007448:	4631      	mov	r1, r6
 800744a:	4650      	mov	r0, sl
 800744c:	4798      	blx	r3
 800744e:	2800      	cmp	r0, #0
 8007450:	d0df      	beq.n	8007412 <_scanf_i+0x11e>
 8007452:	6823      	ldr	r3, [r4, #0]
 8007454:	05d9      	lsls	r1, r3, #23
 8007456:	d50d      	bpl.n	8007474 <_scanf_i+0x180>
 8007458:	42bd      	cmp	r5, r7
 800745a:	d909      	bls.n	8007470 <_scanf_i+0x17c>
 800745c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007460:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007464:	4632      	mov	r2, r6
 8007466:	4650      	mov	r0, sl
 8007468:	4798      	blx	r3
 800746a:	f105 39ff 	add.w	r9, r5, #4294967295
 800746e:	464d      	mov	r5, r9
 8007470:	42bd      	cmp	r5, r7
 8007472:	d028      	beq.n	80074c6 <_scanf_i+0x1d2>
 8007474:	6822      	ldr	r2, [r4, #0]
 8007476:	f012 0210 	ands.w	r2, r2, #16
 800747a:	d113      	bne.n	80074a4 <_scanf_i+0x1b0>
 800747c:	702a      	strb	r2, [r5, #0]
 800747e:	6863      	ldr	r3, [r4, #4]
 8007480:	9e01      	ldr	r6, [sp, #4]
 8007482:	4639      	mov	r1, r7
 8007484:	4650      	mov	r0, sl
 8007486:	47b0      	blx	r6
 8007488:	f8d8 3000 	ldr.w	r3, [r8]
 800748c:	6821      	ldr	r1, [r4, #0]
 800748e:	1d1a      	adds	r2, r3, #4
 8007490:	f8c8 2000 	str.w	r2, [r8]
 8007494:	f011 0f20 	tst.w	r1, #32
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	d00f      	beq.n	80074bc <_scanf_i+0x1c8>
 800749c:	6018      	str	r0, [r3, #0]
 800749e:	68e3      	ldr	r3, [r4, #12]
 80074a0:	3301      	adds	r3, #1
 80074a2:	60e3      	str	r3, [r4, #12]
 80074a4:	6923      	ldr	r3, [r4, #16]
 80074a6:	1bed      	subs	r5, r5, r7
 80074a8:	445d      	add	r5, fp
 80074aa:	442b      	add	r3, r5
 80074ac:	6123      	str	r3, [r4, #16]
 80074ae:	2000      	movs	r0, #0
 80074b0:	b007      	add	sp, #28
 80074b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074b6:	f04f 0b00 	mov.w	fp, #0
 80074ba:	e7ca      	b.n	8007452 <_scanf_i+0x15e>
 80074bc:	07ca      	lsls	r2, r1, #31
 80074be:	bf4c      	ite	mi
 80074c0:	8018      	strhmi	r0, [r3, #0]
 80074c2:	6018      	strpl	r0, [r3, #0]
 80074c4:	e7eb      	b.n	800749e <_scanf_i+0x1aa>
 80074c6:	2001      	movs	r0, #1
 80074c8:	e7f2      	b.n	80074b0 <_scanf_i+0x1bc>
 80074ca:	bf00      	nop
 80074cc:	08007d78 	.word	0x08007d78
 80074d0:	080079e5 	.word	0x080079e5
 80074d4:	08007ac5 	.word	0x08007ac5
 80074d8:	08007f10 	.word	0x08007f10

080074dc <__sflush_r>:
 80074dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80074e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074e4:	0716      	lsls	r6, r2, #28
 80074e6:	4605      	mov	r5, r0
 80074e8:	460c      	mov	r4, r1
 80074ea:	d454      	bmi.n	8007596 <__sflush_r+0xba>
 80074ec:	684b      	ldr	r3, [r1, #4]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	dc02      	bgt.n	80074f8 <__sflush_r+0x1c>
 80074f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	dd48      	ble.n	800758a <__sflush_r+0xae>
 80074f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80074fa:	2e00      	cmp	r6, #0
 80074fc:	d045      	beq.n	800758a <__sflush_r+0xae>
 80074fe:	2300      	movs	r3, #0
 8007500:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007504:	682f      	ldr	r7, [r5, #0]
 8007506:	6a21      	ldr	r1, [r4, #32]
 8007508:	602b      	str	r3, [r5, #0]
 800750a:	d030      	beq.n	800756e <__sflush_r+0x92>
 800750c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800750e:	89a3      	ldrh	r3, [r4, #12]
 8007510:	0759      	lsls	r1, r3, #29
 8007512:	d505      	bpl.n	8007520 <__sflush_r+0x44>
 8007514:	6863      	ldr	r3, [r4, #4]
 8007516:	1ad2      	subs	r2, r2, r3
 8007518:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800751a:	b10b      	cbz	r3, 8007520 <__sflush_r+0x44>
 800751c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800751e:	1ad2      	subs	r2, r2, r3
 8007520:	2300      	movs	r3, #0
 8007522:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007524:	6a21      	ldr	r1, [r4, #32]
 8007526:	4628      	mov	r0, r5
 8007528:	47b0      	blx	r6
 800752a:	1c43      	adds	r3, r0, #1
 800752c:	89a3      	ldrh	r3, [r4, #12]
 800752e:	d106      	bne.n	800753e <__sflush_r+0x62>
 8007530:	6829      	ldr	r1, [r5, #0]
 8007532:	291d      	cmp	r1, #29
 8007534:	d82b      	bhi.n	800758e <__sflush_r+0xb2>
 8007536:	4a2a      	ldr	r2, [pc, #168]	@ (80075e0 <__sflush_r+0x104>)
 8007538:	40ca      	lsrs	r2, r1
 800753a:	07d6      	lsls	r6, r2, #31
 800753c:	d527      	bpl.n	800758e <__sflush_r+0xb2>
 800753e:	2200      	movs	r2, #0
 8007540:	6062      	str	r2, [r4, #4]
 8007542:	04d9      	lsls	r1, r3, #19
 8007544:	6922      	ldr	r2, [r4, #16]
 8007546:	6022      	str	r2, [r4, #0]
 8007548:	d504      	bpl.n	8007554 <__sflush_r+0x78>
 800754a:	1c42      	adds	r2, r0, #1
 800754c:	d101      	bne.n	8007552 <__sflush_r+0x76>
 800754e:	682b      	ldr	r3, [r5, #0]
 8007550:	b903      	cbnz	r3, 8007554 <__sflush_r+0x78>
 8007552:	6560      	str	r0, [r4, #84]	@ 0x54
 8007554:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007556:	602f      	str	r7, [r5, #0]
 8007558:	b1b9      	cbz	r1, 800758a <__sflush_r+0xae>
 800755a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800755e:	4299      	cmp	r1, r3
 8007560:	d002      	beq.n	8007568 <__sflush_r+0x8c>
 8007562:	4628      	mov	r0, r5
 8007564:	f7fe ff7e 	bl	8006464 <_free_r>
 8007568:	2300      	movs	r3, #0
 800756a:	6363      	str	r3, [r4, #52]	@ 0x34
 800756c:	e00d      	b.n	800758a <__sflush_r+0xae>
 800756e:	2301      	movs	r3, #1
 8007570:	4628      	mov	r0, r5
 8007572:	47b0      	blx	r6
 8007574:	4602      	mov	r2, r0
 8007576:	1c50      	adds	r0, r2, #1
 8007578:	d1c9      	bne.n	800750e <__sflush_r+0x32>
 800757a:	682b      	ldr	r3, [r5, #0]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d0c6      	beq.n	800750e <__sflush_r+0x32>
 8007580:	2b1d      	cmp	r3, #29
 8007582:	d001      	beq.n	8007588 <__sflush_r+0xac>
 8007584:	2b16      	cmp	r3, #22
 8007586:	d11e      	bne.n	80075c6 <__sflush_r+0xea>
 8007588:	602f      	str	r7, [r5, #0]
 800758a:	2000      	movs	r0, #0
 800758c:	e022      	b.n	80075d4 <__sflush_r+0xf8>
 800758e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007592:	b21b      	sxth	r3, r3
 8007594:	e01b      	b.n	80075ce <__sflush_r+0xf2>
 8007596:	690f      	ldr	r7, [r1, #16]
 8007598:	2f00      	cmp	r7, #0
 800759a:	d0f6      	beq.n	800758a <__sflush_r+0xae>
 800759c:	0793      	lsls	r3, r2, #30
 800759e:	680e      	ldr	r6, [r1, #0]
 80075a0:	bf08      	it	eq
 80075a2:	694b      	ldreq	r3, [r1, #20]
 80075a4:	600f      	str	r7, [r1, #0]
 80075a6:	bf18      	it	ne
 80075a8:	2300      	movne	r3, #0
 80075aa:	eba6 0807 	sub.w	r8, r6, r7
 80075ae:	608b      	str	r3, [r1, #8]
 80075b0:	f1b8 0f00 	cmp.w	r8, #0
 80075b4:	dde9      	ble.n	800758a <__sflush_r+0xae>
 80075b6:	6a21      	ldr	r1, [r4, #32]
 80075b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80075ba:	4643      	mov	r3, r8
 80075bc:	463a      	mov	r2, r7
 80075be:	4628      	mov	r0, r5
 80075c0:	47b0      	blx	r6
 80075c2:	2800      	cmp	r0, #0
 80075c4:	dc08      	bgt.n	80075d8 <__sflush_r+0xfc>
 80075c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075ce:	81a3      	strh	r3, [r4, #12]
 80075d0:	f04f 30ff 	mov.w	r0, #4294967295
 80075d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075d8:	4407      	add	r7, r0
 80075da:	eba8 0800 	sub.w	r8, r8, r0
 80075de:	e7e7      	b.n	80075b0 <__sflush_r+0xd4>
 80075e0:	20400001 	.word	0x20400001

080075e4 <_fflush_r>:
 80075e4:	b538      	push	{r3, r4, r5, lr}
 80075e6:	690b      	ldr	r3, [r1, #16]
 80075e8:	4605      	mov	r5, r0
 80075ea:	460c      	mov	r4, r1
 80075ec:	b913      	cbnz	r3, 80075f4 <_fflush_r+0x10>
 80075ee:	2500      	movs	r5, #0
 80075f0:	4628      	mov	r0, r5
 80075f2:	bd38      	pop	{r3, r4, r5, pc}
 80075f4:	b118      	cbz	r0, 80075fe <_fflush_r+0x1a>
 80075f6:	6a03      	ldr	r3, [r0, #32]
 80075f8:	b90b      	cbnz	r3, 80075fe <_fflush_r+0x1a>
 80075fa:	f7fe fc8f 	bl	8005f1c <__sinit>
 80075fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d0f3      	beq.n	80075ee <_fflush_r+0xa>
 8007606:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007608:	07d0      	lsls	r0, r2, #31
 800760a:	d404      	bmi.n	8007616 <_fflush_r+0x32>
 800760c:	0599      	lsls	r1, r3, #22
 800760e:	d402      	bmi.n	8007616 <_fflush_r+0x32>
 8007610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007612:	f7fe ff24 	bl	800645e <__retarget_lock_acquire_recursive>
 8007616:	4628      	mov	r0, r5
 8007618:	4621      	mov	r1, r4
 800761a:	f7ff ff5f 	bl	80074dc <__sflush_r>
 800761e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007620:	07da      	lsls	r2, r3, #31
 8007622:	4605      	mov	r5, r0
 8007624:	d4e4      	bmi.n	80075f0 <_fflush_r+0xc>
 8007626:	89a3      	ldrh	r3, [r4, #12]
 8007628:	059b      	lsls	r3, r3, #22
 800762a:	d4e1      	bmi.n	80075f0 <_fflush_r+0xc>
 800762c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800762e:	f7fe ff17 	bl	8006460 <__retarget_lock_release_recursive>
 8007632:	e7dd      	b.n	80075f0 <_fflush_r+0xc>

08007634 <__swhatbuf_r>:
 8007634:	b570      	push	{r4, r5, r6, lr}
 8007636:	460c      	mov	r4, r1
 8007638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800763c:	2900      	cmp	r1, #0
 800763e:	b096      	sub	sp, #88	@ 0x58
 8007640:	4615      	mov	r5, r2
 8007642:	461e      	mov	r6, r3
 8007644:	da0d      	bge.n	8007662 <__swhatbuf_r+0x2e>
 8007646:	89a3      	ldrh	r3, [r4, #12]
 8007648:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800764c:	f04f 0100 	mov.w	r1, #0
 8007650:	bf14      	ite	ne
 8007652:	2340      	movne	r3, #64	@ 0x40
 8007654:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007658:	2000      	movs	r0, #0
 800765a:	6031      	str	r1, [r6, #0]
 800765c:	602b      	str	r3, [r5, #0]
 800765e:	b016      	add	sp, #88	@ 0x58
 8007660:	bd70      	pop	{r4, r5, r6, pc}
 8007662:	466a      	mov	r2, sp
 8007664:	f000 f8d6 	bl	8007814 <_fstat_r>
 8007668:	2800      	cmp	r0, #0
 800766a:	dbec      	blt.n	8007646 <__swhatbuf_r+0x12>
 800766c:	9901      	ldr	r1, [sp, #4]
 800766e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007672:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007676:	4259      	negs	r1, r3
 8007678:	4159      	adcs	r1, r3
 800767a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800767e:	e7eb      	b.n	8007658 <__swhatbuf_r+0x24>

08007680 <__smakebuf_r>:
 8007680:	898b      	ldrh	r3, [r1, #12]
 8007682:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007684:	079d      	lsls	r5, r3, #30
 8007686:	4606      	mov	r6, r0
 8007688:	460c      	mov	r4, r1
 800768a:	d507      	bpl.n	800769c <__smakebuf_r+0x1c>
 800768c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007690:	6023      	str	r3, [r4, #0]
 8007692:	6123      	str	r3, [r4, #16]
 8007694:	2301      	movs	r3, #1
 8007696:	6163      	str	r3, [r4, #20]
 8007698:	b003      	add	sp, #12
 800769a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800769c:	ab01      	add	r3, sp, #4
 800769e:	466a      	mov	r2, sp
 80076a0:	f7ff ffc8 	bl	8007634 <__swhatbuf_r>
 80076a4:	9f00      	ldr	r7, [sp, #0]
 80076a6:	4605      	mov	r5, r0
 80076a8:	4639      	mov	r1, r7
 80076aa:	4630      	mov	r0, r6
 80076ac:	f7fe ff46 	bl	800653c <_malloc_r>
 80076b0:	b948      	cbnz	r0, 80076c6 <__smakebuf_r+0x46>
 80076b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076b6:	059a      	lsls	r2, r3, #22
 80076b8:	d4ee      	bmi.n	8007698 <__smakebuf_r+0x18>
 80076ba:	f023 0303 	bic.w	r3, r3, #3
 80076be:	f043 0302 	orr.w	r3, r3, #2
 80076c2:	81a3      	strh	r3, [r4, #12]
 80076c4:	e7e2      	b.n	800768c <__smakebuf_r+0xc>
 80076c6:	89a3      	ldrh	r3, [r4, #12]
 80076c8:	6020      	str	r0, [r4, #0]
 80076ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076ce:	81a3      	strh	r3, [r4, #12]
 80076d0:	9b01      	ldr	r3, [sp, #4]
 80076d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80076d6:	b15b      	cbz	r3, 80076f0 <__smakebuf_r+0x70>
 80076d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80076dc:	4630      	mov	r0, r6
 80076de:	f000 f8ab 	bl	8007838 <_isatty_r>
 80076e2:	b128      	cbz	r0, 80076f0 <__smakebuf_r+0x70>
 80076e4:	89a3      	ldrh	r3, [r4, #12]
 80076e6:	f023 0303 	bic.w	r3, r3, #3
 80076ea:	f043 0301 	orr.w	r3, r3, #1
 80076ee:	81a3      	strh	r3, [r4, #12]
 80076f0:	89a3      	ldrh	r3, [r4, #12]
 80076f2:	431d      	orrs	r5, r3
 80076f4:	81a5      	strh	r5, [r4, #12]
 80076f6:	e7cf      	b.n	8007698 <__smakebuf_r+0x18>

080076f8 <__sccl>:
 80076f8:	b570      	push	{r4, r5, r6, lr}
 80076fa:	780b      	ldrb	r3, [r1, #0]
 80076fc:	4604      	mov	r4, r0
 80076fe:	2b5e      	cmp	r3, #94	@ 0x5e
 8007700:	bf0b      	itete	eq
 8007702:	784b      	ldrbeq	r3, [r1, #1]
 8007704:	1c4a      	addne	r2, r1, #1
 8007706:	1c8a      	addeq	r2, r1, #2
 8007708:	2100      	movne	r1, #0
 800770a:	bf08      	it	eq
 800770c:	2101      	moveq	r1, #1
 800770e:	3801      	subs	r0, #1
 8007710:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8007714:	f800 1f01 	strb.w	r1, [r0, #1]!
 8007718:	42a8      	cmp	r0, r5
 800771a:	d1fb      	bne.n	8007714 <__sccl+0x1c>
 800771c:	b90b      	cbnz	r3, 8007722 <__sccl+0x2a>
 800771e:	1e50      	subs	r0, r2, #1
 8007720:	bd70      	pop	{r4, r5, r6, pc}
 8007722:	f081 0101 	eor.w	r1, r1, #1
 8007726:	54e1      	strb	r1, [r4, r3]
 8007728:	4610      	mov	r0, r2
 800772a:	4602      	mov	r2, r0
 800772c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007730:	2d2d      	cmp	r5, #45	@ 0x2d
 8007732:	d005      	beq.n	8007740 <__sccl+0x48>
 8007734:	2d5d      	cmp	r5, #93	@ 0x5d
 8007736:	d016      	beq.n	8007766 <__sccl+0x6e>
 8007738:	2d00      	cmp	r5, #0
 800773a:	d0f1      	beq.n	8007720 <__sccl+0x28>
 800773c:	462b      	mov	r3, r5
 800773e:	e7f2      	b.n	8007726 <__sccl+0x2e>
 8007740:	7846      	ldrb	r6, [r0, #1]
 8007742:	2e5d      	cmp	r6, #93	@ 0x5d
 8007744:	d0fa      	beq.n	800773c <__sccl+0x44>
 8007746:	42b3      	cmp	r3, r6
 8007748:	dcf8      	bgt.n	800773c <__sccl+0x44>
 800774a:	3002      	adds	r0, #2
 800774c:	461a      	mov	r2, r3
 800774e:	3201      	adds	r2, #1
 8007750:	4296      	cmp	r6, r2
 8007752:	54a1      	strb	r1, [r4, r2]
 8007754:	dcfb      	bgt.n	800774e <__sccl+0x56>
 8007756:	1af2      	subs	r2, r6, r3
 8007758:	3a01      	subs	r2, #1
 800775a:	1c5d      	adds	r5, r3, #1
 800775c:	42b3      	cmp	r3, r6
 800775e:	bfa8      	it	ge
 8007760:	2200      	movge	r2, #0
 8007762:	18ab      	adds	r3, r5, r2
 8007764:	e7e1      	b.n	800772a <__sccl+0x32>
 8007766:	4610      	mov	r0, r2
 8007768:	e7da      	b.n	8007720 <__sccl+0x28>

0800776a <__submore>:
 800776a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800776e:	460c      	mov	r4, r1
 8007770:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8007772:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007776:	4299      	cmp	r1, r3
 8007778:	d11d      	bne.n	80077b6 <__submore+0x4c>
 800777a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800777e:	f7fe fedd 	bl	800653c <_malloc_r>
 8007782:	b918      	cbnz	r0, 800778c <__submore+0x22>
 8007784:	f04f 30ff 	mov.w	r0, #4294967295
 8007788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800778c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007790:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007792:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8007796:	6360      	str	r0, [r4, #52]	@ 0x34
 8007798:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800779c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80077a0:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 80077a4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80077a8:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 80077ac:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80077b0:	6020      	str	r0, [r4, #0]
 80077b2:	2000      	movs	r0, #0
 80077b4:	e7e8      	b.n	8007788 <__submore+0x1e>
 80077b6:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80077b8:	0077      	lsls	r7, r6, #1
 80077ba:	463a      	mov	r2, r7
 80077bc:	f000 f86a 	bl	8007894 <_realloc_r>
 80077c0:	4605      	mov	r5, r0
 80077c2:	2800      	cmp	r0, #0
 80077c4:	d0de      	beq.n	8007784 <__submore+0x1a>
 80077c6:	eb00 0806 	add.w	r8, r0, r6
 80077ca:	4601      	mov	r1, r0
 80077cc:	4632      	mov	r2, r6
 80077ce:	4640      	mov	r0, r8
 80077d0:	f000 f852 	bl	8007878 <memcpy>
 80077d4:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80077d8:	f8c4 8000 	str.w	r8, [r4]
 80077dc:	e7e9      	b.n	80077b2 <__submore+0x48>

080077de <memmove>:
 80077de:	4288      	cmp	r0, r1
 80077e0:	b510      	push	{r4, lr}
 80077e2:	eb01 0402 	add.w	r4, r1, r2
 80077e6:	d902      	bls.n	80077ee <memmove+0x10>
 80077e8:	4284      	cmp	r4, r0
 80077ea:	4623      	mov	r3, r4
 80077ec:	d807      	bhi.n	80077fe <memmove+0x20>
 80077ee:	1e43      	subs	r3, r0, #1
 80077f0:	42a1      	cmp	r1, r4
 80077f2:	d008      	beq.n	8007806 <memmove+0x28>
 80077f4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077f8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80077fc:	e7f8      	b.n	80077f0 <memmove+0x12>
 80077fe:	4402      	add	r2, r0
 8007800:	4601      	mov	r1, r0
 8007802:	428a      	cmp	r2, r1
 8007804:	d100      	bne.n	8007808 <memmove+0x2a>
 8007806:	bd10      	pop	{r4, pc}
 8007808:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800780c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007810:	e7f7      	b.n	8007802 <memmove+0x24>
	...

08007814 <_fstat_r>:
 8007814:	b538      	push	{r3, r4, r5, lr}
 8007816:	4d07      	ldr	r5, [pc, #28]	@ (8007834 <_fstat_r+0x20>)
 8007818:	2300      	movs	r3, #0
 800781a:	4604      	mov	r4, r0
 800781c:	4608      	mov	r0, r1
 800781e:	4611      	mov	r1, r2
 8007820:	602b      	str	r3, [r5, #0]
 8007822:	f7f9 fec6 	bl	80015b2 <_fstat>
 8007826:	1c43      	adds	r3, r0, #1
 8007828:	d102      	bne.n	8007830 <_fstat_r+0x1c>
 800782a:	682b      	ldr	r3, [r5, #0]
 800782c:	b103      	cbz	r3, 8007830 <_fstat_r+0x1c>
 800782e:	6023      	str	r3, [r4, #0]
 8007830:	bd38      	pop	{r3, r4, r5, pc}
 8007832:	bf00      	nop
 8007834:	20000434 	.word	0x20000434

08007838 <_isatty_r>:
 8007838:	b538      	push	{r3, r4, r5, lr}
 800783a:	4d06      	ldr	r5, [pc, #24]	@ (8007854 <_isatty_r+0x1c>)
 800783c:	2300      	movs	r3, #0
 800783e:	4604      	mov	r4, r0
 8007840:	4608      	mov	r0, r1
 8007842:	602b      	str	r3, [r5, #0]
 8007844:	f7f9 fec5 	bl	80015d2 <_isatty>
 8007848:	1c43      	adds	r3, r0, #1
 800784a:	d102      	bne.n	8007852 <_isatty_r+0x1a>
 800784c:	682b      	ldr	r3, [r5, #0]
 800784e:	b103      	cbz	r3, 8007852 <_isatty_r+0x1a>
 8007850:	6023      	str	r3, [r4, #0]
 8007852:	bd38      	pop	{r3, r4, r5, pc}
 8007854:	20000434 	.word	0x20000434

08007858 <_sbrk_r>:
 8007858:	b538      	push	{r3, r4, r5, lr}
 800785a:	4d06      	ldr	r5, [pc, #24]	@ (8007874 <_sbrk_r+0x1c>)
 800785c:	2300      	movs	r3, #0
 800785e:	4604      	mov	r4, r0
 8007860:	4608      	mov	r0, r1
 8007862:	602b      	str	r3, [r5, #0]
 8007864:	f7f9 fece 	bl	8001604 <_sbrk>
 8007868:	1c43      	adds	r3, r0, #1
 800786a:	d102      	bne.n	8007872 <_sbrk_r+0x1a>
 800786c:	682b      	ldr	r3, [r5, #0]
 800786e:	b103      	cbz	r3, 8007872 <_sbrk_r+0x1a>
 8007870:	6023      	str	r3, [r4, #0]
 8007872:	bd38      	pop	{r3, r4, r5, pc}
 8007874:	20000434 	.word	0x20000434

08007878 <memcpy>:
 8007878:	440a      	add	r2, r1
 800787a:	4291      	cmp	r1, r2
 800787c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007880:	d100      	bne.n	8007884 <memcpy+0xc>
 8007882:	4770      	bx	lr
 8007884:	b510      	push	{r4, lr}
 8007886:	f811 4b01 	ldrb.w	r4, [r1], #1
 800788a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800788e:	4291      	cmp	r1, r2
 8007890:	d1f9      	bne.n	8007886 <memcpy+0xe>
 8007892:	bd10      	pop	{r4, pc}

08007894 <_realloc_r>:
 8007894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007898:	4607      	mov	r7, r0
 800789a:	4614      	mov	r4, r2
 800789c:	460d      	mov	r5, r1
 800789e:	b921      	cbnz	r1, 80078aa <_realloc_r+0x16>
 80078a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078a4:	4611      	mov	r1, r2
 80078a6:	f7fe be49 	b.w	800653c <_malloc_r>
 80078aa:	b92a      	cbnz	r2, 80078b8 <_realloc_r+0x24>
 80078ac:	f7fe fdda 	bl	8006464 <_free_r>
 80078b0:	4625      	mov	r5, r4
 80078b2:	4628      	mov	r0, r5
 80078b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078b8:	f000 f906 	bl	8007ac8 <_malloc_usable_size_r>
 80078bc:	4284      	cmp	r4, r0
 80078be:	4606      	mov	r6, r0
 80078c0:	d802      	bhi.n	80078c8 <_realloc_r+0x34>
 80078c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80078c6:	d8f4      	bhi.n	80078b2 <_realloc_r+0x1e>
 80078c8:	4621      	mov	r1, r4
 80078ca:	4638      	mov	r0, r7
 80078cc:	f7fe fe36 	bl	800653c <_malloc_r>
 80078d0:	4680      	mov	r8, r0
 80078d2:	b908      	cbnz	r0, 80078d8 <_realloc_r+0x44>
 80078d4:	4645      	mov	r5, r8
 80078d6:	e7ec      	b.n	80078b2 <_realloc_r+0x1e>
 80078d8:	42b4      	cmp	r4, r6
 80078da:	4622      	mov	r2, r4
 80078dc:	4629      	mov	r1, r5
 80078de:	bf28      	it	cs
 80078e0:	4632      	movcs	r2, r6
 80078e2:	f7ff ffc9 	bl	8007878 <memcpy>
 80078e6:	4629      	mov	r1, r5
 80078e8:	4638      	mov	r0, r7
 80078ea:	f7fe fdbb 	bl	8006464 <_free_r>
 80078ee:	e7f1      	b.n	80078d4 <_realloc_r+0x40>

080078f0 <_strtol_l.isra.0>:
 80078f0:	2b24      	cmp	r3, #36	@ 0x24
 80078f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078f6:	4686      	mov	lr, r0
 80078f8:	4690      	mov	r8, r2
 80078fa:	d801      	bhi.n	8007900 <_strtol_l.isra.0+0x10>
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	d106      	bne.n	800790e <_strtol_l.isra.0+0x1e>
 8007900:	f7fe fd82 	bl	8006408 <__errno>
 8007904:	2316      	movs	r3, #22
 8007906:	6003      	str	r3, [r0, #0]
 8007908:	2000      	movs	r0, #0
 800790a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800790e:	4834      	ldr	r0, [pc, #208]	@ (80079e0 <_strtol_l.isra.0+0xf0>)
 8007910:	460d      	mov	r5, r1
 8007912:	462a      	mov	r2, r5
 8007914:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007918:	5d06      	ldrb	r6, [r0, r4]
 800791a:	f016 0608 	ands.w	r6, r6, #8
 800791e:	d1f8      	bne.n	8007912 <_strtol_l.isra.0+0x22>
 8007920:	2c2d      	cmp	r4, #45	@ 0x2d
 8007922:	d110      	bne.n	8007946 <_strtol_l.isra.0+0x56>
 8007924:	782c      	ldrb	r4, [r5, #0]
 8007926:	2601      	movs	r6, #1
 8007928:	1c95      	adds	r5, r2, #2
 800792a:	f033 0210 	bics.w	r2, r3, #16
 800792e:	d115      	bne.n	800795c <_strtol_l.isra.0+0x6c>
 8007930:	2c30      	cmp	r4, #48	@ 0x30
 8007932:	d10d      	bne.n	8007950 <_strtol_l.isra.0+0x60>
 8007934:	782a      	ldrb	r2, [r5, #0]
 8007936:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800793a:	2a58      	cmp	r2, #88	@ 0x58
 800793c:	d108      	bne.n	8007950 <_strtol_l.isra.0+0x60>
 800793e:	786c      	ldrb	r4, [r5, #1]
 8007940:	3502      	adds	r5, #2
 8007942:	2310      	movs	r3, #16
 8007944:	e00a      	b.n	800795c <_strtol_l.isra.0+0x6c>
 8007946:	2c2b      	cmp	r4, #43	@ 0x2b
 8007948:	bf04      	itt	eq
 800794a:	782c      	ldrbeq	r4, [r5, #0]
 800794c:	1c95      	addeq	r5, r2, #2
 800794e:	e7ec      	b.n	800792a <_strtol_l.isra.0+0x3a>
 8007950:	2b00      	cmp	r3, #0
 8007952:	d1f6      	bne.n	8007942 <_strtol_l.isra.0+0x52>
 8007954:	2c30      	cmp	r4, #48	@ 0x30
 8007956:	bf14      	ite	ne
 8007958:	230a      	movne	r3, #10
 800795a:	2308      	moveq	r3, #8
 800795c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007960:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007964:	2200      	movs	r2, #0
 8007966:	fbbc f9f3 	udiv	r9, ip, r3
 800796a:	4610      	mov	r0, r2
 800796c:	fb03 ca19 	mls	sl, r3, r9, ip
 8007970:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007974:	2f09      	cmp	r7, #9
 8007976:	d80f      	bhi.n	8007998 <_strtol_l.isra.0+0xa8>
 8007978:	463c      	mov	r4, r7
 800797a:	42a3      	cmp	r3, r4
 800797c:	dd1b      	ble.n	80079b6 <_strtol_l.isra.0+0xc6>
 800797e:	1c57      	adds	r7, r2, #1
 8007980:	d007      	beq.n	8007992 <_strtol_l.isra.0+0xa2>
 8007982:	4581      	cmp	r9, r0
 8007984:	d314      	bcc.n	80079b0 <_strtol_l.isra.0+0xc0>
 8007986:	d101      	bne.n	800798c <_strtol_l.isra.0+0x9c>
 8007988:	45a2      	cmp	sl, r4
 800798a:	db11      	blt.n	80079b0 <_strtol_l.isra.0+0xc0>
 800798c:	fb00 4003 	mla	r0, r0, r3, r4
 8007990:	2201      	movs	r2, #1
 8007992:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007996:	e7eb      	b.n	8007970 <_strtol_l.isra.0+0x80>
 8007998:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800799c:	2f19      	cmp	r7, #25
 800799e:	d801      	bhi.n	80079a4 <_strtol_l.isra.0+0xb4>
 80079a0:	3c37      	subs	r4, #55	@ 0x37
 80079a2:	e7ea      	b.n	800797a <_strtol_l.isra.0+0x8a>
 80079a4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80079a8:	2f19      	cmp	r7, #25
 80079aa:	d804      	bhi.n	80079b6 <_strtol_l.isra.0+0xc6>
 80079ac:	3c57      	subs	r4, #87	@ 0x57
 80079ae:	e7e4      	b.n	800797a <_strtol_l.isra.0+0x8a>
 80079b0:	f04f 32ff 	mov.w	r2, #4294967295
 80079b4:	e7ed      	b.n	8007992 <_strtol_l.isra.0+0xa2>
 80079b6:	1c53      	adds	r3, r2, #1
 80079b8:	d108      	bne.n	80079cc <_strtol_l.isra.0+0xdc>
 80079ba:	2322      	movs	r3, #34	@ 0x22
 80079bc:	f8ce 3000 	str.w	r3, [lr]
 80079c0:	4660      	mov	r0, ip
 80079c2:	f1b8 0f00 	cmp.w	r8, #0
 80079c6:	d0a0      	beq.n	800790a <_strtol_l.isra.0+0x1a>
 80079c8:	1e69      	subs	r1, r5, #1
 80079ca:	e006      	b.n	80079da <_strtol_l.isra.0+0xea>
 80079cc:	b106      	cbz	r6, 80079d0 <_strtol_l.isra.0+0xe0>
 80079ce:	4240      	negs	r0, r0
 80079d0:	f1b8 0f00 	cmp.w	r8, #0
 80079d4:	d099      	beq.n	800790a <_strtol_l.isra.0+0x1a>
 80079d6:	2a00      	cmp	r2, #0
 80079d8:	d1f6      	bne.n	80079c8 <_strtol_l.isra.0+0xd8>
 80079da:	f8c8 1000 	str.w	r1, [r8]
 80079de:	e794      	b.n	800790a <_strtol_l.isra.0+0x1a>
 80079e0:	08007dcd 	.word	0x08007dcd

080079e4 <_strtol_r>:
 80079e4:	f7ff bf84 	b.w	80078f0 <_strtol_l.isra.0>

080079e8 <_strtoul_l.isra.0>:
 80079e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80079ec:	4e34      	ldr	r6, [pc, #208]	@ (8007ac0 <_strtoul_l.isra.0+0xd8>)
 80079ee:	4686      	mov	lr, r0
 80079f0:	460d      	mov	r5, r1
 80079f2:	4628      	mov	r0, r5
 80079f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80079f8:	5d37      	ldrb	r7, [r6, r4]
 80079fa:	f017 0708 	ands.w	r7, r7, #8
 80079fe:	d1f8      	bne.n	80079f2 <_strtoul_l.isra.0+0xa>
 8007a00:	2c2d      	cmp	r4, #45	@ 0x2d
 8007a02:	d110      	bne.n	8007a26 <_strtoul_l.isra.0+0x3e>
 8007a04:	782c      	ldrb	r4, [r5, #0]
 8007a06:	2701      	movs	r7, #1
 8007a08:	1c85      	adds	r5, r0, #2
 8007a0a:	f033 0010 	bics.w	r0, r3, #16
 8007a0e:	d115      	bne.n	8007a3c <_strtoul_l.isra.0+0x54>
 8007a10:	2c30      	cmp	r4, #48	@ 0x30
 8007a12:	d10d      	bne.n	8007a30 <_strtoul_l.isra.0+0x48>
 8007a14:	7828      	ldrb	r0, [r5, #0]
 8007a16:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8007a1a:	2858      	cmp	r0, #88	@ 0x58
 8007a1c:	d108      	bne.n	8007a30 <_strtoul_l.isra.0+0x48>
 8007a1e:	786c      	ldrb	r4, [r5, #1]
 8007a20:	3502      	adds	r5, #2
 8007a22:	2310      	movs	r3, #16
 8007a24:	e00a      	b.n	8007a3c <_strtoul_l.isra.0+0x54>
 8007a26:	2c2b      	cmp	r4, #43	@ 0x2b
 8007a28:	bf04      	itt	eq
 8007a2a:	782c      	ldrbeq	r4, [r5, #0]
 8007a2c:	1c85      	addeq	r5, r0, #2
 8007a2e:	e7ec      	b.n	8007a0a <_strtoul_l.isra.0+0x22>
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d1f6      	bne.n	8007a22 <_strtoul_l.isra.0+0x3a>
 8007a34:	2c30      	cmp	r4, #48	@ 0x30
 8007a36:	bf14      	ite	ne
 8007a38:	230a      	movne	r3, #10
 8007a3a:	2308      	moveq	r3, #8
 8007a3c:	f04f 38ff 	mov.w	r8, #4294967295
 8007a40:	2600      	movs	r6, #0
 8007a42:	fbb8 f8f3 	udiv	r8, r8, r3
 8007a46:	fb03 f908 	mul.w	r9, r3, r8
 8007a4a:	ea6f 0909 	mvn.w	r9, r9
 8007a4e:	4630      	mov	r0, r6
 8007a50:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8007a54:	f1bc 0f09 	cmp.w	ip, #9
 8007a58:	d810      	bhi.n	8007a7c <_strtoul_l.isra.0+0x94>
 8007a5a:	4664      	mov	r4, ip
 8007a5c:	42a3      	cmp	r3, r4
 8007a5e:	dd1e      	ble.n	8007a9e <_strtoul_l.isra.0+0xb6>
 8007a60:	f1b6 3fff 	cmp.w	r6, #4294967295
 8007a64:	d007      	beq.n	8007a76 <_strtoul_l.isra.0+0x8e>
 8007a66:	4580      	cmp	r8, r0
 8007a68:	d316      	bcc.n	8007a98 <_strtoul_l.isra.0+0xb0>
 8007a6a:	d101      	bne.n	8007a70 <_strtoul_l.isra.0+0x88>
 8007a6c:	45a1      	cmp	r9, r4
 8007a6e:	db13      	blt.n	8007a98 <_strtoul_l.isra.0+0xb0>
 8007a70:	fb00 4003 	mla	r0, r0, r3, r4
 8007a74:	2601      	movs	r6, #1
 8007a76:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a7a:	e7e9      	b.n	8007a50 <_strtoul_l.isra.0+0x68>
 8007a7c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007a80:	f1bc 0f19 	cmp.w	ip, #25
 8007a84:	d801      	bhi.n	8007a8a <_strtoul_l.isra.0+0xa2>
 8007a86:	3c37      	subs	r4, #55	@ 0x37
 8007a88:	e7e8      	b.n	8007a5c <_strtoul_l.isra.0+0x74>
 8007a8a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8007a8e:	f1bc 0f19 	cmp.w	ip, #25
 8007a92:	d804      	bhi.n	8007a9e <_strtoul_l.isra.0+0xb6>
 8007a94:	3c57      	subs	r4, #87	@ 0x57
 8007a96:	e7e1      	b.n	8007a5c <_strtoul_l.isra.0+0x74>
 8007a98:	f04f 36ff 	mov.w	r6, #4294967295
 8007a9c:	e7eb      	b.n	8007a76 <_strtoul_l.isra.0+0x8e>
 8007a9e:	1c73      	adds	r3, r6, #1
 8007aa0:	d106      	bne.n	8007ab0 <_strtoul_l.isra.0+0xc8>
 8007aa2:	2322      	movs	r3, #34	@ 0x22
 8007aa4:	f8ce 3000 	str.w	r3, [lr]
 8007aa8:	4630      	mov	r0, r6
 8007aaa:	b932      	cbnz	r2, 8007aba <_strtoul_l.isra.0+0xd2>
 8007aac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ab0:	b107      	cbz	r7, 8007ab4 <_strtoul_l.isra.0+0xcc>
 8007ab2:	4240      	negs	r0, r0
 8007ab4:	2a00      	cmp	r2, #0
 8007ab6:	d0f9      	beq.n	8007aac <_strtoul_l.isra.0+0xc4>
 8007ab8:	b106      	cbz	r6, 8007abc <_strtoul_l.isra.0+0xd4>
 8007aba:	1e69      	subs	r1, r5, #1
 8007abc:	6011      	str	r1, [r2, #0]
 8007abe:	e7f5      	b.n	8007aac <_strtoul_l.isra.0+0xc4>
 8007ac0:	08007dcd 	.word	0x08007dcd

08007ac4 <_strtoul_r>:
 8007ac4:	f7ff bf90 	b.w	80079e8 <_strtoul_l.isra.0>

08007ac8 <_malloc_usable_size_r>:
 8007ac8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007acc:	1f18      	subs	r0, r3, #4
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	bfbc      	itt	lt
 8007ad2:	580b      	ldrlt	r3, [r1, r0]
 8007ad4:	18c0      	addlt	r0, r0, r3
 8007ad6:	4770      	bx	lr

08007ad8 <_init>:
 8007ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ada:	bf00      	nop
 8007adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ade:	bc08      	pop	{r3}
 8007ae0:	469e      	mov	lr, r3
 8007ae2:	4770      	bx	lr

08007ae4 <_fini>:
 8007ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ae6:	bf00      	nop
 8007ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007aea:	bc08      	pop	{r3}
 8007aec:	469e      	mov	lr, r3
 8007aee:	4770      	bx	lr
