<stg><name>mul</name>


<trans_list>

<trans id="543" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="12" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="18" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="19" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a_V), !map !22

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b_V), !map !28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %c_V), !map !32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %n), !map !36

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @mul_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %n_read = call i32 @_ssdm_op_Read.axis.i32(i32 %n)

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:6  %a_cache_0 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="a_cache_0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:7  %a_cache_1 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="a_cache_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:8  %a_cache_2 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="a_cache_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:9  %a_cache_3 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="a_cache_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:10  %a_cache_4 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="a_cache_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:11  %a_cache_5 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="a_cache_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:12  %a_cache_6 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="a_cache_6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:13  %a_cache_7 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="a_cache_7"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:14  %a_cache_8 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="a_cache_8"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:15  %a_cache_9 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="a_cache_9"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:16  %b_cache_0 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="b_cache_0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:17  %b_cache_1 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="b_cache_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:18  %b_cache_2 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="b_cache_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:19  %b_cache_3 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="b_cache_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:20  %b_cache_4 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="b_cache_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:21  %b_cache_5 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="b_cache_5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:22  %b_cache_6 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="b_cache_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:23  %b_cache_7 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="b_cache_7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:24  %b_cache_8 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="b_cache_8"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:25  %b_cache_9 = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="b_cache_9"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i32* %b_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i32* %c_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i32 %n, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln12"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i32* %a_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln13"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:30  br label %1

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %Row_cache_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln18 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 10, i64 5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln18, label %.loopexit12, label %Row_cache_begin

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4">
<![CDATA[
Row_cache_begin:0  %zext_ln18 = zext i4 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_cache_begin:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Row_cache_begin:2  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Row_cache_begin:3  %icmp_ln19 = icmp eq i32 %zext_ln18, %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Row_cache_begin:4  br i1 %icmp_ln19, label %.loopexit12, label %.preheader16.preheader

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="4">
<![CDATA[
.preheader16.preheader:0  %zext_ln23 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:1  %a_cache_0_addr = getelementptr [10 x i32]* %a_cache_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="a_cache_0_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:2  %a_cache_1_addr = getelementptr [10 x i32]* %a_cache_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="a_cache_1_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:3  %a_cache_2_addr = getelementptr [10 x i32]* %a_cache_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="a_cache_2_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:4  %a_cache_3_addr = getelementptr [10 x i32]* %a_cache_3, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="a_cache_3_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:5  %a_cache_4_addr = getelementptr [10 x i32]* %a_cache_4, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="a_cache_4_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:6  %a_cache_5_addr = getelementptr [10 x i32]* %a_cache_5, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="a_cache_5_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:7  %a_cache_6_addr = getelementptr [10 x i32]* %a_cache_6, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="a_cache_6_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:8  %a_cache_7_addr = getelementptr [10 x i32]* %a_cache_7, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="a_cache_7_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:9  %a_cache_8_addr = getelementptr [10 x i32]* %a_cache_8, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="a_cache_8_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:10  %a_cache_9_addr = getelementptr [10 x i32]* %a_cache_9, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="a_cache_9_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:11  %b_cache_0_addr = getelementptr [10 x i32]* %b_cache_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="b_cache_0_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:12  %b_cache_1_addr = getelementptr [10 x i32]* %b_cache_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="b_cache_1_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:13  %b_cache_2_addr = getelementptr [10 x i32]* %b_cache_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="b_cache_2_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:14  %b_cache_3_addr = getelementptr [10 x i32]* %b_cache_3, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="b_cache_3_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:15  %b_cache_4_addr = getelementptr [10 x i32]* %b_cache_4, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="b_cache_4_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:16  %b_cache_5_addr = getelementptr [10 x i32]* %b_cache_5, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="b_cache_5_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:17  %b_cache_6_addr = getelementptr [10 x i32]* %b_cache_6, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="b_cache_6_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:18  %b_cache_7_addr = getelementptr [10 x i32]* %b_cache_7, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="b_cache_7_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:19  %b_cache_8_addr = getelementptr [10 x i32]* %b_cache_8, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="b_cache_8_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:20  %b_cache_9_addr = getelementptr [10 x i32]* %b_cache_9, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="b_cache_9_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:21  br label %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:10  %b_cache_0_addr_1 = getelementptr [10 x i32]* %b_cache_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_cache_0_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:11  %b_cache_0_load = load i32* %b_cache_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:12  %b_cache_1_addr_1 = getelementptr [10 x i32]* %b_cache_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_cache_1_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:13  %b_cache_1_load = load i32* %b_cache_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:14  %b_cache_2_addr_1 = getelementptr [10 x i32]* %b_cache_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_cache_2_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:15  %b_cache_2_load = load i32* %b_cache_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:16  %b_cache_3_addr_1 = getelementptr [10 x i32]* %b_cache_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_cache_3_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:17  %b_cache_3_load = load i32* %b_cache_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:18  %b_cache_4_addr_1 = getelementptr [10 x i32]* %b_cache_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_cache_4_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:19  %b_cache_4_load = load i32* %b_cache_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:20  %b_cache_5_addr_1 = getelementptr [10 x i32]* %b_cache_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_cache_5_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:21  %b_cache_5_load = load i32* %b_cache_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:22  %b_cache_6_addr_1 = getelementptr [10 x i32]* %b_cache_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_cache_6_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:23  %b_cache_6_load = load i32* %b_cache_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:24  %b_cache_7_addr_1 = getelementptr [10 x i32]* %b_cache_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_cache_7_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:25  %b_cache_7_load = load i32* %b_cache_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:26  %b_cache_8_addr_1 = getelementptr [10 x i32]* %b_cache_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_cache_8_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:27  %b_cache_8_load = load i32* %b_cache_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:28  %b_cache_9_addr_1 = getelementptr [10 x i32]* %b_cache_9, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_cache_9_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:29  %b_cache_9_load = load i32* %b_cache_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:30  %b_cache_0_addr_2 = getelementptr [10 x i32]* %b_cache_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_cache_0_addr_2"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:31  %b_cache_0_load_1 = load i32* %b_cache_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:32  %b_cache_1_addr_2 = getelementptr [10 x i32]* %b_cache_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_cache_1_addr_2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:33  %b_cache_1_load_1 = load i32* %b_cache_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:34  %b_cache_2_addr_2 = getelementptr [10 x i32]* %b_cache_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_cache_2_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:35  %b_cache_2_load_1 = load i32* %b_cache_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:36  %b_cache_3_addr_2 = getelementptr [10 x i32]* %b_cache_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_cache_3_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:37  %b_cache_3_load_1 = load i32* %b_cache_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:38  %b_cache_4_addr_2 = getelementptr [10 x i32]* %b_cache_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_cache_4_addr_2"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:39  %b_cache_4_load_1 = load i32* %b_cache_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:40  %b_cache_5_addr_2 = getelementptr [10 x i32]* %b_cache_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_cache_5_addr_2"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:41  %b_cache_5_load_1 = load i32* %b_cache_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:42  %b_cache_6_addr_2 = getelementptr [10 x i32]* %b_cache_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_cache_6_addr_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:43  %b_cache_6_load_1 = load i32* %b_cache_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:44  %b_cache_7_addr_2 = getelementptr [10 x i32]* %b_cache_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_cache_7_addr_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:45  %b_cache_7_load_1 = load i32* %b_cache_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:46  %b_cache_8_addr_2 = getelementptr [10 x i32]* %b_cache_8, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_cache_8_addr_2"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:47  %b_cache_8_load_1 = load i32* %b_cache_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:48  %b_cache_9_addr_2 = getelementptr [10 x i32]* %b_cache_9, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_cache_9_addr_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:49  %b_cache_9_load_1 = load i32* %b_cache_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader16:0  %j_0 = phi i4 [ %j, %Col_cache_end ], [ 0, %.preheader16.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader16:1  %icmp_ln20 = icmp eq i4 %j_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader16:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 10, i64 5)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader16:3  %j = add i4 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:4  br i1 %icmp_ln20, label %Row_cache_end, label %Col_cache_begin

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
Col_cache_begin:0  %zext_ln20 = zext i4 %j_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_cache_begin:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln20"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_cache_begin:2  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Col_cache_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_cache_begin:4  %icmp_ln22 = icmp eq i32 %zext_ln20, %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Col_cache_begin:5  br i1 %icmp_ln22, label %Row_cache_end, label %2

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %a_V)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %b_V)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
:2  switch i4 %j_0, label %branch19 [
    i4 0, label %branch10
    i4 1, label %branch11
    i4 2, label %branch12
    i4 3, label %branch13
    i4 4, label %branch14
    i4 5, label %branch15
    i4 6, label %branch16
    i4 7, label %branch17
    i4 -8, label %branch18
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch18:0  store i32 %tmp, i32* %a_cache_8_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch18:1  store i32 %tmp_1, i32* %b_cache_8_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch18:2  br label %Col_cache_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch17:0  store i32 %tmp, i32* %a_cache_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch17:1  store i32 %tmp_1, i32* %b_cache_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
branch17:2  br label %Col_cache_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch16:0  store i32 %tmp, i32* %a_cache_6_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch16:1  store i32 %tmp_1, i32* %b_cache_6_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch16:2  br label %Col_cache_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch15:0  store i32 %tmp, i32* %a_cache_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch15:1  store i32 %tmp_1, i32* %b_cache_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
branch15:2  br label %Col_cache_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch14:0  store i32 %tmp, i32* %a_cache_4_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch14:1  store i32 %tmp_1, i32* %b_cache_4_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch14:2  br label %Col_cache_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch13:0  store i32 %tmp, i32* %a_cache_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch13:1  store i32 %tmp_1, i32* %b_cache_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch13:2  br label %Col_cache_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch12:0  store i32 %tmp, i32* %a_cache_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch12:1  store i32 %tmp_1, i32* %b_cache_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch12:2  br label %Col_cache_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch11:0  store i32 %tmp, i32* %a_cache_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch11:1  store i32 %tmp_1, i32* %b_cache_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch11:2  br label %Col_cache_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch10:0  store i32 %tmp, i32* %a_cache_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch10:1  store i32 %tmp_1, i32* %b_cache_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch10:2  br label %Col_cache_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="!0"/>
<literal name="j_0" val="!1"/>
<literal name="j_0" val="!2"/>
<literal name="j_0" val="!3"/>
<literal name="j_0" val="!4"/>
<literal name="j_0" val="!5"/>
<literal name="j_0" val="!6"/>
<literal name="j_0" val="!7"/>
<literal name="j_0" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch19:0  store i32 %tmp, i32* %a_cache_9_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="!0"/>
<literal name="j_0" val="!1"/>
<literal name="j_0" val="!2"/>
<literal name="j_0" val="!3"/>
<literal name="j_0" val="!4"/>
<literal name="j_0" val="!5"/>
<literal name="j_0" val="!6"/>
<literal name="j_0" val="!7"/>
<literal name="j_0" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch19:1  store i32 %tmp_1, i32* %b_cache_9_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="j_0" val="!0"/>
<literal name="j_0" val="!1"/>
<literal name="j_0" val="!2"/>
<literal name="j_0" val="!3"/>
<literal name="j_0" val="!4"/>
<literal name="j_0" val="!5"/>
<literal name="j_0" val="!6"/>
<literal name="j_0" val="!7"/>
<literal name="j_0" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch19:2  br label %Col_cache_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_cache_end:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str5, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
Col_cache_end:1  br label %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Row_cache_end:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
Row_cache_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="171" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:11  %b_cache_0_load = load i32* %b_cache_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:13  %b_cache_1_load = load i32* %b_cache_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:15  %b_cache_2_load = load i32* %b_cache_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:17  %b_cache_3_load = load i32* %b_cache_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:19  %b_cache_4_load = load i32* %b_cache_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:21  %b_cache_5_load = load i32* %b_cache_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:23  %b_cache_6_load = load i32* %b_cache_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:25  %b_cache_7_load = load i32* %b_cache_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:27  %b_cache_8_load = load i32* %b_cache_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:29  %b_cache_9_load = load i32* %b_cache_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:31  %b_cache_0_load_1 = load i32* %b_cache_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_1"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:33  %b_cache_1_load_1 = load i32* %b_cache_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:35  %b_cache_2_load_1 = load i32* %b_cache_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_1"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:37  %b_cache_3_load_1 = load i32* %b_cache_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_1"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:39  %b_cache_4_load_1 = load i32* %b_cache_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_1"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:41  %b_cache_5_load_1 = load i32* %b_cache_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:43  %b_cache_6_load_1 = load i32* %b_cache_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_1"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:45  %b_cache_7_load_1 = load i32* %b_cache_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_1"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:47  %b_cache_8_load_1 = load i32* %b_cache_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_1"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:49  %b_cache_9_load_1 = load i32* %b_cache_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_1"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:50  %b_cache_0_addr_3 = getelementptr [10 x i32]* %b_cache_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_cache_0_addr_3"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:51  %b_cache_0_load_2 = load i32* %b_cache_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_2"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:52  %b_cache_1_addr_3 = getelementptr [10 x i32]* %b_cache_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_cache_1_addr_3"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:53  %b_cache_1_load_2 = load i32* %b_cache_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_2"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:54  %b_cache_2_addr_3 = getelementptr [10 x i32]* %b_cache_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_cache_2_addr_3"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:55  %b_cache_2_load_2 = load i32* %b_cache_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_2"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:56  %b_cache_3_addr_3 = getelementptr [10 x i32]* %b_cache_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_cache_3_addr_3"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:57  %b_cache_3_load_2 = load i32* %b_cache_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_2"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:58  %b_cache_4_addr_3 = getelementptr [10 x i32]* %b_cache_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_cache_4_addr_3"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:59  %b_cache_4_load_2 = load i32* %b_cache_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_2"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:60  %b_cache_5_addr_3 = getelementptr [10 x i32]* %b_cache_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_cache_5_addr_3"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:61  %b_cache_5_load_2 = load i32* %b_cache_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_2"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:62  %b_cache_6_addr_3 = getelementptr [10 x i32]* %b_cache_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_cache_6_addr_3"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:63  %b_cache_6_load_2 = load i32* %b_cache_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_2"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:64  %b_cache_7_addr_3 = getelementptr [10 x i32]* %b_cache_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_cache_7_addr_3"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:65  %b_cache_7_load_2 = load i32* %b_cache_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_2"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:66  %b_cache_8_addr_3 = getelementptr [10 x i32]* %b_cache_8, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_cache_8_addr_3"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:67  %b_cache_8_load_2 = load i32* %b_cache_8_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_2"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:68  %b_cache_9_addr_3 = getelementptr [10 x i32]* %b_cache_9, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_cache_9_addr_3"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:69  %b_cache_9_load_2 = load i32* %b_cache_9_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_2"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:70  %b_cache_0_addr_4 = getelementptr [10 x i32]* %b_cache_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_cache_0_addr_4"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:71  %b_cache_0_load_3 = load i32* %b_cache_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_3"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:72  %b_cache_1_addr_4 = getelementptr [10 x i32]* %b_cache_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_cache_1_addr_4"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:73  %b_cache_1_load_3 = load i32* %b_cache_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_3"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:74  %b_cache_2_addr_4 = getelementptr [10 x i32]* %b_cache_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_cache_2_addr_4"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:75  %b_cache_2_load_3 = load i32* %b_cache_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_3"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:76  %b_cache_3_addr_4 = getelementptr [10 x i32]* %b_cache_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_cache_3_addr_4"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:77  %b_cache_3_load_3 = load i32* %b_cache_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_3"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:78  %b_cache_4_addr_4 = getelementptr [10 x i32]* %b_cache_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_cache_4_addr_4"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:79  %b_cache_4_load_3 = load i32* %b_cache_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_3"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:80  %b_cache_5_addr_4 = getelementptr [10 x i32]* %b_cache_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_cache_5_addr_4"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:81  %b_cache_5_load_3 = load i32* %b_cache_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_3"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:82  %b_cache_6_addr_4 = getelementptr [10 x i32]* %b_cache_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_cache_6_addr_4"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:83  %b_cache_6_load_3 = load i32* %b_cache_6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_3"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:84  %b_cache_7_addr_4 = getelementptr [10 x i32]* %b_cache_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_cache_7_addr_4"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:85  %b_cache_7_load_3 = load i32* %b_cache_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_3"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:86  %b_cache_8_addr_4 = getelementptr [10 x i32]* %b_cache_8, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_cache_8_addr_4"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:87  %b_cache_8_load_3 = load i32* %b_cache_8_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_3"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:88  %b_cache_9_addr_4 = getelementptr [10 x i32]* %b_cache_9, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_cache_9_addr_4"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:89  %b_cache_9_load_3 = load i32* %b_cache_9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="231" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:51  %b_cache_0_load_2 = load i32* %b_cache_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_2"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:53  %b_cache_1_load_2 = load i32* %b_cache_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_2"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:55  %b_cache_2_load_2 = load i32* %b_cache_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_2"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:57  %b_cache_3_load_2 = load i32* %b_cache_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_2"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:59  %b_cache_4_load_2 = load i32* %b_cache_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_2"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:61  %b_cache_5_load_2 = load i32* %b_cache_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_2"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:63  %b_cache_6_load_2 = load i32* %b_cache_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_2"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:65  %b_cache_7_load_2 = load i32* %b_cache_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_2"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:67  %b_cache_8_load_2 = load i32* %b_cache_8_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_2"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:69  %b_cache_9_load_2 = load i32* %b_cache_9_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_2"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:71  %b_cache_0_load_3 = load i32* %b_cache_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_3"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:73  %b_cache_1_load_3 = load i32* %b_cache_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_3"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:75  %b_cache_2_load_3 = load i32* %b_cache_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_3"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:77  %b_cache_3_load_3 = load i32* %b_cache_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_3"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:79  %b_cache_4_load_3 = load i32* %b_cache_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_3"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:81  %b_cache_5_load_3 = load i32* %b_cache_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_3"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:83  %b_cache_6_load_3 = load i32* %b_cache_6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_3"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:85  %b_cache_7_load_3 = load i32* %b_cache_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_3"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:87  %b_cache_8_load_3 = load i32* %b_cache_8_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_3"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:89  %b_cache_9_load_3 = load i32* %b_cache_9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_3"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:90  %b_cache_0_addr_5 = getelementptr [10 x i32]* %b_cache_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_cache_0_addr_5"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:91  %b_cache_0_load_4 = load i32* %b_cache_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_4"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:92  %b_cache_1_addr_5 = getelementptr [10 x i32]* %b_cache_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_cache_1_addr_5"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:93  %b_cache_1_load_4 = load i32* %b_cache_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_4"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:94  %b_cache_2_addr_5 = getelementptr [10 x i32]* %b_cache_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_cache_2_addr_5"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:95  %b_cache_2_load_4 = load i32* %b_cache_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_4"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:96  %b_cache_3_addr_5 = getelementptr [10 x i32]* %b_cache_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_cache_3_addr_5"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:97  %b_cache_3_load_4 = load i32* %b_cache_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_4"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:98  %b_cache_4_addr_5 = getelementptr [10 x i32]* %b_cache_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_cache_4_addr_5"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:99  %b_cache_4_load_4 = load i32* %b_cache_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_4"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:100  %b_cache_5_addr_5 = getelementptr [10 x i32]* %b_cache_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_cache_5_addr_5"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:101  %b_cache_5_load_4 = load i32* %b_cache_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_4"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:102  %b_cache_6_addr_5 = getelementptr [10 x i32]* %b_cache_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_cache_6_addr_5"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:103  %b_cache_6_load_4 = load i32* %b_cache_6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_4"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:104  %b_cache_7_addr_5 = getelementptr [10 x i32]* %b_cache_7, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_cache_7_addr_5"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:105  %b_cache_7_load_4 = load i32* %b_cache_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_4"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:106  %b_cache_8_addr_5 = getelementptr [10 x i32]* %b_cache_8, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_cache_8_addr_5"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:107  %b_cache_8_load_4 = load i32* %b_cache_8_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_4"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:108  %b_cache_9_addr_5 = getelementptr [10 x i32]* %b_cache_9, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_cache_9_addr_5"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:109  %b_cache_9_load_4 = load i32* %b_cache_9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_4"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:110  %b_cache_0_addr_6 = getelementptr [10 x i32]* %b_cache_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_cache_0_addr_6"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:111  %b_cache_0_load_5 = load i32* %b_cache_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_5"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:112  %b_cache_1_addr_6 = getelementptr [10 x i32]* %b_cache_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_cache_1_addr_6"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:113  %b_cache_1_load_5 = load i32* %b_cache_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_5"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:114  %b_cache_2_addr_6 = getelementptr [10 x i32]* %b_cache_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_cache_2_addr_6"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:115  %b_cache_2_load_5 = load i32* %b_cache_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_5"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:116  %b_cache_3_addr_6 = getelementptr [10 x i32]* %b_cache_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_cache_3_addr_6"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:117  %b_cache_3_load_5 = load i32* %b_cache_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_5"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:118  %b_cache_4_addr_6 = getelementptr [10 x i32]* %b_cache_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_cache_4_addr_6"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:119  %b_cache_4_load_5 = load i32* %b_cache_4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_5"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:120  %b_cache_5_addr_6 = getelementptr [10 x i32]* %b_cache_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_cache_5_addr_6"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:121  %b_cache_5_load_5 = load i32* %b_cache_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_5"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:122  %b_cache_6_addr_6 = getelementptr [10 x i32]* %b_cache_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_cache_6_addr_6"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:123  %b_cache_6_load_5 = load i32* %b_cache_6_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_5"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:124  %b_cache_7_addr_6 = getelementptr [10 x i32]* %b_cache_7, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_cache_7_addr_6"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:125  %b_cache_7_load_5 = load i32* %b_cache_7_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_5"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:126  %b_cache_8_addr_6 = getelementptr [10 x i32]* %b_cache_8, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_cache_8_addr_6"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:127  %b_cache_8_load_5 = load i32* %b_cache_8_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_5"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:128  %b_cache_9_addr_6 = getelementptr [10 x i32]* %b_cache_9, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_cache_9_addr_6"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:129  %b_cache_9_load_5 = load i32* %b_cache_9_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="291" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:91  %b_cache_0_load_4 = load i32* %b_cache_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_4"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:93  %b_cache_1_load_4 = load i32* %b_cache_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_4"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:95  %b_cache_2_load_4 = load i32* %b_cache_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_4"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:97  %b_cache_3_load_4 = load i32* %b_cache_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_4"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:99  %b_cache_4_load_4 = load i32* %b_cache_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_4"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:101  %b_cache_5_load_4 = load i32* %b_cache_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_4"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:103  %b_cache_6_load_4 = load i32* %b_cache_6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_4"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:105  %b_cache_7_load_4 = load i32* %b_cache_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_4"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:107  %b_cache_8_load_4 = load i32* %b_cache_8_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_4"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:109  %b_cache_9_load_4 = load i32* %b_cache_9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_4"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:111  %b_cache_0_load_5 = load i32* %b_cache_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_5"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:113  %b_cache_1_load_5 = load i32* %b_cache_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_5"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:115  %b_cache_2_load_5 = load i32* %b_cache_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_5"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:117  %b_cache_3_load_5 = load i32* %b_cache_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_5"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:119  %b_cache_4_load_5 = load i32* %b_cache_4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_5"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:121  %b_cache_5_load_5 = load i32* %b_cache_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_5"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:123  %b_cache_6_load_5 = load i32* %b_cache_6_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_5"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:125  %b_cache_7_load_5 = load i32* %b_cache_7_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_5"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:127  %b_cache_8_load_5 = load i32* %b_cache_8_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_5"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:129  %b_cache_9_load_5 = load i32* %b_cache_9_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_5"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:130  %b_cache_0_addr_7 = getelementptr [10 x i32]* %b_cache_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_cache_0_addr_7"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:131  %b_cache_0_load_6 = load i32* %b_cache_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_6"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:132  %b_cache_1_addr_7 = getelementptr [10 x i32]* %b_cache_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_cache_1_addr_7"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:133  %b_cache_1_load_6 = load i32* %b_cache_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_6"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:134  %b_cache_2_addr_7 = getelementptr [10 x i32]* %b_cache_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_cache_2_addr_7"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:135  %b_cache_2_load_6 = load i32* %b_cache_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_6"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:136  %b_cache_3_addr_7 = getelementptr [10 x i32]* %b_cache_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_cache_3_addr_7"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:137  %b_cache_3_load_6 = load i32* %b_cache_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_6"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:138  %b_cache_4_addr_7 = getelementptr [10 x i32]* %b_cache_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_cache_4_addr_7"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:139  %b_cache_4_load_6 = load i32* %b_cache_4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_6"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:140  %b_cache_5_addr_7 = getelementptr [10 x i32]* %b_cache_5, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_cache_5_addr_7"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:141  %b_cache_5_load_6 = load i32* %b_cache_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_6"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:142  %b_cache_6_addr_7 = getelementptr [10 x i32]* %b_cache_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_cache_6_addr_7"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:143  %b_cache_6_load_6 = load i32* %b_cache_6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_6"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:144  %b_cache_7_addr_7 = getelementptr [10 x i32]* %b_cache_7, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_cache_7_addr_7"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:145  %b_cache_7_load_6 = load i32* %b_cache_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_6"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:146  %b_cache_8_addr_7 = getelementptr [10 x i32]* %b_cache_8, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_cache_8_addr_7"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:147  %b_cache_8_load_6 = load i32* %b_cache_8_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_6"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:148  %b_cache_9_addr_7 = getelementptr [10 x i32]* %b_cache_9, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_cache_9_addr_7"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:149  %b_cache_9_load_6 = load i32* %b_cache_9_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_6"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:150  %b_cache_0_addr_8 = getelementptr [10 x i32]* %b_cache_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_cache_0_addr_8"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:151  %b_cache_0_load_7 = load i32* %b_cache_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_7"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:152  %b_cache_1_addr_8 = getelementptr [10 x i32]* %b_cache_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_cache_1_addr_8"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:153  %b_cache_1_load_7 = load i32* %b_cache_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_7"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:154  %b_cache_2_addr_8 = getelementptr [10 x i32]* %b_cache_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_cache_2_addr_8"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:155  %b_cache_2_load_7 = load i32* %b_cache_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_7"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:156  %b_cache_3_addr_8 = getelementptr [10 x i32]* %b_cache_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_cache_3_addr_8"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:157  %b_cache_3_load_7 = load i32* %b_cache_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_7"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:158  %b_cache_4_addr_8 = getelementptr [10 x i32]* %b_cache_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_cache_4_addr_8"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:159  %b_cache_4_load_7 = load i32* %b_cache_4_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_7"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:160  %b_cache_5_addr_8 = getelementptr [10 x i32]* %b_cache_5, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_cache_5_addr_8"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:161  %b_cache_5_load_7 = load i32* %b_cache_5_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_7"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:162  %b_cache_6_addr_8 = getelementptr [10 x i32]* %b_cache_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_cache_6_addr_8"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:163  %b_cache_6_load_7 = load i32* %b_cache_6_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_7"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:164  %b_cache_7_addr_8 = getelementptr [10 x i32]* %b_cache_7, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_cache_7_addr_8"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:165  %b_cache_7_load_7 = load i32* %b_cache_7_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_7"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:166  %b_cache_8_addr_8 = getelementptr [10 x i32]* %b_cache_8, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_cache_8_addr_8"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:167  %b_cache_8_load_7 = load i32* %b_cache_8_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_7"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:168  %b_cache_9_addr_8 = getelementptr [10 x i32]* %b_cache_9, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_cache_9_addr_8"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:169  %b_cache_9_load_7 = load i32* %b_cache_9_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="351" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:131  %b_cache_0_load_6 = load i32* %b_cache_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_6"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:133  %b_cache_1_load_6 = load i32* %b_cache_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_6"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:135  %b_cache_2_load_6 = load i32* %b_cache_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_6"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:137  %b_cache_3_load_6 = load i32* %b_cache_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_6"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:139  %b_cache_4_load_6 = load i32* %b_cache_4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_6"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:141  %b_cache_5_load_6 = load i32* %b_cache_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_6"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:143  %b_cache_6_load_6 = load i32* %b_cache_6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_6"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:145  %b_cache_7_load_6 = load i32* %b_cache_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_6"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:147  %b_cache_8_load_6 = load i32* %b_cache_8_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_6"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:149  %b_cache_9_load_6 = load i32* %b_cache_9_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_6"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:151  %b_cache_0_load_7 = load i32* %b_cache_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_7"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:153  %b_cache_1_load_7 = load i32* %b_cache_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_7"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:155  %b_cache_2_load_7 = load i32* %b_cache_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_7"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:157  %b_cache_3_load_7 = load i32* %b_cache_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_7"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:159  %b_cache_4_load_7 = load i32* %b_cache_4_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_7"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:161  %b_cache_5_load_7 = load i32* %b_cache_5_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_7"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:163  %b_cache_6_load_7 = load i32* %b_cache_6_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_7"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:165  %b_cache_7_load_7 = load i32* %b_cache_7_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_7"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:167  %b_cache_8_load_7 = load i32* %b_cache_8_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_7"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:169  %b_cache_9_load_7 = load i32* %b_cache_9_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_7"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:170  %b_cache_0_addr_9 = getelementptr [10 x i32]* %b_cache_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_cache_0_addr_9"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:171  %b_cache_0_load_8 = load i32* %b_cache_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_8"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:172  %b_cache_1_addr_9 = getelementptr [10 x i32]* %b_cache_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_cache_1_addr_9"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:173  %b_cache_1_load_8 = load i32* %b_cache_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_8"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:174  %b_cache_2_addr_9 = getelementptr [10 x i32]* %b_cache_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_cache_2_addr_9"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:175  %b_cache_2_load_8 = load i32* %b_cache_2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_8"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:176  %b_cache_3_addr_9 = getelementptr [10 x i32]* %b_cache_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_cache_3_addr_9"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:177  %b_cache_3_load_8 = load i32* %b_cache_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_8"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:178  %b_cache_4_addr_9 = getelementptr [10 x i32]* %b_cache_4, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_cache_4_addr_9"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:179  %b_cache_4_load_8 = load i32* %b_cache_4_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_8"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:180  %b_cache_5_addr_9 = getelementptr [10 x i32]* %b_cache_5, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_cache_5_addr_9"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:181  %b_cache_5_load_8 = load i32* %b_cache_5_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_8"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:182  %b_cache_6_addr_9 = getelementptr [10 x i32]* %b_cache_6, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_cache_6_addr_9"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:183  %b_cache_6_load_8 = load i32* %b_cache_6_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_8"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:184  %b_cache_7_addr_9 = getelementptr [10 x i32]* %b_cache_7, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_cache_7_addr_9"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:185  %b_cache_7_load_8 = load i32* %b_cache_7_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_8"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:186  %b_cache_8_addr_9 = getelementptr [10 x i32]* %b_cache_8, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_cache_8_addr_9"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:187  %b_cache_8_load_8 = load i32* %b_cache_8_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_8"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:188  %b_cache_9_addr_9 = getelementptr [10 x i32]* %b_cache_9, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_cache_9_addr_9"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:189  %b_cache_9_load_8 = load i32* %b_cache_9_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_8"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:190  %b_cache_0_addr_10 = getelementptr [10 x i32]* %b_cache_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_cache_0_addr_10"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:191  %b_cache_0_load_9 = load i32* %b_cache_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_9"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:192  %b_cache_1_addr_10 = getelementptr [10 x i32]* %b_cache_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_cache_1_addr_10"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:193  %b_cache_1_load_9 = load i32* %b_cache_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_9"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:194  %b_cache_2_addr_10 = getelementptr [10 x i32]* %b_cache_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_cache_2_addr_10"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:195  %b_cache_2_load_9 = load i32* %b_cache_2_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_9"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:196  %b_cache_3_addr_10 = getelementptr [10 x i32]* %b_cache_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_cache_3_addr_10"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:197  %b_cache_3_load_9 = load i32* %b_cache_3_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_9"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:198  %b_cache_4_addr_10 = getelementptr [10 x i32]* %b_cache_4, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_cache_4_addr_10"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:199  %b_cache_4_load_9 = load i32* %b_cache_4_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_9"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:200  %b_cache_5_addr_10 = getelementptr [10 x i32]* %b_cache_5, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_cache_5_addr_10"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:201  %b_cache_5_load_9 = load i32* %b_cache_5_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_9"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:202  %b_cache_6_addr_10 = getelementptr [10 x i32]* %b_cache_6, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_cache_6_addr_10"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:203  %b_cache_6_load_9 = load i32* %b_cache_6_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_9"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:204  %b_cache_7_addr_10 = getelementptr [10 x i32]* %b_cache_7, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_cache_7_addr_10"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:205  %b_cache_7_load_9 = load i32* %b_cache_7_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_9"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:206  %b_cache_8_addr_10 = getelementptr [10 x i32]* %b_cache_8, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_cache_8_addr_10"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:207  %b_cache_8_load_9 = load i32* %b_cache_8_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_9"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit12:208  %b_cache_9_addr_10 = getelementptr [10 x i32]* %b_cache_9, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_cache_9_addr_10"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:209  %b_cache_9_load_9 = load i32* %b_cache_9_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="411" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit12:0  %icmp_ln37 = icmp eq i32 %n_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit12:1  %icmp_ln37_1 = icmp eq i32 %n_read, 1

]]></Node>
<StgValue><ssdm name="icmp_ln37_1"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit12:2  %icmp_ln37_2 = icmp eq i32 %n_read, 2

]]></Node>
<StgValue><ssdm name="icmp_ln37_2"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit12:3  %icmp_ln37_3 = icmp eq i32 %n_read, 3

]]></Node>
<StgValue><ssdm name="icmp_ln37_3"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit12:4  %icmp_ln37_4 = icmp eq i32 %n_read, 4

]]></Node>
<StgValue><ssdm name="icmp_ln37_4"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit12:5  %icmp_ln37_5 = icmp eq i32 %n_read, 5

]]></Node>
<StgValue><ssdm name="icmp_ln37_5"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit12:6  %icmp_ln37_6 = icmp eq i32 %n_read, 6

]]></Node>
<StgValue><ssdm name="icmp_ln37_6"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit12:7  %icmp_ln37_7 = icmp eq i32 %n_read, 7

]]></Node>
<StgValue><ssdm name="icmp_ln37_7"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit12:8  %icmp_ln37_8 = icmp eq i32 %n_read, 8

]]></Node>
<StgValue><ssdm name="icmp_ln37_8"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit12:9  %icmp_ln37_9 = icmp eq i32 %n_read, 9

]]></Node>
<StgValue><ssdm name="icmp_ln37_9"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:171  %b_cache_0_load_8 = load i32* %b_cache_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_8"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:173  %b_cache_1_load_8 = load i32* %b_cache_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_8"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:175  %b_cache_2_load_8 = load i32* %b_cache_2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_8"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:177  %b_cache_3_load_8 = load i32* %b_cache_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_8"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:179  %b_cache_4_load_8 = load i32* %b_cache_4_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_8"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:181  %b_cache_5_load_8 = load i32* %b_cache_5_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_8"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:183  %b_cache_6_load_8 = load i32* %b_cache_6_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_8"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:185  %b_cache_7_load_8 = load i32* %b_cache_7_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_8"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:187  %b_cache_8_load_8 = load i32* %b_cache_8_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_8"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:189  %b_cache_9_load_8 = load i32* %b_cache_9_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_8"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:191  %b_cache_0_load_9 = load i32* %b_cache_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_0_load_9"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:193  %b_cache_1_load_9 = load i32* %b_cache_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_1_load_9"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:195  %b_cache_2_load_9 = load i32* %b_cache_2_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_2_load_9"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:197  %b_cache_3_load_9 = load i32* %b_cache_3_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_3_load_9"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:199  %b_cache_4_load_9 = load i32* %b_cache_4_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_4_load_9"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:201  %b_cache_5_load_9 = load i32* %b_cache_5_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_5_load_9"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:203  %b_cache_6_load_9 = load i32* %b_cache_6_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_6_load_9"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:205  %b_cache_7_load_9 = load i32* %b_cache_7_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_7_load_9"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:207  %b_cache_8_load_9 = load i32* %b_cache_8_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_8_load_9"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="4">
<![CDATA[
.loopexit12:209  %b_cache_9_load_9 = load i32* %b_cache_9_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_9_load_9"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
.loopexit12:210  br label %3

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i1_0 = phi i4 [ 0, %.loopexit12 ], [ %i_1, %Row_end ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln28 = icmp eq i4 %i1_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 10, i64 5)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_1 = add i4 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln28, label %.loopexit10, label %Row_begin

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="4">
<![CDATA[
Row_begin:0  %zext_ln28 = zext i4 %i1_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_begin:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Row_begin:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Row_begin:3  %icmp_ln29 = icmp eq i32 %zext_ln28, %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Row_begin:4  br i1 %icmp_ln29, label %.loopexit10, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="4">
<![CDATA[
.preheader15.preheader:0  %zext_ln38 = zext i4 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:1  %a_cache_0_addr_1 = getelementptr [10 x i32]* %a_cache_0, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="a_cache_0_addr_1"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:2  %a_cache_0_load = load i32* %a_cache_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_cache_0_load"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:3  %a_cache_1_addr_1 = getelementptr [10 x i32]* %a_cache_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="a_cache_1_addr_1"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:4  %a_cache_1_load = load i32* %a_cache_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_cache_1_load"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:5  %a_cache_2_addr_1 = getelementptr [10 x i32]* %a_cache_2, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="a_cache_2_addr_1"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:6  %a_cache_2_load = load i32* %a_cache_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_cache_2_load"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:7  %a_cache_3_addr_1 = getelementptr [10 x i32]* %a_cache_3, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="a_cache_3_addr_1"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:8  %a_cache_3_load = load i32* %a_cache_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_cache_3_load"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:9  %a_cache_4_addr_1 = getelementptr [10 x i32]* %a_cache_4, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="a_cache_4_addr_1"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:10  %a_cache_4_load = load i32* %a_cache_4_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_cache_4_load"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:11  %a_cache_5_addr_1 = getelementptr [10 x i32]* %a_cache_5, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="a_cache_5_addr_1"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:12  %a_cache_5_load = load i32* %a_cache_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_cache_5_load"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:13  %a_cache_6_addr_1 = getelementptr [10 x i32]* %a_cache_6, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="a_cache_6_addr_1"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:14  %a_cache_6_load = load i32* %a_cache_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_cache_6_load"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:15  %a_cache_7_addr_1 = getelementptr [10 x i32]* %a_cache_7, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="a_cache_7_addr_1"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:16  %a_cache_7_load = load i32* %a_cache_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_cache_7_load"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:17  %a_cache_8_addr_1 = getelementptr [10 x i32]* %a_cache_8, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="a_cache_8_addr_1"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:18  %a_cache_8_load = load i32* %a_cache_8_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_cache_8_load"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:19  %a_cache_9_addr_1 = getelementptr [10 x i32]* %a_cache_9, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="a_cache_9_addr_1"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:20  %a_cache_9_load = load i32* %a_cache_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_cache_9_load"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0">
<![CDATA[
.loopexit10:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln43"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="474" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:2  %a_cache_0_load = load i32* %a_cache_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_cache_0_load"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:4  %a_cache_1_load = load i32* %a_cache_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_cache_1_load"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:6  %a_cache_2_load = load i32* %a_cache_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_cache_2_load"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:8  %a_cache_3_load = load i32* %a_cache_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_cache_3_load"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:10  %a_cache_4_load = load i32* %a_cache_4_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_cache_4_load"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:12  %a_cache_5_load = load i32* %a_cache_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_cache_5_load"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:14  %a_cache_6_load = load i32* %a_cache_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_cache_6_load"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:16  %a_cache_7_load = load i32* %a_cache_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_cache_7_load"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:18  %a_cache_8_load = load i32* %a_cache_8_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_cache_8_load"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="4">
<![CDATA[
.preheader15.preheader:20  %a_cache_9_load = load i32* %a_cache_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_cache_9_load"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:21  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="485" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader15:0  %j2_0 = phi i4 [ %j_1, %Col_end ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="j2_0"/></StgValue>
</operation>

<operation id="486" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15:1  %icmp_ln30 = icmp eq i4 %j2_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="487" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 10, i64 5)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="488" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15:3  %j_1 = add i4 %j2_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="489" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:4  br i1 %icmp_ln30, label %Row_end, label %Col_begin

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="490" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="4">
<![CDATA[
Col_begin:0  %zext_ln30 = zext i4 %j2_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="491" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_begin:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="492" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_begin:2  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="493" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Col_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln31"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_begin:4  %icmp_ln32 = icmp eq i32 %zext_ln30, %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="495" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Col_begin:5  br i1 %icmp_ln32, label %Row_end, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:0  br i1 %icmp_ln37, label %Col_end, label %.preheader.1

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
.preheader.1:0  %tmp_9 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %b_cache_0_load, i32 %b_cache_1_load, i32 %b_cache_2_load, i32 %b_cache_3_load, i32 %b_cache_4_load, i32 %b_cache_5_load, i32 %b_cache_6_load, i32 %b_cache_7_load, i32 %b_cache_8_load, i32 %b_cache_9_load, i4 %j2_0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
.preheader.2:0  %tmp_s = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %b_cache_0_load_1, i32 %b_cache_1_load_1, i32 %b_cache_2_load_1, i32 %b_cache_3_load_1, i32 %b_cache_4_load_1, i32 %b_cache_5_load_1, i32 %b_cache_6_load_1, i32 %b_cache_7_load_1, i32 %b_cache_8_load_1, i32 %b_cache_9_load_1, i4 %j2_0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
.preheader.3:0  %tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %b_cache_0_load_2, i32 %b_cache_1_load_2, i32 %b_cache_2_load_2, i32 %b_cache_3_load_2, i32 %b_cache_4_load_2, i32 %b_cache_5_load_2, i32 %b_cache_6_load_2, i32 %b_cache_7_load_2, i32 %b_cache_8_load_2, i32 %b_cache_9_load_2, i4 %j2_0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
.preheader.4:0  %tmp_3 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %b_cache_0_load_3, i32 %b_cache_1_load_3, i32 %b_cache_2_load_3, i32 %b_cache_3_load_3, i32 %b_cache_4_load_3, i32 %b_cache_5_load_3, i32 %b_cache_6_load_3, i32 %b_cache_7_load_3, i32 %b_cache_8_load_3, i32 %b_cache_9_load_3, i4 %j2_0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="501" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1  %mul_ln38 = mul nsw i32 %a_cache_0_load, %tmp_9

]]></Node>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.2:1  %mul_ln38_1 = mul nsw i32 %a_cache_1_load, %tmp_s

]]></Node>
<StgValue><ssdm name="mul_ln38_1"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.3:1  %mul_ln38_2 = mul nsw i32 %a_cache_2_load, %tmp_2

]]></Node>
<StgValue><ssdm name="mul_ln38_2"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.4:1  %mul_ln38_3 = mul nsw i32 %a_cache_3_load, %tmp_3

]]></Node>
<StgValue><ssdm name="mul_ln38_3"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
.preheader.5:0  %tmp_4 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %b_cache_0_load_4, i32 %b_cache_1_load_4, i32 %b_cache_2_load_4, i32 %b_cache_3_load_4, i32 %b_cache_4_load_4, i32 %b_cache_5_load_4, i32 %b_cache_6_load_4, i32 %b_cache_7_load_4, i32 %b_cache_8_load_4, i32 %b_cache_9_load_4, i4 %j2_0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
.preheader.6:0  %tmp_10 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %b_cache_0_load_5, i32 %b_cache_1_load_5, i32 %b_cache_2_load_5, i32 %b_cache_3_load_5, i32 %b_cache_4_load_5, i32 %b_cache_5_load_5, i32 %b_cache_6_load_5, i32 %b_cache_7_load_5, i32 %b_cache_8_load_5, i32 %b_cache_9_load_5, i4 %j2_0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
.preheader.7:0  %tmp_11 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %b_cache_0_load_6, i32 %b_cache_1_load_6, i32 %b_cache_2_load_6, i32 %b_cache_3_load_6, i32 %b_cache_4_load_6, i32 %b_cache_5_load_6, i32 %b_cache_6_load_6, i32 %b_cache_7_load_6, i32 %b_cache_8_load_6, i32 %b_cache_9_load_6, i4 %j2_0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="508" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1:2  br i1 %icmp_ln37_1, label %Col_end, label %.preheader.2

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="509" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.2:2  %add_ln38 = add nsw i32 %mul_ln38_1, %mul_ln38

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="510" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2:3  br i1 %icmp_ln37_2, label %Col_end, label %.preheader.3

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="511" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.3:2  %add_ln38_1 = add nsw i32 %mul_ln38_2, %add_ln38

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="512" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3:3  br i1 %icmp_ln37_3, label %Col_end, label %.preheader.4

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="513" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.4:2  %add_ln38_2 = add nsw i32 %mul_ln38_3, %add_ln38_1

]]></Node>
<StgValue><ssdm name="add_ln38_2"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.5:1  %mul_ln38_4 = mul nsw i32 %a_cache_4_load, %tmp_4

]]></Node>
<StgValue><ssdm name="mul_ln38_4"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.6:1  %mul_ln38_5 = mul nsw i32 %a_cache_5_load, %tmp_10

]]></Node>
<StgValue><ssdm name="mul_ln38_5"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.7:1  %mul_ln38_6 = mul nsw i32 %a_cache_6_load, %tmp_11

]]></Node>
<StgValue><ssdm name="mul_ln38_6"/></StgValue>
</operation>

<operation id="517" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
<literal name="icmp_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
.preheader.8:0  %tmp_12 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %b_cache_0_load_7, i32 %b_cache_1_load_7, i32 %b_cache_2_load_7, i32 %b_cache_3_load_7, i32 %b_cache_4_load_7, i32 %b_cache_5_load_7, i32 %b_cache_6_load_7, i32 %b_cache_7_load_7, i32 %b_cache_8_load_7, i32 %b_cache_9_load_7, i4 %j2_0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="518" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
<literal name="icmp_ln37_7" val="0"/>
<literal name="icmp_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
.preheader.9:0  %tmp_13 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %b_cache_0_load_8, i32 %b_cache_1_load_8, i32 %b_cache_2_load_8, i32 %b_cache_3_load_8, i32 %b_cache_4_load_8, i32 %b_cache_5_load_8, i32 %b_cache_6_load_8, i32 %b_cache_7_load_8, i32 %b_cache_8_load_8, i32 %b_cache_9_load_8, i4 %j2_0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="519" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4:3  br i1 %icmp_ln37_4, label %Col_end, label %.preheader.5

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="520" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.5:2  %add_ln38_3 = add nsw i32 %mul_ln38_4, %add_ln38_2

]]></Node>
<StgValue><ssdm name="add_ln38_3"/></StgValue>
</operation>

<operation id="521" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5:3  br i1 %icmp_ln37_5, label %Col_end, label %.preheader.6

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="522" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.6:2  %add_ln38_4 = add nsw i32 %mul_ln38_5, %add_ln38_3

]]></Node>
<StgValue><ssdm name="add_ln38_4"/></StgValue>
</operation>

<operation id="523" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6:3  br i1 %icmp_ln37_6, label %Col_end, label %.preheader.7

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="524" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.7:2  %add_ln38_5 = add nsw i32 %mul_ln38_6, %add_ln38_4

]]></Node>
<StgValue><ssdm name="add_ln38_5"/></StgValue>
</operation>

<operation id="525" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
<literal name="icmp_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.8:1  %mul_ln38_7 = mul nsw i32 %a_cache_7_load, %tmp_12

]]></Node>
<StgValue><ssdm name="mul_ln38_7"/></StgValue>
</operation>

<operation id="526" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
<literal name="icmp_ln37_7" val="0"/>
<literal name="icmp_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.9:1  %mul_ln38_8 = mul nsw i32 %a_cache_8_load, %tmp_13

]]></Node>
<StgValue><ssdm name="mul_ln38_8"/></StgValue>
</operation>

<operation id="527" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
<literal name="icmp_ln37_7" val="0"/>
<literal name="icmp_ln37_8" val="0"/>
<literal name="icmp_ln37_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
.preheader.10:0  %tmp_14 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %b_cache_0_load_9, i32 %b_cache_1_load_9, i32 %b_cache_2_load_9, i32 %b_cache_3_load_9, i32 %b_cache_4_load_9, i32 %b_cache_5_load_9, i32 %b_cache_6_load_9, i32 %b_cache_7_load_9, i32 %b_cache_8_load_9, i32 %b_cache_9_load_9, i4 %j2_0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="528" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7:3  br i1 %icmp_ln37_7, label %Col_end, label %.preheader.8

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
<literal name="icmp_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.8:2  %add_ln38_6 = add nsw i32 %mul_ln38_7, %add_ln38_5

]]></Node>
<StgValue><ssdm name="add_ln38_6"/></StgValue>
</operation>

<operation id="530" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
<literal name="icmp_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.8:3  br i1 %icmp_ln37_8, label %Col_end, label %.preheader.9

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
<literal name="icmp_ln37_7" val="0"/>
<literal name="icmp_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.9:2  %add_ln38_7 = add nsw i32 %mul_ln38_8, %add_ln38_6

]]></Node>
<StgValue><ssdm name="add_ln38_7"/></StgValue>
</operation>

<operation id="532" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
<literal name="icmp_ln37_7" val="0"/>
<literal name="icmp_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.9:3  br i1 %icmp_ln37_9, label %Col_end, label %.preheader.10

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="533" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
<literal name="icmp_ln37_7" val="0"/>
<literal name="icmp_ln37_8" val="0"/>
<literal name="icmp_ln37_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.10:1  %mul_ln38_9 = mul nsw i32 %a_cache_9_load, %tmp_14

]]></Node>
<StgValue><ssdm name="mul_ln38_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="534" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
<literal name="icmp_ln37_7" val="0"/>
<literal name="icmp_ln37_8" val="0"/>
<literal name="icmp_ln37_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.10:2  %add_ln38_8 = add nsw i32 %mul_ln38_9, %add_ln38_7

]]></Node>
<StgValue><ssdm name="add_ln38_8"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln37_4" val="0"/>
<literal name="icmp_ln37_5" val="0"/>
<literal name="icmp_ln37_6" val="0"/>
<literal name="icmp_ln37_7" val="0"/>
<literal name="icmp_ln37_8" val="0"/>
<literal name="icmp_ln37_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
.preheader.10:3  br label %Col_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
Col_end:0  %tmp_15 = phi i32 [ 0, %.preheader.preheader ], [ %mul_ln38, %.preheader.1 ], [ %add_ln38, %.preheader.2 ], [ %add_ln38_1, %.preheader.3 ], [ %add_ln38_2, %.preheader.4 ], [ %add_ln38_3, %.preheader.5 ], [ %add_ln38_4, %.preheader.6 ], [ %add_ln38_5, %.preheader.7 ], [ %add_ln38_6, %.preheader.8 ], [ %add_ln38_7, %.preheader.9 ], [ %add_ln38_8, %.preheader.10 ]

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_end:1  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %c_V, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="538" st_id="18" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_end:1  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %c_V, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="539" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_end:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str7, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="540" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
Col_end:3  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="541" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Row_end:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="542" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
Row_end:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
