

================================================================
== Vitis HLS Report for 'flattening_21'
================================================================
* Date:           Fri Apr 21 17:46:58 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.125 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      198|      198|  1.980 us|  1.980 us|  198|  198|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- flat_for_rows_flat_for_cols  |      196|      196|         2|          1|          1|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      34|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      54|    -|
|Register         |        -|    -|      43|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      43|      88|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_71_p2                 |         +|   0|  0|  15|           8|           1|
    |ap_condition_98                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_65_p2                |      icmp|   0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  34|          20|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |flat_to_dense_streams_7_blk_n         |   9|          2|    1|          2|
    |indvar_flatten_fu_40                  |   9|          2|    8|         16|
    |pool_to_flat_streams_7_blk_n          |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|   20|         40|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |indvar_flatten_fu_40                |   8|   0|    8|          0|
    |pool_to_flat_streams_7_read_reg_92  |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  43|   0|   43|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|            flattening.21|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|            flattening.21|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|            flattening.21|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|            flattening.21|  return value|
|ap_continue                             |   in|    1|  ap_ctrl_hs|            flattening.21|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|            flattening.21|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|            flattening.21|  return value|
|pool_to_flat_streams_7_dout             |   in|   32|     ap_fifo|   pool_to_flat_streams_7|       pointer|
|pool_to_flat_streams_7_num_data_valid   |   in|    9|     ap_fifo|   pool_to_flat_streams_7|       pointer|
|pool_to_flat_streams_7_fifo_cap         |   in|    9|     ap_fifo|   pool_to_flat_streams_7|       pointer|
|pool_to_flat_streams_7_empty_n          |   in|    1|     ap_fifo|   pool_to_flat_streams_7|       pointer|
|pool_to_flat_streams_7_read             |  out|    1|     ap_fifo|   pool_to_flat_streams_7|       pointer|
|flat_to_dense_streams_7_din             |  out|   32|     ap_fifo|  flat_to_dense_streams_7|       pointer|
|flat_to_dense_streams_7_num_data_valid  |   in|    9|     ap_fifo|  flat_to_dense_streams_7|       pointer|
|flat_to_dense_streams_7_fifo_cap        |   in|    9|     ap_fifo|  flat_to_dense_streams_7|       pointer|
|flat_to_dense_streams_7_full_n          |   in|    1|     ap_fifo|  flat_to_dense_streams_7|       pointer|
|flat_to_dense_streams_7_write           |  out|    1|     ap_fifo|  flat_to_dense_streams_7|       pointer|
+----------------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 5 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln11 = store i8 0, i8 %indvar_flatten" [flat.cc:11]   --->   Operation 8 'store' 'store_ln11' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [flat.cc:11]   --->   Operation 9 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [flat.cc:11]   --->   Operation 10 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.47ns)   --->   "%icmp_ln11 = icmp_eq  i8 %indvar_flatten_load, i8 196" [flat.cc:11]   --->   Operation 12 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.11ns)   --->   "%add_ln11 = add i8 %indvar_flatten_load, i8 1" [flat.cc:11]   --->   Operation 13 'add' 'add_ln11' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc5, void %for.end7" [flat.cc:11]   --->   Operation 14 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.65ns)   --->   "%pool_to_flat_streams_7_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_7" [flat.cc:16]   --->   Operation 15 'read' 'pool_to_flat_streams_7_read' <Predicate = (!icmp_ln11)> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln14 = store i8 %add_ln11, i8 %indvar_flatten" [flat.cc:14]   --->   Operation 16 'store' 'store_ln14' <Predicate = (!icmp_ln11)> <Delay = 1.61>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [flat.cc:19]   --->   Operation 23 'ret' 'ret_ln19' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @flat_for_rows_flat_for_cols_str"   --->   Operation 17 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [flat.cc:14]   --->   Operation 20 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.65ns)   --->   "%write_ln16 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_7, i32 %pool_to_flat_streams_7_read" [flat.cc:16]   --->   Operation 21 'write' 'write_ln16' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc" [flat.cc:14]   --->   Operation 22 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pool_to_flat_streams_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ flat_to_dense_streams_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten              (alloca           ) [ 010]
specinterface_ln0           (specinterface    ) [ 000]
specinterface_ln0           (specinterface    ) [ 000]
store_ln11                  (store            ) [ 000]
br_ln11                     (br               ) [ 000]
indvar_flatten_load         (load             ) [ 000]
specpipeline_ln0            (specpipeline     ) [ 000]
icmp_ln11                   (icmp             ) [ 010]
add_ln11                    (add              ) [ 000]
br_ln11                     (br               ) [ 000]
pool_to_flat_streams_7_read (read             ) [ 011]
store_ln14                  (store            ) [ 000]
specloopname_ln0            (specloopname     ) [ 000]
empty                       (speclooptripcount) [ 000]
specpipeline_ln0            (specpipeline     ) [ 000]
specloopname_ln14           (specloopname     ) [ 000]
write_ln16                  (write            ) [ 000]
br_ln14                     (br               ) [ 000]
ret_ln19                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pool_to_flat_streams_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flat_to_dense_streams_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_for_rows_flat_for_cols_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="indvar_flatten_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="pool_to_flat_streams_7_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pool_to_flat_streams_7_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln16_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="1"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln16/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="store_ln11_store_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="0"/>
<pin id="60" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten_load_load_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="icmp_ln11_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="0"/>
<pin id="68" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="add_ln11_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln14_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="82" class="1005" name="indvar_flatten_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="92" class="1005" name="pool_to_flat_streams_7_read_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams_7_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="26" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="38" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="69"><net_src comp="62" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="62" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="71" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="40" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="87"><net_src comp="82" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="88"><net_src comp="82" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="95"><net_src comp="44" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="50" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool_to_flat_streams_7 | {}
	Port: flat_to_dense_streams_7 | {2 }
 - Input state : 
	Port: flattening.21 : pool_to_flat_streams_7 | {1 }
	Port: flattening.21 : flat_to_dense_streams_7 | {}
  - Chain level:
	State 1
		store_ln11 : 1
		indvar_flatten_load : 1
		icmp_ln11 : 2
		add_ln11 : 2
		br_ln11 : 3
		store_ln14 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|    add   |             add_ln11_fu_71             |    0    |    15   |
|----------|----------------------------------------|---------|---------|
|   icmp   |             icmp_ln11_fu_65            |    0    |    11   |
|----------|----------------------------------------|---------|---------|
|   read   | pool_to_flat_streams_7_read_read_fu_44 |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   write  |         write_ln16_write_fu_50         |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |    26   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|       indvar_flatten_reg_82      |    8   |
|pool_to_flat_streams_7_read_reg_92|   32   |
+----------------------------------+--------+
|               Total              |   40   |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   40   |    -   |
+-----------+--------+--------+
|   Total   |   40   |   26   |
+-----------+--------+--------+
