5 18 1fda1 17 0 ffffffff TOP
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (assign2.8.vcd) 2 -o (assign2.8.cdd) 2 -v (assign2.8.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 assign2.8.verilator.v 1 23 1 
2 1 5 5 5 180018 2 1 100c 0 0 1 1 b
2 2 5 5 5 140014 2 1 100c 0 0 1 1 a
2 3 5 5 5 140018 3 2 134c 1 2 1 18 0 1 1 0 1 1
2 4 5 5 5 f0010 0 1 1410 0 0 1 1 w0
2 5 5 5 5 f0018 4 36 e 3 4
2 6 6 6 6 190019 2 1 100c 0 0 1 1 b
2 7 6 6 6 140014 2 1 100c 0 0 1 1 a
2 8 6 6 6 140019 3 f 100c 6 7 32 18 0 ffffffff ffffffff 3 0 0
2 9 6 6 6 f0010 0 1 1410 0 0 32 1 w1
2 10 6 6 6 f0019 4 36 e 8 9
2 11 7 7 7 150015 2 1 100c 0 0 1 1 a
2 12 7 7 7 140015 2 1b 100c 11 0 1 18 0 1 1 1 0 0
2 13 7 7 7 f0010 0 1 1410 0 0 1 1 w2
2 14 7 7 7 f0015 3 36 e 12 13
2 15 8 8 8 1f0020 1 1 1004 0 0 1 1 w2
2 16 8 8 8 1a001b 1 1 1004 0 0 32 1 w1
2 17 8 8 8 19001b 1 1e 1004 16 0 1 18 0 1 1 0 0 0
2 18 8 8 8 140015 1 1 1004 0 0 1 1 w0
2 19 8 8 8 14001b 1 8 1184 17 18 1 18 0 1 1 1 0 0
2 20 8 8 8 140020 1 8 1184 15 19 2 18 0 3 3 3 0 0
2 21 8 8 8 f0010 0 1 1410 0 0 2 1 w3
2 22 8 8 8 f0020 2 36 6 20 21
2 23 11 11 11 11001e 10 1 300c 0 0 1 1 verilatorclock
2 24 11 11 11 9001e 18 27 300a 23 0 1 18 0 1 0 0 0 0
2 25 11 11 11 210025 8 3d 7002 0 0 1 18 0 1 0 0 0 0 u$0
1 verilatorclock 1 1 13 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 3 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 b 3 3 7000b 1 0 0 0 1 17 0 1 0 1 0 0
1 w0 4 5 6000f 1 0 0 0 1 17 1 1 0 0 0 0
1 w1 5 6 6000f 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
1 w2 6 7 6000f 1 0 0 0 1 17 1 1 0 0 0 0
1 w3 7 8 6000f 1 0 1 0 2 17 3 3 0 0 0 0
4 5 f 5 5 5
4 10 f 10 10 10
4 14 f 14 14 14
4 22 f 22 22 22
4 24 21 25 0 24
4 25 26 24 0 24
3 1 main.u$0 "TOP.v.u$0" 0 assign2.8.verilator.v 11 19 1 
2 26 12 12 12 f000f 8 0 3008 0 0 32 48 1 0
2 27 12 12 12 6000a 8 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 28 12 12 12 6000f 8 11 10303c 26 27 1 18 0 1 1 1 0 0
2 29 12 12 12 20011 8 39 10202e 28 0
2 30 16 16 16 f000f 8 0 3008 0 0 32 48 5 0
2 31 16 16 16 6000a 8 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 32 16 16 16 6000f 8 11 10303c 30 31 1 18 0 1 1 1 0 0
2 33 16 16 16 20011 8 39 10202e 32 0
2 34 17 17 17 f0010 8 0 3008 0 0 32 48 b 0
2 35 17 17 17 6000a 8 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 36 17 17 17 60010 8 11 10303c 34 35 1 18 0 1 1 1 0 0
2 37 17 17 17 20012 8 39 10202e 36 0
2 38 18 18 18 f0010 8 0 3008 0 0 32 48 f 0
2 39 18 18 18 6000a 8 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 40 18 18 18 60010 8 11 10303c 38 39 1 18 0 1 1 1 0 0
2 41 18 18 18 20012 8 39 10202e 40 0
2 42 0 0 0 0 1 5a 3002 0 0 1 18 0 1 0 0 0 0
2 43 17 17 17 19001c 1 0 23008 0 0 1 16 1 0
2 44 17 17 17 140014 0 1 3410 0 0 1 1 b
2 45 17 17 17 14001c 1 38 200a 43 44
2 46 16 16 16 19001c 1 0 23008 0 0 1 16 1 0
2 47 16 16 16 140014 0 1 3410 0 0 1 1 a
2 48 16 16 16 14001c 1 38 200a 46 47
2 49 12 12 12 130017 1 3d 7002 0 0 1 18 0 1 0 0 0 0 u$1
4 42 20 0 0 29
4 29 31 49 33 29
4 49 26 33 0 29
4 33 20 48 37 29
4 48 26 37 37 29
4 37 20 45 41 29
4 45 26 41 41 29
4 41 20 42 0 29
3 1 main.u$0.u$1 "TOP.v.u$0.u$1" 0 assign2.8.verilator.v 12 15 1 
2 50 13 13 13 9000c 1 0 23004 0 0 1 16 0 0
2 51 13 13 13 40004 0 1 3410 0 0 1 1 a
2 52 13 13 13 4000c 1 38 2016 50 51
2 53 14 14 14 9000c 1 0 23004 0 0 1 16 0 0
2 54 14 14 14 40004 0 1 3410 0 0 1 1 b
2 55 14 14 14 4000c 1 38 2016 53 54
4 52 31 55 55 52
4 55 20 0 0 52
