Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Mon Apr 11 22:29:09 2022
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.746        0.000                      0                   76        0.173        0.000                      0                   76        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.746        0.000                      0                   76        0.173        0.000                      0                   76        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.462ns (38.921%)  route 2.294ns (61.079%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  h_cntr_reg_reg[10]/Q
                         net (fo=7, routed)           0.850     6.526    h_cntr_reg_reg[10]
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  vga_red_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     6.650    vga_red_reg[3]_i_5_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.141 f  vga_red_reg_reg[3]_i_2/CO[1]
                         net (fo=1, routed)           0.473     7.613    ltOp0_in
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.329     7.942 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.971     8.914    vga_red_reg[3]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  vga_blue_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDRE (Setup_fdre_C_R)       -0.429    14.660    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.462ns (40.474%)  route 2.150ns (59.526%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  h_cntr_reg_reg[10]/Q
                         net (fo=7, routed)           0.850     6.526    h_cntr_reg_reg[10]
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  vga_red_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     6.650    vga_red_reg[3]_i_5_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.141 f  vga_red_reg_reg[3]_i_2/CO[1]
                         net (fo=1, routed)           0.473     7.613    ltOp0_in
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.329     7.942 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.827     8.769    vga_red_reg[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.512    14.853    CLK_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    14.663    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.462ns (40.474%)  route 2.150ns (59.526%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  h_cntr_reg_reg[10]/Q
                         net (fo=7, routed)           0.850     6.526    h_cntr_reg_reg[10]
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  vga_red_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     6.650    vga_red_reg[3]_i_5_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.141 f  vga_red_reg_reg[3]_i_2/CO[1]
                         net (fo=1, routed)           0.473     7.613    ltOp0_in
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.329     7.942 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.827     8.769    vga_red_reg[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.512    14.853    CLK_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    14.663    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.462ns (40.474%)  route 2.150ns (59.526%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  h_cntr_reg_reg[10]/Q
                         net (fo=7, routed)           0.850     6.526    h_cntr_reg_reg[10]
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  vga_red_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     6.650    vga_red_reg[3]_i_5_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.141 f  vga_red_reg_reg[3]_i_2/CO[1]
                         net (fo=1, routed)           0.473     7.613    ltOp0_in
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.329     7.942 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.827     8.769    vga_red_reg[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.512    14.853    CLK_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    14.663    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_cntr_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.890ns (25.522%)  route 2.597ns (74.478%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 f  h_cntr_reg_reg[11]/Q
                         net (fo=8, routed)           0.878     6.553    h_cntr_reg_reg[11]
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.677 r  h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.444     7.121    h_cntr_reg[0]_i_3_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.245 r  h_cntr_reg[0]_i_1/O
                         net (fo=25, routed)          0.467     7.712    eqOp4_in
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.836 r  v_cntr_reg[0]_i_1/O
                         net (fo=12, routed)          0.808     8.644    v_cntr_reg0
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y35          FDRE (Setup_fdre_C_R)       -0.429    14.665    v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_cntr_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.890ns (25.522%)  route 2.597ns (74.478%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 f  h_cntr_reg_reg[11]/Q
                         net (fo=8, routed)           0.878     6.553    h_cntr_reg_reg[11]
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.677 r  h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.444     7.121    h_cntr_reg[0]_i_3_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.245 r  h_cntr_reg[0]_i_1/O
                         net (fo=25, routed)          0.467     7.712    eqOp4_in
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.836 r  v_cntr_reg[0]_i_1/O
                         net (fo=12, routed)          0.808     8.644    v_cntr_reg0
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[5]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y35          FDRE (Setup_fdre_C_R)       -0.429    14.665    v_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_cntr_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.890ns (25.522%)  route 2.597ns (74.478%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 f  h_cntr_reg_reg[11]/Q
                         net (fo=8, routed)           0.878     6.553    h_cntr_reg_reg[11]
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.677 r  h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.444     7.121    h_cntr_reg[0]_i_3_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.245 r  h_cntr_reg[0]_i_1/O
                         net (fo=25, routed)          0.467     7.712    eqOp4_in
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.836 r  v_cntr_reg[0]_i_1/O
                         net (fo=12, routed)          0.808     8.644    v_cntr_reg0
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[6]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y35          FDRE (Setup_fdre_C_R)       -0.429    14.665    v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_cntr_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.890ns (25.522%)  route 2.597ns (74.478%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 f  h_cntr_reg_reg[11]/Q
                         net (fo=8, routed)           0.878     6.553    h_cntr_reg_reg[11]
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.677 r  h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.444     7.121    h_cntr_reg[0]_i_3_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.245 r  h_cntr_reg[0]_i_1/O
                         net (fo=25, routed)          0.467     7.712    eqOp4_in
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.836 r  v_cntr_reg[0]_i_1/O
                         net (fo=12, routed)          0.808     8.644    v_cntr_reg0
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[7]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y35          FDRE (Setup_fdre_C_R)       -0.429    14.665    v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 1.462ns (41.920%)  route 2.026ns (58.080%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  h_cntr_reg_reg[10]/Q
                         net (fo=7, routed)           0.850     6.526    h_cntr_reg_reg[10]
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  vga_red_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     6.650    vga_red_reg[3]_i_5_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.141 f  vga_red_reg_reg[3]_i_2/CO[1]
                         net (fo=1, routed)           0.473     7.613    ltOp0_in
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.329     7.942 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.702     8.645    vga_red_reg[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  vga_red_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    14.669    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 1.462ns (41.920%)  route 2.026ns (58.080%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  h_cntr_reg_reg[10]/Q
                         net (fo=7, routed)           0.850     6.526    h_cntr_reg_reg[10]
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  vga_red_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     6.650    vga_red_reg[3]_i_5_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.141 f  vga_red_reg_reg[3]_i_2/CO[1]
                         net (fo=1, routed)           0.473     7.613    ltOp0_in
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.329     7.942 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.702     8.645    vga_red_reg[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  vga_red_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    14.669    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_sync_reg_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    CLK_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.099     1.740    h_sync_reg
    SLICE_X1Y39          FDRE                                         r  h_sync_reg_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.991    CLK_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  h_sync_reg_dly_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.075     1.567    h_sync_reg_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_sync_reg_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    CLK_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.170     1.787    v_sync_reg
    SLICE_X1Y39          FDRE                                         r  v_sync_reg_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.991    CLK_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  v_sync_reg_dly_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.066     1.542    v_sync_reg_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  v_cntr_reg_reg[11]/Q
                         net (fo=7, routed)           0.120     1.735    v_cntr_reg_reg[11]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X1Y36          FDRE                                         r  v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  v_cntr_reg_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.579    v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  v_cntr_reg_reg[7]/Q
                         net (fo=5, routed)           0.120     1.735    v_cntr_reg_reg[7]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.579    v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  v_cntr_reg_reg[3]/Q
                         net (fo=5, routed)           0.120     1.735    v_cntr_reg_reg[3]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.843    v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X1Y34          FDRE                                         r  v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.987    CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  v_cntr_reg_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105     1.579    v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           0.115     1.730    v_cntr_reg_reg[4]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.579    v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  v_cntr_reg_reg[8]/Q
                         net (fo=5, routed)           0.117     1.732    v_cntr_reg_reg[8]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X1Y36          FDRE                                         r  v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  v_cntr_reg_reg[8]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.579    v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  v_cntr_reg_reg[10]/Q
                         net (fo=6, routed)           0.122     1.737    v_cntr_reg_reg[10]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X1Y36          FDRE                                         r  v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  v_cntr_reg_reg[10]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.579    v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  v_cntr_reg_reg[2]/Q
                         net (fo=5, routed)           0.122     1.737    v_cntr_reg_reg[2]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.848    v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X1Y34          FDRE                                         r  v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.987    CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  v_cntr_reg_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105     1.579    v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  v_cntr_reg_reg[6]/Q
                         net (fo=5, routed)           0.122     1.737    v_cntr_reg_reg[6]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  v_cntr_reg_reg[6]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.579    v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y39    h_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y39    h_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    h_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    h_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    h_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    h_cntr_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    h_cntr_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    h_cntr_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    h_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    h_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    h_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    h_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    h_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    h_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    h_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    h_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    h_cntr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    h_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    h_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    h_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    h_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    h_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    h_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    h_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    h_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    h_cntr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    h_cntr_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 h_sync_reg_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.160ns  (logic 4.091ns (66.403%)  route 2.070ns (33.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  h_sync_reg_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.419     5.576 r  h_sync_reg_dly_reg/Q
                         net (fo=1, routed)           2.070     7.646    VGA_HS_O_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.672    11.317 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000    11.317    VGA_HS_O
    P19                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_sync_reg_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.027ns  (logic 3.959ns (65.696%)  route 2.067ns (34.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  v_sync_reg_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  v_sync_reg_dly_reg/Q
                         net (fo=1, routed)           2.067     7.681    VGA_VS_O_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.184 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000    11.184    VGA_VS_O
    R19                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.903ns  (logic 3.986ns (67.535%)  route 1.916ns (32.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           1.916     7.530    VGA_GREEN_O_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.060 r  VGA_GREEN_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.060    VGA_GREEN_O[3]
    D17                                                               r  VGA_GREEN_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.793ns  (logic 3.981ns (68.714%)  route 1.812ns (31.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  vga_blue_reg_reg[3]/Q
                         net (fo=1, routed)           1.812     7.420    VGA_BLUE_O_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.944 r  VGA_BLUE_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.944    VGA_BLUE_O[3]
    J18                                                               r  VGA_BLUE_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.785ns  (logic 3.977ns (68.744%)  route 1.808ns (31.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  vga_green_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  vga_green_reg_reg[0]/Q
                         net (fo=1, routed)           1.808     7.419    VGA_GREEN_O_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.940 r  VGA_GREEN_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.940    VGA_GREEN_O[0]
    J17                                                               r  VGA_GREEN_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.985ns (70.240%)  route 1.688ns (29.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           1.688     7.302    VGA_GREEN_O_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.831 r  VGA_GREEN_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.831    VGA_GREEN_O[2]
    G17                                                               r  VGA_GREEN_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.675ns  (logic 3.958ns (69.748%)  route 1.717ns (30.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           1.717     7.328    VGA_RED_O_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.831 r  VGA_RED_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.831    VGA_RED_O[3]
    N19                                                               r  VGA_RED_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 3.975ns (70.186%)  route 1.688ns (29.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  vga_blue_reg_reg[2]/Q
                         net (fo=1, routed)           1.688     7.296    VGA_BLUE_O_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.815 r  VGA_BLUE_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.815    VGA_BLUE_O[2]
    K18                                                               r  VGA_BLUE_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.975ns (70.345%)  route 1.676ns (29.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  vga_red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  vga_red_reg_reg[1]/Q
                         net (fo=1, routed)           1.676     7.290    VGA_RED_O_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.809 r  VGA_RED_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.809    VGA_RED_O[1]
    H19                                                               r  VGA_RED_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 3.961ns (70.320%)  route 1.672ns (29.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  vga_green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  vga_green_reg_reg[1]/Q
                         net (fo=1, routed)           1.672     7.285    VGA_GREEN_O_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.791 r  VGA_GREEN_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.791    VGA_GREEN_O[1]
    H17                                                               r  VGA_GREEN_O[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.648ns  (logic 1.366ns (82.860%)  route 0.283ns (17.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           0.283     1.899    VGA_RED_O_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.124 r  VGA_RED_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.124    VGA_RED_O[2]
    J19                                                               r  VGA_RED_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 1.366ns (82.679%)  route 0.286ns (17.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           0.286     1.904    VGA_RED_O_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.129 r  VGA_RED_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.129    VGA_RED_O[0]
    G19                                                               r  VGA_RED_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.661ns  (logic 1.338ns (80.549%)  route 0.323ns (19.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.471    CLK_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  vga_blue_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga_blue_reg_reg[0]/Q
                         net (fo=1, routed)           0.323     1.935    VGA_BLUE_O_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.132 r  VGA_BLUE_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.132    VGA_BLUE_O[0]
    N18                                                               r  VGA_BLUE_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.669ns  (logic 1.346ns (80.642%)  route 0.323ns (19.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga_blue_reg_reg[1]/Q
                         net (fo=1, routed)           0.323     1.937    VGA_BLUE_O_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.142 r  VGA_BLUE_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.142    VGA_BLUE_O[1]
    L18                                                               r  VGA_BLUE_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.348ns (80.666%)  route 0.323ns (19.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    CLK_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  vga_green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_green_reg_reg[1]/Q
                         net (fo=1, routed)           0.323     1.940    VGA_GREEN_O_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.147 r  VGA_GREEN_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.147    VGA_GREEN_O[1]
    H17                                                               r  VGA_GREEN_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.361ns (80.640%)  route 0.327ns (19.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  vga_red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga_red_reg_reg[1]/Q
                         net (fo=1, routed)           0.327     1.945    VGA_RED_O_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.165 r  VGA_RED_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.165    VGA_RED_O[1]
    H19                                                               r  VGA_RED_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.345ns (78.702%)  route 0.364ns (21.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           0.364     1.980    VGA_RED_O_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.184 r  VGA_RED_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.184    VGA_RED_O[3]
    N19                                                               r  VGA_RED_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.361ns (79.381%)  route 0.353ns (20.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga_blue_reg_reg[2]/Q
                         net (fo=1, routed)           0.353     1.968    VGA_BLUE_O_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.187 r  VGA_BLUE_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.187    VGA_BLUE_O[2]
    K18                                                               r  VGA_BLUE_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.371ns (79.503%)  route 0.353ns (20.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    CLK_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           0.353     1.971    VGA_GREEN_O_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.201 r  VGA_GREEN_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.201    VGA_GREEN_O[2]
    G17                                                               r  VGA_GREEN_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.363ns (77.875%)  route 0.387ns (22.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  vga_green_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga_green_reg_reg[0]/Q
                         net (fo=1, routed)           0.387     2.003    VGA_GREEN_O_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.225 r  VGA_GREEN_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.225    VGA_GREEN_O[0]
    J17                                                               r  VGA_GREEN_O[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_GREEN_I[1]
                            (input port)
  Destination:            vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.720ns  (logic 1.458ns (30.888%)  route 3.262ns (69.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  VGA_GREEN_I[1] (IN)
                         net (fo=0)                   0.000     0.000    VGA_GREEN_I[1]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_GREEN_I_IBUF[1]_inst/O
                         net (fo=1, routed)           3.262     4.720    VGA_GREEN_I_IBUF[1]
    SLICE_X0Y39          FDRE                                         r  vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517     4.858    CLK_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  vga_green_reg_reg[1]/C

Slack:                    inf
  Source:                 VGA_RED_I[3]
                            (input port)
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.462ns  (logic 1.469ns (32.915%)  route 2.993ns (67.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  VGA_RED_I[3] (IN)
                         net (fo=0)                   0.000     0.000    VGA_RED_I[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  VGA_RED_I_IBUF[3]_inst/O
                         net (fo=1, routed)           2.993     4.462    VGA_RED_I_IBUF[3]
    SLICE_X1Y37          FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.515     4.856    CLK_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  vga_red_reg_reg[3]/C

Slack:                    inf
  Source:                 VGA_GREEN_I[0]
                            (input port)
  Destination:            vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.407ns  (logic 1.464ns (33.215%)  route 2.943ns (66.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  VGA_GREEN_I[0] (IN)
                         net (fo=0)                   0.000     0.000    VGA_GREEN_I[0]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  VGA_GREEN_I_IBUF[0]_inst/O
                         net (fo=1, routed)           2.943     4.407    VGA_GREEN_I_IBUF[0]
    SLICE_X0Y37          FDRE                                         r  vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.515     4.856    CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  vga_green_reg_reg[0]/C

Slack:                    inf
  Source:                 VGA_RED_I[0]
                            (input port)
  Destination:            vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.385ns  (logic 1.456ns (33.210%)  route 2.929ns (66.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  VGA_RED_I[0] (IN)
                         net (fo=0)                   0.000     0.000    VGA_RED_I[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  VGA_RED_I_IBUF[0]_inst/O
                         net (fo=1, routed)           2.929     4.385    VGA_RED_I_IBUF[0]
    SLICE_X0Y41          FDRE                                         r  vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.518     4.859    CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  vga_red_reg_reg[0]/C

Slack:                    inf
  Source:                 VGA_RED_I[1]
                            (input port)
  Destination:            vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.352ns  (logic 1.455ns (33.436%)  route 2.897ns (66.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  VGA_RED_I[1] (IN)
                         net (fo=0)                   0.000     0.000    VGA_RED_I[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  VGA_RED_I_IBUF[1]_inst/O
                         net (fo=1, routed)           2.897     4.352    VGA_RED_I_IBUF[1]
    SLICE_X0Y41          FDRE                                         r  vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.518     4.859    CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  vga_red_reg_reg[1]/C

Slack:                    inf
  Source:                 VGA_GREEN_I[3]
                            (input port)
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.165ns  (logic 1.454ns (34.919%)  route 2.711ns (65.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  VGA_GREEN_I[3] (IN)
                         net (fo=0)                   0.000     0.000    VGA_GREEN_I[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  VGA_GREEN_I_IBUF[3]_inst/O
                         net (fo=1, routed)           2.711     4.165    VGA_GREEN_I_IBUF[3]
    SLICE_X0Y40          FDRE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517     4.858    CLK_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  vga_green_reg_reg[3]/C

Slack:                    inf
  Source:                 VGA_RED_I[2]
                            (input port)
  Destination:            vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 1.453ns (37.290%)  route 2.443ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  VGA_RED_I[2] (IN)
                         net (fo=0)                   0.000     0.000    VGA_RED_I[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  VGA_RED_I_IBUF[2]_inst/O
                         net (fo=1, routed)           2.443     3.896    VGA_RED_I_IBUF[2]
    SLICE_X1Y37          FDRE                                         r  vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.515     4.856    CLK_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  vga_red_reg_reg[2]/C

Slack:                    inf
  Source:                 VGA_GREEN_I[2]
                            (input port)
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.848ns  (logic 1.452ns (37.741%)  route 2.396ns (62.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  VGA_GREEN_I[2] (IN)
                         net (fo=0)                   0.000     0.000    VGA_GREEN_I[2]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  VGA_GREEN_I_IBUF[2]_inst/O
                         net (fo=1, routed)           2.396     3.848    VGA_GREEN_I_IBUF[2]
    SLICE_X0Y39          FDRE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517     4.858    CLK_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  vga_green_reg_reg[2]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[3]
                            (input port)
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.329ns  (logic 1.451ns (43.583%)  route 1.878ns (56.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  VGA_BLUE_I[3] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  VGA_BLUE_I_IBUF[3]_inst/O
                         net (fo=1, routed)           1.878     3.329    VGA_BLUE_I_IBUF[3]
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.512     4.853    CLK_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[3]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[2]
                            (input port)
  Destination:            vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.311ns  (logic 1.466ns (44.281%)  route 1.845ns (55.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  VGA_BLUE_I[2] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[2]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  VGA_BLUE_I_IBUF[2]_inst/O
                         net (fo=1, routed)           1.845     3.311    VGA_BLUE_I_IBUF[2]
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.512     4.853    CLK_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_BLUE_I[1]
                            (input port)
  Destination:            vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.218ns (24.677%)  route 0.665ns (75.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  VGA_BLUE_I[1] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  VGA_BLUE_I_IBUF[1]_inst/O
                         net (fo=1, routed)           0.665     0.883    VGA_BLUE_I_IBUF[1]
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[1]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[0]
                            (input port)
  Destination:            vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.227ns (24.059%)  route 0.716ns (75.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  VGA_BLUE_I[0] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[0]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  VGA_BLUE_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.716     0.943    VGA_BLUE_I_IBUF[0]
    SLICE_X0Y31          FDRE                                         r  vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.857     1.984    CLK_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  vga_blue_reg_reg[0]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[2]
                            (input port)
  Destination:            vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.234ns (23.960%)  route 0.743ns (76.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  VGA_BLUE_I[2] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  VGA_BLUE_I_IBUF[2]_inst/O
                         net (fo=1, routed)           0.743     0.977    VGA_BLUE_I_IBUF[2]
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[2]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[3]
                            (input port)
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.219ns (21.547%)  route 0.797ns (78.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  VGA_BLUE_I[3] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  VGA_BLUE_I_IBUF[3]_inst/O
                         net (fo=1, routed)           0.797     1.016    VGA_BLUE_I_IBUF[3]
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg_reg[3]/C

Slack:                    inf
  Source:                 VGA_GREEN_I[2]
                            (input port)
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.220ns (16.857%)  route 1.087ns (83.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  VGA_GREEN_I[2] (IN)
                         net (fo=0)                   0.000     0.000    VGA_GREEN_I[2]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  VGA_GREEN_I_IBUF[2]_inst/O
                         net (fo=1, routed)           1.087     1.307    VGA_GREEN_I_IBUF[2]
    SLICE_X0Y39          FDRE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.991    CLK_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  vga_green_reg_reg[2]/C

Slack:                    inf
  Source:                 VGA_RED_I[2]
                            (input port)
  Destination:            vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.221ns (16.331%)  route 1.132ns (83.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  VGA_RED_I[2] (IN)
                         net (fo=0)                   0.000     0.000    VGA_RED_I[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  VGA_RED_I_IBUF[2]_inst/O
                         net (fo=1, routed)           1.132     1.353    VGA_RED_I_IBUF[2]
    SLICE_X1Y37          FDRE                                         r  vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.989    CLK_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  vga_red_reg_reg[2]/C

Slack:                    inf
  Source:                 VGA_GREEN_I[3]
                            (input port)
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.223ns (14.737%)  route 1.288ns (85.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  VGA_GREEN_I[3] (IN)
                         net (fo=0)                   0.000     0.000    VGA_GREEN_I[3]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  VGA_GREEN_I_IBUF[3]_inst/O
                         net (fo=1, routed)           1.288     1.510    VGA_GREEN_I_IBUF[3]
    SLICE_X0Y40          FDRE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.865     1.992    CLK_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  vga_green_reg_reg[3]/C

Slack:                    inf
  Source:                 VGA_RED_I[1]
                            (input port)
  Destination:            vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.587ns  (logic 0.223ns (14.067%)  route 1.364ns (85.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  VGA_RED_I[1] (IN)
                         net (fo=0)                   0.000     0.000    VGA_RED_I[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  VGA_RED_I_IBUF[1]_inst/O
                         net (fo=1, routed)           1.364     1.587    VGA_RED_I_IBUF[1]
    SLICE_X0Y41          FDRE                                         r  vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.865     1.992    CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  vga_red_reg_reg[1]/C

Slack:                    inf
  Source:                 VGA_RED_I[0]
                            (input port)
  Destination:            vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.224ns (14.053%)  route 1.372ns (85.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  VGA_RED_I[0] (IN)
                         net (fo=0)                   0.000     0.000    VGA_RED_I[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  VGA_RED_I_IBUF[0]_inst/O
                         net (fo=1, routed)           1.372     1.596    VGA_RED_I_IBUF[0]
    SLICE_X0Y41          FDRE                                         r  vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.865     1.992    CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  vga_red_reg_reg[0]/C

Slack:                    inf
  Source:                 VGA_GREEN_I[0]
                            (input port)
  Destination:            vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.232ns (14.309%)  route 1.388ns (85.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  VGA_GREEN_I[0] (IN)
                         net (fo=0)                   0.000     0.000    VGA_GREEN_I[0]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  VGA_GREEN_I_IBUF[0]_inst/O
                         net (fo=1, routed)           1.388     1.620    VGA_GREEN_I_IBUF[0]
    SLICE_X0Y37          FDRE                                         r  vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.989    CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  vga_green_reg_reg[0]/C





