--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml RAM.twx RAM.ncd -o RAM.twr RAM.pcf

Design file:              RAM.ncd
Physical constraint file: RAM.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ADDR<0>     |    6.324(R)|    1.222(R)|CLK_BUFGP         |   0.000|
ADDR<1>     |    5.779(R)|    1.262(R)|CLK_BUFGP         |   0.000|
ADDR<2>     |    5.622(R)|    0.858(R)|CLK_BUFGP         |   0.000|
ADDR<3>     |    5.490(R)|    1.286(R)|CLK_BUFGP         |   0.000|
ADDR<4>     |    3.414(R)|    1.267(R)|CLK_BUFGP         |   0.000|
ADDR<5>     |    3.938(R)|    0.193(R)|CLK_BUFGP         |   0.000|
ADDR<6>     |    3.585(R)|    0.173(R)|CLK_BUFGP         |   0.000|
ADDR<7>     |    3.630(R)|    0.505(R)|CLK_BUFGP         |   0.000|
Din<0>      |    0.555(R)|    1.126(R)|CLK_BUFGP         |   0.000|
Din<1>      |    0.870(R)|    1.066(R)|CLK_BUFGP         |   0.000|
Din<2>      |    0.332(R)|    1.353(R)|CLK_BUFGP         |   0.000|
Din<3>      |    1.196(R)|    0.990(R)|CLK_BUFGP         |   0.000|
Din<4>      |    0.710(R)|    1.464(R)|CLK_BUFGP         |   0.000|
Din<5>      |    1.019(R)|    0.968(R)|CLK_BUFGP         |   0.000|
Din<6>      |    0.872(R)|    0.883(R)|CLK_BUFGP         |   0.000|
Din<7>      |    1.111(R)|    1.068(R)|CLK_BUFGP         |   0.000|
Din<8>      |    0.130(R)|    1.542(R)|CLK_BUFGP         |   0.000|
Din<9>      |    0.295(R)|    1.481(R)|CLK_BUFGP         |   0.000|
EN          |    4.505(R)|    0.341(R)|CLK_BUFGP         |   0.000|
WE          |    4.700(R)|   -0.290(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Dout<0>     |    7.102(R)|CLK_BUFGP         |   0.000|
Dout<1>     |    7.148(R)|CLK_BUFGP         |   0.000|
Dout<2>     |    7.458(R)|CLK_BUFGP         |   0.000|
Dout<3>     |    7.149(R)|CLK_BUFGP         |   0.000|
Dout<4>     |    7.463(R)|CLK_BUFGP         |   0.000|
Dout<5>     |    7.144(R)|CLK_BUFGP         |   0.000|
Dout<6>     |    7.102(R)|CLK_BUFGP         |   0.000|
Dout<7>     |    7.080(R)|CLK_BUFGP         |   0.000|
Dout<8>     |    7.094(R)|CLK_BUFGP         |   0.000|
Dout<9>     |    7.092(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.753|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
EN             |Dout<0>        |    7.370|
EN             |Dout<1>        |    7.585|
EN             |Dout<2>        |    7.122|
EN             |Dout<3>        |    6.846|
EN             |Dout<4>        |    6.856|
EN             |Dout<5>        |    6.327|
EN             |Dout<6>        |    5.943|
EN             |Dout<7>        |    6.302|
EN             |Dout<8>        |    5.912|
EN             |Dout<9>        |    6.482|
WE             |Dout<0>        |    8.164|
WE             |Dout<1>        |    8.379|
WE             |Dout<2>        |    7.916|
WE             |Dout<3>        |    7.640|
WE             |Dout<4>        |    7.650|
WE             |Dout<5>        |    7.121|
WE             |Dout<6>        |    6.737|
WE             |Dout<7>        |    7.096|
WE             |Dout<8>        |    6.706|
WE             |Dout<9>        |    7.276|
---------------+---------------+---------+


Analysis completed Sun Apr 30 08:15:33 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



