;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB 20, 90
	SUB @121, 103
	SUB 7, <-440
	SUB @120, 6
	SUB @120, 6
	SUB @120, 6
	SUB @121, 103
	SUB @121, 103
	ADD -10, 30
	SLT @300, 68
	SLT @300, 68
	SPL 0, #2
	DJN -1, @-20
	DJN -1, @-20
	ADD 200, 60
	MOV 0, <-20
	SUB <0, <900
	SUB 127, 800
	SUB @127, 106
	SUB #0, <600
	SUB 127, 800
	MOV 0, <-20
	ADD 200, 60
	JMN 0, -21
	SUB 0, 100
	DJN -1, @-20
	SUB 72, @400
	JMN 0, -21
	SUB 127, 800
	CMP 127, 800
	CMP 7, <-440
	SUB 72, @400
	SUB @127, 106
	SPL -0, 600
	CMP @127, 700
	CMP @127, 700
	SPL -0, 600
	SPL 0, #2
	SPL 0, #2
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #2
	SUB @121, 103
	MOV -7, <-20
