{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644954243856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644954243856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 15 11:44:03 2022 " "Processing started: Tue Feb 15 11:44:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644954243856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644954243856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5Part4 -c Lab5Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5Part4 -c Lab5Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644954243856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644954244171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644954244171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_disp-encoding " "Found design unit 1: sevenseg_disp-encoding" {  } { { "sevenseg_disp.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Lab 5/Lab5Part4/sevenseg_disp.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644954249848 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_disp " "Found entity 1: sevenseg_disp" {  } { { "sevenseg_disp.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Lab 5/Lab5Part4/sevenseg_disp.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644954249848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644954249848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter " "Found design unit 1: counter-counter" {  } { { "counter.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Lab 5/Lab5Part4/counter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644954249848 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Lab 5/Lab5Part4/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644954249848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644954249848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-RTL " "Found design unit 1: clock_divider-RTL" {  } { { "clock_divider.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Lab 5/Lab5Part4/clock_divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644954249864 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Lab 5/Lab5Part4/clock_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644954249864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644954249864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_diagram " "Found entity 1: Block_diagram" {  } { { "Block_diagram.bdf" "" { Schematic "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Lab 5/Lab5Part4/Block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644954249864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644954249864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block_diagram " "Elaborating entity \"Block_diagram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644954249879 ""}
{ "Error" "EGDFX_NO_NAME_FOUND_FOR_BUS" "" "Can't find name for bus" {  } { { "Block_diagram.bdf" "" { Schematic "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Lab 5/Lab5Part4/Block_diagram.bdf" { { 392 880 880 432 "" "" } { 352 880 880 392 "" "" } { 312 880 880 352 "" "" } { 192 880 880 232 "" "" } { 232 880 880 272 "" "" } { 280 864 880 280 "" "" } { 272 880 880 280 "" "" } { 280 880 880 312 "" "" } { 176 880 933 193 "output\[0\]" "" } { 216 880 933 233 "output\[1\]" "" } { 256 880 933 273 "output\[2\]" "" } { 296 880 933 313 "output\[3\]" "" } { 336 880 933 353 "output\[4\]" "" } { 376 880 933 393 "output\[5\]" "" } { 416 880 933 433 "output\[6\]" "" } } } }  } 0 275033 "Can't find name for bus" 0 0 "Analysis & Synthesis" 0 -1 1644954249879 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644954249879 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644954249957 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 15 11:44:09 2022 " "Processing ended: Tue Feb 15 11:44:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644954249957 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644954249957 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644954249957 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644954249957 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644954250538 ""}
