{"Source Block": ["oh/src/common/hdl/oh_rsync.v@18:26@HdlStmAssign", "     if(!nrst_in)\n       sync_pipe[PS-1:0] <= 1'b0;\n     else\n       sync_pipe[PS-1:0] <= {sync_pipe[PS-2:0],1'b1};\t      \n   \n   assign nrst_out = sync_pipe[PS-1];\n   \t\t    \t\nendmodule // oh_rsync\n\n"], "Clone Blocks": [["oh/src/common/hdl/oh_rsync.v@12:26", "    output nrst_out\n    );\n  \n   reg [PS-1:0] sync_pipe;\n   \n   always @ (posedge clk or negedge nrst_in)\t\t \n     if(!nrst_in)\n       sync_pipe[PS-1:0] <= 1'b0;\n     else\n       sync_pipe[PS-1:0] <= {sync_pipe[PS-2:0],1'b1};\t      \n   \n   assign nrst_out = sync_pipe[PS-1];\n   \t\t    \t\nendmodule // oh_rsync\n\n"]], "Diff Content": {"Delete": [[23, "   assign nrst_out = sync_pipe[PS-1];\n"]], "Add": [[23, "   generate\n"], [23, "      if(ASIC)\t\n"], [23, "\tbegin : g0\n"], [23, "\t   asic_rsync asic_rsync (.clk(clk),\n"], [23, "\t\t\t\t  .nrst_in(nrst_in),\n"], [23, "\t\t\t\t  .nrst_out(nrst_out));\n"], [23, "\tend\n"], [23, "      else\n"], [23, "\tbegin :g0\n"], [23, "\t   reg [PS-1:0] sync_pipe;   \n"], [23, "\t   always @ (posedge clk or negedge nrst_in)\t\t \n"], [23, "\t     if(!nrst_in)\n"], [23, "\t       sync_pipe[PS-1:0] <= 1'b0;\n"], [23, "\t     else\n"], [23, "\t       sync_pipe[PS-1:0] <= {sync_pipe[PS-2:0],1'b1};\t      \t      \n"], [23, "\t   assign nrst_out = sync_pipe[PS-1];\n"], [23, "\tend\n"], [23, "   endgenerate\n"]]}}