m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/busController/test/busControllerTestbench
vbusController
Z1 !s110 1697214806
!i10b 1
!s100 0NkCI_0R?3X:JLZ8FF>4G1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IKfhfV<Bcbd0PGaHBdN=zc2
R0
w1697214802
8C:/Users/Duncan/git/ForthCPU/busController/source/busController.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busController.v
!i122 77
L0 9 73
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1697214806.000000
!s107 C:\Users\Duncan\git\ForthCPU\busController\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
nbus@controller
vbusControllerTests
R1
!i10b 1
!s100 ]GGKOWca<B0c9RfOmgelQ1
R2
IQ[mK3F[EbdVTcz88FWHAh0
R0
w1697214345
8C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v
FC:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v
!i122 79
L0 5 223
R3
R4
r1
!s85 0
31
R5
!s107 C:\Users\Duncan\git\ForthCPU\busController\test\..\..\testSetup.v|C:\Users\Duncan\git\ForthCPU\busController\test\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v|
!s101 -O0
!i113 1
R6
R7
nbus@controller@tests
vinstructionPhaseDecoder
R1
!i10b 1
!s100 5@l3U>EnGM<Tm=5AmbCNG3
R2
I0RX>>[GE;^956EMkLNEHG0
R0
w1695665975
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 78
L0 3 63
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@phase@decoder
