Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Wed Feb 24 15:36:18 2021
| Host              : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing -file ./report/myproject_timing_synth.rpt
| Design            : myproject
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/tmpmult_168_V_product_fu_4236/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/p/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/res_2_V_write_assig_reg_3145_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 1.417ns (44.364%)  route 1.777ns (55.636%))
  Logic Levels:           13  (CARRY8=5 LUT3=4 LUT4=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25215, unset)        0.000     0.000    Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/tmpmult_168_V_product_fu_4236/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/p/CLK
                         DSP_OUTPUT                                   r  Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/tmpmult_168_V_product_fu_4236/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/p/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[10])
                                                      0.193     0.193 r  Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/tmpmult_168_V_product_fu_4236/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/p/DSP_OUTPUT_INST/P[10]
                         net (fo=2, unplaced)         0.206     0.399    Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/tmpmult_175_V_product_fu_4278/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/ap_CS_fsm_reg[1]_0[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     0.469 r  Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/tmpmult_175_V_product_fu_4278/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/res_2_V_write_assig_reg_3145[15]_i_580/O
                         net (fo=2, unplaced)         0.217     0.686    Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/tmpmult_175_V_product_fu_4278/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/res_2_V_write_assig_reg_3145[15]_i_580_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.037     0.723 r  Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/tmpmult_175_V_product_fu_4278/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/res_2_V_write_assig_reg_3145[15]_i_587/O
                         net (fo=1, unplaced)         0.023     0.746    Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/tmpmult_175_V_product_fu_4278/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/res_2_V_write_assig_reg_3145[15]_i_587_n_0
                         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.117     0.863 r  Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/tmpmult_175_V_product_fu_4278/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/res_2_V_write_assig_reg_3145_reg[15]_i_410/O[2]
                         net (fo=2, unplaced)         0.201     1.064    Loop_6_proc_U0_n_1302
                         LUT3 (Prop_LUT3_I0_O)        0.111     1.175 r  res_2_V_write_assig_reg_3145[15]_i_195/O
                         net (fo=2, unplaced)         0.212     1.387    res_2_V_write_assig_reg_3145[15]_i_195_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.037     1.424 r  res_2_V_write_assig_reg_3145[15]_i_202/O
                         net (fo=1, unplaced)         0.032     1.456    res_2_V_write_assig_reg_3145[15]_i_202_n_0
                         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.184     1.640 r  res_2_V_write_assig_reg_3145_reg[15]_i_117/O[5]
                         net (fo=2, unplaced)         0.171     1.811    res_2_V_write_assig_reg_3145_reg[15]_i_117_n_10
                         LUT3 (Prop_LUT3_I1_O)        0.105     1.916 r  res_2_V_write_assig_reg_3145[15]_i_69/O
                         net (fo=2, unplaced)         0.216     2.132    res_2_V_write_assig_reg_3145[15]_i_69_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.037     2.169 r  res_2_V_write_assig_reg_3145[15]_i_76/O
                         net (fo=1, unplaced)         0.023     2.192    res_2_V_write_assig_reg_3145[15]_i_76_n_0
                         CARRY8 (Prop_CARRY8_S[6]_CO[7])
                                                      0.124     2.316 r  res_2_V_write_assig_reg_3145_reg[15]_i_20/CO[7]
                         net (fo=1, unplaced)         0.005     2.321    res_2_V_write_assig_reg_3145_reg[15]_i_20_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     2.388 r  res_2_V_write_assig_reg_3145_reg[15]_i_17/O[2]
                         net (fo=2, unplaced)         0.201     2.589    Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/ap_CS_fsm_reg[1]_13[2]
                         LUT3 (Prop_LUT3_I0_O)        0.111     2.700 r  Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/res_2_V_write_assig_reg_3145[15]_i_5/O
                         net (fo=2, unplaced)         0.212     2.912    Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/res_2_V_write_assig_reg_3145[15]_i_5_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.037     2.949 r  Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/res_2_V_write_assig_reg_3145[15]_i_13/O
                         net (fo=1, unplaced)         0.032     2.981    Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/res_2_V_write_assig_reg_3145[15]_i_13_n_0
                         CARRY8 (Prop_CARRY8_S[3]_O[7])
                                                      0.187     3.168 r  Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/res_2_V_write_assig_reg_3145_reg[15]_i_1/O[7]
                         net (fo=1, unplaced)         0.026     3.194    Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/acc_2_V_fu_13291_p2[15]
                         FDRE                                         r  Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/res_2_V_write_assig_reg_3145_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=25215, unset)        0.000     5.000    Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/ap_clk
                         FDRE                                         r  Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/res_2_V_write_assig_reg_3145_reg[15]/C
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         FDRE (Setup_FDRE_C_D)        0.025     4.990    Loop_6_proc_U0/grp_dense_large_stream_fu_545/grp_dense_large_2_fu_690/res_2_V_write_assig_reg_3145_reg[15]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                  1.796    




