INFO: [VRFC 10-163] Analyzing VHDL file "D:/XilinxProjekty/StopwatchV3/StopwatchV3.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/XilinxProjekty/StopwatchV3/StopwatchV3.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/XilinxProjekty/StopwatchV3/StopwatchV3.srcs/sim_1/new/sim_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_1_tb'
