---
layout:     post
title:      PTSS 2021
subtitle:   A Practical Tile Size Selection Model for Affine Loop Nests
date:       2025-03-02
author:     Treaseven
header-img: img/bg18.jpg
catalog: true
tags:
    - compilers
    - Loop tiling
    - Locality
    - Polyhedral compilation
---

### Motivation
现象：
1. 小的循环分块会导致缓存利用率低
2. 大的循环分块会导致计算的缓存不命中或者在一些情况会导致所有核的不高效工作
现在确定分块大小都是采用自动调优方法而不是一个通用分块大小选择模型


### Tile size selection model
***tile size calculation***


<img width="500" height="300" src="../img/post-ptss-algorithm-computetilesize.png"/>

***intra-tile optimization***


<img width="500" height="300" src="../img/post-ptss-algorithm-intratileoptimize.png">

***tiling and parallelism***


### Evaluation 

<img width="1000" height="800" src="../img/post-ptss-execution-time.png"/>


<img width="1000" height="800" src="../img/post-ptss-benchmarks.png"/>

### Reference
[A Practical Tile Size Selection Model for Affine Loop Nests](https://dl.acm.org/doi/pdf/10.1145/3447818.3462213)