VERILOG_SOURCES += \
    ./rdl-rtl/*.sv \

include ../tests.mak
