{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570435766667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570435766676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 02:09:26 2019 " "Processing started: Mon Oct 07 02:09:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570435766676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570435766676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_top -c Lab1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_top -c Lab1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570435766676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570435767669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570435767669 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var sevensegcall2.v(18) " "Verilog HDL Declaration warning at sevensegcall2.v(18): \"var\" is SystemVerilog-2005 keyword" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 18 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1570435779512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegcall2 " "Found entity 1: sevensegcall2" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570435779515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570435779515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegcall " "Found entity 1: sevensegcall" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570435779522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570435779522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../Source/sevenseg2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570435779530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570435779530 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "sevenseg sevenseg.v(1) " "Verilog HDL error at sevenseg.v(1): module \"sevenseg\" cannot be declared more than once" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1570435779536 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sevenseg sevenseg2.v(1) " "HDL info at sevenseg2.v(1): see declaration for object \"sevenseg\"" {  } { { "../Source/sevenseg2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg2.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570435779537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570435779537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/led_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/led_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_switch " "Found entity 1: led_switch" {  } { { "../Source/led_switch.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/led_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570435779545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570435779545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/lab1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/lab1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_top " "Found entity 1: Lab1_top" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570435779553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570435779553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design2_top " "Found entity 1: Design2_top" {  } { { "../Source/Design2_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design2_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570435779561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570435779561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_top " "Found entity 1: Design1_top" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design1_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570435779568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570435779568 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570435779692 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 07 02:09:39 2019 " "Processing ended: Mon Oct 07 02:09:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570435779692 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570435779692 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570435779692 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570435779692 ""}
