$date
	Fri Apr  5 12:22:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dflip_tb $end
$var wire 1 ! dout $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ res $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ res $end
$var reg 1 ! dout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
0"
0!
$end
#4
0$
#5
1"
#10
1!
0"
#12
0#
#15
1"
#20
0"
1#
#23
0#
#25
1"
#30
0!
0"
#34
