// Seed: 2966096307
module module_0;
  reg id_1;
  always_latch begin
    if (1'b0) begin
      id_1 <= 1'b0;
    end
    wait (id_1);
  end
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output tri1 id_2,
    input tri1 id_3,
    output wor id_4,
    output supply1 id_5,
    output supply0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input wire id_9,
    input tri0 id_10
);
  assign id_5 = 1;
  module_0();
endmodule
