,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_128_16_16:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/X_ADDRESS_IN<2:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/Y_ADDRESS_IN<3:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/Z_BUS<15:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_IN<1:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_IN<17:32>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<9>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<10>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<9>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<11>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<10>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<12>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<11>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<13>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<12>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<14>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<13>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<15>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<14>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/SA_VO<16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/net1<15>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<9>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<10>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<11>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<12>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<13>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<14>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/Z_SA<15>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<111>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<110>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<109>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<108>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<107>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<106>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<105>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<104>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<103>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<102>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<101>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<100>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<99>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<98>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<97>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/P<96>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<112>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<111>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<110>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<109>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<108>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<107>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<106>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<105>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<104>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<103>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<102>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<101>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<100>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<99>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<98>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,/TOP/RRAM_ANALOG/N<97>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_16:1,READ_2,,15,,,,11,15,,15,,15,,11,,15
THESIS:TB_TOP_128_16_16:1,WRITE_1_15,< -2.31,-3.09,"< (-0.7 * VAR(""VDDW""))",,pass,-3.16,-2.961,< -2.31,-3.127,< -2.31,-3.088,< -2.31,-2.961,< -2.31,-3.16
THESIS:TB_TOP_128_16_16:1,WRITE_1_14,> 2.31,2.6,"> (0.7 * VAR(""VDDW""))",,pass,2.549,2.638,> 2.31,2.619,> 2.31,2.572,> 2.31,2.549,> 2.31,2.638
THESIS:TB_TOP_128_16_16:1,WRITE_1_13,< -2.31,-3.072,"< (-0.7 * VAR(""VDDW""))",,pass,-3.156,-2.915,< -2.31,-3.114,< -2.31,-3.065,< -2.31,-2.915,< -2.31,-3.156
THESIS:TB_TOP_128_16_16:1,WRITE_1_12,> 2.31,2.601,"> (0.7 * VAR(""VDDW""))",,pass,2.545,2.638,> 2.31,2.62,> 2.31,2.567,> 2.31,2.545,> 2.31,2.638
THESIS:TB_TOP_128_16_16:1,WRITE_1_11,< -2.31,-3.072,"< (-0.7 * VAR(""VDDW""))",,pass,-3.156,-2.916,< -2.31,-3.114,< -2.31,-3.066,< -2.31,-2.916,< -2.31,-3.156
THESIS:TB_TOP_128_16_16:1,WRITE_1_10,> 2.31,2.601,"> (0.7 * VAR(""VDDW""))",,pass,2.546,2.638,> 2.31,2.62,> 2.31,2.567,> 2.31,2.546,> 2.31,2.638
THESIS:TB_TOP_128_16_16:1,WRITE_1_9,< -2.31,-3.074,"< (-0.7 * VAR(""VDDW""))",,pass,-3.158,-2.918,< -2.31,-3.115,< -2.31,-3.068,< -2.31,-2.918,< -2.31,-3.158
THESIS:TB_TOP_128_16_16:1,WRITE_1_8,> 2.31,2.602,"> (0.7 * VAR(""VDDW""))",,pass,2.546,2.639,> 2.31,2.621,> 2.31,2.567,> 2.31,2.546,> 2.31,2.639
THESIS:TB_TOP_128_16_16:1,WRITE_1_7,< -2.31,-3.075,"< (-0.7 * VAR(""VDDW""))",,pass,-3.16,-2.921,< -2.31,-3.117,< -2.31,-3.069,< -2.31,-2.921,< -2.31,-3.16
THESIS:TB_TOP_128_16_16:1,WRITE_1_6,> 2.31,2.602,"> (0.7 * VAR(""VDDW""))",,pass,2.546,2.64,> 2.31,2.621,> 2.31,2.574,> 2.31,2.546,> 2.31,2.64
THESIS:TB_TOP_128_16_16:1,WRITE_1_5,< -2.31,-3.079,"< (-0.7 * VAR(""VDDW""))",,pass,-3.163,-2.924,< -2.31,-3.12,< -2.31,-3.072,< -2.31,-2.924,< -2.31,-3.163
THESIS:TB_TOP_128_16_16:1,WRITE_1_4,> 2.31,2.603,"> (0.7 * VAR(""VDDW""))",,pass,2.546,2.64,> 2.31,2.622,> 2.31,2.574,> 2.31,2.546,> 2.31,2.64
THESIS:TB_TOP_128_16_16:1,WRITE_1_3,< -2.31,-3.082,"< (-0.7 * VAR(""VDDW""))",,pass,-3.167,-2.928,< -2.31,-3.123,< -2.31,-3.077,< -2.31,-2.928,< -2.31,-3.167
THESIS:TB_TOP_128_16_16:1,WRITE_1_2,> 2.31,2.603,"> (0.7 * VAR(""VDDW""))",,pass,2.549,2.641,> 2.31,2.622,> 2.31,2.575,> 2.31,2.549,> 2.31,2.641
THESIS:TB_TOP_128_16_16:1,WRITE_1_1,< -2.31,-3.087,"< (-0.7 * VAR(""VDDW""))",,pass,-3.173,-2.937,< -2.31,-3.126,< -2.31,-3.083,< -2.31,-2.937,< -2.31,-3.173
THESIS:TB_TOP_128_16_16:1,WRITE_1_0,> 2.31,2.61,"> (0.7 * VAR(""VDDW""))",,pass,2.548,2.645,> 2.31,2.629,> 2.31,2.584,> 2.31,2.548,> 2.31,2.645
THESIS:TB_TOP_128_16_16:1,WRITE_2_15,> 2.31,2.604,"> (0.7 * VAR(""VDDW""))",,pass,2.545,2.639,> 2.31,2.623,> 2.31,2.58,> 2.31,2.545,> 2.31,2.639
THESIS:TB_TOP_128_16_16:1,WRITE_2_14,< -2.31,-3.075,"< (-0.7 * VAR(""VDDW""))",,pass,-3.153,-2.873,< -2.31,-3.122,< -2.31,-3.07,< -2.31,-2.873,< -2.31,-3.153
THESIS:TB_TOP_128_16_16:1,WRITE_2_13,> 2.31,2.598,"> (0.7 * VAR(""VDDW""))",,pass,2.538,2.633,> 2.31,2.619,> 2.31,2.571,> 2.31,2.538,> 2.31,2.633
THESIS:TB_TOP_128_16_16:1,WRITE_2_12,< -2.31,-3.076,"< (-0.7 * VAR(""VDDW""))",,pass,-3.153,-2.862,< -2.31,-3.123,< -2.31,-3.066,< -2.31,-2.862,< -2.31,-3.153
THESIS:TB_TOP_128_16_16:1,WRITE_2_11,> 2.31,2.598,"> (0.7 * VAR(""VDDW""))",,pass,2.537,2.634,> 2.31,2.62,> 2.31,2.571,> 2.31,2.537,> 2.31,2.634
THESIS:TB_TOP_128_16_16:1,WRITE_2_10,< -2.31,-3.077,"< (-0.7 * VAR(""VDDW""))",,pass,-3.154,-2.866,< -2.31,-3.124,< -2.31,-3.068,< -2.31,-2.866,< -2.31,-3.154
THESIS:TB_TOP_128_16_16:1,WRITE_2_9,> 2.31,2.598,"> (0.7 * VAR(""VDDW""))",,pass,2.538,2.635,> 2.31,2.62,> 2.31,2.572,> 2.31,2.538,> 2.31,2.635
THESIS:TB_TOP_128_16_16:1,WRITE_2_8,< -2.31,-3.079,"< (-0.7 * VAR(""VDDW""))",,pass,-3.156,-2.871,< -2.31,-3.126,< -2.31,-3.071,< -2.31,-2.871,< -2.31,-3.156
THESIS:TB_TOP_128_16_16:1,WRITE_2_7,> 2.31,2.599,"> (0.7 * VAR(""VDDW""))",,pass,2.538,2.636,> 2.31,2.621,> 2.31,2.573,> 2.31,2.538,> 2.31,2.636
THESIS:TB_TOP_128_16_16:1,WRITE_2_6,< -2.31,-3.081,"< (-0.7 * VAR(""VDDW""))",,pass,-3.158,-2.875,< -2.31,-3.128,< -2.31,-3.074,< -2.31,-2.875,< -2.31,-3.158
THESIS:TB_TOP_128_16_16:1,WRITE_2_5,> 2.31,2.599,"> (0.7 * VAR(""VDDW""))",,pass,2.539,2.637,> 2.31,2.622,> 2.31,2.574,> 2.31,2.539,> 2.31,2.637
THESIS:TB_TOP_128_16_16:1,WRITE_2_4,< -2.31,-3.084,"< (-0.7 * VAR(""VDDW""))",,pass,-3.162,-2.88,< -2.31,-3.131,< -2.31,-3.077,< -2.31,-2.88,< -2.31,-3.162
THESIS:TB_TOP_128_16_16:1,WRITE_2_3,> 2.31,2.601,"> (0.7 * VAR(""VDDW""))",,pass,2.54,2.637,> 2.31,2.623,> 2.31,2.575,> 2.31,2.54,> 2.31,2.637
THESIS:TB_TOP_128_16_16:1,WRITE_2_2,< -2.31,-3.088,"< (-0.7 * VAR(""VDDW""))",,pass,-3.165,-2.888,< -2.31,-3.135,< -2.31,-3.083,< -2.31,-2.888,< -2.31,-3.165
THESIS:TB_TOP_128_16_16:1,WRITE_2_1,> 2.31,2.6,"> (0.7 * VAR(""VDDW""))",,pass,2.544,2.639,> 2.31,2.623,> 2.31,2.576,> 2.31,2.544,> 2.31,2.639
THESIS:TB_TOP_128_16_16:1,WRITE_2_0,< -2.31,-3.109,"< (-0.7 * VAR(""VDDW""))",,pass,-3.176,-2.957,< -2.31,-3.15,< -2.31,-3.11,< -2.31,-2.957,< -2.31,-3.176
THESIS:TB_TOP_128_16_16:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1_1,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1_3,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1_5,,1.799,< 0.3,,fail,-36.68e-6,1.799,,1.799,,1.799,,-36.68e-6,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1_7,,1.799,< 0.3,,fail,-8.168e-6,1.799,,1.799,,1.799,,-8.168e-6,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1_8,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1_9,,1.799,< 0.3,,fail,-4.739e-6,1.799,,1.799,,1.799,,-4.739e-6,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1_10,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1_11,,1.799,< 0.3,,fail,-7.769e-6,1.799,,1.799,,1.799,,-7.769e-6,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1_12,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1_13,,1.799,< 0.3,,fail,-77e-6,1.799,,1.799,,1.799,,-77e-6,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1_14,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1_15,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_0,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_2,,1.799,< 0.3,,fail,8.621e-6,1.799,,1.799,,1.799,,8.621e-6,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_4,,1.799,< 0.3,,fail,4.403e-6,1.799,,1.799,,1.799,,4.403e-6,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_6,,1.799,< 0.3,,fail,52.87e-6,1.799,,1.799,,1.799,,52.87e-6,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_8,,1.799,< 0.3,,fail,43.08e-6,1.799,,1.799,,1.799,,43.08e-6,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_9,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_10,,1.799,< 0.3,,fail,43.15e-6,1.799,,1.799,,1.799,,43.15e-6,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_11,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_12,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_13,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_14,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_2_15,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_16:1,READ_1,,15,,,,15,15,,15,,15,,15,,15

