
HydroC_CO2_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8f8  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000708  0800aae8  0800aae8  0001aae8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1f0  0800b1f0  00020200  2**0
                  CONTENTS
  4 .ARM          00000008  0800b1f0  0800b1f0  0001b1f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b1f8  0800b1f8  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b1f8  0800b1f8  0001b1f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b1fc  0800b1fc  0001b1fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800b200  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005c94  20000200  0800b400  00020200  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20005e94  0800b400  00025e94  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014c64  00000000  00000000  00020229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a44  00000000  00000000  00034e8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e8  00000000  00000000  000388d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001360  00000000  00000000  00039dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002324f  00000000  00000000  0003b120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000170ad  00000000  00000000  0005e36f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c56a2  00000000  00000000  0007541c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013aabe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a08  00000000  00000000  0013ab10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000200 	.word	0x20000200
 800020c:	00000000 	.word	0x00000000
 8000210:	0800aad0 	.word	0x0800aad0

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000204 	.word	0x20000204
 800022c:	0800aad0 	.word	0x0800aad0

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2uiz>:
 8000b18:	004a      	lsls	r2, r1, #1
 8000b1a:	d211      	bcs.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d211      	bcs.n	8000b46 <__aeabi_d2uiz+0x2e>
 8000b22:	d50d      	bpl.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d40e      	bmi.n	8000b4c <__aeabi_d2uiz+0x34>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_d2uiz+0x3a>
 8000b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0000 	mov.w	r0, #0
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__gesf2>:
 8000bf8:	f04f 3cff 	mov.w	ip, #4294967295
 8000bfc:	e006      	b.n	8000c0c <__cmpsf2+0x4>
 8000bfe:	bf00      	nop

08000c00 <__lesf2>:
 8000c00:	f04f 0c01 	mov.w	ip, #1
 8000c04:	e002      	b.n	8000c0c <__cmpsf2+0x4>
 8000c06:	bf00      	nop

08000c08 <__cmpsf2>:
 8000c08:	f04f 0c01 	mov.w	ip, #1
 8000c0c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000c10:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000c14:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c18:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c1c:	bf18      	it	ne
 8000c1e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c22:	d011      	beq.n	8000c48 <__cmpsf2+0x40>
 8000c24:	b001      	add	sp, #4
 8000c26:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000c2a:	bf18      	it	ne
 8000c2c:	ea90 0f01 	teqne	r0, r1
 8000c30:	bf58      	it	pl
 8000c32:	ebb2 0003 	subspl.w	r0, r2, r3
 8000c36:	bf88      	it	hi
 8000c38:	17c8      	asrhi	r0, r1, #31
 8000c3a:	bf38      	it	cc
 8000c3c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000c40:	bf18      	it	ne
 8000c42:	f040 0001 	orrne.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c4c:	d102      	bne.n	8000c54 <__cmpsf2+0x4c>
 8000c4e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000c52:	d105      	bne.n	8000c60 <__cmpsf2+0x58>
 8000c54:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000c58:	d1e4      	bne.n	8000c24 <__cmpsf2+0x1c>
 8000c5a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000c5e:	d0e1      	beq.n	8000c24 <__cmpsf2+0x1c>
 8000c60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_cfrcmple>:
 8000c68:	4684      	mov	ip, r0
 8000c6a:	4608      	mov	r0, r1
 8000c6c:	4661      	mov	r1, ip
 8000c6e:	e7ff      	b.n	8000c70 <__aeabi_cfcmpeq>

08000c70 <__aeabi_cfcmpeq>:
 8000c70:	b50f      	push	{r0, r1, r2, r3, lr}
 8000c72:	f7ff ffc9 	bl	8000c08 <__cmpsf2>
 8000c76:	2800      	cmp	r0, #0
 8000c78:	bf48      	it	mi
 8000c7a:	f110 0f00 	cmnmi.w	r0, #0
 8000c7e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000c80 <__aeabi_fcmpeq>:
 8000c80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c84:	f7ff fff4 	bl	8000c70 <__aeabi_cfcmpeq>
 8000c88:	bf0c      	ite	eq
 8000c8a:	2001      	moveq	r0, #1
 8000c8c:	2000      	movne	r0, #0
 8000c8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c92:	bf00      	nop

08000c94 <__aeabi_fcmplt>:
 8000c94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c98:	f7ff ffea 	bl	8000c70 <__aeabi_cfcmpeq>
 8000c9c:	bf34      	ite	cc
 8000c9e:	2001      	movcc	r0, #1
 8000ca0:	2000      	movcs	r0, #0
 8000ca2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_fcmple>:
 8000ca8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cac:	f7ff ffe0 	bl	8000c70 <__aeabi_cfcmpeq>
 8000cb0:	bf94      	ite	ls
 8000cb2:	2001      	movls	r0, #1
 8000cb4:	2000      	movhi	r0, #0
 8000cb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cba:	bf00      	nop

08000cbc <__aeabi_fcmpge>:
 8000cbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cc0:	f7ff ffd2 	bl	8000c68 <__aeabi_cfrcmple>
 8000cc4:	bf94      	ite	ls
 8000cc6:	2001      	movls	r0, #1
 8000cc8:	2000      	movhi	r0, #0
 8000cca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cce:	bf00      	nop

08000cd0 <__aeabi_fcmpgt>:
 8000cd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cd4:	f7ff ffc8 	bl	8000c68 <__aeabi_cfrcmple>
 8000cd8:	bf34      	ite	cc
 8000cda:	2001      	movcc	r0, #1
 8000cdc:	2000      	movcs	r0, #0
 8000cde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ce2:	bf00      	nop

08000ce4 <__aeabi_fcmpun>:
 8000ce4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ce8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf0:	d102      	bne.n	8000cf8 <__aeabi_fcmpun+0x14>
 8000cf2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000cf6:	d108      	bne.n	8000d0a <__aeabi_fcmpun+0x26>
 8000cf8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000cfc:	d102      	bne.n	8000d04 <__aeabi_fcmpun+0x20>
 8000cfe:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000d02:	d102      	bne.n	8000d0a <__aeabi_fcmpun+0x26>
 8000d04:	f04f 0000 	mov.w	r0, #0
 8000d08:	4770      	bx	lr
 8000d0a:	f04f 0001 	mov.w	r0, #1
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_uldivmod>:
 8000d10:	b953      	cbnz	r3, 8000d28 <__aeabi_uldivmod+0x18>
 8000d12:	b94a      	cbnz	r2, 8000d28 <__aeabi_uldivmod+0x18>
 8000d14:	2900      	cmp	r1, #0
 8000d16:	bf08      	it	eq
 8000d18:	2800      	cmpeq	r0, #0
 8000d1a:	bf1c      	itt	ne
 8000d1c:	f04f 31ff 	movne.w	r1, #4294967295
 8000d20:	f04f 30ff 	movne.w	r0, #4294967295
 8000d24:	f000 b9ae 	b.w	8001084 <__aeabi_idiv0>
 8000d28:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d30:	f000 f83e 	bl	8000db0 <__udivmoddi4>
 8000d34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d3c:	b004      	add	sp, #16
 8000d3e:	4770      	bx	lr

08000d40 <__aeabi_d2lz>:
 8000d40:	b538      	push	{r3, r4, r5, lr}
 8000d42:	4605      	mov	r5, r0
 8000d44:	460c      	mov	r4, r1
 8000d46:	2200      	movs	r2, #0
 8000d48:	2300      	movs	r3, #0
 8000d4a:	4628      	mov	r0, r5
 8000d4c:	4621      	mov	r1, r4
 8000d4e:	f7ff fea5 	bl	8000a9c <__aeabi_dcmplt>
 8000d52:	b928      	cbnz	r0, 8000d60 <__aeabi_d2lz+0x20>
 8000d54:	4628      	mov	r0, r5
 8000d56:	4621      	mov	r1, r4
 8000d58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d5c:	f000 b80a 	b.w	8000d74 <__aeabi_d2ulz>
 8000d60:	4628      	mov	r0, r5
 8000d62:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000d66:	f000 f805 	bl	8000d74 <__aeabi_d2ulz>
 8000d6a:	4240      	negs	r0, r0
 8000d6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d70:	bd38      	pop	{r3, r4, r5, pc}
 8000d72:	bf00      	nop

08000d74 <__aeabi_d2ulz>:
 8000d74:	b5d0      	push	{r4, r6, r7, lr}
 8000d76:	2200      	movs	r2, #0
 8000d78:	4b0b      	ldr	r3, [pc, #44]	; (8000da8 <__aeabi_d2ulz+0x34>)
 8000d7a:	4606      	mov	r6, r0
 8000d7c:	460f      	mov	r7, r1
 8000d7e:	f7ff fc1b 	bl	80005b8 <__aeabi_dmul>
 8000d82:	f7ff fec9 	bl	8000b18 <__aeabi_d2uiz>
 8000d86:	4604      	mov	r4, r0
 8000d88:	f7ff fb9c 	bl	80004c4 <__aeabi_ui2d>
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	4b07      	ldr	r3, [pc, #28]	; (8000dac <__aeabi_d2ulz+0x38>)
 8000d90:	f7ff fc12 	bl	80005b8 <__aeabi_dmul>
 8000d94:	4602      	mov	r2, r0
 8000d96:	460b      	mov	r3, r1
 8000d98:	4630      	mov	r0, r6
 8000d9a:	4639      	mov	r1, r7
 8000d9c:	f7ff fa54 	bl	8000248 <__aeabi_dsub>
 8000da0:	f7ff feba 	bl	8000b18 <__aeabi_d2uiz>
 8000da4:	4621      	mov	r1, r4
 8000da6:	bdd0      	pop	{r4, r6, r7, pc}
 8000da8:	3df00000 	.word	0x3df00000
 8000dac:	41f00000 	.word	0x41f00000

08000db0 <__udivmoddi4>:
 8000db0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000db4:	9e08      	ldr	r6, [sp, #32]
 8000db6:	460d      	mov	r5, r1
 8000db8:	4604      	mov	r4, r0
 8000dba:	4688      	mov	r8, r1
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d14d      	bne.n	8000e5c <__udivmoddi4+0xac>
 8000dc0:	428a      	cmp	r2, r1
 8000dc2:	4694      	mov	ip, r2
 8000dc4:	d968      	bls.n	8000e98 <__udivmoddi4+0xe8>
 8000dc6:	fab2 f282 	clz	r2, r2
 8000dca:	b152      	cbz	r2, 8000de2 <__udivmoddi4+0x32>
 8000dcc:	fa01 f302 	lsl.w	r3, r1, r2
 8000dd0:	f1c2 0120 	rsb	r1, r2, #32
 8000dd4:	fa20 f101 	lsr.w	r1, r0, r1
 8000dd8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ddc:	ea41 0803 	orr.w	r8, r1, r3
 8000de0:	4094      	lsls	r4, r2
 8000de2:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000de6:	fbb8 f7f1 	udiv	r7, r8, r1
 8000dea:	fa1f fe8c 	uxth.w	lr, ip
 8000dee:	fb01 8817 	mls	r8, r1, r7, r8
 8000df2:	fb07 f00e 	mul.w	r0, r7, lr
 8000df6:	0c23      	lsrs	r3, r4, #16
 8000df8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dfc:	4298      	cmp	r0, r3
 8000dfe:	d90a      	bls.n	8000e16 <__udivmoddi4+0x66>
 8000e00:	eb1c 0303 	adds.w	r3, ip, r3
 8000e04:	f107 35ff 	add.w	r5, r7, #4294967295
 8000e08:	f080 811e 	bcs.w	8001048 <__udivmoddi4+0x298>
 8000e0c:	4298      	cmp	r0, r3
 8000e0e:	f240 811b 	bls.w	8001048 <__udivmoddi4+0x298>
 8000e12:	3f02      	subs	r7, #2
 8000e14:	4463      	add	r3, ip
 8000e16:	1a1b      	subs	r3, r3, r0
 8000e18:	fbb3 f0f1 	udiv	r0, r3, r1
 8000e1c:	fb01 3310 	mls	r3, r1, r0, r3
 8000e20:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e24:	b2a4      	uxth	r4, r4
 8000e26:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e2a:	45a6      	cmp	lr, r4
 8000e2c:	d90a      	bls.n	8000e44 <__udivmoddi4+0x94>
 8000e2e:	eb1c 0404 	adds.w	r4, ip, r4
 8000e32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e36:	f080 8109 	bcs.w	800104c <__udivmoddi4+0x29c>
 8000e3a:	45a6      	cmp	lr, r4
 8000e3c:	f240 8106 	bls.w	800104c <__udivmoddi4+0x29c>
 8000e40:	4464      	add	r4, ip
 8000e42:	3802      	subs	r0, #2
 8000e44:	2100      	movs	r1, #0
 8000e46:	eba4 040e 	sub.w	r4, r4, lr
 8000e4a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000e4e:	b11e      	cbz	r6, 8000e58 <__udivmoddi4+0xa8>
 8000e50:	2300      	movs	r3, #0
 8000e52:	40d4      	lsrs	r4, r2
 8000e54:	e9c6 4300 	strd	r4, r3, [r6]
 8000e58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0xc2>
 8000e60:	2e00      	cmp	r6, #0
 8000e62:	f000 80ee 	beq.w	8001042 <__udivmoddi4+0x292>
 8000e66:	2100      	movs	r1, #0
 8000e68:	e9c6 0500 	strd	r0, r5, [r6]
 8000e6c:	4608      	mov	r0, r1
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	fab3 f183 	clz	r1, r3
 8000e76:	2900      	cmp	r1, #0
 8000e78:	d14a      	bne.n	8000f10 <__udivmoddi4+0x160>
 8000e7a:	42ab      	cmp	r3, r5
 8000e7c:	d302      	bcc.n	8000e84 <__udivmoddi4+0xd4>
 8000e7e:	4282      	cmp	r2, r0
 8000e80:	f200 80fc 	bhi.w	800107c <__udivmoddi4+0x2cc>
 8000e84:	1a84      	subs	r4, r0, r2
 8000e86:	eb65 0303 	sbc.w	r3, r5, r3
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	4698      	mov	r8, r3
 8000e8e:	2e00      	cmp	r6, #0
 8000e90:	d0e2      	beq.n	8000e58 <__udivmoddi4+0xa8>
 8000e92:	e9c6 4800 	strd	r4, r8, [r6]
 8000e96:	e7df      	b.n	8000e58 <__udivmoddi4+0xa8>
 8000e98:	b902      	cbnz	r2, 8000e9c <__udivmoddi4+0xec>
 8000e9a:	deff      	udf	#255	; 0xff
 8000e9c:	fab2 f282 	clz	r2, r2
 8000ea0:	2a00      	cmp	r2, #0
 8000ea2:	f040 8091 	bne.w	8000fc8 <__udivmoddi4+0x218>
 8000ea6:	eba1 000c 	sub.w	r0, r1, ip
 8000eaa:	2101      	movs	r1, #1
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb0 f3f7 	udiv	r3, r0, r7
 8000eb8:	fb07 0013 	mls	r0, r7, r3, r0
 8000ebc:	0c25      	lsrs	r5, r4, #16
 8000ebe:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000ec2:	fb0e f003 	mul.w	r0, lr, r3
 8000ec6:	42a8      	cmp	r0, r5
 8000ec8:	d908      	bls.n	8000edc <__udivmoddi4+0x12c>
 8000eca:	eb1c 0505 	adds.w	r5, ip, r5
 8000ece:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ed2:	d202      	bcs.n	8000eda <__udivmoddi4+0x12a>
 8000ed4:	42a8      	cmp	r0, r5
 8000ed6:	f200 80ce 	bhi.w	8001076 <__udivmoddi4+0x2c6>
 8000eda:	4643      	mov	r3, r8
 8000edc:	1a2d      	subs	r5, r5, r0
 8000ede:	fbb5 f0f7 	udiv	r0, r5, r7
 8000ee2:	fb07 5510 	mls	r5, r7, r0, r5
 8000ee6:	fb0e fe00 	mul.w	lr, lr, r0
 8000eea:	b2a4      	uxth	r4, r4
 8000eec:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ef0:	45a6      	cmp	lr, r4
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x156>
 8000ef4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000efc:	d202      	bcs.n	8000f04 <__udivmoddi4+0x154>
 8000efe:	45a6      	cmp	lr, r4
 8000f00:	f200 80b6 	bhi.w	8001070 <__udivmoddi4+0x2c0>
 8000f04:	4628      	mov	r0, r5
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f0e:	e79e      	b.n	8000e4e <__udivmoddi4+0x9e>
 8000f10:	f1c1 0720 	rsb	r7, r1, #32
 8000f14:	408b      	lsls	r3, r1
 8000f16:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f1e:	fa25 fa07 	lsr.w	sl, r5, r7
 8000f22:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f26:	fbba f8f9 	udiv	r8, sl, r9
 8000f2a:	fa20 f307 	lsr.w	r3, r0, r7
 8000f2e:	fb09 aa18 	mls	sl, r9, r8, sl
 8000f32:	408d      	lsls	r5, r1
 8000f34:	fa1f fe8c 	uxth.w	lr, ip
 8000f38:	431d      	orrs	r5, r3
 8000f3a:	fa00 f301 	lsl.w	r3, r0, r1
 8000f3e:	fb08 f00e 	mul.w	r0, r8, lr
 8000f42:	0c2c      	lsrs	r4, r5, #16
 8000f44:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000f48:	42a0      	cmp	r0, r4
 8000f4a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f4e:	d90b      	bls.n	8000f68 <__udivmoddi4+0x1b8>
 8000f50:	eb1c 0404 	adds.w	r4, ip, r4
 8000f54:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f58:	f080 8088 	bcs.w	800106c <__udivmoddi4+0x2bc>
 8000f5c:	42a0      	cmp	r0, r4
 8000f5e:	f240 8085 	bls.w	800106c <__udivmoddi4+0x2bc>
 8000f62:	f1a8 0802 	sub.w	r8, r8, #2
 8000f66:	4464      	add	r4, ip
 8000f68:	1a24      	subs	r4, r4, r0
 8000f6a:	fbb4 f0f9 	udiv	r0, r4, r9
 8000f6e:	fb09 4410 	mls	r4, r9, r0, r4
 8000f72:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f76:	b2ad      	uxth	r5, r5
 8000f78:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f7c:	45a6      	cmp	lr, r4
 8000f7e:	d908      	bls.n	8000f92 <__udivmoddi4+0x1e2>
 8000f80:	eb1c 0404 	adds.w	r4, ip, r4
 8000f84:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f88:	d26c      	bcs.n	8001064 <__udivmoddi4+0x2b4>
 8000f8a:	45a6      	cmp	lr, r4
 8000f8c:	d96a      	bls.n	8001064 <__udivmoddi4+0x2b4>
 8000f8e:	3802      	subs	r0, #2
 8000f90:	4464      	add	r4, ip
 8000f92:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f96:	fba0 9502 	umull	r9, r5, r0, r2
 8000f9a:	eba4 040e 	sub.w	r4, r4, lr
 8000f9e:	42ac      	cmp	r4, r5
 8000fa0:	46c8      	mov	r8, r9
 8000fa2:	46ae      	mov	lr, r5
 8000fa4:	d356      	bcc.n	8001054 <__udivmoddi4+0x2a4>
 8000fa6:	d053      	beq.n	8001050 <__udivmoddi4+0x2a0>
 8000fa8:	2e00      	cmp	r6, #0
 8000faa:	d069      	beq.n	8001080 <__udivmoddi4+0x2d0>
 8000fac:	ebb3 0208 	subs.w	r2, r3, r8
 8000fb0:	eb64 040e 	sbc.w	r4, r4, lr
 8000fb4:	fa22 f301 	lsr.w	r3, r2, r1
 8000fb8:	fa04 f707 	lsl.w	r7, r4, r7
 8000fbc:	431f      	orrs	r7, r3
 8000fbe:	40cc      	lsrs	r4, r1
 8000fc0:	e9c6 7400 	strd	r7, r4, [r6]
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	e747      	b.n	8000e58 <__udivmoddi4+0xa8>
 8000fc8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fcc:	f1c2 0120 	rsb	r1, r2, #32
 8000fd0:	fa25 f301 	lsr.w	r3, r5, r1
 8000fd4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fd8:	fa20 f101 	lsr.w	r1, r0, r1
 8000fdc:	4095      	lsls	r5, r2
 8000fde:	430d      	orrs	r5, r1
 8000fe0:	fbb3 f1f7 	udiv	r1, r3, r7
 8000fe4:	fb07 3311 	mls	r3, r7, r1, r3
 8000fe8:	fa1f fe8c 	uxth.w	lr, ip
 8000fec:	0c28      	lsrs	r0, r5, #16
 8000fee:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ff2:	fb01 f30e 	mul.w	r3, r1, lr
 8000ff6:	4283      	cmp	r3, r0
 8000ff8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ffc:	d908      	bls.n	8001010 <__udivmoddi4+0x260>
 8000ffe:	eb1c 0000 	adds.w	r0, ip, r0
 8001002:	f101 38ff 	add.w	r8, r1, #4294967295
 8001006:	d22f      	bcs.n	8001068 <__udivmoddi4+0x2b8>
 8001008:	4283      	cmp	r3, r0
 800100a:	d92d      	bls.n	8001068 <__udivmoddi4+0x2b8>
 800100c:	3902      	subs	r1, #2
 800100e:	4460      	add	r0, ip
 8001010:	1ac0      	subs	r0, r0, r3
 8001012:	fbb0 f3f7 	udiv	r3, r0, r7
 8001016:	fb07 0013 	mls	r0, r7, r3, r0
 800101a:	b2ad      	uxth	r5, r5
 800101c:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001020:	fb03 f00e 	mul.w	r0, r3, lr
 8001024:	42a8      	cmp	r0, r5
 8001026:	d908      	bls.n	800103a <__udivmoddi4+0x28a>
 8001028:	eb1c 0505 	adds.w	r5, ip, r5
 800102c:	f103 38ff 	add.w	r8, r3, #4294967295
 8001030:	d216      	bcs.n	8001060 <__udivmoddi4+0x2b0>
 8001032:	42a8      	cmp	r0, r5
 8001034:	d914      	bls.n	8001060 <__udivmoddi4+0x2b0>
 8001036:	3b02      	subs	r3, #2
 8001038:	4465      	add	r5, ip
 800103a:	1a28      	subs	r0, r5, r0
 800103c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001040:	e738      	b.n	8000eb4 <__udivmoddi4+0x104>
 8001042:	4631      	mov	r1, r6
 8001044:	4630      	mov	r0, r6
 8001046:	e707      	b.n	8000e58 <__udivmoddi4+0xa8>
 8001048:	462f      	mov	r7, r5
 800104a:	e6e4      	b.n	8000e16 <__udivmoddi4+0x66>
 800104c:	4618      	mov	r0, r3
 800104e:	e6f9      	b.n	8000e44 <__udivmoddi4+0x94>
 8001050:	454b      	cmp	r3, r9
 8001052:	d2a9      	bcs.n	8000fa8 <__udivmoddi4+0x1f8>
 8001054:	ebb9 0802 	subs.w	r8, r9, r2
 8001058:	eb65 0e0c 	sbc.w	lr, r5, ip
 800105c:	3801      	subs	r0, #1
 800105e:	e7a3      	b.n	8000fa8 <__udivmoddi4+0x1f8>
 8001060:	4643      	mov	r3, r8
 8001062:	e7ea      	b.n	800103a <__udivmoddi4+0x28a>
 8001064:	4628      	mov	r0, r5
 8001066:	e794      	b.n	8000f92 <__udivmoddi4+0x1e2>
 8001068:	4641      	mov	r1, r8
 800106a:	e7d1      	b.n	8001010 <__udivmoddi4+0x260>
 800106c:	46d0      	mov	r8, sl
 800106e:	e77b      	b.n	8000f68 <__udivmoddi4+0x1b8>
 8001070:	4464      	add	r4, ip
 8001072:	3802      	subs	r0, #2
 8001074:	e747      	b.n	8000f06 <__udivmoddi4+0x156>
 8001076:	3b02      	subs	r3, #2
 8001078:	4465      	add	r5, ip
 800107a:	e72f      	b.n	8000edc <__udivmoddi4+0x12c>
 800107c:	4608      	mov	r0, r1
 800107e:	e706      	b.n	8000e8e <__udivmoddi4+0xde>
 8001080:	4631      	mov	r1, r6
 8001082:	e6e9      	b.n	8000e58 <__udivmoddi4+0xa8>

08001084 <__aeabi_idiv0>:
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop

08001088 <hydroc_init>:
int (*hydroc_functions[HYDROC_MSG_NUM_OF_FUNCTIONS])(hydroc* hydroc_obj,uint8_t* msg);
char*  hydroc_messages_strings[HYDROC_MSG_NUM_OF_FUNCTIONS];
const char* hydroc_commands_strings[]={"$COCFG,0,0,W,1\r\n","$COCFG,0,0,W,0\r\n","$CORTS,0,0,W,1000,","$COPEX,0,0,W,1,0\r\n","$COPEX,0,0,W,0,0\r\n","$COMDI,0,0,W,"};

void hydroc_init(hydroc* hydroc_obj)
{
 8001088:	b5b0      	push	{r4, r5, r7, lr}
 800108a:	b096      	sub	sp, #88	; 0x58
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
	hydroc_messages_init(hydroc_obj);
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f000 fac1 	bl	8001618 <hydroc_messages_init>

	osMessageQDef(hydroc_events_q, 20, uint8_t);
 8001096:	4b20      	ldr	r3, [pc, #128]	; (8001118 <hydroc_init+0x90>)
 8001098:	f107 0448 	add.w	r4, r7, #72	; 0x48
 800109c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800109e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	hydroc_obj->events_q= osMessageCreate(osMessageQ(hydroc_events_q), NULL);
 80010a2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80010a6:	2100      	movs	r1, #0
 80010a8:	4618      	mov	r0, r3
 80010aa:	f004 f8a2 	bl	80051f2 <osMessageCreate>
 80010ae:	4602      	mov	r2, r0
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	609a      	str	r2, [r3, #8]

	osMessageQDef(hydroc_media_rx_q, 20, uint16_t);
 80010b4:	4b19      	ldr	r3, [pc, #100]	; (800111c <hydroc_init+0x94>)
 80010b6:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80010ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	hydroc_obj->media_rx_messages_q= osMessageCreate(osMessageQ(hydroc_media_rx_q), NULL);
 80010c0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80010c4:	2100      	movs	r1, #0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f004 f893 	bl	80051f2 <osMessageCreate>
 80010cc:	4602      	mov	r2, r0
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	601a      	str	r2, [r3, #0]

	osMessageQDef(hydroc_media_tx_q, 400, uint8_t);
 80010d2:	4b13      	ldr	r3, [pc, #76]	; (8001120 <hydroc_init+0x98>)
 80010d4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80010d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	hydroc_obj->media_tx_q = osMessageCreate(osMessageQ(hydroc_media_tx_q), NULL);
 80010de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010e2:	2100      	movs	r1, #0
 80010e4:	4618      	mov	r0, r3
 80010e6:	f004 f884 	bl	80051f2 <osMessageCreate>
 80010ea:	4602      	mov	r2, r0
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	605a      	str	r2, [r3, #4]

	osThreadDef(hydroc_task, hydroc_loop, osPriorityNormal, 0, 256);
 80010f0:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <hydroc_init+0x9c>)
 80010f2:	f107 040c 	add.w	r4, r7, #12
 80010f6:	461d      	mov	r5, r3
 80010f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001100:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	osThreadCreate(osThread(hydroc_task), hydroc_obj);
 8001104:	f107 030c 	add.w	r3, r7, #12
 8001108:	6879      	ldr	r1, [r7, #4]
 800110a:	4618      	mov	r0, r3
 800110c:	f003 ffdf 	bl	80050ce <osThreadCreate>
}
 8001110:	bf00      	nop
 8001112:	3758      	adds	r7, #88	; 0x58
 8001114:	46bd      	mov	sp, r7
 8001116:	bdb0      	pop	{r4, r5, r7, pc}
 8001118:	0800ab68 	.word	0x0800ab68
 800111c:	0800ab78 	.word	0x0800ab78
 8001120:	0800ab88 	.word	0x0800ab88
 8001124:	0800ab98 	.word	0x0800ab98

08001128 <hydroc_media_process_byte>:

void hydroc_media_process_byte(hydroc* hydroc_obj,uint8_t rx_byte)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	460b      	mov	r3, r1
 8001132:	70fb      	strb	r3, [r7, #3]
	if(hydroc_obj->media_status==HYDROC_MEDIA_READY)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	7bdb      	ldrb	r3, [r3, #15]
 8001138:	2b01      	cmp	r3, #1
 800113a:	d15d      	bne.n	80011f8 <hydroc_media_process_byte+0xd0>
	{
		hydroc_obj->rx_buffer[hydroc_obj->rx_buffer_indx]=rx_byte;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f8b3 3410 	ldrh.w	r3, [r3, #1040]	; 0x410
 8001142:	b29b      	uxth	r3, r3
 8001144:	461a      	mov	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4413      	add	r3, r2
 800114a:	78fa      	ldrb	r2, [r7, #3]
 800114c:	741a      	strb	r2, [r3, #16]
		if(rx_byte=='\n')
 800114e:	78fb      	ldrb	r3, [r7, #3]
 8001150:	2b0a      	cmp	r3, #10
 8001152:	d132      	bne.n	80011ba <hydroc_media_process_byte+0x92>
		{
			hydroc_obj->rx_buffer[hydroc_obj->rx_buffer_indx]=0x00;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f8b3 3410 	ldrh.w	r3, [r3, #1040]	; 0x410
 800115a:	b29b      	uxth	r3, r3
 800115c:	461a      	mov	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4413      	add	r3, r2
 8001162:	2200      	movs	r2, #0
 8001164:	741a      	strb	r2, [r3, #16]
			osMessagePut(hydroc_obj->media_rx_messages_q,hydroc_obj->rx_buffer_new_string_indx,1);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6818      	ldr	r0, [r3, #0]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f8b3 3412 	ldrh.w	r3, [r3, #1042]	; 0x412
 8001170:	b29b      	uxth	r3, r3
 8001172:	2201      	movs	r2, #1
 8001174:	4619      	mov	r1, r3
 8001176:	f004 f865 	bl	8005244 <osMessagePut>
			if(hydroc_obj->rx_buffer_indx>HYDROC_RX_BUFFER_THR) hydroc_obj->rx_buffer_indx=0;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	f8b3 3410 	ldrh.w	r3, [r3, #1040]	; 0x410
 8001180:	b29b      	uxth	r3, r3
 8001182:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001186:	d907      	bls.n	8001198 <hydroc_media_process_byte+0x70>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2200      	movs	r2, #0
 800118c:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
 8001190:	2200      	movs	r2, #0
 8001192:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
 8001196:	e008      	b.n	80011aa <hydroc_media_process_byte+0x82>
			else  hydroc_obj->rx_buffer_indx++;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f8b3 3410 	ldrh.w	r3, [r3, #1040]	; 0x410
 800119e:	b29b      	uxth	r3, r3
 80011a0:	3301      	adds	r3, #1
 80011a2:	b29a      	uxth	r2, r3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	f8a3 2410 	strh.w	r2, [r3, #1040]	; 0x410
			hydroc_obj->rx_buffer_new_string_indx=hydroc_obj->rx_buffer_indx;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	f8b3 3410 	ldrh.w	r3, [r3, #1040]	; 0x410
 80011b0:	b29a      	uxth	r2, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f8a3 2412 	strh.w	r2, [r3, #1042]	; 0x412
 80011b8:	e008      	b.n	80011cc <hydroc_media_process_byte+0xa4>
		}
		else hydroc_obj->rx_buffer_indx++;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	f8b3 3410 	ldrh.w	r3, [r3, #1040]	; 0x410
 80011c0:	b29b      	uxth	r3, r3
 80011c2:	3301      	adds	r3, #1
 80011c4:	b29a      	uxth	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	f8a3 2410 	strh.w	r2, [r3, #1040]	; 0x410
		if(hydroc_obj->rx_buffer_indx==HYDROC_RX_BUFFER_SIZE)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	f8b3 3410 	ldrh.w	r3, [r3, #1040]	; 0x410
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011d8:	d11c      	bne.n	8001214 <hydroc_media_process_byte+0xec>
		{
			hydroc_obj->rx_buffer_indx=0;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2200      	movs	r2, #0
 80011de:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
 80011e2:	2200      	movs	r2, #0
 80011e4:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
			hydroc_obj->rx_buffer_new_string_indx=hydroc_obj->rx_buffer_indx;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	f8b3 3410 	ldrh.w	r3, [r3, #1040]	; 0x410
 80011ee:	b29a      	uxth	r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	f8a3 2412 	strh.w	r2, [r3, #1042]	; 0x412
	else
	{
		hydroc_obj->rx_buffer_indx=0;
		hydroc_obj->rx_buffer_new_string_indx=hydroc_obj->rx_buffer_indx;
	}
}
 80011f6:	e00d      	b.n	8001214 <hydroc_media_process_byte+0xec>
		hydroc_obj->rx_buffer_indx=0;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2200      	movs	r2, #0
 80011fc:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
 8001200:	2200      	movs	r2, #0
 8001202:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
		hydroc_obj->rx_buffer_new_string_indx=hydroc_obj->rx_buffer_indx;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	f8b3 3410 	ldrh.w	r3, [r3, #1040]	; 0x410
 800120c:	b29a      	uxth	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f8a3 2412 	strh.w	r2, [r3, #1042]	; 0x412
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <hydroc_loop>:

void hydroc_loop(hydroc* hydroc_obj)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 uint16_t msg_indx;
 for(;;)
 {
	if(xQueueReceive(hydroc_obj->media_rx_messages_q,&msg_indx,0))
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f107 010a 	add.w	r1, r7, #10
 800122c:	2200      	movs	r2, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f004 fc3e 	bl	8005ab0 <xQueueReceive>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d008      	beq.n	800124c <hydroc_loop+0x30>
	{
		uint8_t* msg=hydroc_obj->rx_buffer+msg_indx;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	3310      	adds	r3, #16
 800123e:	897a      	ldrh	r2, [r7, #10]
 8001240:	4413      	add	r3, r2
 8001242:	60fb      	str	r3, [r7, #12]
		hydroc_parse_message(hydroc_obj,msg);
 8001244:	68f9      	ldr	r1, [r7, #12]
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f000 f996 	bl	8001578 <hydroc_parse_message>
	}
	osDelay(1);
 800124c:	2001      	movs	r0, #1
 800124e:	f003 ff8a 	bl	8005166 <osDelay>
	if(xQueueReceive(hydroc_obj->media_rx_messages_q,&msg_indx,0))
 8001252:	e7e7      	b.n	8001224 <hydroc_loop+0x8>

08001254 <hydroc_media_get_byte>:

}


uint8_t hydroc_media_get_byte(hydroc* hydroc_obj,uint8_t* tx_byte)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	6039      	str	r1, [r7, #0]
	osEvent res=osMessageGet(hydroc_obj->media_tx_q,0);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6859      	ldr	r1, [r3, #4]
 8001262:	f107 030c 	add.w	r3, r7, #12
 8001266:	2200      	movs	r2, #0
 8001268:	4618      	mov	r0, r3
 800126a:	f004 f82b 	bl	80052c4 <osMessageGet>
	if(res.status==osEventMessage)
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	2b10      	cmp	r3, #16
 8001272:	d105      	bne.n	8001280 <hydroc_media_get_byte+0x2c>
     {
		*tx_byte=res.value.v;
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	b2da      	uxtb	r2, r3
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	701a      	strb	r2, [r3, #0]
		return HYDROC_F_OK;
 800127c:	2300      	movs	r3, #0
 800127e:	e000      	b.n	8001282 <hydroc_media_get_byte+0x2e>
     }
   return HYDROC_F_ERR;
 8001280:	2301      	movs	r3, #1
}
 8001282:	4618      	mov	r0, r3
 8001284:	3718      	adds	r7, #24
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <hydroc_send_cmd>:


void hydroc_send_cmd(hydroc* hydroc_obj,uint8_t cmd_id,void* arg)
{
 800128c:	b590      	push	{r4, r7, lr}
 800128e:	b099      	sub	sp, #100	; 0x64
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	460b      	mov	r3, r1
 8001296:	607a      	str	r2, [r7, #4]
 8001298:	72fb      	strb	r3, [r7, #11]

 char tmp_cmd[50];
 osDelay(20);
 800129a:	2014      	movs	r0, #20
 800129c:	f003 ff63 	bl	8005166 <osDelay>
 switch(cmd_id)
 80012a0:	7afb      	ldrb	r3, [r7, #11]
 80012a2:	2b07      	cmp	r3, #7
 80012a4:	f200 8145 	bhi.w	8001532 <hydroc_send_cmd+0x2a6>
 80012a8:	a201      	add	r2, pc, #4	; (adr r2, 80012b0 <hydroc_send_cmd+0x24>)
 80012aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ae:	bf00      	nop
 80012b0:	080012d1 	.word	0x080012d1
 80012b4:	0800131b 	.word	0x0800131b
 80012b8:	08001365 	.word	0x08001365
 80012bc:	080013d9 	.word	0x080013d9
 80012c0:	08001533 	.word	0x08001533
 80012c4:	08001533 	.word	0x08001533
 80012c8:	08001423 	.word	0x08001423
 80012cc:	08001497 	.word	0x08001497
 {
     case HYDROC_CMD_ENTER_CFG:
       tmp_cmd[0]=0x00;
 80012d0:	2300      	movs	r3, #0
 80012d2:	753b      	strb	r3, [r7, #20]
       strcat(tmp_cmd,hydroc_commands_strings[HYDROC_CMD_ENTER_CFG]);
 80012d4:	4b99      	ldr	r3, [pc, #612]	; (800153c <hydroc_send_cmd+0x2b0>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	f107 0314 	add.w	r3, r7, #20
 80012dc:	4611      	mov	r1, r2
 80012de:	4618      	mov	r0, r3
 80012e0:	f006 fc1c 	bl	8007b1c <strcat>
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 80012e4:	2300      	movs	r3, #0
 80012e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80012e8:	e00d      	b.n	8001306 <hydroc_send_cmd+0x7a>
  	   {
  		   osMessagePut(hydroc_obj->media_tx_q,tmp_cmd[i],0);
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	6858      	ldr	r0, [r3, #4]
 80012ee:	f107 0214 	add.w	r2, r7, #20
 80012f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012f4:	4413      	add	r3, r2
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2200      	movs	r2, #0
 80012fa:	4619      	mov	r1, r3
 80012fc:	f003 ffa2 	bl	8005244 <osMessagePut>
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 8001300:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001302:	3301      	adds	r3, #1
 8001304:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001306:	f107 0314 	add.w	r3, r7, #20
 800130a:	4618      	mov	r0, r3
 800130c:	f7fe ff90 	bl	8000230 <strlen>
 8001310:	4602      	mov	r2, r0
 8001312:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001314:	429a      	cmp	r2, r3
 8001316:	d8e8      	bhi.n	80012ea <hydroc_send_cmd+0x5e>
  	   }
	 break;
 8001318:	e10b      	b.n	8001532 <hydroc_send_cmd+0x2a6>
     case HYDROC_CMD_EXIT_CFG:
       tmp_cmd[0]=0x00;
 800131a:	2300      	movs	r3, #0
 800131c:	753b      	strb	r3, [r7, #20]
       strcat(tmp_cmd,hydroc_commands_strings[HYDROC_CMD_EXIT_CFG]);
 800131e:	4b87      	ldr	r3, [pc, #540]	; (800153c <hydroc_send_cmd+0x2b0>)
 8001320:	685a      	ldr	r2, [r3, #4]
 8001322:	f107 0314 	add.w	r3, r7, #20
 8001326:	4611      	mov	r1, r2
 8001328:	4618      	mov	r0, r3
 800132a:	f006 fbf7 	bl	8007b1c <strcat>
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 800132e:	2300      	movs	r3, #0
 8001330:	65bb      	str	r3, [r7, #88]	; 0x58
 8001332:	e00d      	b.n	8001350 <hydroc_send_cmd+0xc4>
  	   {
  		   osMessagePut(hydroc_obj->media_tx_q,tmp_cmd[i],0);
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	6858      	ldr	r0, [r3, #4]
 8001338:	f107 0214 	add.w	r2, r7, #20
 800133c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800133e:	4413      	add	r3, r2
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2200      	movs	r2, #0
 8001344:	4619      	mov	r1, r3
 8001346:	f003 ff7d 	bl	8005244 <osMessagePut>
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 800134a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800134c:	3301      	adds	r3, #1
 800134e:	65bb      	str	r3, [r7, #88]	; 0x58
 8001350:	f107 0314 	add.w	r3, r7, #20
 8001354:	4618      	mov	r0, r3
 8001356:	f7fe ff6b 	bl	8000230 <strlen>
 800135a:	4602      	mov	r2, r0
 800135c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800135e:	429a      	cmp	r2, r3
 8001360:	d8e8      	bhi.n	8001334 <hydroc_send_cmd+0xa8>
  	   }
	 break;
 8001362:	e0e6      	b.n	8001532 <hydroc_send_cmd+0x2a6>
     case HYDROC_CMD_SET_REAL_TIME:
       tmp_cmd[0]=0x00;
 8001364:	2300      	movs	r3, #0
 8001366:	753b      	strb	r3, [r7, #20]
       strcat(tmp_cmd,hydroc_commands_strings[HYDROC_CMD_SET_REAL_TIME]);
 8001368:	4b74      	ldr	r3, [pc, #464]	; (800153c <hydroc_send_cmd+0x2b0>)
 800136a:	689a      	ldr	r2, [r3, #8]
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	4611      	mov	r1, r2
 8001372:	4618      	mov	r0, r3
 8001374:	f006 fbd2 	bl	8007b1c <strcat>
       strcat(tmp_cmd,(char*)arg);
 8001378:	f107 0314 	add.w	r3, r7, #20
 800137c:	6879      	ldr	r1, [r7, #4]
 800137e:	4618      	mov	r0, r3
 8001380:	f006 fbcc 	bl	8007b1c <strcat>
       strcat(tmp_cmd,"\r\n");
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	4618      	mov	r0, r3
 800138a:	f7fe ff51 	bl	8000230 <strlen>
 800138e:	4603      	mov	r3, r0
 8001390:	461a      	mov	r2, r3
 8001392:	f107 0314 	add.w	r3, r7, #20
 8001396:	4413      	add	r3, r2
 8001398:	4a69      	ldr	r2, [pc, #420]	; (8001540 <hydroc_send_cmd+0x2b4>)
 800139a:	8811      	ldrh	r1, [r2, #0]
 800139c:	7892      	ldrb	r2, [r2, #2]
 800139e:	8019      	strh	r1, [r3, #0]
 80013a0:	709a      	strb	r2, [r3, #2]
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 80013a2:	2300      	movs	r3, #0
 80013a4:	657b      	str	r3, [r7, #84]	; 0x54
 80013a6:	e00d      	b.n	80013c4 <hydroc_send_cmd+0x138>
  	   {
  		   osMessagePut(hydroc_obj->media_tx_q,tmp_cmd[i],0);
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	6858      	ldr	r0, [r3, #4]
 80013ac:	f107 0214 	add.w	r2, r7, #20
 80013b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80013b2:	4413      	add	r3, r2
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	2200      	movs	r2, #0
 80013b8:	4619      	mov	r1, r3
 80013ba:	f003 ff43 	bl	8005244 <osMessagePut>
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 80013be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80013c0:	3301      	adds	r3, #1
 80013c2:	657b      	str	r3, [r7, #84]	; 0x54
 80013c4:	f107 0314 	add.w	r3, r7, #20
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7fe ff31 	bl	8000230 <strlen>
 80013ce:	4602      	mov	r2, r0
 80013d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80013d2:	429a      	cmp	r2, r3
 80013d4:	d8e8      	bhi.n	80013a8 <hydroc_send_cmd+0x11c>
  	   }
	 break;
 80013d6:	e0ac      	b.n	8001532 <hydroc_send_cmd+0x2a6>
     case HYDROC_CMD_ENABLE_PUMP:
       tmp_cmd[0]=0x00;
 80013d8:	2300      	movs	r3, #0
 80013da:	753b      	strb	r3, [r7, #20]
       strcat(tmp_cmd,hydroc_commands_strings[HYDROC_CMD_ENABLE_PUMP]);
 80013dc:	4b57      	ldr	r3, [pc, #348]	; (800153c <hydroc_send_cmd+0x2b0>)
 80013de:	68da      	ldr	r2, [r3, #12]
 80013e0:	f107 0314 	add.w	r3, r7, #20
 80013e4:	4611      	mov	r1, r2
 80013e6:	4618      	mov	r0, r3
 80013e8:	f006 fb98 	bl	8007b1c <strcat>
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 80013ec:	2300      	movs	r3, #0
 80013ee:	653b      	str	r3, [r7, #80]	; 0x50
 80013f0:	e00d      	b.n	800140e <hydroc_send_cmd+0x182>
  	   {
  		   osMessagePut(hydroc_obj->media_tx_q,tmp_cmd[i],0);
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	6858      	ldr	r0, [r3, #4]
 80013f6:	f107 0214 	add.w	r2, r7, #20
 80013fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80013fc:	4413      	add	r3, r2
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	2200      	movs	r2, #0
 8001402:	4619      	mov	r1, r3
 8001404:	f003 ff1e 	bl	8005244 <osMessagePut>
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 8001408:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800140a:	3301      	adds	r3, #1
 800140c:	653b      	str	r3, [r7, #80]	; 0x50
 800140e:	f107 0314 	add.w	r3, r7, #20
 8001412:	4618      	mov	r0, r3
 8001414:	f7fe ff0c 	bl	8000230 <strlen>
 8001418:	4602      	mov	r2, r0
 800141a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800141c:	429a      	cmp	r2, r3
 800141e:	d8e8      	bhi.n	80013f2 <hydroc_send_cmd+0x166>
  	   }
	 break;
 8001420:	e087      	b.n	8001532 <hydroc_send_cmd+0x2a6>
     case HYDROC_CMD_SET_ZERO_MODE:
       tmp_cmd[0]=0x00;
 8001422:	2300      	movs	r3, #0
 8001424:	753b      	strb	r3, [r7, #20]
       strcat(tmp_cmd,hydroc_commands_strings[HYDROC_CMD_SET_MODE]);
 8001426:	4b45      	ldr	r3, [pc, #276]	; (800153c <hydroc_send_cmd+0x2b0>)
 8001428:	695a      	ldr	r2, [r3, #20]
 800142a:	f107 0314 	add.w	r3, r7, #20
 800142e:	4611      	mov	r1, r2
 8001430:	4618      	mov	r0, r3
 8001432:	f006 fb73 	bl	8007b1c <strcat>
       strcat(tmp_cmd,"1,3600,1,1,1\r\n");
 8001436:	f107 0314 	add.w	r3, r7, #20
 800143a:	4618      	mov	r0, r3
 800143c:	f7fe fef8 	bl	8000230 <strlen>
 8001440:	4603      	mov	r3, r0
 8001442:	461a      	mov	r2, r3
 8001444:	f107 0314 	add.w	r3, r7, #20
 8001448:	4413      	add	r3, r2
 800144a:	4a3e      	ldr	r2, [pc, #248]	; (8001544 <hydroc_send_cmd+0x2b8>)
 800144c:	461c      	mov	r4, r3
 800144e:	4613      	mov	r3, r2
 8001450:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001452:	6020      	str	r0, [r4, #0]
 8001454:	6061      	str	r1, [r4, #4]
 8001456:	60a2      	str	r2, [r4, #8]
 8001458:	881a      	ldrh	r2, [r3, #0]
 800145a:	789b      	ldrb	r3, [r3, #2]
 800145c:	81a2      	strh	r2, [r4, #12]
 800145e:	73a3      	strb	r3, [r4, #14]
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 8001460:	2300      	movs	r3, #0
 8001462:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001464:	e00d      	b.n	8001482 <hydroc_send_cmd+0x1f6>
  	   {
  		   osMessagePut(hydroc_obj->media_tx_q,tmp_cmd[i],0);
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	6858      	ldr	r0, [r3, #4]
 800146a:	f107 0214 	add.w	r2, r7, #20
 800146e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001470:	4413      	add	r3, r2
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	2200      	movs	r2, #0
 8001476:	4619      	mov	r1, r3
 8001478:	f003 fee4 	bl	8005244 <osMessagePut>
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 800147c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800147e:	3301      	adds	r3, #1
 8001480:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001482:	f107 0314 	add.w	r3, r7, #20
 8001486:	4618      	mov	r0, r3
 8001488:	f7fe fed2 	bl	8000230 <strlen>
 800148c:	4602      	mov	r2, r0
 800148e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001490:	429a      	cmp	r2, r3
 8001492:	d8e8      	bhi.n	8001466 <hydroc_send_cmd+0x1da>
  	   }
	 break;
 8001494:	e04d      	b.n	8001532 <hydroc_send_cmd+0x2a6>
     case HYDROC_CMD_SET_MEASURE_MODE:
       tmp_cmd[0]=0x00;
 8001496:	2300      	movs	r3, #0
 8001498:	753b      	strb	r3, [r7, #20]
       strcat(tmp_cmd,hydroc_commands_strings[HYDROC_CMD_SET_MODE]);
 800149a:	4b28      	ldr	r3, [pc, #160]	; (800153c <hydroc_send_cmd+0x2b0>)
 800149c:	695a      	ldr	r2, [r3, #20]
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	4611      	mov	r1, r2
 80014a4:	4618      	mov	r0, r3
 80014a6:	f006 fb39 	bl	8007b1c <strcat>
       strcat(tmp_cmd,"3,3500000,");
 80014aa:	f107 0314 	add.w	r3, r7, #20
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7fe febe 	bl	8000230 <strlen>
 80014b4:	4603      	mov	r3, r0
 80014b6:	461a      	mov	r2, r3
 80014b8:	f107 0314 	add.w	r3, r7, #20
 80014bc:	4413      	add	r3, r2
 80014be:	4922      	ldr	r1, [pc, #136]	; (8001548 <hydroc_send_cmd+0x2bc>)
 80014c0:	461a      	mov	r2, r3
 80014c2:	460b      	mov	r3, r1
 80014c4:	cb03      	ldmia	r3!, {r0, r1}
 80014c6:	6010      	str	r0, [r2, #0]
 80014c8:	6051      	str	r1, [r2, #4]
 80014ca:	8819      	ldrh	r1, [r3, #0]
 80014cc:	789b      	ldrb	r3, [r3, #2]
 80014ce:	8111      	strh	r1, [r2, #8]
 80014d0:	7293      	strb	r3, [r2, #10]
       strcat(tmp_cmd,(char*)arg);
 80014d2:	f107 0314 	add.w	r3, r7, #20
 80014d6:	6879      	ldr	r1, [r7, #4]
 80014d8:	4618      	mov	r0, r3
 80014da:	f006 fb1f 	bl	8007b1c <strcat>
       strcat(tmp_cmd,"\r\n");
 80014de:	f107 0314 	add.w	r3, r7, #20
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7fe fea4 	bl	8000230 <strlen>
 80014e8:	4603      	mov	r3, r0
 80014ea:	461a      	mov	r2, r3
 80014ec:	f107 0314 	add.w	r3, r7, #20
 80014f0:	4413      	add	r3, r2
 80014f2:	4a13      	ldr	r2, [pc, #76]	; (8001540 <hydroc_send_cmd+0x2b4>)
 80014f4:	8811      	ldrh	r1, [r2, #0]
 80014f6:	7892      	ldrb	r2, [r2, #2]
 80014f8:	8019      	strh	r1, [r3, #0]
 80014fa:	709a      	strb	r2, [r3, #2]
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 80014fc:	2300      	movs	r3, #0
 80014fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8001500:	e00d      	b.n	800151e <hydroc_send_cmd+0x292>
  	   {
  		   osMessagePut(hydroc_obj->media_tx_q,tmp_cmd[i],0);
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	6858      	ldr	r0, [r3, #4]
 8001506:	f107 0214 	add.w	r2, r7, #20
 800150a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800150c:	4413      	add	r3, r2
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2200      	movs	r2, #0
 8001512:	4619      	mov	r1, r3
 8001514:	f003 fe96 	bl	8005244 <osMessagePut>
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 8001518:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800151a:	3301      	adds	r3, #1
 800151c:	64bb      	str	r3, [r7, #72]	; 0x48
 800151e:	f107 0314 	add.w	r3, r7, #20
 8001522:	4618      	mov	r0, r3
 8001524:	f7fe fe84 	bl	8000230 <strlen>
 8001528:	4602      	mov	r2, r0
 800152a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800152c:	429a      	cmp	r2, r3
 800152e:	d8e8      	bhi.n	8001502 <hydroc_send_cmd+0x276>
  	   }
	 break;
 8001530:	bf00      	nop

 }

}
 8001532:	bf00      	nop
 8001534:	3764      	adds	r7, #100	; 0x64
 8001536:	46bd      	mov	sp, r7
 8001538:	bd90      	pop	{r4, r7, pc}
 800153a:	bf00      	nop
 800153c:	20000000 	.word	0x20000000
 8001540:	0800abb4 	.word	0x0800abb4
 8001544:	0800abb8 	.word	0x0800abb8
 8001548:	0800abc8 	.word	0x0800abc8

0800154c <hydroc_get_event>:


uint8_t hydroc_get_event(hydroc* hydroc_obj,uint8_t* event)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
	if(xQueueReceive(hydroc_obj->events_q,event,1))
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	2201      	movs	r2, #1
 800155c:	6839      	ldr	r1, [r7, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f004 faa6 	bl	8005ab0 <xQueueReceive>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <hydroc_get_event+0x22>
	{
     return HYDROC_F_OK;
 800156a:	2300      	movs	r3, #0
 800156c:	e000      	b.n	8001570 <hydroc_get_event+0x24>
	}
	return HYDROC_F_ERR;
 800156e:	2301      	movs	r3, #1
}
 8001570:	4618      	mov	r0, r3
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <hydroc_parse_message>:



int hydroc_parse_message(hydroc* hydroc_obj,uint8_t* msg)
{
 8001578:	b590      	push	{r4, r7, lr}
 800157a:	b087      	sub	sp, #28
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
	char * pch;
	pch = strtok (msg,",");//header
 8001582:	4922      	ldr	r1, [pc, #136]	; (800160c <hydroc_parse_message+0x94>)
 8001584:	6838      	ldr	r0, [r7, #0]
 8001586:	f007 f951 	bl	800882c <strtok>
 800158a:	6138      	str	r0, [r7, #16]
	uint8_t* tmp_ptr;
	for(int i=0;i<HYDROC_MSG_NUM_OF_FUNCTIONS;i++)
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]
 8001590:	e033      	b.n	80015fa <hydroc_parse_message+0x82>
	{
	   if(strlen(pch)==strlen(hydroc_messages_strings[i]))
 8001592:	6938      	ldr	r0, [r7, #16]
 8001594:	f7fe fe4c 	bl	8000230 <strlen>
 8001598:	4604      	mov	r4, r0
 800159a:	4a1d      	ldr	r2, [pc, #116]	; (8001610 <hydroc_parse_message+0x98>)
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7fe fe44 	bl	8000230 <strlen>
 80015a8:	4603      	mov	r3, r0
 80015aa:	429c      	cmp	r4, r3
 80015ac:	d122      	bne.n	80015f4 <hydroc_parse_message+0x7c>
	   {
		  tmp_ptr=0;
 80015ae:	2300      	movs	r3, #0
 80015b0:	60fb      	str	r3, [r7, #12]
		  tmp_ptr=strstr(pch,hydroc_messages_strings[i]);
 80015b2:	4a17      	ldr	r2, [pc, #92]	; (8001610 <hydroc_parse_message+0x98>)
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ba:	4619      	mov	r1, r3
 80015bc:	6938      	ldr	r0, [r7, #16]
 80015be:	f006 fac4 	bl	8007b4a <strstr>
 80015c2:	60f8      	str	r0, [r7, #12]
		  if(tmp_ptr)
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d014      	beq.n	80015f4 <hydroc_parse_message+0x7c>
		   {
			 if(hydroc_functions[i](hydroc_obj,msg+strlen(tmp_ptr)+1)==HYDROC_F_OK) return HYDROC_F_OK;
 80015ca:	4a12      	ldr	r2, [pc, #72]	; (8001614 <hydroc_parse_message+0x9c>)
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80015d2:	68f8      	ldr	r0, [r7, #12]
 80015d4:	f7fe fe2c 	bl	8000230 <strlen>
 80015d8:	4603      	mov	r3, r0
 80015da:	3301      	adds	r3, #1
 80015dc:	683a      	ldr	r2, [r7, #0]
 80015de:	4413      	add	r3, r2
 80015e0:	4619      	mov	r1, r3
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	47a0      	blx	r4
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d101      	bne.n	80015f0 <hydroc_parse_message+0x78>
 80015ec:	2300      	movs	r3, #0
 80015ee:	e008      	b.n	8001602 <hydroc_parse_message+0x8a>
	         else return HYDROC_F_ERR;
 80015f0:	2301      	movs	r3, #1
 80015f2:	e006      	b.n	8001602 <hydroc_parse_message+0x8a>
	for(int i=0;i<HYDROC_MSG_NUM_OF_FUNCTIONS;i++)
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	3301      	adds	r3, #1
 80015f8:	617b      	str	r3, [r7, #20]
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	ddc8      	ble.n	8001592 <hydroc_parse_message+0x1a>
		   }
		}
	 }
	 return HYDROC_F_ERR;
 8001600:	2301      	movs	r3, #1

}
 8001602:	4618      	mov	r0, r3
 8001604:	371c      	adds	r7, #28
 8001606:	46bd      	mov	sp, r7
 8001608:	bd90      	pop	{r4, r7, pc}
 800160a:	bf00      	nop
 800160c:	0800abd4 	.word	0x0800abd4
 8001610:	20000224 	.word	0x20000224
 8001614:	2000021c 	.word	0x2000021c

08001618 <hydroc_messages_init>:

void hydroc_messages_init(hydroc* hydroc_obj)
{
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
	hydroc_functions[HYDROC_MSG_COSIM] = HYDROC_MSG_COSIM_f;
 8001620:	4b08      	ldr	r3, [pc, #32]	; (8001644 <hydroc_messages_init+0x2c>)
 8001622:	4a09      	ldr	r2, [pc, #36]	; (8001648 <hydroc_messages_init+0x30>)
 8001624:	601a      	str	r2, [r3, #0]
	hydroc_functions[HYDROC_MSG_CODS4] = HYDROC_MSG_CODS4_f;
 8001626:	4b07      	ldr	r3, [pc, #28]	; (8001644 <hydroc_messages_init+0x2c>)
 8001628:	4a08      	ldr	r2, [pc, #32]	; (800164c <hydroc_messages_init+0x34>)
 800162a:	605a      	str	r2, [r3, #4]

	hydroc_messages_strings[HYDROC_MSG_COSIM] = "$COSIM";
 800162c:	4b08      	ldr	r3, [pc, #32]	; (8001650 <hydroc_messages_init+0x38>)
 800162e:	4a09      	ldr	r2, [pc, #36]	; (8001654 <hydroc_messages_init+0x3c>)
 8001630:	601a      	str	r2, [r3, #0]
	hydroc_messages_strings[HYDROC_MSG_CODS4] = "$CODS4";
 8001632:	4b07      	ldr	r3, [pc, #28]	; (8001650 <hydroc_messages_init+0x38>)
 8001634:	4a08      	ldr	r2, [pc, #32]	; (8001658 <hydroc_messages_init+0x40>)
 8001636:	605a      	str	r2, [r3, #4]


}
 8001638:	bf00      	nop
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	bc80      	pop	{r7}
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	2000021c 	.word	0x2000021c
 8001648:	0800165d 	.word	0x0800165d
 800164c:	08001679 	.word	0x08001679
 8001650:	20000224 	.word	0x20000224
 8001654:	0800abd8 	.word	0x0800abd8
 8001658:	0800abe0 	.word	0x0800abe0

0800165c <HYDROC_MSG_COSIM_f>:


int HYDROC_MSG_COSIM_f(hydroc* hydroc_obj,uint8_t* msg)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
   //osMessagePut(hydroc_obj->events_q,HYDROC_EVNT_BOOTED,1);
   hydroc_obj->status=HYDROC_READY;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2201      	movs	r2, #1
 800166a:	735a      	strb	r2, [r3, #13]
   return HYDROC_F_OK;
 800166c:	2300      	movs	r3, #0
}
 800166e:	4618      	mov	r0, r3
 8001670:	370c      	adds	r7, #12
 8001672:	46bd      	mov	sp, r7
 8001674:	bc80      	pop	{r7}
 8001676:	4770      	bx	lr

08001678 <HYDROC_MSG_CODS4_f>:

int HYDROC_MSG_CODS4_f(hydroc* hydroc_obj,uint8_t* msg)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
   if(hydroc_obj->status==HYDROC_WAIT_DATA)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	7b5b      	ldrb	r3, [r3, #13]
 8001686:	2b02      	cmp	r3, #2
 8001688:	d110      	bne.n	80016ac <HYDROC_MSG_CODS4_f+0x34>
   {
     osMessagePut(hydroc_obj->events_q,HYDROC_EVNT_CODS4,1);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	2201      	movs	r2, #1
 8001690:	2101      	movs	r1, #1
 8001692:	4618      	mov	r0, r3
 8001694:	f003 fdd6 	bl	8005244 <osMessagePut>
     strcpy(hydroc_obj->ds4_data,msg);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f203 4314 	addw	r3, r3, #1044	; 0x414
 800169e:	6839      	ldr	r1, [r7, #0]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f006 fa4a 	bl	8007b3a <strcpy>
     hydroc_obj->status=HYDROC_IDLE;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2203      	movs	r2, #3
 80016aa:	735a      	strb	r2, [r3, #13]
   }
   return HYDROC_F_OK;
 80016ac:	2300      	movs	r3, #0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
	...

080016b8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	60b9      	str	r1, [r7, #8]
 80016c2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	4a06      	ldr	r2, [pc, #24]	; (80016e0 <vApplicationGetIdleTaskMemory+0x28>)
 80016c8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	4a05      	ldr	r2, [pc, #20]	; (80016e4 <vApplicationGetIdleTaskMemory+0x2c>)
 80016ce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2280      	movs	r2, #128	; 0x80
 80016d4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80016d6:	bf00      	nop
 80016d8:	3714      	adds	r7, #20
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr
 80016e0:	2000022c 	.word	0x2000022c
 80016e4:	20000280 	.word	0x20000280

080016e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e8:	b5b0      	push	{r4, r5, r7, lr}
 80016ea:	b09a      	sub	sp, #104	; 0x68
 80016ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ee:	f001 fa95 	bl	8002c1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016f2:	f000 f88d 	bl	8001810 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016f6:	f000 f921 	bl	800193c <MX_GPIO_Init>
  MX_UART5_Init();
 80016fa:	f000 f8cb 	bl	8001894 <MX_UART5_Init>
  MX_USART1_UART_Init();
 80016fe:	f000 f8f3 	bl	80018e8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  seaglider_init(&glider1);
 8001702:	4834      	ldr	r0, [pc, #208]	; (80017d4 <main+0xec>)
 8001704:	f000 fcf0 	bl	80020e8 <seaglider_init>
  hydroc_init(&hydroc_sensor1);
 8001708:	4833      	ldr	r0, [pc, #204]	; (80017d8 <main+0xf0>)
 800170a:	f7ff fcbd 	bl	8001088 <hydroc_init>
  mcu_flash_init(&data_flash,82);
 800170e:	2152      	movs	r1, #82	; 0x52
 8001710:	4832      	ldr	r0, [pc, #200]	; (80017dc <main+0xf4>)
 8001712:	f000 fbd4 	bl	8001ebe <mcu_flash_init>

  HAL_UART_Receive_IT(&SENSOR_UART,&(hydroc_sensor1.media_rx_byte),1);
 8001716:	2201      	movs	r2, #1
 8001718:	4931      	ldr	r1, [pc, #196]	; (80017e0 <main+0xf8>)
 800171a:	4832      	ldr	r0, [pc, #200]	; (80017e4 <main+0xfc>)
 800171c:	f003 f8a1 	bl	8004862 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&GLIDER_UART,&(glider1.media_rx_byte),1);
 8001720:	2201      	movs	r2, #1
 8001722:	4931      	ldr	r1, [pc, #196]	; (80017e8 <main+0x100>)
 8001724:	4831      	ldr	r0, [pc, #196]	; (80017ec <main+0x104>)
 8001726:	f003 f89c 	bl	8004862 <HAL_UART_Receive_IT>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of glider_uart_sem */
  osSemaphoreDef(glider_uart_sem);
 800172a:	2300      	movs	r3, #0
 800172c:	663b      	str	r3, [r7, #96]	; 0x60
 800172e:	2300      	movs	r3, #0
 8001730:	667b      	str	r3, [r7, #100]	; 0x64
  glider_uart_semHandle = osSemaphoreCreate(osSemaphore(glider_uart_sem), 1);
 8001732:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001736:	2101      	movs	r1, #1
 8001738:	4618      	mov	r0, r3
 800173a:	f003 fd28 	bl	800518e <osSemaphoreCreate>
 800173e:	4603      	mov	r3, r0
 8001740:	4a2b      	ldr	r2, [pc, #172]	; (80017f0 <main+0x108>)
 8001742:	6013      	str	r3, [r2, #0]

  /* definition and creation of sensor_uart_sem */
  osSemaphoreDef(sensor_uart_sem);
 8001744:	2300      	movs	r3, #0
 8001746:	65bb      	str	r3, [r7, #88]	; 0x58
 8001748:	2300      	movs	r3, #0
 800174a:	65fb      	str	r3, [r7, #92]	; 0x5c
  sensor_uart_semHandle = osSemaphoreCreate(osSemaphore(sensor_uart_sem), 1);
 800174c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001750:	2101      	movs	r1, #1
 8001752:	4618      	mov	r0, r3
 8001754:	f003 fd1b 	bl	800518e <osSemaphoreCreate>
 8001758:	4603      	mov	r3, r0
 800175a:	4a26      	ldr	r2, [pc, #152]	; (80017f4 <main+0x10c>)
 800175c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800175e:	4b26      	ldr	r3, [pc, #152]	; (80017f8 <main+0x110>)
 8001760:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001764:	461d      	mov	r5, r3
 8001766:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001768:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800176a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800176e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001772:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001776:	2100      	movs	r1, #0
 8001778:	4618      	mov	r0, r3
 800177a:	f003 fca8 	bl	80050ce <osThreadCreate>
 800177e:	4603      	mov	r3, r0
 8001780:	4a1e      	ldr	r2, [pc, #120]	; (80017fc <main+0x114>)
 8001782:	6013      	str	r3, [r2, #0]

  /* definition and creation of uart_tx_t */
  osThreadDef(uart_tx_t, uart_tx_f, osPriorityNormal, 0, 128);
 8001784:	4b1e      	ldr	r3, [pc, #120]	; (8001800 <main+0x118>)
 8001786:	f107 0420 	add.w	r4, r7, #32
 800178a:	461d      	mov	r5, r3
 800178c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800178e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001790:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001794:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  uart_tx_tHandle = osThreadCreate(osThread(uart_tx_t), NULL);
 8001798:	f107 0320 	add.w	r3, r7, #32
 800179c:	2100      	movs	r1, #0
 800179e:	4618      	mov	r0, r3
 80017a0:	f003 fc95 	bl	80050ce <osThreadCreate>
 80017a4:	4603      	mov	r3, r0
 80017a6:	4a17      	ldr	r2, [pc, #92]	; (8001804 <main+0x11c>)
 80017a8:	6013      	str	r3, [r2, #0]

  /* definition and creation of one_time_t */
  osThreadDef(one_time_t, one_time_f, osPriorityNormal, 0, 128);
 80017aa:	4b17      	ldr	r3, [pc, #92]	; (8001808 <main+0x120>)
 80017ac:	1d3c      	adds	r4, r7, #4
 80017ae:	461d      	mov	r5, r3
 80017b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017b4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80017b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  one_time_tHandle = osThreadCreate(osThread(one_time_t), NULL);
 80017bc:	1d3b      	adds	r3, r7, #4
 80017be:	2100      	movs	r1, #0
 80017c0:	4618      	mov	r0, r3
 80017c2:	f003 fc84 	bl	80050ce <osThreadCreate>
 80017c6:	4603      	mov	r3, r0
 80017c8:	4a10      	ldr	r2, [pc, #64]	; (800180c <main+0x124>)
 80017ca:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80017cc:	f003 fc78 	bl	80050c0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80017d0:	e7fe      	b.n	80017d0 <main+0xe8>
 80017d2:	bf00      	nop
 80017d4:	2000051c 	.word	0x2000051c
 80017d8:	20000958 	.word	0x20000958
 80017dc:	20000de4 	.word	0x20000de4
 80017e0:	20000964 	.word	0x20000964
 80017e4:	200004c4 	.word	0x200004c4
 80017e8:	20000528 	.word	0x20000528
 80017ec:	20000480 	.word	0x20000480
 80017f0:	20000514 	.word	0x20000514
 80017f4:	20000518 	.word	0x20000518
 80017f8:	0800ac0c 	.word	0x0800ac0c
 80017fc:	20000508 	.word	0x20000508
 8001800:	0800ac28 	.word	0x0800ac28
 8001804:	2000050c 	.word	0x2000050c
 8001808:	0800ac44 	.word	0x0800ac44
 800180c:	20000510 	.word	0x20000510

08001810 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b094      	sub	sp, #80	; 0x50
 8001814:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001816:	f107 0318 	add.w	r3, r7, #24
 800181a:	2238      	movs	r2, #56	; 0x38
 800181c:	2100      	movs	r1, #0
 800181e:	4618      	mov	r0, r3
 8001820:	f006 f974 	bl	8007b0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001824:	1d3b      	adds	r3, r7, #4
 8001826:	2200      	movs	r2, #0
 8001828:	601a      	str	r2, [r3, #0]
 800182a:	605a      	str	r2, [r3, #4]
 800182c:	609a      	str	r2, [r3, #8]
 800182e:	60da      	str	r2, [r3, #12]
 8001830:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001832:	2302      	movs	r3, #2
 8001834:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001836:	2301      	movs	r3, #1
 8001838:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800183a:	2310      	movs	r3, #16
 800183c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800183e:	2300      	movs	r3, #0
 8001840:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8001842:	2300      	movs	r3, #0
 8001844:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001846:	f107 0318 	add.w	r3, r7, #24
 800184a:	4618      	mov	r0, r3
 800184c:	f001 ffbe 	bl	80037cc <HAL_RCC_OscConfig>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <SystemClock_Config+0x4a>
  {
    Error_Handler();
 8001856:	f000 fb0b 	bl	8001e70 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800185a:	230f      	movs	r3, #15
 800185c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800185e:	2300      	movs	r3, #0
 8001860:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001862:	2300      	movs	r3, #0
 8001864:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001866:	2300      	movs	r3, #0
 8001868:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800186a:	2300      	movs	r3, #0
 800186c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800186e:	1d3b      	adds	r3, r7, #4
 8001870:	2100      	movs	r1, #0
 8001872:	4618      	mov	r0, r3
 8001874:	f002 fac0 	bl	8003df8 <HAL_RCC_ClockConfig>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800187e:	f000 faf7 	bl	8001e70 <Error_Handler>
  }
  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8001882:	4b03      	ldr	r3, [pc, #12]	; (8001890 <SystemClock_Config+0x80>)
 8001884:	2201      	movs	r2, #1
 8001886:	601a      	str	r2, [r3, #0]
}
 8001888:	bf00      	nop
 800188a:	3750      	adds	r7, #80	; 0x50
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	42420070 	.word	0x42420070

08001894 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001898:	4b11      	ldr	r3, [pc, #68]	; (80018e0 <MX_UART5_Init+0x4c>)
 800189a:	4a12      	ldr	r2, [pc, #72]	; (80018e4 <MX_UART5_Init+0x50>)
 800189c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 800189e:	4b10      	ldr	r3, [pc, #64]	; (80018e0 <MX_UART5_Init+0x4c>)
 80018a0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80018a4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80018a6:	4b0e      	ldr	r3, [pc, #56]	; (80018e0 <MX_UART5_Init+0x4c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80018ac:	4b0c      	ldr	r3, [pc, #48]	; (80018e0 <MX_UART5_Init+0x4c>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80018b2:	4b0b      	ldr	r3, [pc, #44]	; (80018e0 <MX_UART5_Init+0x4c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80018b8:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <MX_UART5_Init+0x4c>)
 80018ba:	220c      	movs	r2, #12
 80018bc:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018be:	4b08      	ldr	r3, [pc, #32]	; (80018e0 <MX_UART5_Init+0x4c>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80018c4:	4b06      	ldr	r3, [pc, #24]	; (80018e0 <MX_UART5_Init+0x4c>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80018ca:	4805      	ldr	r0, [pc, #20]	; (80018e0 <MX_UART5_Init+0x4c>)
 80018cc:	f002 ff38 	bl	8004740 <HAL_UART_Init>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80018d6:	f000 facb 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	20000480 	.word	0x20000480
 80018e4:	40005000 	.word	0x40005000

080018e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018ec:	4b11      	ldr	r3, [pc, #68]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 80018ee:	4a12      	ldr	r2, [pc, #72]	; (8001938 <MX_USART1_UART_Init+0x50>)
 80018f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80018f2:	4b10      	ldr	r3, [pc, #64]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 80018f4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80018f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018fa:	4b0e      	ldr	r3, [pc, #56]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001900:	4b0c      	ldr	r3, [pc, #48]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 8001902:	2200      	movs	r2, #0
 8001904:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001906:	4b0b      	ldr	r3, [pc, #44]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 8001908:	2200      	movs	r2, #0
 800190a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800190c:	4b09      	ldr	r3, [pc, #36]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 800190e:	220c      	movs	r2, #12
 8001910:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001912:	4b08      	ldr	r3, [pc, #32]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 8001914:	2200      	movs	r2, #0
 8001916:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001918:	4b06      	ldr	r3, [pc, #24]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 800191a:	2200      	movs	r2, #0
 800191c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800191e:	4805      	ldr	r0, [pc, #20]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 8001920:	f002 ff0e 	bl	8004740 <HAL_UART_Init>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800192a:	f000 faa1 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	200004c4 	.word	0x200004c4
 8001938:	40013800 	.word	0x40013800

0800193c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800193c:	b480      	push	{r7}
 800193e:	b085      	sub	sp, #20
 8001940:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001942:	4b14      	ldr	r3, [pc, #80]	; (8001994 <MX_GPIO_Init+0x58>)
 8001944:	699b      	ldr	r3, [r3, #24]
 8001946:	4a13      	ldr	r2, [pc, #76]	; (8001994 <MX_GPIO_Init+0x58>)
 8001948:	f043 0320 	orr.w	r3, r3, #32
 800194c:	6193      	str	r3, [r2, #24]
 800194e:	4b11      	ldr	r3, [pc, #68]	; (8001994 <MX_GPIO_Init+0x58>)
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	f003 0320 	and.w	r3, r3, #32
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800195a:	4b0e      	ldr	r3, [pc, #56]	; (8001994 <MX_GPIO_Init+0x58>)
 800195c:	699b      	ldr	r3, [r3, #24]
 800195e:	4a0d      	ldr	r2, [pc, #52]	; (8001994 <MX_GPIO_Init+0x58>)
 8001960:	f043 0304 	orr.w	r3, r3, #4
 8001964:	6193      	str	r3, [r2, #24]
 8001966:	4b0b      	ldr	r3, [pc, #44]	; (8001994 <MX_GPIO_Init+0x58>)
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	f003 0304 	and.w	r3, r3, #4
 800196e:	60bb      	str	r3, [r7, #8]
 8001970:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001972:	4b08      	ldr	r3, [pc, #32]	; (8001994 <MX_GPIO_Init+0x58>)
 8001974:	699b      	ldr	r3, [r3, #24]
 8001976:	4a07      	ldr	r2, [pc, #28]	; (8001994 <MX_GPIO_Init+0x58>)
 8001978:	f043 0310 	orr.w	r3, r3, #16
 800197c:	6193      	str	r3, [r2, #24]
 800197e:	4b05      	ldr	r3, [pc, #20]	; (8001994 <MX_GPIO_Init+0x58>)
 8001980:	699b      	ldr	r3, [r3, #24]
 8001982:	f003 0310 	and.w	r3, r3, #16
 8001986:	607b      	str	r3, [r7, #4]
 8001988:	687b      	ldr	r3, [r7, #4]

}
 800198a:	bf00      	nop
 800198c:	3714      	adds	r7, #20
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr
 8001994:	40021000 	.word	0x40021000

08001998 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */
uint8_t tmp1;
uint8_t tmp2;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 if(huart==&SENSOR_UART)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	4a11      	ldr	r2, [pc, #68]	; (80019e8 <HAL_UART_RxCpltCallback+0x50>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d10b      	bne.n	80019c0 <HAL_UART_RxCpltCallback+0x28>
 {
	 hydroc_media_process_byte(&hydroc_sensor1,hydroc_sensor1.media_rx_byte);
 80019a8:	4b10      	ldr	r3, [pc, #64]	; (80019ec <HAL_UART_RxCpltCallback+0x54>)
 80019aa:	7b1b      	ldrb	r3, [r3, #12]
 80019ac:	4619      	mov	r1, r3
 80019ae:	480f      	ldr	r0, [pc, #60]	; (80019ec <HAL_UART_RxCpltCallback+0x54>)
 80019b0:	f7ff fbba 	bl	8001128 <hydroc_media_process_byte>
	 HAL_UART_Receive_IT(&SENSOR_UART,&(hydroc_sensor1.media_rx_byte),1);
 80019b4:	2201      	movs	r2, #1
 80019b6:	490e      	ldr	r1, [pc, #56]	; (80019f0 <HAL_UART_RxCpltCallback+0x58>)
 80019b8:	480b      	ldr	r0, [pc, #44]	; (80019e8 <HAL_UART_RxCpltCallback+0x50>)
 80019ba:	f002 ff52 	bl	8004862 <HAL_UART_Receive_IT>
 else if(huart==&GLIDER_UART)
 {
	 seaglider_media_process_byte(&glider1,glider1.media_rx_byte);
	 HAL_UART_Receive_IT(&GLIDER_UART,&(glider1.media_rx_byte),1);
 }
}
 80019be:	e00e      	b.n	80019de <HAL_UART_RxCpltCallback+0x46>
 else if(huart==&GLIDER_UART)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	4a0c      	ldr	r2, [pc, #48]	; (80019f4 <HAL_UART_RxCpltCallback+0x5c>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d10a      	bne.n	80019de <HAL_UART_RxCpltCallback+0x46>
	 seaglider_media_process_byte(&glider1,glider1.media_rx_byte);
 80019c8:	4b0b      	ldr	r3, [pc, #44]	; (80019f8 <HAL_UART_RxCpltCallback+0x60>)
 80019ca:	7b1b      	ldrb	r3, [r3, #12]
 80019cc:	4619      	mov	r1, r3
 80019ce:	480a      	ldr	r0, [pc, #40]	; (80019f8 <HAL_UART_RxCpltCallback+0x60>)
 80019d0:	f000 fbff 	bl	80021d2 <seaglider_media_process_byte>
	 HAL_UART_Receive_IT(&GLIDER_UART,&(glider1.media_rx_byte),1);
 80019d4:	2201      	movs	r2, #1
 80019d6:	4909      	ldr	r1, [pc, #36]	; (80019fc <HAL_UART_RxCpltCallback+0x64>)
 80019d8:	4806      	ldr	r0, [pc, #24]	; (80019f4 <HAL_UART_RxCpltCallback+0x5c>)
 80019da:	f002 ff42 	bl	8004862 <HAL_UART_Receive_IT>
}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	200004c4 	.word	0x200004c4
 80019ec:	20000958 	.word	0x20000958
 80019f0:	20000964 	.word	0x20000964
 80019f4:	20000480 	.word	0x20000480
 80019f8:	2000051c 	.word	0x2000051c
 80019fc:	20000528 	.word	0x20000528

08001a00 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]

 if(huart==&SENSOR_UART)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4a12      	ldr	r2, [pc, #72]	; (8001a54 <HAL_UART_TxCpltCallback+0x54>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d10c      	bne.n	8001a2a <HAL_UART_TxCpltCallback+0x2a>
 {
	 if(hydroc_media_get_byte(&hydroc_sensor1,&tmp2)==HYDROC_F_OK)
 8001a10:	4911      	ldr	r1, [pc, #68]	; (8001a58 <HAL_UART_TxCpltCallback+0x58>)
 8001a12:	4812      	ldr	r0, [pc, #72]	; (8001a5c <HAL_UART_TxCpltCallback+0x5c>)
 8001a14:	f7ff fc1e 	bl	8001254 <hydroc_media_get_byte>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d115      	bne.n	8001a4a <HAL_UART_TxCpltCallback+0x4a>
	 {
	    HAL_UART_Transmit_IT(&SENSOR_UART,&tmp2,1);
 8001a1e:	2201      	movs	r2, #1
 8001a20:	490d      	ldr	r1, [pc, #52]	; (8001a58 <HAL_UART_TxCpltCallback+0x58>)
 8001a22:	480c      	ldr	r0, [pc, #48]	; (8001a54 <HAL_UART_TxCpltCallback+0x54>)
 8001a24:	f002 fed9 	bl	80047da <HAL_UART_Transmit_IT>
	 if(seaglider_media_get_byte(&glider1,&tmp1)==SEAGLIDER_F_OK)
	 {
	    HAL_UART_Transmit_IT(&GLIDER_UART,&tmp1,1);
	 }
 }
}
 8001a28:	e00f      	b.n	8001a4a <HAL_UART_TxCpltCallback+0x4a>
 else if(huart==&GLIDER_UART)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a0c      	ldr	r2, [pc, #48]	; (8001a60 <HAL_UART_TxCpltCallback+0x60>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d10b      	bne.n	8001a4a <HAL_UART_TxCpltCallback+0x4a>
	 if(seaglider_media_get_byte(&glider1,&tmp1)==SEAGLIDER_F_OK)
 8001a32:	490c      	ldr	r1, [pc, #48]	; (8001a64 <HAL_UART_TxCpltCallback+0x64>)
 8001a34:	480c      	ldr	r0, [pc, #48]	; (8001a68 <HAL_UART_TxCpltCallback+0x68>)
 8001a36:	f000 fc4c 	bl	80022d2 <seaglider_media_get_byte>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d104      	bne.n	8001a4a <HAL_UART_TxCpltCallback+0x4a>
	    HAL_UART_Transmit_IT(&GLIDER_UART,&tmp1,1);
 8001a40:	2201      	movs	r2, #1
 8001a42:	4908      	ldr	r1, [pc, #32]	; (8001a64 <HAL_UART_TxCpltCallback+0x64>)
 8001a44:	4806      	ldr	r0, [pc, #24]	; (8001a60 <HAL_UART_TxCpltCallback+0x60>)
 8001a46:	f002 fec8 	bl	80047da <HAL_UART_Transmit_IT>
}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	200004c4 	.word	0x200004c4
 8001a58:	20001df9 	.word	0x20001df9
 8001a5c:	20000958 	.word	0x20000958
 8001a60:	20000480 	.word	0x20000480
 8001a64:	20001df8 	.word	0x20001df8
 8001a68:	2000051c 	.word	0x2000051c

08001a6c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b08c      	sub	sp, #48	; 0x30
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  /* Infinite loop */

  //HAL_UART_Transmit(&GLIDER_UART,"GLDR\r",5,10);
  //HAL_UART_Transmit(&SENSOR_UART,"SENS\r",5,10);

  mcu_flash_open(&data_flash);
 8001a74:	48a3      	ldr	r0, [pc, #652]	; (8001d04 <StartDefaultTask+0x298>)
 8001a76:	f000 fa5d 	bl	8001f34 <mcu_flash_open>
  uint8_t event_id;
  char tmp_str[30];
  memory_region_pointer ptr1;

  osDelay(200);
 8001a7a:	20c8      	movs	r0, #200	; 0xc8
 8001a7c:	f003 fb73 	bl	8005166 <osDelay>
  seaglider_send_cmd(&glider1,SEAGLIDER_CMD_PROMPT,NULL);
 8001a80:	2200      	movs	r2, #0
 8001a82:	2100      	movs	r1, #0
 8001a84:	48a0      	ldr	r0, [pc, #640]	; (8001d08 <StartDefaultTask+0x29c>)
 8001a86:	f000 fc3f 	bl	8002308 <seaglider_send_cmd>

  for(;;)
  {
		 //glider task
		 if(seaglider_get_event(&glider1,&event_id)==SEAGLIDER_F_OK)
 8001a8a:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8001a8e:	4619      	mov	r1, r3
 8001a90:	489d      	ldr	r0, [pc, #628]	; (8001d08 <StartDefaultTask+0x29c>)
 8001a92:	f000 fc81 	bl	8002398 <seaglider_get_event>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	f040 8115 	bne.w	8001cc8 <StartDefaultTask+0x25c>
		 {
			switch(event_id)
 8001a9e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001aa2:	2b06      	cmp	r3, #6
 8001aa4:	f200 8111 	bhi.w	8001cca <StartDefaultTask+0x25e>
 8001aa8:	a201      	add	r2, pc, #4	; (adr r2, 8001ab0 <StartDefaultTask+0x44>)
 8001aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aae:	bf00      	nop
 8001ab0:	08001ad9 	.word	0x08001ad9
 8001ab4:	08001bfd 	.word	0x08001bfd
 8001ab8:	08001c6b 	.word	0x08001c6b
 8001abc:	08001c9b 	.word	0x08001c9b
 8001ac0:	08001b45 	.word	0x08001b45
 8001ac4:	08001bf1 	.word	0x08001bf1
 8001ac8:	08001acd 	.word	0x08001acd
			{
			 case SEAGLIDER_EVNT_DEPTH_RCVD:
				  seaglider_send_cmd(&glider1,SEAGLIDER_CMD_PROMPT,NULL);
 8001acc:	2200      	movs	r2, #0
 8001ace:	2100      	movs	r1, #0
 8001ad0:	488d      	ldr	r0, [pc, #564]	; (8001d08 <StartDefaultTask+0x29c>)
 8001ad2:	f000 fc19 	bl	8002308 <seaglider_send_cmd>
	         break;
 8001ad6:	e0f8      	b.n	8001cca <StartDefaultTask+0x25e>
			 case SEAGLIDER_EVNT_START_RCVD:
				  hydroc_sensor1.status=HYDROC_WAIT_DATA;
 8001ad8:	4b8c      	ldr	r3, [pc, #560]	; (8001d0c <StartDefaultTask+0x2a0>)
 8001ada:	2202      	movs	r2, #2
 8001adc:	735a      	strb	r2, [r3, #13]
				  if(hydroc_sensor1.warmup_status==HYDROC_WARMUP_IN_PROGRESS){
 8001ade:	4b8b      	ldr	r3, [pc, #556]	; (8001d0c <StartDefaultTask+0x2a0>)
 8001ae0:	7b9b      	ldrb	r3, [r3, #14]
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d103      	bne.n	8001aee <StartDefaultTask+0x82>
					hydroc_sensor1.warmup_status=HYDROC_WARMUP_START_RECEIVED;
 8001ae6:	4b89      	ldr	r3, [pc, #548]	; (8001d0c <StartDefaultTask+0x2a0>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	739a      	strb	r2, [r3, #14]
 8001aec:	e024      	b.n	8001b38 <StartDefaultTask+0xcc>
				  }
				  else{
    				  xSemaphoreTake(sensor_uart_semHandle,portMAX_DELAY);
 8001aee:	4b88      	ldr	r3, [pc, #544]	; (8001d10 <StartDefaultTask+0x2a4>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f04f 31ff 	mov.w	r1, #4294967295
 8001af6:	4618      	mov	r0, r3
 8001af8:	f004 f8ba 	bl	8005c70 <xQueueSemaphoreTake>
	         		  hydroc_send_cmd(&hydroc_sensor1,HYDROC_CMD_ENTER_CFG,NULL);
 8001afc:	2200      	movs	r2, #0
 8001afe:	2100      	movs	r1, #0
 8001b00:	4882      	ldr	r0, [pc, #520]	; (8001d0c <StartDefaultTask+0x2a0>)
 8001b02:	f7ff fbc3 	bl	800128c <hydroc_send_cmd>
			    	  osDelay(1000);
 8001b06:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b0a:	f003 fb2c 	bl	8005166 <osDelay>
				      hydroc_send_cmd(&hydroc_sensor1,HYDROC_CMD_SET_MEASURE_MODE,glider1.param_z);
 8001b0e:	4a81      	ldr	r2, [pc, #516]	; (8001d14 <StartDefaultTask+0x2a8>)
 8001b10:	2107      	movs	r1, #7
 8001b12:	487e      	ldr	r0, [pc, #504]	; (8001d0c <StartDefaultTask+0x2a0>)
 8001b14:	f7ff fbba 	bl	800128c <hydroc_send_cmd>
				      osDelay(1000);
 8001b18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b1c:	f003 fb23 	bl	8005166 <osDelay>
				      hydroc_send_cmd(&hydroc_sensor1,HYDROC_CMD_EXIT_CFG,NULL);
 8001b20:	2200      	movs	r2, #0
 8001b22:	2101      	movs	r1, #1
 8001b24:	4879      	ldr	r0, [pc, #484]	; (8001d0c <StartDefaultTask+0x2a0>)
 8001b26:	f7ff fbb1 	bl	800128c <hydroc_send_cmd>
				      xSemaphoreGive(sensor_uart_semHandle);
 8001b2a:	4b79      	ldr	r3, [pc, #484]	; (8001d10 <StartDefaultTask+0x2a4>)
 8001b2c:	6818      	ldr	r0, [r3, #0]
 8001b2e:	2300      	movs	r3, #0
 8001b30:	2200      	movs	r2, #0
 8001b32:	2100      	movs	r1, #0
 8001b34:	f003 fe26 	bl	8005784 <xQueueGenericSend>
				  }
				  seaglider_send_cmd(&glider1,SEAGLIDER_CMD_PROMPT,NULL);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	4872      	ldr	r0, [pc, #456]	; (8001d08 <StartDefaultTask+0x29c>)
 8001b3e:	f000 fbe3 	bl	8002308 <seaglider_send_cmd>
			 break;
 8001b42:	e0c2      	b.n	8001cca <StartDefaultTask+0x25e>
			 case SEAGLIDER_EVNT_CLOCK_RCVD:
				  seaglider_send_cmd(&glider1,SEAGLIDER_CMD_PROMPT,NULL);
 8001b44:	2200      	movs	r2, #0
 8001b46:	2100      	movs	r1, #0
 8001b48:	486f      	ldr	r0, [pc, #444]	; (8001d08 <StartDefaultTask+0x29c>)
 8001b4a:	f000 fbdd 	bl	8002308 <seaglider_send_cmd>

				  xSemaphoreTake(sensor_uart_semHandle,portMAX_DELAY);
 8001b4e:	4b70      	ldr	r3, [pc, #448]	; (8001d10 <StartDefaultTask+0x2a4>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f04f 31ff 	mov.w	r1, #4294967295
 8001b56:	4618      	mov	r0, r3
 8001b58:	f004 f88a 	bl	8005c70 <xQueueSemaphoreTake>
				  hydroc_send_cmd(&hydroc_sensor1,HYDROC_CMD_ENTER_CFG,tmp_str);
 8001b5c:	f107 0310 	add.w	r3, r7, #16
 8001b60:	461a      	mov	r2, r3
 8001b62:	2100      	movs	r1, #0
 8001b64:	4869      	ldr	r0, [pc, #420]	; (8001d0c <StartDefaultTask+0x2a0>)
 8001b66:	f7ff fb91 	bl	800128c <hydroc_send_cmd>
				  osDelay(1000);
 8001b6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b6e:	f003 fafa 	bl	8005166 <osDelay>
				  memcpy(tmp_str,glider1.date,8);
 8001b72:	4a65      	ldr	r2, [pc, #404]	; (8001d08 <StartDefaultTask+0x29c>)
 8001b74:	f107 0310 	add.w	r3, r7, #16
 8001b78:	3218      	adds	r2, #24
 8001b7a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b7e:	e883 0003 	stmia.w	r3, {r0, r1}
				  memcpy(tmp_str+8,",0,",3);
 8001b82:	f107 0310 	add.w	r3, r7, #16
 8001b86:	3308      	adds	r3, #8
 8001b88:	2203      	movs	r2, #3
 8001b8a:	4963      	ldr	r1, [pc, #396]	; (8001d18 <StartDefaultTask+0x2ac>)
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f005 ffaf 	bl	8007af0 <memcpy>
				  memcpy(tmp_str+11,glider1.time,8);
 8001b92:	f107 0310 	add.w	r3, r7, #16
 8001b96:	330b      	adds	r3, #11
 8001b98:	495b      	ldr	r1, [pc, #364]	; (8001d08 <StartDefaultTask+0x29c>)
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	f101 0320 	add.w	r3, r1, #32
 8001ba0:	cb03      	ldmia	r3!, {r0, r1}
 8001ba2:	6010      	str	r0, [r2, #0]
 8001ba4:	6051      	str	r1, [r2, #4]
				  memcpy(tmp_str+19,",0",2);
 8001ba6:	f107 0310 	add.w	r3, r7, #16
 8001baa:	3313      	adds	r3, #19
 8001bac:	2202      	movs	r2, #2
 8001bae:	495b      	ldr	r1, [pc, #364]	; (8001d1c <StartDefaultTask+0x2b0>)
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f005 ff9d 	bl	8007af0 <memcpy>
				  tmp_str[21]=0x00;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
				  hydroc_send_cmd(&hydroc_sensor1,HYDROC_CMD_SET_REAL_TIME,tmp_str);
 8001bbc:	f107 0310 	add.w	r3, r7, #16
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	2102      	movs	r1, #2
 8001bc4:	4851      	ldr	r0, [pc, #324]	; (8001d0c <StartDefaultTask+0x2a0>)
 8001bc6:	f7ff fb61 	bl	800128c <hydroc_send_cmd>
				  osDelay(1000);
 8001bca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bce:	f003 faca 	bl	8005166 <osDelay>
				  hydroc_send_cmd(&hydroc_sensor1,HYDROC_CMD_EXIT_CFG,tmp_str);
 8001bd2:	f107 0310 	add.w	r3, r7, #16
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	2101      	movs	r1, #1
 8001bda:	484c      	ldr	r0, [pc, #304]	; (8001d0c <StartDefaultTask+0x2a0>)
 8001bdc:	f7ff fb56 	bl	800128c <hydroc_send_cmd>
				  xSemaphoreGive(sensor_uart_semHandle);
 8001be0:	4b4b      	ldr	r3, [pc, #300]	; (8001d10 <StartDefaultTask+0x2a4>)
 8001be2:	6818      	ldr	r0, [r3, #0]
 8001be4:	2300      	movs	r3, #0
 8001be6:	2200      	movs	r2, #0
 8001be8:	2100      	movs	r1, #0
 8001bea:	f003 fdcb 	bl	8005784 <xQueueGenericSend>

			 break;
 8001bee:	e06c      	b.n	8001cca <StartDefaultTask+0x25e>
			 case SEAGLIDER_EVNT_WAKEUP_RCVD:
				  seaglider_send_cmd(&glider1,SEAGLIDER_CMD_PROMPT,NULL);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	4844      	ldr	r0, [pc, #272]	; (8001d08 <StartDefaultTask+0x29c>)
 8001bf6:	f000 fb87 	bl	8002308 <seaglider_send_cmd>
			 break;
 8001bfa:	e066      	b.n	8001cca <StartDefaultTask+0x25e>
			 case SEAGLIDER_EVNT_STOP_RCVD:
				  mcu_flash_close(&data_flash,MCU_FLASH_CLEAN_FLAG);
 8001bfc:	4948      	ldr	r1, [pc, #288]	; (8001d20 <StartDefaultTask+0x2b4>)
 8001bfe:	4841      	ldr	r0, [pc, #260]	; (8001d04 <StartDefaultTask+0x298>)
 8001c00:	f000 f9dc 	bl	8001fbc <mcu_flash_close>

				  if(glider1.dive_status==glider1.param_y)
 8001c04:	4b40      	ldr	r3, [pc, #256]	; (8001d08 <StartDefaultTask+0x29c>)
 8001c06:	7bdb      	ldrb	r3, [r3, #15]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	4b3f      	ldr	r3, [pc, #252]	; (8001d08 <StartDefaultTask+0x29c>)
 8001c0c:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d124      	bne.n	8001c5e <StartDefaultTask+0x1f2>
				  {
					xSemaphoreTake(sensor_uart_semHandle,portMAX_DELAY);
 8001c14:	4b3e      	ldr	r3, [pc, #248]	; (8001d10 <StartDefaultTask+0x2a4>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f04f 31ff 	mov.w	r1, #4294967295
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f004 f827 	bl	8005c70 <xQueueSemaphoreTake>
					hydroc_send_cmd(&hydroc_sensor1,HYDROC_CMD_ENTER_CFG,NULL);
 8001c22:	2200      	movs	r2, #0
 8001c24:	2100      	movs	r1, #0
 8001c26:	4839      	ldr	r0, [pc, #228]	; (8001d0c <StartDefaultTask+0x2a0>)
 8001c28:	f7ff fb30 	bl	800128c <hydroc_send_cmd>
					osDelay(1000);
 8001c2c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c30:	f003 fa99 	bl	8005166 <osDelay>
					hydroc_send_cmd(&hydroc_sensor1,HYDROC_CMD_SET_ZERO_MODE,NULL);
 8001c34:	2200      	movs	r2, #0
 8001c36:	2106      	movs	r1, #6
 8001c38:	4834      	ldr	r0, [pc, #208]	; (8001d0c <StartDefaultTask+0x2a0>)
 8001c3a:	f7ff fb27 	bl	800128c <hydroc_send_cmd>
					osDelay(1000);
 8001c3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c42:	f003 fa90 	bl	8005166 <osDelay>
				    hydroc_send_cmd(&hydroc_sensor1,HYDROC_CMD_EXIT_CFG,NULL);
 8001c46:	2200      	movs	r2, #0
 8001c48:	2101      	movs	r1, #1
 8001c4a:	4830      	ldr	r0, [pc, #192]	; (8001d0c <StartDefaultTask+0x2a0>)
 8001c4c:	f7ff fb1e 	bl	800128c <hydroc_send_cmd>
				    xSemaphoreGive(sensor_uart_semHandle);
 8001c50:	4b2f      	ldr	r3, [pc, #188]	; (8001d10 <StartDefaultTask+0x2a4>)
 8001c52:	6818      	ldr	r0, [r3, #0]
 8001c54:	2300      	movs	r3, #0
 8001c56:	2200      	movs	r2, #0
 8001c58:	2100      	movs	r1, #0
 8001c5a:	f003 fd93 	bl	8005784 <xQueueGenericSend>
				  }

				  seaglider_send_cmd(&glider1,SEAGLIDER_CMD_PROMPT,NULL);
 8001c5e:	2200      	movs	r2, #0
 8001c60:	2100      	movs	r1, #0
 8001c62:	4829      	ldr	r0, [pc, #164]	; (8001d08 <StartDefaultTask+0x29c>)
 8001c64:	f000 fb50 	bl	8002308 <seaglider_send_cmd>
			 break;
 8001c68:	e02f      	b.n	8001cca <StartDefaultTask+0x25e>
			 case SEAGLIDER_EVNT_TEST_RCVD:
				  seaglider_send_cmd(&glider1,SEAGLIDER_CMD_PROMPT,NULL);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	4826      	ldr	r0, [pc, #152]	; (8001d08 <StartDefaultTask+0x29c>)
 8001c70:	f000 fb4a 	bl	8002308 <seaglider_send_cmd>
				  ptr1.start_addr=data_flash.data_pages_addr;
 8001c74:	4b23      	ldr	r3, [pc, #140]	; (8001d04 <StartDefaultTask+0x298>)
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	60bb      	str	r3, [r7, #8]
				  ptr1.size=data_flash.flash_state.write_indx;
 8001c7a:	4b22      	ldr	r3, [pc, #136]	; (8001d04 <StartDefaultTask+0x298>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	60fb      	str	r3, [r7, #12]
				  seaglider_send_cmd(&glider1,SEAGLIDER_CMD_SEND_DATA,&ptr1);
 8001c80:	f107 0308 	add.w	r3, r7, #8
 8001c84:	461a      	mov	r2, r3
 8001c86:	2101      	movs	r1, #1
 8001c88:	481f      	ldr	r0, [pc, #124]	; (8001d08 <StartDefaultTask+0x29c>)
 8001c8a:	f000 fb3d 	bl	8002308 <seaglider_send_cmd>
				  seaglider_send_cmd(&glider1,SEAGLIDER_CMD_PROMPT,NULL);
 8001c8e:	2200      	movs	r2, #0
 8001c90:	2100      	movs	r1, #0
 8001c92:	481d      	ldr	r0, [pc, #116]	; (8001d08 <StartDefaultTask+0x29c>)
 8001c94:	f000 fb38 	bl	8002308 <seaglider_send_cmd>
			 break;
 8001c98:	e017      	b.n	8001cca <StartDefaultTask+0x25e>
			 case SEAGLIDER_EVNT_SEND_TXT_FILE_RCVD:
				  mcu_flash_close(&data_flash,MCU_FLASH_DIRTY_FLAG);
 8001c9a:	4922      	ldr	r1, [pc, #136]	; (8001d24 <StartDefaultTask+0x2b8>)
 8001c9c:	4819      	ldr	r0, [pc, #100]	; (8001d04 <StartDefaultTask+0x298>)
 8001c9e:	f000 f98d 	bl	8001fbc <mcu_flash_close>
				  ptr1.start_addr=data_flash.data_pages_addr;
 8001ca2:	4b18      	ldr	r3, [pc, #96]	; (8001d04 <StartDefaultTask+0x298>)
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	60bb      	str	r3, [r7, #8]
				  ptr1.size=data_flash.flash_state.write_indx;
 8001ca8:	4b16      	ldr	r3, [pc, #88]	; (8001d04 <StartDefaultTask+0x298>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	60fb      	str	r3, [r7, #12]
				  seaglider_send_cmd(&glider1,SEAGLIDER_CMD_SEND_DATA,&ptr1);
 8001cae:	f107 0308 	add.w	r3, r7, #8
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	2101      	movs	r1, #1
 8001cb6:	4814      	ldr	r0, [pc, #80]	; (8001d08 <StartDefaultTask+0x29c>)
 8001cb8:	f000 fb26 	bl	8002308 <seaglider_send_cmd>
				  seaglider_send_cmd(&glider1,SEAGLIDER_CMD_PROMPT,NULL);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	4811      	ldr	r0, [pc, #68]	; (8001d08 <StartDefaultTask+0x29c>)
 8001cc2:	f000 fb21 	bl	8002308 <seaglider_send_cmd>
			 break;
 8001cc6:	e000      	b.n	8001cca <StartDefaultTask+0x25e>

			}
		 }
 8001cc8:	bf00      	nop

		 //sensor tasks

		 if(hydroc_get_event(&hydroc_sensor1,&event_id)==HYDROC_F_OK)
 8001cca:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8001cce:	4619      	mov	r1, r3
 8001cd0:	480e      	ldr	r0, [pc, #56]	; (8001d0c <StartDefaultTask+0x2a0>)
 8001cd2:	f7ff fc3b 	bl	800154c <hydroc_get_event>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d10d      	bne.n	8001cf8 <StartDefaultTask+0x28c>
		 {
	        switch(event_id)
 8001cdc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d10a      	bne.n	8001cfa <StartDefaultTask+0x28e>
	        {
	         case HYDROC_EVNT_CODS4:
	        	 mcu_flash_write(&data_flash,&hydroc_sensor1.ds4_data,strlen(hydroc_sensor1.ds4_data));
 8001ce4:	4810      	ldr	r0, [pc, #64]	; (8001d28 <StartDefaultTask+0x2bc>)
 8001ce6:	f7fe faa3 	bl	8000230 <strlen>
 8001cea:	4603      	mov	r3, r0
 8001cec:	461a      	mov	r2, r3
 8001cee:	490e      	ldr	r1, [pc, #56]	; (8001d28 <StartDefaultTask+0x2bc>)
 8001cf0:	4804      	ldr	r0, [pc, #16]	; (8001d04 <StartDefaultTask+0x298>)
 8001cf2:	f000 f8c2 	bl	8001e7a <mcu_flash_write>
	         break;
 8001cf6:	e000      	b.n	8001cfa <StartDefaultTask+0x28e>
	        }
		 }
 8001cf8:	bf00      	nop

         osDelay(1);
 8001cfa:	2001      	movs	r0, #1
 8001cfc:	f003 fa33 	bl	8005166 <osDelay>
		 if(seaglider_get_event(&glider1,&event_id)==SEAGLIDER_F_OK)
 8001d00:	e6c3      	b.n	8001a8a <StartDefaultTask+0x1e>
 8001d02:	bf00      	nop
 8001d04:	20000de4 	.word	0x20000de4
 8001d08:	2000051c 	.word	0x2000051c
 8001d0c:	20000958 	.word	0x20000958
 8001d10:	20000518 	.word	0x20000518
 8001d14:	20000950 	.word	0x20000950
 8001d18:	0800ac60 	.word	0x0800ac60
 8001d1c:	0800ac64 	.word	0x0800ac64
 8001d20:	fa1205ab 	.word	0xfa1205ab
 8001d24:	12ab34fe 	.word	0x12ab34fe
 8001d28:	20000d6c 	.word	0x20000d6c

08001d2c <uart_tx_f>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uart_tx_f */
void uart_tx_f(void const * argument)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN uart_tx_f */
  /* Infinite loop */
  uint8_t tmp1;
  uint8_t tmp2;
  glider1.media_status=SEAGLIDER_MEDIA_READY;
 8001d34:	4b1a      	ldr	r3, [pc, #104]	; (8001da0 <uart_tx_f+0x74>)
 8001d36:	220a      	movs	r2, #10
 8001d38:	735a      	strb	r2, [r3, #13]
  hydroc_sensor1.media_status=HYDROC_MEDIA_READY;
 8001d3a:	4b1a      	ldr	r3, [pc, #104]	; (8001da4 <uart_tx_f+0x78>)
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	73da      	strb	r2, [r3, #15]

  for(;;)
  {
   if(GLIDER_UART.gState!=HAL_UART_STATE_BUSY_TX)
 8001d40:	4b19      	ldr	r3, [pc, #100]	; (8001da8 <uart_tx_f+0x7c>)
 8001d42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	2b21      	cmp	r3, #33	; 0x21
 8001d4a:	d00f      	beq.n	8001d6c <uart_tx_f+0x40>
   {
	if(seaglider_media_get_byte(&glider1,&tmp1)==SEAGLIDER_F_OK)
 8001d4c:	f107 030f 	add.w	r3, r7, #15
 8001d50:	4619      	mov	r1, r3
 8001d52:	4813      	ldr	r0, [pc, #76]	; (8001da0 <uart_tx_f+0x74>)
 8001d54:	f000 fabd 	bl	80022d2 <seaglider_media_get_byte>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d106      	bne.n	8001d6c <uart_tx_f+0x40>
	{
	   HAL_UART_Transmit_IT(&GLIDER_UART,&tmp1,1);
 8001d5e:	f107 030f 	add.w	r3, r7, #15
 8001d62:	2201      	movs	r2, #1
 8001d64:	4619      	mov	r1, r3
 8001d66:	4810      	ldr	r0, [pc, #64]	; (8001da8 <uart_tx_f+0x7c>)
 8001d68:	f002 fd37 	bl	80047da <HAL_UART_Transmit_IT>
	}
   }
   if(SENSOR_UART.gState!=HAL_UART_STATE_BUSY_TX)
 8001d6c:	4b0f      	ldr	r3, [pc, #60]	; (8001dac <uart_tx_f+0x80>)
 8001d6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	2b21      	cmp	r3, #33	; 0x21
 8001d76:	d00f      	beq.n	8001d98 <uart_tx_f+0x6c>
   {

	if(hydroc_media_get_byte(&hydroc_sensor1,&tmp2)==HYDROC_F_OK)
 8001d78:	f107 030e 	add.w	r3, r7, #14
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4809      	ldr	r0, [pc, #36]	; (8001da4 <uart_tx_f+0x78>)
 8001d80:	f7ff fa68 	bl	8001254 <hydroc_media_get_byte>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d106      	bne.n	8001d98 <uart_tx_f+0x6c>
	{
	   HAL_UART_Transmit_IT(&SENSOR_UART,&tmp2,1);
 8001d8a:	f107 030e 	add.w	r3, r7, #14
 8001d8e:	2201      	movs	r2, #1
 8001d90:	4619      	mov	r1, r3
 8001d92:	4806      	ldr	r0, [pc, #24]	; (8001dac <uart_tx_f+0x80>)
 8001d94:	f002 fd21 	bl	80047da <HAL_UART_Transmit_IT>
	}

   }
    osDelay(1);
 8001d98:	2001      	movs	r0, #1
 8001d9a:	f003 f9e4 	bl	8005166 <osDelay>
   if(GLIDER_UART.gState!=HAL_UART_STATE_BUSY_TX)
 8001d9e:	e7cf      	b.n	8001d40 <uart_tx_f+0x14>
 8001da0:	2000051c 	.word	0x2000051c
 8001da4:	20000958 	.word	0x20000958
 8001da8:	20000480 	.word	0x20000480
 8001dac:	200004c4 	.word	0x200004c4

08001db0 <one_time_f>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_one_time_f */
void one_time_f(void const * argument)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN one_time_f */
  /* Infinite loop */
  hydroc_sensor1.warmup_status=HYDROC_WARMUP_IN_PROGRESS;
 8001db8:	4b21      	ldr	r3, [pc, #132]	; (8001e40 <one_time_f+0x90>)
 8001dba:	2202      	movs	r2, #2
 8001dbc:	739a      	strb	r2, [r3, #14]
  osDelay(HYDROC_WARMUP_DELAY*1000);
 8001dbe:	f247 5030 	movw	r0, #30000	; 0x7530
 8001dc2:	f003 f9d0 	bl	8005166 <osDelay>
  for(;;)
  {
	if(hydroc_sensor1.warmup_status==HYDROC_WARMUP_START_RECEIVED)
 8001dc6:	4b1e      	ldr	r3, [pc, #120]	; (8001e40 <one_time_f+0x90>)
 8001dc8:	7b9b      	ldrb	r3, [r3, #14]
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d133      	bne.n	8001e36 <one_time_f+0x86>
	{
	  xSemaphoreTake(sensor_uart_semHandle,portMAX_DELAY );
 8001dce:	4b1d      	ldr	r3, [pc, #116]	; (8001e44 <one_time_f+0x94>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f04f 31ff 	mov.w	r1, #4294967295
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f003 ff4a 	bl	8005c70 <xQueueSemaphoreTake>
	  hydroc_send_cmd(&hydroc_sensor1,HYDROC_CMD_ENTER_CFG,NULL);
 8001ddc:	2200      	movs	r2, #0
 8001dde:	2100      	movs	r1, #0
 8001de0:	4817      	ldr	r0, [pc, #92]	; (8001e40 <one_time_f+0x90>)
 8001de2:	f7ff fa53 	bl	800128c <hydroc_send_cmd>
	  osDelay(1000);
 8001de6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001dea:	f003 f9bc 	bl	8005166 <osDelay>
	  hydroc_send_cmd(&hydroc_sensor1,HYDROC_CMD_ENABLE_PUMP,NULL);
 8001dee:	2200      	movs	r2, #0
 8001df0:	2103      	movs	r1, #3
 8001df2:	4813      	ldr	r0, [pc, #76]	; (8001e40 <one_time_f+0x90>)
 8001df4:	f7ff fa4a 	bl	800128c <hydroc_send_cmd>
      osDelay(1000);
 8001df8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001dfc:	f003 f9b3 	bl	8005166 <osDelay>
	  hydroc_send_cmd(&hydroc_sensor1,HYDROC_CMD_SET_MEASURE_MODE,glider1.param_z);
 8001e00:	4a11      	ldr	r2, [pc, #68]	; (8001e48 <one_time_f+0x98>)
 8001e02:	2107      	movs	r1, #7
 8001e04:	480e      	ldr	r0, [pc, #56]	; (8001e40 <one_time_f+0x90>)
 8001e06:	f7ff fa41 	bl	800128c <hydroc_send_cmd>
	  osDelay(1000);
 8001e0a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e0e:	f003 f9aa 	bl	8005166 <osDelay>
	  hydroc_send_cmd(&hydroc_sensor1,HYDROC_CMD_EXIT_CFG,NULL);
 8001e12:	2200      	movs	r2, #0
 8001e14:	2101      	movs	r1, #1
 8001e16:	480a      	ldr	r0, [pc, #40]	; (8001e40 <one_time_f+0x90>)
 8001e18:	f7ff fa38 	bl	800128c <hydroc_send_cmd>
 	  xSemaphoreGive(sensor_uart_semHandle);
 8001e1c:	4b09      	ldr	r3, [pc, #36]	; (8001e44 <one_time_f+0x94>)
 8001e1e:	6818      	ldr	r0, [r3, #0]
 8001e20:	2300      	movs	r3, #0
 8001e22:	2200      	movs	r2, #0
 8001e24:	2100      	movs	r1, #0
 8001e26:	f003 fcad 	bl	8005784 <xQueueGenericSend>

 	  hydroc_sensor1.warmup_status=HYDROC_WARMUP_FINISHED;
 8001e2a:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <one_time_f+0x90>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	739a      	strb	r2, [r3, #14]
	  vTaskSuspend( NULL );
 8001e30:	2000      	movs	r0, #0
 8001e32:	f004 fb8f 	bl	8006554 <vTaskSuspend>
	}

    osDelay(1);
 8001e36:	2001      	movs	r0, #1
 8001e38:	f003 f995 	bl	8005166 <osDelay>
	if(hydroc_sensor1.warmup_status==HYDROC_WARMUP_START_RECEIVED)
 8001e3c:	e7c3      	b.n	8001dc6 <one_time_f+0x16>
 8001e3e:	bf00      	nop
 8001e40:	20000958 	.word	0x20000958
 8001e44:	20000518 	.word	0x20000518
 8001e48:	20000950 	.word	0x20000950

08001e4c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a04      	ldr	r2, [pc, #16]	; (8001e6c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d101      	bne.n	8001e62 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001e5e:	f000 fef3 	bl	8002c48 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001e62:	bf00      	nop
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	40012c00 	.word	0x40012c00

08001e70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e74:	b672      	cpsid	i
}
 8001e76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e78:	e7fe      	b.n	8001e78 <Error_Handler+0x8>

08001e7a <mcu_flash_write>:
#include "main.h"
extern UART_HandleTypeDef huart1;


void mcu_flash_write(mcu_flash* mcu_flash_obj,uint8_t* data, uint32_t datalen)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b084      	sub	sp, #16
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	60f8      	str	r0, [r7, #12]
 8001e82:	60b9      	str	r1, [r7, #8]
 8001e84:	607a      	str	r2, [r7, #4]
	if((mcu_flash_obj->flash_state.write_indx+datalen)<FLASH_BUFFER_SIZE)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e92:	d210      	bcs.n	8001eb6 <mcu_flash_write+0x3c>
	{
		memcpy(mcu_flash_obj->buffer+mcu_flash_obj->flash_state.write_indx,data,datalen);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f103 0214 	add.w	r2, r3, #20
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	68b9      	ldr	r1, [r7, #8]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f005 fe23 	bl	8007af0 <memcpy>
		mcu_flash_obj->flash_state.write_indx=mcu_flash_obj->flash_state.write_indx+datalen;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	685a      	ldr	r2, [r3, #4]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	441a      	add	r2, r3
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	605a      	str	r2, [r3, #4]
	}
}
 8001eb6:	bf00      	nop
 8001eb8:	3710      	adds	r7, #16
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <mcu_flash_init>:



void mcu_flash_init(mcu_flash* mcu_flash_obj,uint32_t start_page)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b083      	sub	sp, #12
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
 8001ec6:	6039      	str	r1, [r7, #0]
	mcu_flash_obj->sys_page_addr=FLASH_BASE+(start_page*FLASH_PAGE_SIZE);
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001ece:	02da      	lsls	r2, r3, #11
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
	mcu_flash_obj->data_pages_addr=mcu_flash_obj->sys_page_addr+FLASH_PAGE_SIZE;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	f503 6200 	add.w	r2, r3, #2048	; 0x800
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	60da      	str	r2, [r3, #12]
	mcu_flash_obj->num_of_pages=(FLASH_BUFFER_SIZE/FLASH_PAGE_SIZE)+1;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f042 0203 	orr.w	r2, r2, #3
 8001ee8:	741a      	strb	r2, [r3, #16]
 8001eea:	2200      	movs	r2, #0
 8001eec:	745a      	strb	r2, [r3, #17]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	749a      	strb	r2, [r3, #18]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	74da      	strb	r2, [r3, #19]
	mcu_flash_obj->flash_state.flag=MCU_FLASH_CLEAN_FLAG;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f062 0254 	orn	r2, r2, #84	; 0x54
 8001efe:	701a      	strb	r2, [r3, #0]
 8001f00:	2200      	movs	r2, #0
 8001f02:	f042 0205 	orr.w	r2, r2, #5
 8001f06:	705a      	strb	r2, [r3, #1]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f042 0212 	orr.w	r2, r2, #18
 8001f0e:	709a      	strb	r2, [r3, #2]
 8001f10:	2200      	movs	r2, #0
 8001f12:	f062 0205 	orn	r2, r2, #5
 8001f16:	70da      	strb	r2, [r3, #3]
	mcu_flash_obj->flash_state.write_indx=0;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	711a      	strb	r2, [r3, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	715a      	strb	r2, [r3, #5]
 8001f22:	2200      	movs	r2, #0
 8001f24:	719a      	strb	r2, [r3, #6]
 8001f26:	2200      	movs	r2, #0
 8001f28:	71da      	strb	r2, [r3, #7]
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr

08001f34 <mcu_flash_open>:

void mcu_flash_open(mcu_flash* mcu_flash_obj)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]

	memcpy((uint8_t*)&(mcu_flash_obj->flash_state),(uint8_t*)mcu_flash_obj->sys_page_addr,sizeof(flash_state_str));
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	2208      	movs	r2, #8
 8001f44:	4619      	mov	r1, r3
 8001f46:	f005 fdd3 	bl	8007af0 <memcpy>
	//HAL_UART_Transmit(&huart1,&(mcu_flash_obj->flash_state.flag),4,100);
	//HAL_UART_Transmit(&huart1,&(mcu_flash_obj->flash_state.write_indx),4,100);
	if(mcu_flash_obj->flash_state.flag!=MCU_FLASH_CLEAN_FLAG && mcu_flash_obj->flash_state.flag!=MCU_FLASH_DIRTY_FLAG)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a19      	ldr	r2, [pc, #100]	; (8001fb4 <mcu_flash_open+0x80>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d01f      	beq.n	8001f94 <mcu_flash_open+0x60>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a17      	ldr	r2, [pc, #92]	; (8001fb8 <mcu_flash_open+0x84>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d01a      	beq.n	8001f94 <mcu_flash_open+0x60>
	{
	  mcu_flash_obj->flash_state.flag=MCU_FLASH_CLEAN_FLAG;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	f062 0254 	orn	r2, r2, #84	; 0x54
 8001f66:	701a      	strb	r2, [r3, #0]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f042 0205 	orr.w	r2, r2, #5
 8001f6e:	705a      	strb	r2, [r3, #1]
 8001f70:	2200      	movs	r2, #0
 8001f72:	f042 0212 	orr.w	r2, r2, #18
 8001f76:	709a      	strb	r2, [r3, #2]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f062 0205 	orn	r2, r2, #5
 8001f7e:	70da      	strb	r2, [r3, #3]
	  mcu_flash_obj->flash_state.write_indx=0;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2200      	movs	r2, #0
 8001f84:	711a      	strb	r2, [r3, #4]
 8001f86:	2200      	movs	r2, #0
 8001f88:	715a      	strb	r2, [r3, #5]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	719a      	strb	r2, [r3, #6]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	71da      	strb	r2, [r3, #7]
 8001f92:	e00b      	b.n	8001fac <mcu_flash_open+0x78>
	}
	else
	{
	 memcpy(mcu_flash_obj->buffer,(uint8_t*)mcu_flash_obj->data_pages_addr,mcu_flash_obj->flash_state.write_indx);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f103 0014 	add.w	r0, r3, #20
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	68db      	ldr	r3, [r3, #12]
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	f005 fda3 	bl	8007af0 <memcpy>
	}


}
 8001faa:	bf00      	nop
 8001fac:	bf00      	nop
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	fa1205ab 	.word	0xfa1205ab
 8001fb8:	12ab34fe 	.word	0x12ab34fe

08001fbc <mcu_flash_close>:
void mcu_flash_close(mcu_flash* mcu_flash_obj,uint32_t flag)
{
 8001fbc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001fc0:	b08c      	sub	sp, #48	; 0x30
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	6078      	str	r0, [r7, #4]
 8001fc6:	6039      	str	r1, [r7, #0]
	mcu_flash_obj->flash_state.flag=flag;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	683a      	ldr	r2, [r7, #0]
 8001fcc:	601a      	str	r2, [r3, #0]
	uint32_t start_addr=mcu_flash_obj->sys_page_addr;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_FLASH_Unlock();
 8001fd4:	f001 f8e6 	bl	80031a4 <HAL_FLASH_Unlock>
	FLASH_EraseInitTypeDef erase_info = {
 8001fd8:	f107 030c 	add.w	r3, r7, #12
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe8:	617b      	str	r3, [r7, #20]
		.TypeErase = FLASH_TYPEERASE_PAGES,
		.PageAddress = start_addr ,
		.NbPages = mcu_flash_obj->num_of_pages,
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	691b      	ldr	r3, [r3, #16]
	FLASH_EraseInitTypeDef erase_info = {
 8001fee:	61bb      	str	r3, [r7, #24]
	};

	uint32_t pgerr = 0;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	60bb      	str	r3, [r7, #8]
	HAL_FLASHEx_Erase(&erase_info, &pgerr);
 8001ff4:	f107 0208 	add.w	r2, r7, #8
 8001ff8:	f107 030c 	add.w	r3, r7, #12
 8001ffc:	4611      	mov	r1, r2
 8001ffe:	4618      	mov	r0, r3
 8002000:	f001 f9b8 	bl	8003374 <HAL_FLASHEx_Erase>

	if(pgerr != 0xFFFFFFFFul)
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800200a:	d002      	beq.n	8002012 <mcu_flash_close+0x56>
	{
		HAL_FLASH_Lock();
 800200c:	f001 f8f0 	bl	80031f0 <HAL_FLASH_Lock>
 8002010:	e066      	b.n	80020e0 <mcu_flash_close+0x124>
		return ;
	}

	uint32_t i=0;
 8002012:	2300      	movs	r3, #0
 8002014:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint16_t tmp;
	uint8_t* data=(uint8_t*)&(mcu_flash_obj->flash_state);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	623b      	str	r3, [r7, #32]
    uint32_t datalen=sizeof(flash_state_str);
 800201a:	2308      	movs	r3, #8
 800201c:	61fb      	str	r3, [r7, #28]
	while(i<datalen)
 800201e:	e024      	b.n	800206a <mcu_flash_close+0xae>
	{
        tmp=(tmp&0x0000)|(data[i]&0x00FF);
 8002020:	6a3a      	ldr	r2, [r7, #32]
 8002022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002024:	4413      	add	r3, r2
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	857b      	strh	r3, [r7, #42]	; 0x2a
		if((i+1)<datalen) tmp=tmp|(data[i+1]<<8&0xFF00);
 800202a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800202c:	3301      	adds	r3, #1
 800202e:	69fa      	ldr	r2, [r7, #28]
 8002030:	429a      	cmp	r2, r3
 8002032:	d90b      	bls.n	800204c <mcu_flash_close+0x90>
 8002034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002036:	3301      	adds	r3, #1
 8002038:	6a3a      	ldr	r2, [r7, #32]
 800203a:	4413      	add	r3, r2
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	021b      	lsls	r3, r3, #8
 8002040:	b21a      	sxth	r2, r3
 8002042:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002046:	4313      	orrs	r3, r2
 8002048:	b21b      	sxth	r3, r3
 800204a:	857b      	strh	r3, [r7, #42]	; 0x2a
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,start_addr+i,tmp);
 800204c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800204e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002050:	18d1      	adds	r1, r2, r3
 8002052:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002054:	2200      	movs	r2, #0
 8002056:	4698      	mov	r8, r3
 8002058:	4691      	mov	r9, r2
 800205a:	4642      	mov	r2, r8
 800205c:	464b      	mov	r3, r9
 800205e:	2001      	movs	r0, #1
 8002060:	f001 f830 	bl	80030c4 <HAL_FLASH_Program>
		i=i+2;
 8002064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002066:	3302      	adds	r3, #2
 8002068:	62fb      	str	r3, [r7, #44]	; 0x2c
	while(i<datalen)
 800206a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	429a      	cmp	r2, r3
 8002070:	d3d6      	bcc.n	8002020 <mcu_flash_close+0x64>
	}

	i=0;
 8002072:	2300      	movs	r3, #0
 8002074:	62fb      	str	r3, [r7, #44]	; 0x2c
	start_addr=mcu_flash_obj->data_pages_addr;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	627b      	str	r3, [r7, #36]	; 0x24
	data=mcu_flash_obj->buffer;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	3314      	adds	r3, #20
 8002080:	623b      	str	r3, [r7, #32]
	datalen=mcu_flash_obj->flash_state.write_indx;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	61fb      	str	r3, [r7, #28]
	while(i<datalen)
 8002088:	e024      	b.n	80020d4 <mcu_flash_close+0x118>
	{
        tmp=(tmp&0x0000)|(data[i]&0x00FF);
 800208a:	6a3a      	ldr	r2, [r7, #32]
 800208c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800208e:	4413      	add	r3, r2
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	857b      	strh	r3, [r7, #42]	; 0x2a
		if((i+1)<datalen) tmp=tmp|(data[i+1]<<8&0xFF00);
 8002094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002096:	3301      	adds	r3, #1
 8002098:	69fa      	ldr	r2, [r7, #28]
 800209a:	429a      	cmp	r2, r3
 800209c:	d90b      	bls.n	80020b6 <mcu_flash_close+0xfa>
 800209e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020a0:	3301      	adds	r3, #1
 80020a2:	6a3a      	ldr	r2, [r7, #32]
 80020a4:	4413      	add	r3, r2
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	021b      	lsls	r3, r3, #8
 80020aa:	b21a      	sxth	r2, r3
 80020ac:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80020b0:	4313      	orrs	r3, r2
 80020b2:	b21b      	sxth	r3, r3
 80020b4:	857b      	strh	r3, [r7, #42]	; 0x2a
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,start_addr+i,tmp);
 80020b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020ba:	18d1      	adds	r1, r2, r3
 80020bc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80020be:	2200      	movs	r2, #0
 80020c0:	461c      	mov	r4, r3
 80020c2:	4615      	mov	r5, r2
 80020c4:	4622      	mov	r2, r4
 80020c6:	462b      	mov	r3, r5
 80020c8:	2001      	movs	r0, #1
 80020ca:	f000 fffb 	bl	80030c4 <HAL_FLASH_Program>
		i=i+2;
 80020ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020d0:	3302      	adds	r3, #2
 80020d2:	62fb      	str	r3, [r7, #44]	; 0x2c
	while(i<datalen)
 80020d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d3d6      	bcc.n	800208a <mcu_flash_close+0xce>
	}


	HAL_FLASH_Lock();
 80020dc:	f001 f888 	bl	80031f0 <HAL_FLASH_Lock>
}
 80020e0:	3730      	adds	r7, #48	; 0x30
 80020e2:	46bd      	mov	sp, r7
 80020e4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080020e8 <seaglider_init>:

const char* seaglider_commands_strings[]={"CD>\r"};


void seaglider_init(seaglider* seaglider_obj)
{
 80020e8:	b5b0      	push	{r4, r5, r7, lr}
 80020ea:	b096      	sub	sp, #88	; 0x58
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
	seaglider_obj->last_depth=0.0;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f04f 0200 	mov.w	r2, #0
 80020f6:	611a      	str	r2, [r3, #16]
	seaglider_obj->prev_depth=0.0;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f04f 0200 	mov.w	r2, #0
 80020fe:	615a      	str	r2, [r3, #20]
	seaglider_obj->dive_status=SEAGLIDER_STATUS_UNKNOWN;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	73da      	strb	r2, [r3, #15]
	seaglider_messages_init(seaglider_obj);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f000 f990 	bl	800242c <seaglider_messages_init>


	osMessageQDef(seaglider_events_q, 20, uint8_t);
 800210c:	4b20      	ldr	r3, [pc, #128]	; (8002190 <seaglider_init+0xa8>)
 800210e:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8002112:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002114:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	seaglider_obj->events_q= osMessageCreate(osMessageQ(seaglider_events_q), NULL);
 8002118:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800211c:	2100      	movs	r1, #0
 800211e:	4618      	mov	r0, r3
 8002120:	f003 f867 	bl	80051f2 <osMessageCreate>
 8002124:	4602      	mov	r2, r0
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	609a      	str	r2, [r3, #8]

	osMessageQDef(seaglider_media_rx_q, 20, uint16_t);
 800212a:	4b1a      	ldr	r3, [pc, #104]	; (8002194 <seaglider_init+0xac>)
 800212c:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8002130:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002132:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	seaglider_obj->media_rx_messages_q= osMessageCreate(osMessageQ(seaglider_media_rx_q), NULL);
 8002136:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800213a:	2100      	movs	r1, #0
 800213c:	4618      	mov	r0, r3
 800213e:	f003 f858 	bl	80051f2 <osMessageCreate>
 8002142:	4602      	mov	r2, r0
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	601a      	str	r2, [r3, #0]

	osMessageQDef(seaglider_media_tx_q, 200, uint8_t);
 8002148:	4b13      	ldr	r3, [pc, #76]	; (8002198 <seaglider_init+0xb0>)
 800214a:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800214e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002150:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	seaglider_obj->media_tx_q = osMessageCreate(osMessageQ(seaglider_media_tx_q), NULL);
 8002154:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002158:	2100      	movs	r1, #0
 800215a:	4618      	mov	r0, r3
 800215c:	f003 f849 	bl	80051f2 <osMessageCreate>
 8002160:	4602      	mov	r2, r0
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	605a      	str	r2, [r3, #4]

	osThreadDef(seaglider_task, seaglider_loop, osPriorityNormal, 0, 256);
 8002166:	4b0d      	ldr	r3, [pc, #52]	; (800219c <seaglider_init+0xb4>)
 8002168:	f107 040c 	add.w	r4, r7, #12
 800216c:	461d      	mov	r5, r3
 800216e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002170:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002172:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002176:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	osThreadCreate(osThread(seaglider_task), seaglider_obj);
 800217a:	f107 030c 	add.w	r3, r7, #12
 800217e:	6879      	ldr	r1, [r7, #4]
 8002180:	4618      	mov	r0, r3
 8002182:	f002 ffa4 	bl	80050ce <osThreadCreate>


}
 8002186:	bf00      	nop
 8002188:	3758      	adds	r7, #88	; 0x58
 800218a:	46bd      	mov	sp, r7
 800218c:	bdb0      	pop	{r4, r5, r7, pc}
 800218e:	bf00      	nop
 8002190:	0800ac80 	.word	0x0800ac80
 8002194:	0800ac90 	.word	0x0800ac90
 8002198:	0800aca0 	.word	0x0800aca0
 800219c:	0800acb0 	.word	0x0800acb0

080021a0 <seaglider_loop>:


void seaglider_loop(seaglider* seaglider_obj)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
	 uint16_t msg_indx;
	 for(;;)
	 {
		//test loopback
		if(xQueueReceive(seaglider_obj->media_rx_messages_q,&msg_indx,0))
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f107 010a 	add.w	r1, r7, #10
 80021b0:	2200      	movs	r2, #0
 80021b2:	4618      	mov	r0, r3
 80021b4:	f003 fc7c 	bl	8005ab0 <xQueueReceive>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d0f4      	beq.n	80021a8 <seaglider_loop+0x8>
		{   uint8_t* msg=seaglider_obj->rx_buffer+msg_indx;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	3328      	adds	r3, #40	; 0x28
 80021c2:	897a      	ldrh	r2, [r7, #10]
 80021c4:	4413      	add	r3, r2
 80021c6:	60fb      	str	r3, [r7, #12]
			seaglider_parse_message(seaglider_obj,msg);
 80021c8:	68f9      	ldr	r1, [r7, #12]
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 f8fa 	bl	80023c4 <seaglider_parse_message>
		if(xQueueReceive(seaglider_obj->media_rx_messages_q,&msg_indx,0))
 80021d0:	e7ea      	b.n	80021a8 <seaglider_loop+0x8>

080021d2 <seaglider_media_process_byte>:

}


void seaglider_media_process_byte(seaglider* seaglider_obj,uint8_t rx_byte)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b082      	sub	sp, #8
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
 80021da:	460b      	mov	r3, r1
 80021dc:	70fb      	strb	r3, [r7, #3]
	if(seaglider_obj->media_status==SEAGLIDER_MEDIA_READY && rx_byte!=0x00)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	7b5b      	ldrb	r3, [r3, #13]
 80021e2:	2b0a      	cmp	r3, #10
 80021e4:	d162      	bne.n	80022ac <seaglider_media_process_byte+0xda>
 80021e6:	78fb      	ldrb	r3, [r7, #3]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d05f      	beq.n	80022ac <seaglider_media_process_byte+0xda>
	{
		seaglider_obj->rx_buffer[seaglider_obj->rx_buffer_indx]=rx_byte;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f8b3 3428 	ldrh.w	r3, [r3, #1064]	; 0x428
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	461a      	mov	r2, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4413      	add	r3, r2
 80021fa:	78fa      	ldrb	r2, [r7, #3]
 80021fc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		if(rx_byte=='\r')
 8002200:	78fb      	ldrb	r3, [r7, #3]
 8002202:	2b0d      	cmp	r3, #13
 8002204:	d133      	bne.n	800226e <seaglider_media_process_byte+0x9c>
		{
			seaglider_obj->rx_buffer[seaglider_obj->rx_buffer_indx]=0x00;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	f8b3 3428 	ldrh.w	r3, [r3, #1064]	; 0x428
 800220c:	b29b      	uxth	r3, r3
 800220e:	461a      	mov	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4413      	add	r3, r2
 8002214:	2200      	movs	r2, #0
 8002216:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			osMessagePut(seaglider_obj->media_rx_messages_q,seaglider_obj->rx_buffer_new_string_indx,1);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6818      	ldr	r0, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f8b3 342a 	ldrh.w	r3, [r3, #1066]	; 0x42a
 8002224:	b29b      	uxth	r3, r3
 8002226:	2201      	movs	r2, #1
 8002228:	4619      	mov	r1, r3
 800222a:	f003 f80b 	bl	8005244 <osMessagePut>
			if(seaglider_obj->rx_buffer_indx>SEAGLIDER_RX_BUFFER_THR) seaglider_obj->rx_buffer_indx=0;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f8b3 3428 	ldrh.w	r3, [r3, #1064]	; 0x428
 8002234:	b29b      	uxth	r3, r3
 8002236:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800223a:	d907      	bls.n	800224c <seaglider_media_process_byte+0x7a>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
 8002244:	2200      	movs	r2, #0
 8002246:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
 800224a:	e008      	b.n	800225e <seaglider_media_process_byte+0x8c>
			else  seaglider_obj->rx_buffer_indx++;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f8b3 3428 	ldrh.w	r3, [r3, #1064]	; 0x428
 8002252:	b29b      	uxth	r3, r3
 8002254:	3301      	adds	r3, #1
 8002256:	b29a      	uxth	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f8a3 2428 	strh.w	r2, [r3, #1064]	; 0x428
			seaglider_obj->rx_buffer_new_string_indx=seaglider_obj->rx_buffer_indx;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f8b3 3428 	ldrh.w	r3, [r3, #1064]	; 0x428
 8002264:	b29a      	uxth	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f8a3 242a 	strh.w	r2, [r3, #1066]	; 0x42a
 800226c:	e008      	b.n	8002280 <seaglider_media_process_byte+0xae>
		}
		else seaglider_obj->rx_buffer_indx++;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f8b3 3428 	ldrh.w	r3, [r3, #1064]	; 0x428
 8002274:	b29b      	uxth	r3, r3
 8002276:	3301      	adds	r3, #1
 8002278:	b29a      	uxth	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f8a3 2428 	strh.w	r2, [r3, #1064]	; 0x428
		if(seaglider_obj->rx_buffer_indx==SEAGLIDER_RX_BUFFER_SIZE)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f8b3 3428 	ldrh.w	r3, [r3, #1064]	; 0x428
 8002286:	b29b      	uxth	r3, r3
 8002288:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800228c:	d11d      	bne.n	80022ca <seaglider_media_process_byte+0xf8>
		{
			seaglider_obj->rx_buffer_indx=0;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
 8002296:	2200      	movs	r2, #0
 8002298:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
			seaglider_obj->rx_buffer_new_string_indx=seaglider_obj->rx_buffer_indx;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f8b3 3428 	ldrh.w	r3, [r3, #1064]	; 0x428
 80022a2:	b29a      	uxth	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f8a3 242a 	strh.w	r2, [r3, #1066]	; 0x42a
		if(seaglider_obj->rx_buffer_indx==SEAGLIDER_RX_BUFFER_SIZE)
 80022aa:	e00e      	b.n	80022ca <seaglider_media_process_byte+0xf8>
		}
	}
	else
	{
		seaglider_obj->rx_buffer_indx=0;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
 80022b4:	2200      	movs	r2, #0
 80022b6:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
		seaglider_obj->rx_buffer_new_string_indx=seaglider_obj->rx_buffer_indx;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f8b3 3428 	ldrh.w	r3, [r3, #1064]	; 0x428
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f8a3 242a 	strh.w	r2, [r3, #1066]	; 0x42a
	}
}
 80022c8:	bf00      	nop
 80022ca:	bf00      	nop
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}

080022d2 <seaglider_media_get_byte>:

uint8_t seaglider_media_get_byte(seaglider* seaglider_obj,uint8_t* tx_byte)
{
 80022d2:	b580      	push	{r7, lr}
 80022d4:	b086      	sub	sp, #24
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
 80022da:	6039      	str	r1, [r7, #0]
	osEvent res=osMessageGet(seaglider_obj->media_tx_q,0);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6859      	ldr	r1, [r3, #4]
 80022e0:	f107 030c 	add.w	r3, r7, #12
 80022e4:	2200      	movs	r2, #0
 80022e6:	4618      	mov	r0, r3
 80022e8:	f002 ffec 	bl	80052c4 <osMessageGet>
	if(res.status==osEventMessage)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2b10      	cmp	r3, #16
 80022f0:	d105      	bne.n	80022fe <seaglider_media_get_byte+0x2c>
    {
		*tx_byte=res.value.v;
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	701a      	strb	r2, [r3, #0]
		return SEAGLIDER_F_OK;
 80022fa:	2300      	movs	r3, #0
 80022fc:	e000      	b.n	8002300 <seaglider_media_get_byte+0x2e>
    }
  return SEAGLIDER_F_ERR;
 80022fe:	2301      	movs	r3, #1
}
 8002300:	4618      	mov	r0, r3
 8002302:	3718      	adds	r7, #24
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}

08002308 <seaglider_send_cmd>:


void seaglider_send_cmd(seaglider* seaglider_obj,uint8_t cmd_id,void* arg)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b088      	sub	sp, #32
 800230c:	af00      	add	r7, sp, #0
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	460b      	mov	r3, r1
 8002312:	607a      	str	r2, [r7, #4]
 8002314:	72fb      	strb	r3, [r7, #11]
 memory_region_pointer* ptr1;
 switch(cmd_id)
 8002316:	7afb      	ldrb	r3, [r7, #11]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d002      	beq.n	8002322 <seaglider_send_cmd+0x1a>
 800231c:	2b01      	cmp	r3, #1
 800231e:	d01b      	beq.n	8002358 <seaglider_send_cmd+0x50>
		   osMessagePut(seaglider_obj->media_tx_q,*((uint8_t*)(ptr1->start_addr)+i),osWaitForever);
	   }
     break;
 }

}
 8002320:	e034      	b.n	800238c <seaglider_send_cmd+0x84>
  	   for(int i=0;i<strlen(seaglider_commands_strings[SEAGLIDER_CMD_PROMPT]);i++)
 8002322:	2300      	movs	r3, #0
 8002324:	61fb      	str	r3, [r7, #28]
 8002326:	e00d      	b.n	8002344 <seaglider_send_cmd+0x3c>
  		   osMessagePut(seaglider_obj->media_tx_q,*(seaglider_commands_strings[SEAGLIDER_CMD_PROMPT]+i),1);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6858      	ldr	r0, [r3, #4]
 800232c:	4b19      	ldr	r3, [pc, #100]	; (8002394 <seaglider_send_cmd+0x8c>)
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	4413      	add	r3, r2
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	2201      	movs	r2, #1
 8002338:	4619      	mov	r1, r3
 800233a:	f002 ff83 	bl	8005244 <osMessagePut>
  	   for(int i=0;i<strlen(seaglider_commands_strings[SEAGLIDER_CMD_PROMPT]);i++)
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	3301      	adds	r3, #1
 8002342:	61fb      	str	r3, [r7, #28]
 8002344:	4b13      	ldr	r3, [pc, #76]	; (8002394 <seaglider_send_cmd+0x8c>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4618      	mov	r0, r3
 800234a:	f7fd ff71 	bl	8000230 <strlen>
 800234e:	4602      	mov	r2, r0
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	429a      	cmp	r2, r3
 8002354:	d8e8      	bhi.n	8002328 <seaglider_send_cmd+0x20>
	 break;
 8002356:	e019      	b.n	800238c <seaglider_send_cmd+0x84>
       ptr1=arg;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	617b      	str	r3, [r7, #20]
       for(int i=0;i<ptr1->size;i++)
 800235c:	2300      	movs	r3, #0
 800235e:	61bb      	str	r3, [r7, #24]
 8002360:	e00e      	b.n	8002380 <seaglider_send_cmd+0x78>
		   osMessagePut(seaglider_obj->media_tx_q,*((uint8_t*)(ptr1->start_addr)+i),osWaitForever);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	6858      	ldr	r0, [r3, #4]
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	4413      	add	r3, r2
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	f04f 32ff 	mov.w	r2, #4294967295
 8002374:	4619      	mov	r1, r3
 8002376:	f002 ff65 	bl	8005244 <osMessagePut>
       for(int i=0;i<ptr1->size;i++)
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	3301      	adds	r3, #1
 800237e:	61bb      	str	r3, [r7, #24]
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	685a      	ldr	r2, [r3, #4]
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	429a      	cmp	r2, r3
 8002388:	d8eb      	bhi.n	8002362 <seaglider_send_cmd+0x5a>
     break;
 800238a:	bf00      	nop
}
 800238c:	bf00      	nop
 800238e:	3720      	adds	r7, #32
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	20000018 	.word	0x20000018

08002398 <seaglider_get_event>:

uint8_t seaglider_get_event(seaglider* seaglider_obj,uint8_t* event)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
	if(xQueueReceive(seaglider_obj->events_q,event,1))
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	2201      	movs	r2, #1
 80023a8:	6839      	ldr	r1, [r7, #0]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f003 fb80 	bl	8005ab0 <xQueueReceive>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <seaglider_get_event+0x22>
	{
     return SEAGLIDER_F_OK;
 80023b6:	2300      	movs	r3, #0
 80023b8:	e000      	b.n	80023bc <seaglider_get_event+0x24>
	}
	return SEAGLIDER_F_ERR;
 80023ba:	2301      	movs	r3, #1
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <seaglider_parse_message>:


int seaglider_parse_message(seaglider* seaglider_obj,uint8_t* msg)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
 uint8_t* tmp_ptr;
 for(int i=0;i<SEAGLIDER_MSG_NUM_OF_FUNCTIONS;i++)
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	e01e      	b.n	8002412 <seaglider_parse_message+0x4e>
 {
	  tmp_ptr=0;
 80023d4:	2300      	movs	r3, #0
 80023d6:	60bb      	str	r3, [r7, #8]
	  tmp_ptr=strstr(msg,seaglider_messages_strings[i]);
 80023d8:	4a12      	ldr	r2, [pc, #72]	; (8002424 <seaglider_parse_message+0x60>)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023e0:	4619      	mov	r1, r3
 80023e2:	6838      	ldr	r0, [r7, #0]
 80023e4:	f005 fbb1 	bl	8007b4a <strstr>
 80023e8:	60b8      	str	r0, [r7, #8]
	  if(tmp_ptr)
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d00d      	beq.n	800240c <seaglider_parse_message+0x48>
		{
			if(seaglider_functions[i](seaglider_obj,msg)==SEAGLIDER_F_OK) return SEAGLIDER_F_OK;
 80023f0:	4a0d      	ldr	r2, [pc, #52]	; (8002428 <seaglider_parse_message+0x64>)
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023f8:	6839      	ldr	r1, [r7, #0]
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	4798      	blx	r3
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d101      	bne.n	8002408 <seaglider_parse_message+0x44>
 8002404:	2300      	movs	r3, #0
 8002406:	e008      	b.n	800241a <seaglider_parse_message+0x56>
      else return SEAGLIDER_F_ERR;
 8002408:	2301      	movs	r3, #1
 800240a:	e006      	b.n	800241a <seaglider_parse_message+0x56>
 for(int i=0;i<SEAGLIDER_MSG_NUM_OF_FUNCTIONS;i++)
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	3301      	adds	r3, #1
 8002410:	60fb      	str	r3, [r7, #12]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2b08      	cmp	r3, #8
 8002416:	dddd      	ble.n	80023d4 <seaglider_parse_message+0x10>
		}

 }
 return SEAGLIDER_F_ERR;
 8002418:	2301      	movs	r3, #1
}
 800241a:	4618      	mov	r0, r3
 800241c:	3710      	adds	r7, #16
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	20001e20 	.word	0x20001e20
 8002428:	20001dfc 	.word	0x20001dfc

0800242c <seaglider_messages_init>:

void seaglider_messages_init(seaglider* seaglider_obj)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
	seaglider_functions[SEAGLIDER_MSG_DEPTH] = SEAGLIDER_MSG_DEPTH_f;
 8002434:	4b1d      	ldr	r3, [pc, #116]	; (80024ac <seaglider_messages_init+0x80>)
 8002436:	4a1e      	ldr	r2, [pc, #120]	; (80024b0 <seaglider_messages_init+0x84>)
 8002438:	601a      	str	r2, [r3, #0]
	seaglider_functions[SEAGLIDER_MSG_STOP] = SEAGLIDER_MSG_STOP_f;
 800243a:	4b1c      	ldr	r3, [pc, #112]	; (80024ac <seaglider_messages_init+0x80>)
 800243c:	4a1d      	ldr	r2, [pc, #116]	; (80024b4 <seaglider_messages_init+0x88>)
 800243e:	605a      	str	r2, [r3, #4]
	seaglider_functions[SEAGLIDER_MSG_SEND_TXT_FILE] = SEAGLIDER_MSG_SEND_TXT_FILE_f;
 8002440:	4b1a      	ldr	r3, [pc, #104]	; (80024ac <seaglider_messages_init+0x80>)
 8002442:	4a1d      	ldr	r2, [pc, #116]	; (80024b8 <seaglider_messages_init+0x8c>)
 8002444:	609a      	str	r2, [r3, #8]
	seaglider_functions[SEAGLIDER_MSG_START] = SEAGLIDER_MSG_START_f;
 8002446:	4b19      	ldr	r3, [pc, #100]	; (80024ac <seaglider_messages_init+0x80>)
 8002448:	4a1c      	ldr	r2, [pc, #112]	; (80024bc <seaglider_messages_init+0x90>)
 800244a:	60da      	str	r2, [r3, #12]
	seaglider_functions[SEAGLIDER_MSG_SEND_INFO] =SEAGLIDER_MSG_SEND_INFO_f;
 800244c:	4b17      	ldr	r3, [pc, #92]	; (80024ac <seaglider_messages_init+0x80>)
 800244e:	4a1c      	ldr	r2, [pc, #112]	; (80024c0 <seaglider_messages_init+0x94>)
 8002450:	611a      	str	r2, [r3, #16]
	seaglider_functions[SEAGLIDER_MSG_RESET] =SEAGLIDER_MSG_RESET_f;
 8002452:	4b16      	ldr	r3, [pc, #88]	; (80024ac <seaglider_messages_init+0x80>)
 8002454:	4a1b      	ldr	r2, [pc, #108]	; (80024c4 <seaglider_messages_init+0x98>)
 8002456:	615a      	str	r2, [r3, #20]
	seaglider_functions[SEAGLIDER_MSG_TEST] =SEAGLIDER_MSG_TEST_f;
 8002458:	4b14      	ldr	r3, [pc, #80]	; (80024ac <seaglider_messages_init+0x80>)
 800245a:	4a1b      	ldr	r2, [pc, #108]	; (80024c8 <seaglider_messages_init+0x9c>)
 800245c:	619a      	str	r2, [r3, #24]
	seaglider_functions[SEAGLIDER_MSG_CLOCK] =SEAGLIDER_MSG_CLOCK_f;
 800245e:	4b13      	ldr	r3, [pc, #76]	; (80024ac <seaglider_messages_init+0x80>)
 8002460:	4a1a      	ldr	r2, [pc, #104]	; (80024cc <seaglider_messages_init+0xa0>)
 8002462:	61da      	str	r2, [r3, #28]
	seaglider_functions[SEAGLIDER_MSG_WAKEUP] =SEAGLIDER_MSG_WAKEUP_f;
 8002464:	4b11      	ldr	r3, [pc, #68]	; (80024ac <seaglider_messages_init+0x80>)
 8002466:	4a1a      	ldr	r2, [pc, #104]	; (80024d0 <seaglider_messages_init+0xa4>)
 8002468:	621a      	str	r2, [r3, #32]


	seaglider_messages_strings[SEAGLIDER_MSG_DEPTH] = "DEPTH";
 800246a:	4b1a      	ldr	r3, [pc, #104]	; (80024d4 <seaglider_messages_init+0xa8>)
 800246c:	4a1a      	ldr	r2, [pc, #104]	; (80024d8 <seaglider_messages_init+0xac>)
 800246e:	601a      	str	r2, [r3, #0]
	seaglider_messages_strings[SEAGLIDER_MSG_STOP] = "STOP";
 8002470:	4b18      	ldr	r3, [pc, #96]	; (80024d4 <seaglider_messages_init+0xa8>)
 8002472:	4a1a      	ldr	r2, [pc, #104]	; (80024dc <seaglider_messages_init+0xb0>)
 8002474:	605a      	str	r2, [r3, #4]
	seaglider_messages_strings[SEAGLIDER_MSG_SEND_TXT_FILE] = "SEND_TXT_FILE";
 8002476:	4b17      	ldr	r3, [pc, #92]	; (80024d4 <seaglider_messages_init+0xa8>)
 8002478:	4a19      	ldr	r2, [pc, #100]	; (80024e0 <seaglider_messages_init+0xb4>)
 800247a:	609a      	str	r2, [r3, #8]
	seaglider_messages_strings[SEAGLIDER_MSG_START] = "START";
 800247c:	4b15      	ldr	r3, [pc, #84]	; (80024d4 <seaglider_messages_init+0xa8>)
 800247e:	4a19      	ldr	r2, [pc, #100]	; (80024e4 <seaglider_messages_init+0xb8>)
 8002480:	60da      	str	r2, [r3, #12]
	seaglider_messages_strings[SEAGLIDER_MSG_SEND_INFO] ="SEND_INFO";
 8002482:	4b14      	ldr	r3, [pc, #80]	; (80024d4 <seaglider_messages_init+0xa8>)
 8002484:	4a18      	ldr	r2, [pc, #96]	; (80024e8 <seaglider_messages_init+0xbc>)
 8002486:	611a      	str	r2, [r3, #16]
	seaglider_messages_strings[SEAGLIDER_MSG_RESET] ="RESET";
 8002488:	4b12      	ldr	r3, [pc, #72]	; (80024d4 <seaglider_messages_init+0xa8>)
 800248a:	4a18      	ldr	r2, [pc, #96]	; (80024ec <seaglider_messages_init+0xc0>)
 800248c:	615a      	str	r2, [r3, #20]
	seaglider_messages_strings[SEAGLIDER_MSG_TEST] ="TEST";
 800248e:	4b11      	ldr	r3, [pc, #68]	; (80024d4 <seaglider_messages_init+0xa8>)
 8002490:	4a17      	ldr	r2, [pc, #92]	; (80024f0 <seaglider_messages_init+0xc4>)
 8002492:	619a      	str	r2, [r3, #24]
	seaglider_messages_strings[SEAGLIDER_MSG_CLOCK] ="CLOCK";
 8002494:	4b0f      	ldr	r3, [pc, #60]	; (80024d4 <seaglider_messages_init+0xa8>)
 8002496:	4a17      	ldr	r2, [pc, #92]	; (80024f4 <seaglider_messages_init+0xc8>)
 8002498:	61da      	str	r2, [r3, #28]
	seaglider_messages_strings[SEAGLIDER_MSG_WAKEUP] ="WAKEUP";
 800249a:	4b0e      	ldr	r3, [pc, #56]	; (80024d4 <seaglider_messages_init+0xa8>)
 800249c:	4a16      	ldr	r2, [pc, #88]	; (80024f8 <seaglider_messages_init+0xcc>)
 800249e:	621a      	str	r2, [r3, #32]
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bc80      	pop	{r7}
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	20001dfc 	.word	0x20001dfc
 80024b0:	080024fd 	.word	0x080024fd
 80024b4:	08002585 	.word	0x08002585
 80024b8:	08002681 	.word	0x08002681
 80024bc:	080025d5 	.word	0x080025d5
 80024c0:	080026a3 	.word	0x080026a3
 80024c4:	080026b9 	.word	0x080026b9
 80024c8:	080026cf 	.word	0x080026cf
 80024cc:	080026f1 	.word	0x080026f1
 80024d0:	08002751 	.word	0x08002751
 80024d4:	20001e20 	.word	0x20001e20
 80024d8:	0800accc 	.word	0x0800accc
 80024dc:	0800acd4 	.word	0x0800acd4
 80024e0:	0800acdc 	.word	0x0800acdc
 80024e4:	0800acec 	.word	0x0800acec
 80024e8:	0800acf4 	.word	0x0800acf4
 80024ec:	0800ad00 	.word	0x0800ad00
 80024f0:	0800ad08 	.word	0x0800ad08
 80024f4:	0800ad10 	.word	0x0800ad10
 80024f8:	0800ad18 	.word	0x0800ad18

080024fc <SEAGLIDER_MSG_DEPTH_f>:


int SEAGLIDER_MSG_DEPTH_f(seaglider* seaglider_obj,uint8_t* msg)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]

	char * pch;
	pch = strtok (msg,":");//header
 8002506:	491d      	ldr	r1, [pc, #116]	; (800257c <SEAGLIDER_MSG_DEPTH_f+0x80>)
 8002508:	6838      	ldr	r0, [r7, #0]
 800250a:	f006 f98f 	bl	800882c <strtok>
 800250e:	60f8      	str	r0, [r7, #12]
	pch = strtok (NULL,",");//depth
 8002510:	491b      	ldr	r1, [pc, #108]	; (8002580 <SEAGLIDER_MSG_DEPTH_f+0x84>)
 8002512:	2000      	movs	r0, #0
 8002514:	f006 f98a 	bl	800882c <strtok>
 8002518:	60f8      	str	r0, [r7, #12]
	seaglider_obj->prev_depth=seaglider_obj->last_depth;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	691a      	ldr	r2, [r3, #16]
 800251e:	4613      	mov	r3, r2
 8002520:	461a      	mov	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	615a      	str	r2, [r3, #20]
	seaglider_obj->last_depth=strtof(pch,NULL);
 8002526:	2100      	movs	r1, #0
 8002528:	68f8      	ldr	r0, [r7, #12]
 800252a:	f006 f92d 	bl	8008788 <strtof>
 800252e:	4602      	mov	r2, r0
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	611a      	str	r2, [r3, #16]
	pch = strtok (NULL,",");//date
 8002534:	4912      	ldr	r1, [pc, #72]	; (8002580 <SEAGLIDER_MSG_DEPTH_f+0x84>)
 8002536:	2000      	movs	r0, #0
 8002538:	f006 f978 	bl	800882c <strtok>
 800253c:	60f8      	str	r0, [r7, #12]
	memcpy(seaglider_obj->date,pch,8);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	3318      	adds	r3, #24
 8002542:	2208      	movs	r2, #8
 8002544:	68f9      	ldr	r1, [r7, #12]
 8002546:	4618      	mov	r0, r3
 8002548:	f005 fad2 	bl	8007af0 <memcpy>
	pch = strtok (NULL,",");//time
 800254c:	490c      	ldr	r1, [pc, #48]	; (8002580 <SEAGLIDER_MSG_DEPTH_f+0x84>)
 800254e:	2000      	movs	r0, #0
 8002550:	f006 f96c 	bl	800882c <strtok>
 8002554:	60f8      	str	r0, [r7, #12]
	memcpy(seaglider_obj->time,pch,6);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	3320      	adds	r3, #32
 800255a:	2206      	movs	r2, #6
 800255c:	68f9      	ldr	r1, [r7, #12]
 800255e:	4618      	mov	r0, r3
 8002560:	f005 fac6 	bl	8007af0 <memcpy>

	osMessagePut(seaglider_obj->events_q,SEAGLIDER_EVNT_DEPTH_RCVD,1);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	2201      	movs	r2, #1
 800256a:	2106      	movs	r1, #6
 800256c:	4618      	mov	r0, r3
 800256e:	f002 fe69 	bl	8005244 <osMessagePut>
	return SEAGLIDER_F_OK;
 8002572:	2300      	movs	r3, #0
}
 8002574:	4618      	mov	r0, r3
 8002576:	3710      	adds	r7, #16
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	0800ad20 	.word	0x0800ad20
 8002580:	0800ad24 	.word	0x0800ad24

08002584 <SEAGLIDER_MSG_STOP_f>:
int SEAGLIDER_MSG_STOP_f(seaglider* seaglider_obj,uint8_t* msg)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
	char * pch;
	pch = strtok (msg,":");//header
 800258e:	490f      	ldr	r1, [pc, #60]	; (80025cc <SEAGLIDER_MSG_STOP_f+0x48>)
 8002590:	6838      	ldr	r0, [r7, #0]
 8002592:	f006 f94b 	bl	800882c <strtok>
 8002596:	60f8      	str	r0, [r7, #12]
	pch = strtok (NULL,",");//dive climb
 8002598:	490d      	ldr	r1, [pc, #52]	; (80025d0 <SEAGLIDER_MSG_STOP_f+0x4c>)
 800259a:	2000      	movs	r0, #0
 800259c:	f006 f946 	bl	800882c <strtok>
 80025a0:	60f8      	str	r0, [r7, #12]
	seaglider_obj->dive_status=strtol(pch,NULL,10);
 80025a2:	220a      	movs	r2, #10
 80025a4:	2100      	movs	r1, #0
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f006 fa18 	bl	80089dc <strtol>
 80025ac:	4603      	mov	r3, r0
 80025ae:	b2da      	uxtb	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	73da      	strb	r2, [r3, #15]
	osMessagePut(seaglider_obj->events_q,SEAGLIDER_EVNT_STOP_RCVD,1);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	2201      	movs	r2, #1
 80025ba:	2101      	movs	r1, #1
 80025bc:	4618      	mov	r0, r3
 80025be:	f002 fe41 	bl	8005244 <osMessagePut>
	return SEAGLIDER_F_OK;
 80025c2:	2300      	movs	r3, #0
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3710      	adds	r7, #16
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	0800ad20 	.word	0x0800ad20
 80025d0:	0800ad24 	.word	0x0800ad24

080025d4 <SEAGLIDER_MSG_START_f>:
int SEAGLIDER_MSG_START_f(seaglider* seaglider_obj,uint8_t* msg)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	6039      	str	r1, [r7, #0]
	char * pch;
	pch = strtok (msg,":");//header
 80025de:	4926      	ldr	r1, [pc, #152]	; (8002678 <SEAGLIDER_MSG_START_f+0xa4>)
 80025e0:	6838      	ldr	r0, [r7, #0]
 80025e2:	f006 f923 	bl	800882c <strtok>
 80025e6:	60f8      	str	r0, [r7, #12]
	pch = strtok (NULL,",");//param_y
 80025e8:	4924      	ldr	r1, [pc, #144]	; (800267c <SEAGLIDER_MSG_START_f+0xa8>)
 80025ea:	2000      	movs	r0, #0
 80025ec:	f006 f91e 	bl	800882c <strtok>
 80025f0:	60f8      	str	r0, [r7, #12]
	seaglider_obj->param_y=strtol(pch,NULL,10);
 80025f2:	220a      	movs	r2, #10
 80025f4:	2100      	movs	r1, #0
 80025f6:	68f8      	ldr	r0, [r7, #12]
 80025f8:	f006 f9f0 	bl	80089dc <strtol>
 80025fc:	4603      	mov	r3, r0
 80025fe:	461a      	mov	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
	pch = strtok (NULL,",");//param_z
 8002606:	491d      	ldr	r1, [pc, #116]	; (800267c <SEAGLIDER_MSG_START_f+0xa8>)
 8002608:	2000      	movs	r0, #0
 800260a:	f006 f90f 	bl	800882c <strtok>
 800260e:	60f8      	str	r0, [r7, #12]
	memcpy(seaglider_obj->param_z,pch,1);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f203 4334 	addw	r3, r3, #1076	; 0x434
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	7812      	ldrb	r2, [r2, #0]
 800261a:	701a      	strb	r2, [r3, #0]
	memcpy(seaglider_obj->param_z+1,",",1);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f203 4334 	addw	r3, r3, #1076	; 0x434
 8002622:	3301      	adds	r3, #1
 8002624:	2201      	movs	r2, #1
 8002626:	4915      	ldr	r1, [pc, #84]	; (800267c <SEAGLIDER_MSG_START_f+0xa8>)
 8002628:	4618      	mov	r0, r3
 800262a:	f005 fa61 	bl	8007af0 <memcpy>
	memcpy(seaglider_obj->param_z+2,pch+1,1);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	f203 4334 	addw	r3, r3, #1076	; 0x434
 8002634:	3302      	adds	r3, #2
 8002636:	68fa      	ldr	r2, [r7, #12]
 8002638:	3201      	adds	r2, #1
 800263a:	7812      	ldrb	r2, [r2, #0]
 800263c:	701a      	strb	r2, [r3, #0]
	memcpy(seaglider_obj->param_z+3,",",1);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f203 4334 	addw	r3, r3, #1076	; 0x434
 8002644:	3303      	adds	r3, #3
 8002646:	2201      	movs	r2, #1
 8002648:	490c      	ldr	r1, [pc, #48]	; (800267c <SEAGLIDER_MSG_START_f+0xa8>)
 800264a:	4618      	mov	r0, r3
 800264c:	f005 fa50 	bl	8007af0 <memcpy>
	memcpy(seaglider_obj->param_z+4,pch+2,1);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f203 4334 	addw	r3, r3, #1076	; 0x434
 8002656:	3304      	adds	r3, #4
 8002658:	68fa      	ldr	r2, [r7, #12]
 800265a:	3202      	adds	r2, #2
 800265c:	7812      	ldrb	r2, [r2, #0]
 800265e:	701a      	strb	r2, [r3, #0]

	osMessagePut(seaglider_obj->events_q,SEAGLIDER_EVNT_START_RCVD,1);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	2201      	movs	r2, #1
 8002666:	2100      	movs	r1, #0
 8002668:	4618      	mov	r0, r3
 800266a:	f002 fdeb 	bl	8005244 <osMessagePut>
	return SEAGLIDER_F_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	3710      	adds	r7, #16
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	0800ad20 	.word	0x0800ad20
 800267c:	0800ad24 	.word	0x0800ad24

08002680 <SEAGLIDER_MSG_SEND_TXT_FILE_f>:
int SEAGLIDER_MSG_SEND_TXT_FILE_f(seaglider* seaglider_obj,uint8_t* msg)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
	osMessagePut(seaglider_obj->events_q,SEAGLIDER_EVNT_SEND_TXT_FILE_RCVD,1);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	2201      	movs	r2, #1
 8002690:	2103      	movs	r1, #3
 8002692:	4618      	mov	r0, r3
 8002694:	f002 fdd6 	bl	8005244 <osMessagePut>
	return SEAGLIDER_F_OK;
 8002698:	2300      	movs	r3, #0
}
 800269a:	4618      	mov	r0, r3
 800269c:	3708      	adds	r7, #8
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <SEAGLIDER_MSG_SEND_INFO_f>:
int SEAGLIDER_MSG_SEND_INFO_f(seaglider* seaglider_obj,uint8_t* msg)
{
 80026a2:	b480      	push	{r7}
 80026a4:	b083      	sub	sp, #12
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
 80026aa:	6039      	str	r1, [r7, #0]
	return SEAGLIDER_F_OK;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bc80      	pop	{r7}
 80026b6:	4770      	bx	lr

080026b8 <SEAGLIDER_MSG_RESET_f>:
int SEAGLIDER_MSG_RESET_f(seaglider* seaglider_obj,uint8_t* msg)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
	return SEAGLIDER_F_OK;
 80026c2:	2300      	movs	r3, #0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bc80      	pop	{r7}
 80026cc:	4770      	bx	lr

080026ce <SEAGLIDER_MSG_TEST_f>:
int SEAGLIDER_MSG_TEST_f(seaglider* seaglider_obj,uint8_t* msg)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b082      	sub	sp, #8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
 80026d6:	6039      	str	r1, [r7, #0]
	osMessagePut(seaglider_obj->events_q,SEAGLIDER_EVNT_TEST_RCVD,1);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	2201      	movs	r2, #1
 80026de:	2102      	movs	r1, #2
 80026e0:	4618      	mov	r0, r3
 80026e2:	f002 fdaf 	bl	8005244 <osMessagePut>
	return SEAGLIDER_F_OK;
 80026e6:	2300      	movs	r3, #0
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3708      	adds	r7, #8
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <SEAGLIDER_MSG_CLOCK_f>:
int SEAGLIDER_MSG_CLOCK_f(seaglider* seaglider_obj,uint8_t* msg)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
	char * pch;
	pch = strtok (msg,":");//header
 80026fa:	4914      	ldr	r1, [pc, #80]	; (800274c <SEAGLIDER_MSG_CLOCK_f+0x5c>)
 80026fc:	6838      	ldr	r0, [r7, #0]
 80026fe:	f006 f895 	bl	800882c <strtok>
 8002702:	60f8      	str	r0, [r7, #12]
	pch = strtok (NULL,":");//date
 8002704:	4911      	ldr	r1, [pc, #68]	; (800274c <SEAGLIDER_MSG_CLOCK_f+0x5c>)
 8002706:	2000      	movs	r0, #0
 8002708:	f006 f890 	bl	800882c <strtok>
 800270c:	60f8      	str	r0, [r7, #12]
	memcpy(seaglider_obj->date,pch,8);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	3318      	adds	r3, #24
 8002712:	2208      	movs	r2, #8
 8002714:	68f9      	ldr	r1, [r7, #12]
 8002716:	4618      	mov	r0, r3
 8002718:	f005 f9ea 	bl	8007af0 <memcpy>
	pch = strtok (NULL,":");//time
 800271c:	490b      	ldr	r1, [pc, #44]	; (800274c <SEAGLIDER_MSG_CLOCK_f+0x5c>)
 800271e:	2000      	movs	r0, #0
 8002720:	f006 f884 	bl	800882c <strtok>
 8002724:	60f8      	str	r0, [r7, #12]
	memcpy(seaglider_obj->time,pch,8);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	3320      	adds	r3, #32
 800272a:	2208      	movs	r2, #8
 800272c:	68f9      	ldr	r1, [r7, #12]
 800272e:	4618      	mov	r0, r3
 8002730:	f005 f9de 	bl	8007af0 <memcpy>

	osMessagePut(seaglider_obj->events_q,SEAGLIDER_EVNT_CLOCK_RCVD,1);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	2201      	movs	r2, #1
 800273a:	2104      	movs	r1, #4
 800273c:	4618      	mov	r0, r3
 800273e:	f002 fd81 	bl	8005244 <osMessagePut>
	return SEAGLIDER_F_OK;
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3710      	adds	r7, #16
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	0800ad20 	.word	0x0800ad20

08002750 <SEAGLIDER_MSG_WAKEUP_f>:

int SEAGLIDER_MSG_WAKEUP_f(seaglider* seaglider_obj,uint8_t* msg)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
	osMessagePut(seaglider_obj->events_q,SEAGLIDER_EVNT_WAKEUP_RCVD,1);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	2201      	movs	r2, #1
 8002760:	2105      	movs	r1, #5
 8002762:	4618      	mov	r0, r3
 8002764:	f002 fd6e 	bl	8005244 <osMessagePut>
	return SEAGLIDER_F_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800277a:	4b18      	ldr	r3, [pc, #96]	; (80027dc <HAL_MspInit+0x68>)
 800277c:	699b      	ldr	r3, [r3, #24]
 800277e:	4a17      	ldr	r2, [pc, #92]	; (80027dc <HAL_MspInit+0x68>)
 8002780:	f043 0301 	orr.w	r3, r3, #1
 8002784:	6193      	str	r3, [r2, #24]
 8002786:	4b15      	ldr	r3, [pc, #84]	; (80027dc <HAL_MspInit+0x68>)
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	60bb      	str	r3, [r7, #8]
 8002790:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002792:	4b12      	ldr	r3, [pc, #72]	; (80027dc <HAL_MspInit+0x68>)
 8002794:	69db      	ldr	r3, [r3, #28]
 8002796:	4a11      	ldr	r2, [pc, #68]	; (80027dc <HAL_MspInit+0x68>)
 8002798:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800279c:	61d3      	str	r3, [r2, #28]
 800279e:	4b0f      	ldr	r3, [pc, #60]	; (80027dc <HAL_MspInit+0x68>)
 80027a0:	69db      	ldr	r3, [r3, #28]
 80027a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027a6:	607b      	str	r3, [r7, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80027aa:	2200      	movs	r2, #0
 80027ac:	210f      	movs	r1, #15
 80027ae:	f06f 0001 	mvn.w	r0, #1
 80027b2:	f000 fb1a 	bl	8002dea <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80027b6:	4b0a      	ldr	r3, [pc, #40]	; (80027e0 <HAL_MspInit+0x6c>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	60fb      	str	r3, [r7, #12]
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80027c2:	60fb      	str	r3, [r7, #12]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	4a04      	ldr	r2, [pc, #16]	; (80027e0 <HAL_MspInit+0x6c>)
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027d2:	bf00      	nop
 80027d4:	3710      	adds	r7, #16
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	40021000 	.word	0x40021000
 80027e0:	40010000 	.word	0x40010000

080027e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b08c      	sub	sp, #48	; 0x30
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ec:	f107 0320 	add.w	r3, r7, #32
 80027f0:	2200      	movs	r2, #0
 80027f2:	601a      	str	r2, [r3, #0]
 80027f4:	605a      	str	r2, [r3, #4]
 80027f6:	609a      	str	r2, [r3, #8]
 80027f8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==UART5)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a46      	ldr	r2, [pc, #280]	; (8002918 <HAL_UART_MspInit+0x134>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d145      	bne.n	8002890 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002804:	4b45      	ldr	r3, [pc, #276]	; (800291c <HAL_UART_MspInit+0x138>)
 8002806:	69db      	ldr	r3, [r3, #28]
 8002808:	4a44      	ldr	r2, [pc, #272]	; (800291c <HAL_UART_MspInit+0x138>)
 800280a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800280e:	61d3      	str	r3, [r2, #28]
 8002810:	4b42      	ldr	r3, [pc, #264]	; (800291c <HAL_UART_MspInit+0x138>)
 8002812:	69db      	ldr	r3, [r3, #28]
 8002814:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002818:	61fb      	str	r3, [r7, #28]
 800281a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800281c:	4b3f      	ldr	r3, [pc, #252]	; (800291c <HAL_UART_MspInit+0x138>)
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	4a3e      	ldr	r2, [pc, #248]	; (800291c <HAL_UART_MspInit+0x138>)
 8002822:	f043 0310 	orr.w	r3, r3, #16
 8002826:	6193      	str	r3, [r2, #24]
 8002828:	4b3c      	ldr	r3, [pc, #240]	; (800291c <HAL_UART_MspInit+0x138>)
 800282a:	699b      	ldr	r3, [r3, #24]
 800282c:	f003 0310 	and.w	r3, r3, #16
 8002830:	61bb      	str	r3, [r7, #24]
 8002832:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002834:	4b39      	ldr	r3, [pc, #228]	; (800291c <HAL_UART_MspInit+0x138>)
 8002836:	699b      	ldr	r3, [r3, #24]
 8002838:	4a38      	ldr	r2, [pc, #224]	; (800291c <HAL_UART_MspInit+0x138>)
 800283a:	f043 0320 	orr.w	r3, r3, #32
 800283e:	6193      	str	r3, [r2, #24]
 8002840:	4b36      	ldr	r3, [pc, #216]	; (800291c <HAL_UART_MspInit+0x138>)
 8002842:	699b      	ldr	r3, [r3, #24]
 8002844:	f003 0320 	and.w	r3, r3, #32
 8002848:	617b      	str	r3, [r7, #20]
 800284a:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800284c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002850:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002852:	2302      	movs	r3, #2
 8002854:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002856:	2303      	movs	r3, #3
 8002858:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800285a:	f107 0320 	add.w	r3, r7, #32
 800285e:	4619      	mov	r1, r3
 8002860:	482f      	ldr	r0, [pc, #188]	; (8002920 <HAL_UART_MspInit+0x13c>)
 8002862:	f000 fe2f 	bl	80034c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002866:	2304      	movs	r3, #4
 8002868:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800286a:	2300      	movs	r3, #0
 800286c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286e:	2300      	movs	r3, #0
 8002870:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002872:	f107 0320 	add.w	r3, r7, #32
 8002876:	4619      	mov	r1, r3
 8002878:	482a      	ldr	r0, [pc, #168]	; (8002924 <HAL_UART_MspInit+0x140>)
 800287a:	f000 fe23 	bl	80034c4 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 800287e:	2200      	movs	r2, #0
 8002880:	2105      	movs	r1, #5
 8002882:	2035      	movs	r0, #53	; 0x35
 8002884:	f000 fab1 	bl	8002dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002888:	2035      	movs	r0, #53	; 0x35
 800288a:	f000 faca 	bl	8002e22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800288e:	e03e      	b.n	800290e <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART1)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a24      	ldr	r2, [pc, #144]	; (8002928 <HAL_UART_MspInit+0x144>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d139      	bne.n	800290e <HAL_UART_MspInit+0x12a>
    __HAL_RCC_USART1_CLK_ENABLE();
 800289a:	4b20      	ldr	r3, [pc, #128]	; (800291c <HAL_UART_MspInit+0x138>)
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	4a1f      	ldr	r2, [pc, #124]	; (800291c <HAL_UART_MspInit+0x138>)
 80028a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028a4:	6193      	str	r3, [r2, #24]
 80028a6:	4b1d      	ldr	r3, [pc, #116]	; (800291c <HAL_UART_MspInit+0x138>)
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028ae:	613b      	str	r3, [r7, #16]
 80028b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028b2:	4b1a      	ldr	r3, [pc, #104]	; (800291c <HAL_UART_MspInit+0x138>)
 80028b4:	699b      	ldr	r3, [r3, #24]
 80028b6:	4a19      	ldr	r2, [pc, #100]	; (800291c <HAL_UART_MspInit+0x138>)
 80028b8:	f043 0304 	orr.w	r3, r3, #4
 80028bc:	6193      	str	r3, [r2, #24]
 80028be:	4b17      	ldr	r3, [pc, #92]	; (800291c <HAL_UART_MspInit+0x138>)
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	f003 0304 	and.w	r3, r3, #4
 80028c6:	60fb      	str	r3, [r7, #12]
 80028c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80028ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d0:	2302      	movs	r3, #2
 80028d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028d4:	2303      	movs	r3, #3
 80028d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d8:	f107 0320 	add.w	r3, r7, #32
 80028dc:	4619      	mov	r1, r3
 80028de:	4813      	ldr	r0, [pc, #76]	; (800292c <HAL_UART_MspInit+0x148>)
 80028e0:	f000 fdf0 	bl	80034c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80028e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028ea:	2300      	movs	r3, #0
 80028ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ee:	2300      	movs	r3, #0
 80028f0:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f2:	f107 0320 	add.w	r3, r7, #32
 80028f6:	4619      	mov	r1, r3
 80028f8:	480c      	ldr	r0, [pc, #48]	; (800292c <HAL_UART_MspInit+0x148>)
 80028fa:	f000 fde3 	bl	80034c4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80028fe:	2200      	movs	r2, #0
 8002900:	2105      	movs	r1, #5
 8002902:	2025      	movs	r0, #37	; 0x25
 8002904:	f000 fa71 	bl	8002dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002908:	2025      	movs	r0, #37	; 0x25
 800290a:	f000 fa8a 	bl	8002e22 <HAL_NVIC_EnableIRQ>
}
 800290e:	bf00      	nop
 8002910:	3730      	adds	r7, #48	; 0x30
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40005000 	.word	0x40005000
 800291c:	40021000 	.word	0x40021000
 8002920:	40011000 	.word	0x40011000
 8002924:	40011400 	.word	0x40011400
 8002928:	40013800 	.word	0x40013800
 800292c:	40010800 	.word	0x40010800

08002930 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b08c      	sub	sp, #48	; 0x30
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002938:	2300      	movs	r3, #0
 800293a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800293c:	2300      	movs	r3, #0
 800293e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8002940:	2200      	movs	r2, #0
 8002942:	6879      	ldr	r1, [r7, #4]
 8002944:	2019      	movs	r0, #25
 8002946:	f000 fa50 	bl	8002dea <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800294a:	2019      	movs	r0, #25
 800294c:	f000 fa69 	bl	8002e22 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002950:	4b1e      	ldr	r3, [pc, #120]	; (80029cc <HAL_InitTick+0x9c>)
 8002952:	699b      	ldr	r3, [r3, #24]
 8002954:	4a1d      	ldr	r2, [pc, #116]	; (80029cc <HAL_InitTick+0x9c>)
 8002956:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800295a:	6193      	str	r3, [r2, #24]
 800295c:	4b1b      	ldr	r3, [pc, #108]	; (80029cc <HAL_InitTick+0x9c>)
 800295e:	699b      	ldr	r3, [r3, #24]
 8002960:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002964:	60fb      	str	r3, [r7, #12]
 8002966:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002968:	f107 0210 	add.w	r2, r7, #16
 800296c:	f107 0314 	add.w	r3, r7, #20
 8002970:	4611      	mov	r1, r2
 8002972:	4618      	mov	r0, r3
 8002974:	f001 fc3a 	bl	80041ec <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002978:	f001 fc24 	bl	80041c4 <HAL_RCC_GetPCLK2Freq>
 800297c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800297e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002980:	4a13      	ldr	r2, [pc, #76]	; (80029d0 <HAL_InitTick+0xa0>)
 8002982:	fba2 2303 	umull	r2, r3, r2, r3
 8002986:	0c9b      	lsrs	r3, r3, #18
 8002988:	3b01      	subs	r3, #1
 800298a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800298c:	4b11      	ldr	r3, [pc, #68]	; (80029d4 <HAL_InitTick+0xa4>)
 800298e:	4a12      	ldr	r2, [pc, #72]	; (80029d8 <HAL_InitTick+0xa8>)
 8002990:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002992:	4b10      	ldr	r3, [pc, #64]	; (80029d4 <HAL_InitTick+0xa4>)
 8002994:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002998:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800299a:	4a0e      	ldr	r2, [pc, #56]	; (80029d4 <HAL_InitTick+0xa4>)
 800299c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800299e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80029a0:	4b0c      	ldr	r3, [pc, #48]	; (80029d4 <HAL_InitTick+0xa4>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029a6:	4b0b      	ldr	r3, [pc, #44]	; (80029d4 <HAL_InitTick+0xa4>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80029ac:	4809      	ldr	r0, [pc, #36]	; (80029d4 <HAL_InitTick+0xa4>)
 80029ae:	f001 fc6b 	bl	8004288 <HAL_TIM_Base_Init>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d104      	bne.n	80029c2 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80029b8:	4806      	ldr	r0, [pc, #24]	; (80029d4 <HAL_InitTick+0xa4>)
 80029ba:	f001 fcbd 	bl	8004338 <HAL_TIM_Base_Start_IT>
 80029be:	4603      	mov	r3, r0
 80029c0:	e000      	b.n	80029c4 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3730      	adds	r7, #48	; 0x30
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40021000 	.word	0x40021000
 80029d0:	431bde83 	.word	0x431bde83
 80029d4:	20001e44 	.word	0x20001e44
 80029d8:	40012c00 	.word	0x40012c00

080029dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029e0:	e7fe      	b.n	80029e0 <NMI_Handler+0x4>

080029e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029e2:	b480      	push	{r7}
 80029e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029e6:	e7fe      	b.n	80029e6 <HardFault_Handler+0x4>

080029e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029ec:	e7fe      	b.n	80029ec <MemManage_Handler+0x4>

080029ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029ee:	b480      	push	{r7}
 80029f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029f2:	e7fe      	b.n	80029f2 <BusFault_Handler+0x4>

080029f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029f8:	e7fe      	b.n	80029f8 <UsageFault_Handler+0x4>

080029fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029fa:	b480      	push	{r7}
 80029fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029fe:	bf00      	nop
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bc80      	pop	{r7}
 8002a04:	4770      	bx	lr
	...

08002a08 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a0c:	4802      	ldr	r0, [pc, #8]	; (8002a18 <TIM1_UP_IRQHandler+0x10>)
 8002a0e:	f001 fced 	bl	80043ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002a12:	bf00      	nop
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	20001e44 	.word	0x20001e44

08002a1c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a20:	4802      	ldr	r0, [pc, #8]	; (8002a2c <USART1_IRQHandler+0x10>)
 8002a22:	f001 ff4f 	bl	80048c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a26:	bf00      	nop
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	200004c4 	.word	0x200004c4

08002a30 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002a34:	4802      	ldr	r0, [pc, #8]	; (8002a40 <UART5_IRQHandler+0x10>)
 8002a36:	f001 ff45 	bl	80048c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	20000480 	.word	0x20000480

08002a44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
	return 1;
 8002a48:	2301      	movs	r3, #1
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bc80      	pop	{r7}
 8002a50:	4770      	bx	lr

08002a52 <_kill>:

int _kill(int pid, int sig)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b082      	sub	sp, #8
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
 8002a5a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002a5c:	f005 f81e 	bl	8007a9c <__errno>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2216      	movs	r2, #22
 8002a64:	601a      	str	r2, [r3, #0]
	return -1;
 8002a66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <_exit>:

void _exit (int status)
{
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b082      	sub	sp, #8
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a7a:	f04f 31ff 	mov.w	r1, #4294967295
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f7ff ffe7 	bl	8002a52 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a84:	e7fe      	b.n	8002a84 <_exit+0x12>

08002a86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b086      	sub	sp, #24
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	60f8      	str	r0, [r7, #12]
 8002a8e:	60b9      	str	r1, [r7, #8]
 8002a90:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]
 8002a96:	e00a      	b.n	8002aae <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a98:	f3af 8000 	nop.w
 8002a9c:	4601      	mov	r1, r0
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	1c5a      	adds	r2, r3, #1
 8002aa2:	60ba      	str	r2, [r7, #8]
 8002aa4:	b2ca      	uxtb	r2, r1
 8002aa6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	3301      	adds	r3, #1
 8002aac:	617b      	str	r3, [r7, #20]
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	dbf0      	blt.n	8002a98 <_read+0x12>
	}

return len;
 8002ab6:	687b      	ldr	r3, [r7, #4]
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3718      	adds	r7, #24
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002acc:	2300      	movs	r3, #0
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	e009      	b.n	8002ae6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	1c5a      	adds	r2, r3, #1
 8002ad6:	60ba      	str	r2, [r7, #8]
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	617b      	str	r3, [r7, #20]
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	dbf1      	blt.n	8002ad2 <_write+0x12>
	}
	return len;
 8002aee:	687b      	ldr	r3, [r7, #4]
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3718      	adds	r7, #24
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <_close>:

int _close(int file)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
	return -1;
 8002b00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bc80      	pop	{r7}
 8002b0c:	4770      	bx	lr

08002b0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b083      	sub	sp, #12
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
 8002b16:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b1e:	605a      	str	r2, [r3, #4]
	return 0;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bc80      	pop	{r7}
 8002b2a:	4770      	bx	lr

08002b2c <_isatty>:

int _isatty(int file)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
	return 1;
 8002b34:	2301      	movs	r3, #1
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr

08002b40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
	return 0;
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3714      	adds	r7, #20
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bc80      	pop	{r7}
 8002b56:	4770      	bx	lr

08002b58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b60:	4a14      	ldr	r2, [pc, #80]	; (8002bb4 <_sbrk+0x5c>)
 8002b62:	4b15      	ldr	r3, [pc, #84]	; (8002bb8 <_sbrk+0x60>)
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b6c:	4b13      	ldr	r3, [pc, #76]	; (8002bbc <_sbrk+0x64>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d102      	bne.n	8002b7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b74:	4b11      	ldr	r3, [pc, #68]	; (8002bbc <_sbrk+0x64>)
 8002b76:	4a12      	ldr	r2, [pc, #72]	; (8002bc0 <_sbrk+0x68>)
 8002b78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b7a:	4b10      	ldr	r3, [pc, #64]	; (8002bbc <_sbrk+0x64>)
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4413      	add	r3, r2
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d207      	bcs.n	8002b98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b88:	f004 ff88 	bl	8007a9c <__errno>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	220c      	movs	r2, #12
 8002b90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b92:	f04f 33ff 	mov.w	r3, #4294967295
 8002b96:	e009      	b.n	8002bac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b98:	4b08      	ldr	r3, [pc, #32]	; (8002bbc <_sbrk+0x64>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b9e:	4b07      	ldr	r3, [pc, #28]	; (8002bbc <_sbrk+0x64>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4413      	add	r3, r2
 8002ba6:	4a05      	ldr	r2, [pc, #20]	; (8002bbc <_sbrk+0x64>)
 8002ba8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002baa:	68fb      	ldr	r3, [r7, #12]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3718      	adds	r7, #24
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	20010000 	.word	0x20010000
 8002bb8:	00000400 	.word	0x00000400
 8002bbc:	20001e8c 	.word	0x20001e8c
 8002bc0:	20005e98 	.word	0x20005e98

08002bc4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bc8:	bf00      	nop
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bc80      	pop	{r7}
 8002bce:	4770      	bx	lr

08002bd0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bd0:	480c      	ldr	r0, [pc, #48]	; (8002c04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002bd2:	490d      	ldr	r1, [pc, #52]	; (8002c08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002bd4:	4a0d      	ldr	r2, [pc, #52]	; (8002c0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002bd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bd8:	e002      	b.n	8002be0 <LoopCopyDataInit>

08002bda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bde:	3304      	adds	r3, #4

08002be0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002be0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002be2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002be4:	d3f9      	bcc.n	8002bda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002be6:	4a0a      	ldr	r2, [pc, #40]	; (8002c10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002be8:	4c0a      	ldr	r4, [pc, #40]	; (8002c14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002bea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bec:	e001      	b.n	8002bf2 <LoopFillZerobss>

08002bee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bf0:	3204      	adds	r2, #4

08002bf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bf4:	d3fb      	bcc.n	8002bee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002bf6:	f7ff ffe5 	bl	8002bc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bfa:	f004 ff55 	bl	8007aa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002bfe:	f7fe fd73 	bl	80016e8 <main>
  bx lr
 8002c02:	4770      	bx	lr
  ldr r0, =_sdata
 8002c04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c08:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8002c0c:	0800b200 	.word	0x0800b200
  ldr r2, =_sbss
 8002c10:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8002c14:	20005e94 	.word	0x20005e94

08002c18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c18:	e7fe      	b.n	8002c18 <ADC1_2_IRQHandler>
	...

08002c1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c20:	4b08      	ldr	r3, [pc, #32]	; (8002c44 <HAL_Init+0x28>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a07      	ldr	r2, [pc, #28]	; (8002c44 <HAL_Init+0x28>)
 8002c26:	f043 0310 	orr.w	r3, r3, #16
 8002c2a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c2c:	2003      	movs	r0, #3
 8002c2e:	f000 f8d1 	bl	8002dd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c32:	200f      	movs	r0, #15
 8002c34:	f7ff fe7c 	bl	8002930 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c38:	f7ff fd9c 	bl	8002774 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	40022000 	.word	0x40022000

08002c48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c4c:	4b05      	ldr	r3, [pc, #20]	; (8002c64 <HAL_IncTick+0x1c>)
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	461a      	mov	r2, r3
 8002c52:	4b05      	ldr	r3, [pc, #20]	; (8002c68 <HAL_IncTick+0x20>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4413      	add	r3, r2
 8002c58:	4a03      	ldr	r2, [pc, #12]	; (8002c68 <HAL_IncTick+0x20>)
 8002c5a:	6013      	str	r3, [r2, #0]
}
 8002c5c:	bf00      	nop
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bc80      	pop	{r7}
 8002c62:	4770      	bx	lr
 8002c64:	20000024 	.word	0x20000024
 8002c68:	20001e90 	.word	0x20001e90

08002c6c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c70:	4b02      	ldr	r3, [pc, #8]	; (8002c7c <HAL_GetTick+0x10>)
 8002c72:	681b      	ldr	r3, [r3, #0]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr
 8002c7c:	20001e90 	.word	0x20001e90

08002c80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b085      	sub	sp, #20
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f003 0307 	and.w	r3, r3, #7
 8002c8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c90:	4b0c      	ldr	r3, [pc, #48]	; (8002cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c96:	68ba      	ldr	r2, [r7, #8]
 8002c98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ca8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002cac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cb2:	4a04      	ldr	r2, [pc, #16]	; (8002cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	60d3      	str	r3, [r2, #12]
}
 8002cb8:	bf00      	nop
 8002cba:	3714      	adds	r7, #20
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	e000ed00 	.word	0xe000ed00

08002cc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ccc:	4b04      	ldr	r3, [pc, #16]	; (8002ce0 <__NVIC_GetPriorityGrouping+0x18>)
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	0a1b      	lsrs	r3, r3, #8
 8002cd2:	f003 0307 	and.w	r3, r3, #7
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bc80      	pop	{r7}
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	e000ed00 	.word	0xe000ed00

08002ce4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	4603      	mov	r3, r0
 8002cec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	db0b      	blt.n	8002d0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cf6:	79fb      	ldrb	r3, [r7, #7]
 8002cf8:	f003 021f 	and.w	r2, r3, #31
 8002cfc:	4906      	ldr	r1, [pc, #24]	; (8002d18 <__NVIC_EnableIRQ+0x34>)
 8002cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d02:	095b      	lsrs	r3, r3, #5
 8002d04:	2001      	movs	r0, #1
 8002d06:	fa00 f202 	lsl.w	r2, r0, r2
 8002d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d0e:	bf00      	nop
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bc80      	pop	{r7}
 8002d16:	4770      	bx	lr
 8002d18:	e000e100 	.word	0xe000e100

08002d1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	4603      	mov	r3, r0
 8002d24:	6039      	str	r1, [r7, #0]
 8002d26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	db0a      	blt.n	8002d46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	b2da      	uxtb	r2, r3
 8002d34:	490c      	ldr	r1, [pc, #48]	; (8002d68 <__NVIC_SetPriority+0x4c>)
 8002d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d3a:	0112      	lsls	r2, r2, #4
 8002d3c:	b2d2      	uxtb	r2, r2
 8002d3e:	440b      	add	r3, r1
 8002d40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d44:	e00a      	b.n	8002d5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	b2da      	uxtb	r2, r3
 8002d4a:	4908      	ldr	r1, [pc, #32]	; (8002d6c <__NVIC_SetPriority+0x50>)
 8002d4c:	79fb      	ldrb	r3, [r7, #7]
 8002d4e:	f003 030f 	and.w	r3, r3, #15
 8002d52:	3b04      	subs	r3, #4
 8002d54:	0112      	lsls	r2, r2, #4
 8002d56:	b2d2      	uxtb	r2, r2
 8002d58:	440b      	add	r3, r1
 8002d5a:	761a      	strb	r2, [r3, #24]
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bc80      	pop	{r7}
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	e000e100 	.word	0xe000e100
 8002d6c:	e000ed00 	.word	0xe000ed00

08002d70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b089      	sub	sp, #36	; 0x24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f003 0307 	and.w	r3, r3, #7
 8002d82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	f1c3 0307 	rsb	r3, r3, #7
 8002d8a:	2b04      	cmp	r3, #4
 8002d8c:	bf28      	it	cs
 8002d8e:	2304      	movcs	r3, #4
 8002d90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	3304      	adds	r3, #4
 8002d96:	2b06      	cmp	r3, #6
 8002d98:	d902      	bls.n	8002da0 <NVIC_EncodePriority+0x30>
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	3b03      	subs	r3, #3
 8002d9e:	e000      	b.n	8002da2 <NVIC_EncodePriority+0x32>
 8002da0:	2300      	movs	r3, #0
 8002da2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002da4:	f04f 32ff 	mov.w	r2, #4294967295
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dae:	43da      	mvns	r2, r3
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	401a      	ands	r2, r3
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002db8:	f04f 31ff 	mov.w	r1, #4294967295
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002dc2:	43d9      	mvns	r1, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dc8:	4313      	orrs	r3, r2
         );
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3724      	adds	r7, #36	; 0x24
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bc80      	pop	{r7}
 8002dd2:	4770      	bx	lr

08002dd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f7ff ff4f 	bl	8002c80 <__NVIC_SetPriorityGrouping>
}
 8002de2:	bf00      	nop
 8002de4:	3708      	adds	r7, #8
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}

08002dea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dea:	b580      	push	{r7, lr}
 8002dec:	b086      	sub	sp, #24
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	4603      	mov	r3, r0
 8002df2:	60b9      	str	r1, [r7, #8]
 8002df4:	607a      	str	r2, [r7, #4]
 8002df6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dfc:	f7ff ff64 	bl	8002cc8 <__NVIC_GetPriorityGrouping>
 8002e00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	68b9      	ldr	r1, [r7, #8]
 8002e06:	6978      	ldr	r0, [r7, #20]
 8002e08:	f7ff ffb2 	bl	8002d70 <NVIC_EncodePriority>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e12:	4611      	mov	r1, r2
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7ff ff81 	bl	8002d1c <__NVIC_SetPriority>
}
 8002e1a:	bf00      	nop
 8002e1c:	3718      	adds	r7, #24
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b082      	sub	sp, #8
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	4603      	mov	r3, r0
 8002e2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7ff ff57 	bl	8002ce4 <__NVIC_EnableIRQ>
}
 8002e36:	bf00      	nop
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e3e:	b480      	push	{r7}
 8002e40:	b085      	sub	sp, #20
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e46:	2300      	movs	r3, #0
 8002e48:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d008      	beq.n	8002e66 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2204      	movs	r2, #4
 8002e58:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e020      	b.n	8002ea8 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 020e 	bic.w	r2, r2, #14
 8002e74:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 0201 	bic.w	r2, r2, #1
 8002e84:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e8e:	2101      	movs	r1, #1
 8002e90:	fa01 f202 	lsl.w	r2, r1, r2
 8002e94:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3714      	adds	r7, #20
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bc80      	pop	{r7}
 8002eb0:	4770      	bx	lr
	...

08002eb4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d005      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2204      	movs	r2, #4
 8002ece:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	73fb      	strb	r3, [r7, #15]
 8002ed4:	e0d6      	b.n	8003084 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f022 020e 	bic.w	r2, r2, #14
 8002ee4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f022 0201 	bic.w	r2, r2, #1
 8002ef4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	461a      	mov	r2, r3
 8002efc:	4b64      	ldr	r3, [pc, #400]	; (8003090 <HAL_DMA_Abort_IT+0x1dc>)
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d958      	bls.n	8002fb4 <HAL_DMA_Abort_IT+0x100>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a63      	ldr	r2, [pc, #396]	; (8003094 <HAL_DMA_Abort_IT+0x1e0>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d04f      	beq.n	8002fac <HAL_DMA_Abort_IT+0xf8>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a61      	ldr	r2, [pc, #388]	; (8003098 <HAL_DMA_Abort_IT+0x1e4>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d048      	beq.n	8002fa8 <HAL_DMA_Abort_IT+0xf4>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a60      	ldr	r2, [pc, #384]	; (800309c <HAL_DMA_Abort_IT+0x1e8>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d040      	beq.n	8002fa2 <HAL_DMA_Abort_IT+0xee>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a5e      	ldr	r2, [pc, #376]	; (80030a0 <HAL_DMA_Abort_IT+0x1ec>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d038      	beq.n	8002f9c <HAL_DMA_Abort_IT+0xe8>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a5d      	ldr	r2, [pc, #372]	; (80030a4 <HAL_DMA_Abort_IT+0x1f0>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d030      	beq.n	8002f96 <HAL_DMA_Abort_IT+0xe2>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a5b      	ldr	r2, [pc, #364]	; (80030a8 <HAL_DMA_Abort_IT+0x1f4>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d028      	beq.n	8002f90 <HAL_DMA_Abort_IT+0xdc>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a53      	ldr	r2, [pc, #332]	; (8003090 <HAL_DMA_Abort_IT+0x1dc>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d020      	beq.n	8002f8a <HAL_DMA_Abort_IT+0xd6>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a57      	ldr	r2, [pc, #348]	; (80030ac <HAL_DMA_Abort_IT+0x1f8>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d019      	beq.n	8002f86 <HAL_DMA_Abort_IT+0xd2>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a56      	ldr	r2, [pc, #344]	; (80030b0 <HAL_DMA_Abort_IT+0x1fc>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d012      	beq.n	8002f82 <HAL_DMA_Abort_IT+0xce>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a54      	ldr	r2, [pc, #336]	; (80030b4 <HAL_DMA_Abort_IT+0x200>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d00a      	beq.n	8002f7c <HAL_DMA_Abort_IT+0xc8>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a53      	ldr	r2, [pc, #332]	; (80030b8 <HAL_DMA_Abort_IT+0x204>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d102      	bne.n	8002f76 <HAL_DMA_Abort_IT+0xc2>
 8002f70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f74:	e01b      	b.n	8002fae <HAL_DMA_Abort_IT+0xfa>
 8002f76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f7a:	e018      	b.n	8002fae <HAL_DMA_Abort_IT+0xfa>
 8002f7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f80:	e015      	b.n	8002fae <HAL_DMA_Abort_IT+0xfa>
 8002f82:	2310      	movs	r3, #16
 8002f84:	e013      	b.n	8002fae <HAL_DMA_Abort_IT+0xfa>
 8002f86:	2301      	movs	r3, #1
 8002f88:	e011      	b.n	8002fae <HAL_DMA_Abort_IT+0xfa>
 8002f8a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f8e:	e00e      	b.n	8002fae <HAL_DMA_Abort_IT+0xfa>
 8002f90:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002f94:	e00b      	b.n	8002fae <HAL_DMA_Abort_IT+0xfa>
 8002f96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f9a:	e008      	b.n	8002fae <HAL_DMA_Abort_IT+0xfa>
 8002f9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fa0:	e005      	b.n	8002fae <HAL_DMA_Abort_IT+0xfa>
 8002fa2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fa6:	e002      	b.n	8002fae <HAL_DMA_Abort_IT+0xfa>
 8002fa8:	2310      	movs	r3, #16
 8002faa:	e000      	b.n	8002fae <HAL_DMA_Abort_IT+0xfa>
 8002fac:	2301      	movs	r3, #1
 8002fae:	4a43      	ldr	r2, [pc, #268]	; (80030bc <HAL_DMA_Abort_IT+0x208>)
 8002fb0:	6053      	str	r3, [r2, #4]
 8002fb2:	e057      	b.n	8003064 <HAL_DMA_Abort_IT+0x1b0>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a36      	ldr	r2, [pc, #216]	; (8003094 <HAL_DMA_Abort_IT+0x1e0>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d04f      	beq.n	800305e <HAL_DMA_Abort_IT+0x1aa>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a35      	ldr	r2, [pc, #212]	; (8003098 <HAL_DMA_Abort_IT+0x1e4>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d048      	beq.n	800305a <HAL_DMA_Abort_IT+0x1a6>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a33      	ldr	r2, [pc, #204]	; (800309c <HAL_DMA_Abort_IT+0x1e8>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d040      	beq.n	8003054 <HAL_DMA_Abort_IT+0x1a0>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a32      	ldr	r2, [pc, #200]	; (80030a0 <HAL_DMA_Abort_IT+0x1ec>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d038      	beq.n	800304e <HAL_DMA_Abort_IT+0x19a>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a30      	ldr	r2, [pc, #192]	; (80030a4 <HAL_DMA_Abort_IT+0x1f0>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d030      	beq.n	8003048 <HAL_DMA_Abort_IT+0x194>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a2f      	ldr	r2, [pc, #188]	; (80030a8 <HAL_DMA_Abort_IT+0x1f4>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d028      	beq.n	8003042 <HAL_DMA_Abort_IT+0x18e>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a26      	ldr	r2, [pc, #152]	; (8003090 <HAL_DMA_Abort_IT+0x1dc>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d020      	beq.n	800303c <HAL_DMA_Abort_IT+0x188>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a2b      	ldr	r2, [pc, #172]	; (80030ac <HAL_DMA_Abort_IT+0x1f8>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d019      	beq.n	8003038 <HAL_DMA_Abort_IT+0x184>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a29      	ldr	r2, [pc, #164]	; (80030b0 <HAL_DMA_Abort_IT+0x1fc>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d012      	beq.n	8003034 <HAL_DMA_Abort_IT+0x180>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a28      	ldr	r2, [pc, #160]	; (80030b4 <HAL_DMA_Abort_IT+0x200>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d00a      	beq.n	800302e <HAL_DMA_Abort_IT+0x17a>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a26      	ldr	r2, [pc, #152]	; (80030b8 <HAL_DMA_Abort_IT+0x204>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d102      	bne.n	8003028 <HAL_DMA_Abort_IT+0x174>
 8003022:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003026:	e01b      	b.n	8003060 <HAL_DMA_Abort_IT+0x1ac>
 8003028:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800302c:	e018      	b.n	8003060 <HAL_DMA_Abort_IT+0x1ac>
 800302e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003032:	e015      	b.n	8003060 <HAL_DMA_Abort_IT+0x1ac>
 8003034:	2310      	movs	r3, #16
 8003036:	e013      	b.n	8003060 <HAL_DMA_Abort_IT+0x1ac>
 8003038:	2301      	movs	r3, #1
 800303a:	e011      	b.n	8003060 <HAL_DMA_Abort_IT+0x1ac>
 800303c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003040:	e00e      	b.n	8003060 <HAL_DMA_Abort_IT+0x1ac>
 8003042:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003046:	e00b      	b.n	8003060 <HAL_DMA_Abort_IT+0x1ac>
 8003048:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800304c:	e008      	b.n	8003060 <HAL_DMA_Abort_IT+0x1ac>
 800304e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003052:	e005      	b.n	8003060 <HAL_DMA_Abort_IT+0x1ac>
 8003054:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003058:	e002      	b.n	8003060 <HAL_DMA_Abort_IT+0x1ac>
 800305a:	2310      	movs	r3, #16
 800305c:	e000      	b.n	8003060 <HAL_DMA_Abort_IT+0x1ac>
 800305e:	2301      	movs	r3, #1
 8003060:	4a17      	ldr	r2, [pc, #92]	; (80030c0 <HAL_DMA_Abort_IT+0x20c>)
 8003062:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003078:	2b00      	cmp	r3, #0
 800307a:	d003      	beq.n	8003084 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003080:	6878      	ldr	r0, [r7, #4]
 8003082:	4798      	blx	r3
    } 
  }
  return status;
 8003084:	7bfb      	ldrb	r3, [r7, #15]
}
 8003086:	4618      	mov	r0, r3
 8003088:	3710      	adds	r7, #16
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	40020080 	.word	0x40020080
 8003094:	40020008 	.word	0x40020008
 8003098:	4002001c 	.word	0x4002001c
 800309c:	40020030 	.word	0x40020030
 80030a0:	40020044 	.word	0x40020044
 80030a4:	40020058 	.word	0x40020058
 80030a8:	4002006c 	.word	0x4002006c
 80030ac:	40020408 	.word	0x40020408
 80030b0:	4002041c 	.word	0x4002041c
 80030b4:	40020430 	.word	0x40020430
 80030b8:	40020444 	.word	0x40020444
 80030bc:	40020400 	.word	0x40020400
 80030c0:	40020000 	.word	0x40020000

080030c4 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80030c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030c6:	b087      	sub	sp, #28
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	60b9      	str	r1, [r7, #8]
 80030ce:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80030d6:	2300      	movs	r3, #0
 80030d8:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80030da:	2300      	movs	r3, #0
 80030dc:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80030de:	4b2f      	ldr	r3, [pc, #188]	; (800319c <HAL_FLASH_Program+0xd8>)
 80030e0:	7e1b      	ldrb	r3, [r3, #24]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d101      	bne.n	80030ea <HAL_FLASH_Program+0x26>
 80030e6:	2302      	movs	r3, #2
 80030e8:	e054      	b.n	8003194 <HAL_FLASH_Program+0xd0>
 80030ea:	4b2c      	ldr	r3, [pc, #176]	; (800319c <HAL_FLASH_Program+0xd8>)
 80030ec:	2201      	movs	r2, #1
 80030ee:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80030f0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80030f4:	f000 f8a8 	bl	8003248 <FLASH_WaitForLastOperation>
 80030f8:	4603      	mov	r3, r0
 80030fa:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80030fc:	7dfb      	ldrb	r3, [r7, #23]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d144      	bne.n	800318c <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2b01      	cmp	r3, #1
 8003106:	d102      	bne.n	800310e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8003108:	2301      	movs	r3, #1
 800310a:	757b      	strb	r3, [r7, #21]
 800310c:	e007      	b.n	800311e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2b02      	cmp	r3, #2
 8003112:	d102      	bne.n	800311a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8003114:	2302      	movs	r3, #2
 8003116:	757b      	strb	r3, [r7, #21]
 8003118:	e001      	b.n	800311e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800311a:	2304      	movs	r3, #4
 800311c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800311e:	2300      	movs	r3, #0
 8003120:	75bb      	strb	r3, [r7, #22]
 8003122:	e02d      	b.n	8003180 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8003124:	7dbb      	ldrb	r3, [r7, #22]
 8003126:	005a      	lsls	r2, r3, #1
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	eb02 0c03 	add.w	ip, r2, r3
 800312e:	7dbb      	ldrb	r3, [r7, #22]
 8003130:	0119      	lsls	r1, r3, #4
 8003132:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003136:	f1c1 0620 	rsb	r6, r1, #32
 800313a:	f1a1 0020 	sub.w	r0, r1, #32
 800313e:	fa22 f401 	lsr.w	r4, r2, r1
 8003142:	fa03 f606 	lsl.w	r6, r3, r6
 8003146:	4334      	orrs	r4, r6
 8003148:	fa23 f000 	lsr.w	r0, r3, r0
 800314c:	4304      	orrs	r4, r0
 800314e:	fa23 f501 	lsr.w	r5, r3, r1
 8003152:	b2a3      	uxth	r3, r4
 8003154:	4619      	mov	r1, r3
 8003156:	4660      	mov	r0, ip
 8003158:	f000 f85a 	bl	8003210 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800315c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003160:	f000 f872 	bl	8003248 <FLASH_WaitForLastOperation>
 8003164:	4603      	mov	r3, r0
 8003166:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003168:	4b0d      	ldr	r3, [pc, #52]	; (80031a0 <HAL_FLASH_Program+0xdc>)
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	4a0c      	ldr	r2, [pc, #48]	; (80031a0 <HAL_FLASH_Program+0xdc>)
 800316e:	f023 0301 	bic.w	r3, r3, #1
 8003172:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8003174:	7dfb      	ldrb	r3, [r7, #23]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d107      	bne.n	800318a <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 800317a:	7dbb      	ldrb	r3, [r7, #22]
 800317c:	3301      	adds	r3, #1
 800317e:	75bb      	strb	r3, [r7, #22]
 8003180:	7dba      	ldrb	r2, [r7, #22]
 8003182:	7d7b      	ldrb	r3, [r7, #21]
 8003184:	429a      	cmp	r2, r3
 8003186:	d3cd      	bcc.n	8003124 <HAL_FLASH_Program+0x60>
 8003188:	e000      	b.n	800318c <HAL_FLASH_Program+0xc8>
      {
        break;
 800318a:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800318c:	4b03      	ldr	r3, [pc, #12]	; (800319c <HAL_FLASH_Program+0xd8>)
 800318e:	2200      	movs	r2, #0
 8003190:	761a      	strb	r2, [r3, #24]

  return status;
 8003192:	7dfb      	ldrb	r3, [r7, #23]
}
 8003194:	4618      	mov	r0, r3
 8003196:	371c      	adds	r7, #28
 8003198:	46bd      	mov	sp, r7
 800319a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800319c:	20001e98 	.word	0x20001e98
 80031a0:	40022000 	.word	0x40022000

080031a4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80031aa:	2300      	movs	r3, #0
 80031ac:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80031ae:	4b0d      	ldr	r3, [pc, #52]	; (80031e4 <HAL_FLASH_Unlock+0x40>)
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00d      	beq.n	80031d6 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80031ba:	4b0a      	ldr	r3, [pc, #40]	; (80031e4 <HAL_FLASH_Unlock+0x40>)
 80031bc:	4a0a      	ldr	r2, [pc, #40]	; (80031e8 <HAL_FLASH_Unlock+0x44>)
 80031be:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80031c0:	4b08      	ldr	r3, [pc, #32]	; (80031e4 <HAL_FLASH_Unlock+0x40>)
 80031c2:	4a0a      	ldr	r2, [pc, #40]	; (80031ec <HAL_FLASH_Unlock+0x48>)
 80031c4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80031c6:	4b07      	ldr	r3, [pc, #28]	; (80031e4 <HAL_FLASH_Unlock+0x40>)
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80031d6:	79fb      	ldrb	r3, [r7, #7]
}
 80031d8:	4618      	mov	r0, r3
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	bc80      	pop	{r7}
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	40022000 	.word	0x40022000
 80031e8:	45670123 	.word	0x45670123
 80031ec:	cdef89ab 	.word	0xcdef89ab

080031f0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80031f0:	b480      	push	{r7}
 80031f2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80031f4:	4b05      	ldr	r3, [pc, #20]	; (800320c <HAL_FLASH_Lock+0x1c>)
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	4a04      	ldr	r2, [pc, #16]	; (800320c <HAL_FLASH_Lock+0x1c>)
 80031fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031fe:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	46bd      	mov	sp, r7
 8003206:	bc80      	pop	{r7}
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	40022000 	.word	0x40022000

08003210 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	460b      	mov	r3, r1
 800321a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800321c:	4b08      	ldr	r3, [pc, #32]	; (8003240 <FLASH_Program_HalfWord+0x30>)
 800321e:	2200      	movs	r2, #0
 8003220:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003222:	4b08      	ldr	r3, [pc, #32]	; (8003244 <FLASH_Program_HalfWord+0x34>)
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	4a07      	ldr	r2, [pc, #28]	; (8003244 <FLASH_Program_HalfWord+0x34>)
 8003228:	f043 0301 	orr.w	r3, r3, #1
 800322c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	887a      	ldrh	r2, [r7, #2]
 8003232:	801a      	strh	r2, [r3, #0]
}
 8003234:	bf00      	nop
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	bc80      	pop	{r7}
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	20001e98 	.word	0x20001e98
 8003244:	40022000 	.word	0x40022000

08003248 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003250:	f7ff fd0c 	bl	8002c6c <HAL_GetTick>
 8003254:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003256:	e010      	b.n	800327a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800325e:	d00c      	beq.n	800327a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d007      	beq.n	8003276 <FLASH_WaitForLastOperation+0x2e>
 8003266:	f7ff fd01 	bl	8002c6c <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	429a      	cmp	r2, r3
 8003274:	d201      	bcs.n	800327a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e025      	b.n	80032c6 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800327a:	4b15      	ldr	r3, [pc, #84]	; (80032d0 <FLASH_WaitForLastOperation+0x88>)
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1e8      	bne.n	8003258 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003286:	4b12      	ldr	r3, [pc, #72]	; (80032d0 <FLASH_WaitForLastOperation+0x88>)
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	f003 0320 	and.w	r3, r3, #32
 800328e:	2b00      	cmp	r3, #0
 8003290:	d002      	beq.n	8003298 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003292:	4b0f      	ldr	r3, [pc, #60]	; (80032d0 <FLASH_WaitForLastOperation+0x88>)
 8003294:	2220      	movs	r2, #32
 8003296:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003298:	4b0d      	ldr	r3, [pc, #52]	; (80032d0 <FLASH_WaitForLastOperation+0x88>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	f003 0310 	and.w	r3, r3, #16
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d10b      	bne.n	80032bc <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80032a4:	4b0a      	ldr	r3, [pc, #40]	; (80032d0 <FLASH_WaitForLastOperation+0x88>)
 80032a6:	69db      	ldr	r3, [r3, #28]
 80032a8:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d105      	bne.n	80032bc <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80032b0:	4b07      	ldr	r3, [pc, #28]	; (80032d0 <FLASH_WaitForLastOperation+0x88>)
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d003      	beq.n	80032c4 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80032bc:	f000 f80a 	bl	80032d4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e000      	b.n	80032c6 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3710      	adds	r7, #16
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	40022000 	.word	0x40022000

080032d4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80032da:	2300      	movs	r3, #0
 80032dc:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80032de:	4b23      	ldr	r3, [pc, #140]	; (800336c <FLASH_SetErrorCode+0x98>)
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	f003 0310 	and.w	r3, r3, #16
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d009      	beq.n	80032fe <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80032ea:	4b21      	ldr	r3, [pc, #132]	; (8003370 <FLASH_SetErrorCode+0x9c>)
 80032ec:	69db      	ldr	r3, [r3, #28]
 80032ee:	f043 0302 	orr.w	r3, r3, #2
 80032f2:	4a1f      	ldr	r2, [pc, #124]	; (8003370 <FLASH_SetErrorCode+0x9c>)
 80032f4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f043 0310 	orr.w	r3, r3, #16
 80032fc:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80032fe:	4b1b      	ldr	r3, [pc, #108]	; (800336c <FLASH_SetErrorCode+0x98>)
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	f003 0304 	and.w	r3, r3, #4
 8003306:	2b00      	cmp	r3, #0
 8003308:	d009      	beq.n	800331e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800330a:	4b19      	ldr	r3, [pc, #100]	; (8003370 <FLASH_SetErrorCode+0x9c>)
 800330c:	69db      	ldr	r3, [r3, #28]
 800330e:	f043 0301 	orr.w	r3, r3, #1
 8003312:	4a17      	ldr	r2, [pc, #92]	; (8003370 <FLASH_SetErrorCode+0x9c>)
 8003314:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	f043 0304 	orr.w	r3, r3, #4
 800331c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800331e:	4b13      	ldr	r3, [pc, #76]	; (800336c <FLASH_SetErrorCode+0x98>)
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00b      	beq.n	8003342 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800332a:	4b11      	ldr	r3, [pc, #68]	; (8003370 <FLASH_SetErrorCode+0x9c>)
 800332c:	69db      	ldr	r3, [r3, #28]
 800332e:	f043 0304 	orr.w	r3, r3, #4
 8003332:	4a0f      	ldr	r2, [pc, #60]	; (8003370 <FLASH_SetErrorCode+0x9c>)
 8003334:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8003336:	4b0d      	ldr	r3, [pc, #52]	; (800336c <FLASH_SetErrorCode+0x98>)
 8003338:	69db      	ldr	r3, [r3, #28]
 800333a:	4a0c      	ldr	r2, [pc, #48]	; (800336c <FLASH_SetErrorCode+0x98>)
 800333c:	f023 0301 	bic.w	r3, r3, #1
 8003340:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	f240 1201 	movw	r2, #257	; 0x101
 8003348:	4293      	cmp	r3, r2
 800334a:	d106      	bne.n	800335a <FLASH_SetErrorCode+0x86>
 800334c:	4b07      	ldr	r3, [pc, #28]	; (800336c <FLASH_SetErrorCode+0x98>)
 800334e:	69db      	ldr	r3, [r3, #28]
 8003350:	4a06      	ldr	r2, [pc, #24]	; (800336c <FLASH_SetErrorCode+0x98>)
 8003352:	f023 0301 	bic.w	r3, r3, #1
 8003356:	61d3      	str	r3, [r2, #28]
}  
 8003358:	e002      	b.n	8003360 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800335a:	4a04      	ldr	r2, [pc, #16]	; (800336c <FLASH_SetErrorCode+0x98>)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	60d3      	str	r3, [r2, #12]
}  
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	bc80      	pop	{r7}
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	40022000 	.word	0x40022000
 8003370:	20001e98 	.word	0x20001e98

08003374 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8003382:	2300      	movs	r3, #0
 8003384:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003386:	4b2f      	ldr	r3, [pc, #188]	; (8003444 <HAL_FLASHEx_Erase+0xd0>)
 8003388:	7e1b      	ldrb	r3, [r3, #24]
 800338a:	2b01      	cmp	r3, #1
 800338c:	d101      	bne.n	8003392 <HAL_FLASHEx_Erase+0x1e>
 800338e:	2302      	movs	r3, #2
 8003390:	e053      	b.n	800343a <HAL_FLASHEx_Erase+0xc6>
 8003392:	4b2c      	ldr	r3, [pc, #176]	; (8003444 <HAL_FLASHEx_Erase+0xd0>)
 8003394:	2201      	movs	r2, #1
 8003396:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2b02      	cmp	r3, #2
 800339e:	d116      	bne.n	80033ce <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80033a0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80033a4:	f7ff ff50 	bl	8003248 <FLASH_WaitForLastOperation>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d141      	bne.n	8003432 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80033ae:	2001      	movs	r0, #1
 80033b0:	f000 f84c 	bl	800344c <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80033b4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80033b8:	f7ff ff46 	bl	8003248 <FLASH_WaitForLastOperation>
 80033bc:	4603      	mov	r3, r0
 80033be:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80033c0:	4b21      	ldr	r3, [pc, #132]	; (8003448 <HAL_FLASHEx_Erase+0xd4>)
 80033c2:	691b      	ldr	r3, [r3, #16]
 80033c4:	4a20      	ldr	r2, [pc, #128]	; (8003448 <HAL_FLASHEx_Erase+0xd4>)
 80033c6:	f023 0304 	bic.w	r3, r3, #4
 80033ca:	6113      	str	r3, [r2, #16]
 80033cc:	e031      	b.n	8003432 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80033ce:	f24c 3050 	movw	r0, #50000	; 0xc350
 80033d2:	f7ff ff39 	bl	8003248 <FLASH_WaitForLastOperation>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d12a      	bne.n	8003432 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	f04f 32ff 	mov.w	r2, #4294967295
 80033e2:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	60bb      	str	r3, [r7, #8]
 80033ea:	e019      	b.n	8003420 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80033ec:	68b8      	ldr	r0, [r7, #8]
 80033ee:	f000 f849 	bl	8003484 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80033f2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80033f6:	f7ff ff27 	bl	8003248 <FLASH_WaitForLastOperation>
 80033fa:	4603      	mov	r3, r0
 80033fc:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80033fe:	4b12      	ldr	r3, [pc, #72]	; (8003448 <HAL_FLASHEx_Erase+0xd4>)
 8003400:	691b      	ldr	r3, [r3, #16]
 8003402:	4a11      	ldr	r2, [pc, #68]	; (8003448 <HAL_FLASHEx_Erase+0xd4>)
 8003404:	f023 0302 	bic.w	r3, r3, #2
 8003408:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800340a:	7bfb      	ldrb	r3, [r7, #15]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d003      	beq.n	8003418 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	68ba      	ldr	r2, [r7, #8]
 8003414:	601a      	str	r2, [r3, #0]
            break;
 8003416:	e00c      	b.n	8003432 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800341e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	02da      	lsls	r2, r3, #11
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 800342c:	68ba      	ldr	r2, [r7, #8]
 800342e:	429a      	cmp	r2, r3
 8003430:	d3dc      	bcc.n	80033ec <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003432:	4b04      	ldr	r3, [pc, #16]	; (8003444 <HAL_FLASHEx_Erase+0xd0>)
 8003434:	2200      	movs	r2, #0
 8003436:	761a      	strb	r2, [r3, #24]

  return status;
 8003438:	7bfb      	ldrb	r3, [r7, #15]
}
 800343a:	4618      	mov	r0, r3
 800343c:	3710      	adds	r7, #16
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	20001e98 	.word	0x20001e98
 8003448:	40022000 	.word	0x40022000

0800344c <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003454:	4b09      	ldr	r3, [pc, #36]	; (800347c <FLASH_MassErase+0x30>)
 8003456:	2200      	movs	r2, #0
 8003458:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800345a:	4b09      	ldr	r3, [pc, #36]	; (8003480 <FLASH_MassErase+0x34>)
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	4a08      	ldr	r2, [pc, #32]	; (8003480 <FLASH_MassErase+0x34>)
 8003460:	f043 0304 	orr.w	r3, r3, #4
 8003464:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003466:	4b06      	ldr	r3, [pc, #24]	; (8003480 <FLASH_MassErase+0x34>)
 8003468:	691b      	ldr	r3, [r3, #16]
 800346a:	4a05      	ldr	r2, [pc, #20]	; (8003480 <FLASH_MassErase+0x34>)
 800346c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003470:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003472:	bf00      	nop
 8003474:	370c      	adds	r7, #12
 8003476:	46bd      	mov	sp, r7
 8003478:	bc80      	pop	{r7}
 800347a:	4770      	bx	lr
 800347c:	20001e98 	.word	0x20001e98
 8003480:	40022000 	.word	0x40022000

08003484 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800348c:	4b0b      	ldr	r3, [pc, #44]	; (80034bc <FLASH_PageErase+0x38>)
 800348e:	2200      	movs	r2, #0
 8003490:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003492:	4b0b      	ldr	r3, [pc, #44]	; (80034c0 <FLASH_PageErase+0x3c>)
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	4a0a      	ldr	r2, [pc, #40]	; (80034c0 <FLASH_PageErase+0x3c>)
 8003498:	f043 0302 	orr.w	r3, r3, #2
 800349c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800349e:	4a08      	ldr	r2, [pc, #32]	; (80034c0 <FLASH_PageErase+0x3c>)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80034a4:	4b06      	ldr	r3, [pc, #24]	; (80034c0 <FLASH_PageErase+0x3c>)
 80034a6:	691b      	ldr	r3, [r3, #16]
 80034a8:	4a05      	ldr	r2, [pc, #20]	; (80034c0 <FLASH_PageErase+0x3c>)
 80034aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034ae:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80034b0:	bf00      	nop
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bc80      	pop	{r7}
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	20001e98 	.word	0x20001e98
 80034c0:	40022000 	.word	0x40022000

080034c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b08b      	sub	sp, #44	; 0x2c
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034ce:	2300      	movs	r3, #0
 80034d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80034d2:	2300      	movs	r3, #0
 80034d4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034d6:	e169      	b.n	80037ac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80034d8:	2201      	movs	r2, #1
 80034da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034dc:	fa02 f303 	lsl.w	r3, r2, r3
 80034e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	69fa      	ldr	r2, [r7, #28]
 80034e8:	4013      	ands	r3, r2
 80034ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	f040 8158 	bne.w	80037a6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	4a9a      	ldr	r2, [pc, #616]	; (8003764 <HAL_GPIO_Init+0x2a0>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d05e      	beq.n	80035be <HAL_GPIO_Init+0xfa>
 8003500:	4a98      	ldr	r2, [pc, #608]	; (8003764 <HAL_GPIO_Init+0x2a0>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d875      	bhi.n	80035f2 <HAL_GPIO_Init+0x12e>
 8003506:	4a98      	ldr	r2, [pc, #608]	; (8003768 <HAL_GPIO_Init+0x2a4>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d058      	beq.n	80035be <HAL_GPIO_Init+0xfa>
 800350c:	4a96      	ldr	r2, [pc, #600]	; (8003768 <HAL_GPIO_Init+0x2a4>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d86f      	bhi.n	80035f2 <HAL_GPIO_Init+0x12e>
 8003512:	4a96      	ldr	r2, [pc, #600]	; (800376c <HAL_GPIO_Init+0x2a8>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d052      	beq.n	80035be <HAL_GPIO_Init+0xfa>
 8003518:	4a94      	ldr	r2, [pc, #592]	; (800376c <HAL_GPIO_Init+0x2a8>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d869      	bhi.n	80035f2 <HAL_GPIO_Init+0x12e>
 800351e:	4a94      	ldr	r2, [pc, #592]	; (8003770 <HAL_GPIO_Init+0x2ac>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d04c      	beq.n	80035be <HAL_GPIO_Init+0xfa>
 8003524:	4a92      	ldr	r2, [pc, #584]	; (8003770 <HAL_GPIO_Init+0x2ac>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d863      	bhi.n	80035f2 <HAL_GPIO_Init+0x12e>
 800352a:	4a92      	ldr	r2, [pc, #584]	; (8003774 <HAL_GPIO_Init+0x2b0>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d046      	beq.n	80035be <HAL_GPIO_Init+0xfa>
 8003530:	4a90      	ldr	r2, [pc, #576]	; (8003774 <HAL_GPIO_Init+0x2b0>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d85d      	bhi.n	80035f2 <HAL_GPIO_Init+0x12e>
 8003536:	2b12      	cmp	r3, #18
 8003538:	d82a      	bhi.n	8003590 <HAL_GPIO_Init+0xcc>
 800353a:	2b12      	cmp	r3, #18
 800353c:	d859      	bhi.n	80035f2 <HAL_GPIO_Init+0x12e>
 800353e:	a201      	add	r2, pc, #4	; (adr r2, 8003544 <HAL_GPIO_Init+0x80>)
 8003540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003544:	080035bf 	.word	0x080035bf
 8003548:	08003599 	.word	0x08003599
 800354c:	080035ab 	.word	0x080035ab
 8003550:	080035ed 	.word	0x080035ed
 8003554:	080035f3 	.word	0x080035f3
 8003558:	080035f3 	.word	0x080035f3
 800355c:	080035f3 	.word	0x080035f3
 8003560:	080035f3 	.word	0x080035f3
 8003564:	080035f3 	.word	0x080035f3
 8003568:	080035f3 	.word	0x080035f3
 800356c:	080035f3 	.word	0x080035f3
 8003570:	080035f3 	.word	0x080035f3
 8003574:	080035f3 	.word	0x080035f3
 8003578:	080035f3 	.word	0x080035f3
 800357c:	080035f3 	.word	0x080035f3
 8003580:	080035f3 	.word	0x080035f3
 8003584:	080035f3 	.word	0x080035f3
 8003588:	080035a1 	.word	0x080035a1
 800358c:	080035b5 	.word	0x080035b5
 8003590:	4a79      	ldr	r2, [pc, #484]	; (8003778 <HAL_GPIO_Init+0x2b4>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d013      	beq.n	80035be <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003596:	e02c      	b.n	80035f2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	623b      	str	r3, [r7, #32]
          break;
 800359e:	e029      	b.n	80035f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	3304      	adds	r3, #4
 80035a6:	623b      	str	r3, [r7, #32]
          break;
 80035a8:	e024      	b.n	80035f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	3308      	adds	r3, #8
 80035b0:	623b      	str	r3, [r7, #32]
          break;
 80035b2:	e01f      	b.n	80035f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	330c      	adds	r3, #12
 80035ba:	623b      	str	r3, [r7, #32]
          break;
 80035bc:	e01a      	b.n	80035f4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d102      	bne.n	80035cc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80035c6:	2304      	movs	r3, #4
 80035c8:	623b      	str	r3, [r7, #32]
          break;
 80035ca:	e013      	b.n	80035f4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d105      	bne.n	80035e0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035d4:	2308      	movs	r3, #8
 80035d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	69fa      	ldr	r2, [r7, #28]
 80035dc:	611a      	str	r2, [r3, #16]
          break;
 80035de:	e009      	b.n	80035f4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035e0:	2308      	movs	r3, #8
 80035e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	69fa      	ldr	r2, [r7, #28]
 80035e8:	615a      	str	r2, [r3, #20]
          break;
 80035ea:	e003      	b.n	80035f4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80035ec:	2300      	movs	r3, #0
 80035ee:	623b      	str	r3, [r7, #32]
          break;
 80035f0:	e000      	b.n	80035f4 <HAL_GPIO_Init+0x130>
          break;
 80035f2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	2bff      	cmp	r3, #255	; 0xff
 80035f8:	d801      	bhi.n	80035fe <HAL_GPIO_Init+0x13a>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	e001      	b.n	8003602 <HAL_GPIO_Init+0x13e>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	3304      	adds	r3, #4
 8003602:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	2bff      	cmp	r3, #255	; 0xff
 8003608:	d802      	bhi.n	8003610 <HAL_GPIO_Init+0x14c>
 800360a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	e002      	b.n	8003616 <HAL_GPIO_Init+0x152>
 8003610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003612:	3b08      	subs	r3, #8
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	210f      	movs	r1, #15
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	fa01 f303 	lsl.w	r3, r1, r3
 8003624:	43db      	mvns	r3, r3
 8003626:	401a      	ands	r2, r3
 8003628:	6a39      	ldr	r1, [r7, #32]
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	fa01 f303 	lsl.w	r3, r1, r3
 8003630:	431a      	orrs	r2, r3
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800363e:	2b00      	cmp	r3, #0
 8003640:	f000 80b1 	beq.w	80037a6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003644:	4b4d      	ldr	r3, [pc, #308]	; (800377c <HAL_GPIO_Init+0x2b8>)
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	4a4c      	ldr	r2, [pc, #304]	; (800377c <HAL_GPIO_Init+0x2b8>)
 800364a:	f043 0301 	orr.w	r3, r3, #1
 800364e:	6193      	str	r3, [r2, #24]
 8003650:	4b4a      	ldr	r3, [pc, #296]	; (800377c <HAL_GPIO_Init+0x2b8>)
 8003652:	699b      	ldr	r3, [r3, #24]
 8003654:	f003 0301 	and.w	r3, r3, #1
 8003658:	60bb      	str	r3, [r7, #8]
 800365a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800365c:	4a48      	ldr	r2, [pc, #288]	; (8003780 <HAL_GPIO_Init+0x2bc>)
 800365e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003660:	089b      	lsrs	r3, r3, #2
 8003662:	3302      	adds	r3, #2
 8003664:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003668:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800366a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366c:	f003 0303 	and.w	r3, r3, #3
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	220f      	movs	r2, #15
 8003674:	fa02 f303 	lsl.w	r3, r2, r3
 8003678:	43db      	mvns	r3, r3
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	4013      	ands	r3, r2
 800367e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a40      	ldr	r2, [pc, #256]	; (8003784 <HAL_GPIO_Init+0x2c0>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d013      	beq.n	80036b0 <HAL_GPIO_Init+0x1ec>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4a3f      	ldr	r2, [pc, #252]	; (8003788 <HAL_GPIO_Init+0x2c4>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d00d      	beq.n	80036ac <HAL_GPIO_Init+0x1e8>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	4a3e      	ldr	r2, [pc, #248]	; (800378c <HAL_GPIO_Init+0x2c8>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d007      	beq.n	80036a8 <HAL_GPIO_Init+0x1e4>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	4a3d      	ldr	r2, [pc, #244]	; (8003790 <HAL_GPIO_Init+0x2cc>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d101      	bne.n	80036a4 <HAL_GPIO_Init+0x1e0>
 80036a0:	2303      	movs	r3, #3
 80036a2:	e006      	b.n	80036b2 <HAL_GPIO_Init+0x1ee>
 80036a4:	2304      	movs	r3, #4
 80036a6:	e004      	b.n	80036b2 <HAL_GPIO_Init+0x1ee>
 80036a8:	2302      	movs	r3, #2
 80036aa:	e002      	b.n	80036b2 <HAL_GPIO_Init+0x1ee>
 80036ac:	2301      	movs	r3, #1
 80036ae:	e000      	b.n	80036b2 <HAL_GPIO_Init+0x1ee>
 80036b0:	2300      	movs	r3, #0
 80036b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036b4:	f002 0203 	and.w	r2, r2, #3
 80036b8:	0092      	lsls	r2, r2, #2
 80036ba:	4093      	lsls	r3, r2
 80036bc:	68fa      	ldr	r2, [r7, #12]
 80036be:	4313      	orrs	r3, r2
 80036c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80036c2:	492f      	ldr	r1, [pc, #188]	; (8003780 <HAL_GPIO_Init+0x2bc>)
 80036c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c6:	089b      	lsrs	r3, r3, #2
 80036c8:	3302      	adds	r3, #2
 80036ca:	68fa      	ldr	r2, [r7, #12]
 80036cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d006      	beq.n	80036ea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80036dc:	4b2d      	ldr	r3, [pc, #180]	; (8003794 <HAL_GPIO_Init+0x2d0>)
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	492c      	ldr	r1, [pc, #176]	; (8003794 <HAL_GPIO_Init+0x2d0>)
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	600b      	str	r3, [r1, #0]
 80036e8:	e006      	b.n	80036f8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80036ea:	4b2a      	ldr	r3, [pc, #168]	; (8003794 <HAL_GPIO_Init+0x2d0>)
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	43db      	mvns	r3, r3
 80036f2:	4928      	ldr	r1, [pc, #160]	; (8003794 <HAL_GPIO_Init+0x2d0>)
 80036f4:	4013      	ands	r3, r2
 80036f6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d006      	beq.n	8003712 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003704:	4b23      	ldr	r3, [pc, #140]	; (8003794 <HAL_GPIO_Init+0x2d0>)
 8003706:	685a      	ldr	r2, [r3, #4]
 8003708:	4922      	ldr	r1, [pc, #136]	; (8003794 <HAL_GPIO_Init+0x2d0>)
 800370a:	69bb      	ldr	r3, [r7, #24]
 800370c:	4313      	orrs	r3, r2
 800370e:	604b      	str	r3, [r1, #4]
 8003710:	e006      	b.n	8003720 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003712:	4b20      	ldr	r3, [pc, #128]	; (8003794 <HAL_GPIO_Init+0x2d0>)
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	43db      	mvns	r3, r3
 800371a:	491e      	ldr	r1, [pc, #120]	; (8003794 <HAL_GPIO_Init+0x2d0>)
 800371c:	4013      	ands	r3, r2
 800371e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d006      	beq.n	800373a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800372c:	4b19      	ldr	r3, [pc, #100]	; (8003794 <HAL_GPIO_Init+0x2d0>)
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	4918      	ldr	r1, [pc, #96]	; (8003794 <HAL_GPIO_Init+0x2d0>)
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	4313      	orrs	r3, r2
 8003736:	608b      	str	r3, [r1, #8]
 8003738:	e006      	b.n	8003748 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800373a:	4b16      	ldr	r3, [pc, #88]	; (8003794 <HAL_GPIO_Init+0x2d0>)
 800373c:	689a      	ldr	r2, [r3, #8]
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	43db      	mvns	r3, r3
 8003742:	4914      	ldr	r1, [pc, #80]	; (8003794 <HAL_GPIO_Init+0x2d0>)
 8003744:	4013      	ands	r3, r2
 8003746:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d021      	beq.n	8003798 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003754:	4b0f      	ldr	r3, [pc, #60]	; (8003794 <HAL_GPIO_Init+0x2d0>)
 8003756:	68da      	ldr	r2, [r3, #12]
 8003758:	490e      	ldr	r1, [pc, #56]	; (8003794 <HAL_GPIO_Init+0x2d0>)
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	4313      	orrs	r3, r2
 800375e:	60cb      	str	r3, [r1, #12]
 8003760:	e021      	b.n	80037a6 <HAL_GPIO_Init+0x2e2>
 8003762:	bf00      	nop
 8003764:	10320000 	.word	0x10320000
 8003768:	10310000 	.word	0x10310000
 800376c:	10220000 	.word	0x10220000
 8003770:	10210000 	.word	0x10210000
 8003774:	10120000 	.word	0x10120000
 8003778:	10110000 	.word	0x10110000
 800377c:	40021000 	.word	0x40021000
 8003780:	40010000 	.word	0x40010000
 8003784:	40010800 	.word	0x40010800
 8003788:	40010c00 	.word	0x40010c00
 800378c:	40011000 	.word	0x40011000
 8003790:	40011400 	.word	0x40011400
 8003794:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003798:	4b0b      	ldr	r3, [pc, #44]	; (80037c8 <HAL_GPIO_Init+0x304>)
 800379a:	68da      	ldr	r2, [r3, #12]
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	43db      	mvns	r3, r3
 80037a0:	4909      	ldr	r1, [pc, #36]	; (80037c8 <HAL_GPIO_Init+0x304>)
 80037a2:	4013      	ands	r3, r2
 80037a4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80037a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a8:	3301      	adds	r3, #1
 80037aa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b2:	fa22 f303 	lsr.w	r3, r2, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	f47f ae8e 	bne.w	80034d8 <HAL_GPIO_Init+0x14>
  }
}
 80037bc:	bf00      	nop
 80037be:	bf00      	nop
 80037c0:	372c      	adds	r7, #44	; 0x2c
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bc80      	pop	{r7}
 80037c6:	4770      	bx	lr
 80037c8:	40010400 	.word	0x40010400

080037cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b086      	sub	sp, #24
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d101      	bne.n	80037de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e304      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	f000 8087 	beq.w	80038fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80037ec:	4b92      	ldr	r3, [pc, #584]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f003 030c 	and.w	r3, r3, #12
 80037f4:	2b04      	cmp	r3, #4
 80037f6:	d00c      	beq.n	8003812 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80037f8:	4b8f      	ldr	r3, [pc, #572]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f003 030c 	and.w	r3, r3, #12
 8003800:	2b08      	cmp	r3, #8
 8003802:	d112      	bne.n	800382a <HAL_RCC_OscConfig+0x5e>
 8003804:	4b8c      	ldr	r3, [pc, #560]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800380c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003810:	d10b      	bne.n	800382a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003812:	4b89      	ldr	r3, [pc, #548]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d06c      	beq.n	80038f8 <HAL_RCC_OscConfig+0x12c>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d168      	bne.n	80038f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e2de      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003832:	d106      	bne.n	8003842 <HAL_RCC_OscConfig+0x76>
 8003834:	4b80      	ldr	r3, [pc, #512]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a7f      	ldr	r2, [pc, #508]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 800383a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800383e:	6013      	str	r3, [r2, #0]
 8003840:	e02e      	b.n	80038a0 <HAL_RCC_OscConfig+0xd4>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d10c      	bne.n	8003864 <HAL_RCC_OscConfig+0x98>
 800384a:	4b7b      	ldr	r3, [pc, #492]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a7a      	ldr	r2, [pc, #488]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003850:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003854:	6013      	str	r3, [r2, #0]
 8003856:	4b78      	ldr	r3, [pc, #480]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a77      	ldr	r2, [pc, #476]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 800385c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003860:	6013      	str	r3, [r2, #0]
 8003862:	e01d      	b.n	80038a0 <HAL_RCC_OscConfig+0xd4>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800386c:	d10c      	bne.n	8003888 <HAL_RCC_OscConfig+0xbc>
 800386e:	4b72      	ldr	r3, [pc, #456]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a71      	ldr	r2, [pc, #452]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003874:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003878:	6013      	str	r3, [r2, #0]
 800387a:	4b6f      	ldr	r3, [pc, #444]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a6e      	ldr	r2, [pc, #440]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003880:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003884:	6013      	str	r3, [r2, #0]
 8003886:	e00b      	b.n	80038a0 <HAL_RCC_OscConfig+0xd4>
 8003888:	4b6b      	ldr	r3, [pc, #428]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a6a      	ldr	r2, [pc, #424]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 800388e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003892:	6013      	str	r3, [r2, #0]
 8003894:	4b68      	ldr	r3, [pc, #416]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a67      	ldr	r2, [pc, #412]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 800389a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800389e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d013      	beq.n	80038d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a8:	f7ff f9e0 	bl	8002c6c <HAL_GetTick>
 80038ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ae:	e008      	b.n	80038c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038b0:	f7ff f9dc 	bl	8002c6c <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b64      	cmp	r3, #100	; 0x64
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e292      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038c2:	4b5d      	ldr	r3, [pc, #372]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d0f0      	beq.n	80038b0 <HAL_RCC_OscConfig+0xe4>
 80038ce:	e014      	b.n	80038fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d0:	f7ff f9cc 	bl	8002c6c <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038d8:	f7ff f9c8 	bl	8002c6c <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b64      	cmp	r3, #100	; 0x64
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e27e      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ea:	4b53      	ldr	r3, [pc, #332]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d1f0      	bne.n	80038d8 <HAL_RCC_OscConfig+0x10c>
 80038f6:	e000      	b.n	80038fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0302 	and.w	r3, r3, #2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d063      	beq.n	80039ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003906:	4b4c      	ldr	r3, [pc, #304]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f003 030c 	and.w	r3, r3, #12
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00b      	beq.n	800392a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003912:	4b49      	ldr	r3, [pc, #292]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f003 030c 	and.w	r3, r3, #12
 800391a:	2b08      	cmp	r3, #8
 800391c:	d11c      	bne.n	8003958 <HAL_RCC_OscConfig+0x18c>
 800391e:	4b46      	ldr	r3, [pc, #280]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d116      	bne.n	8003958 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800392a:	4b43      	ldr	r3, [pc, #268]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	2b00      	cmp	r3, #0
 8003934:	d005      	beq.n	8003942 <HAL_RCC_OscConfig+0x176>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	2b01      	cmp	r3, #1
 800393c:	d001      	beq.n	8003942 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e252      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003942:	4b3d      	ldr	r3, [pc, #244]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	699b      	ldr	r3, [r3, #24]
 800394e:	00db      	lsls	r3, r3, #3
 8003950:	4939      	ldr	r1, [pc, #228]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003952:	4313      	orrs	r3, r2
 8003954:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003956:	e03a      	b.n	80039ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	695b      	ldr	r3, [r3, #20]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d020      	beq.n	80039a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003960:	4b36      	ldr	r3, [pc, #216]	; (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003962:	2201      	movs	r2, #1
 8003964:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003966:	f7ff f981 	bl	8002c6c <HAL_GetTick>
 800396a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800396c:	e008      	b.n	8003980 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800396e:	f7ff f97d 	bl	8002c6c <HAL_GetTick>
 8003972:	4602      	mov	r2, r0
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	2b02      	cmp	r3, #2
 800397a:	d901      	bls.n	8003980 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e233      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003980:	4b2d      	ldr	r3, [pc, #180]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0302 	and.w	r3, r3, #2
 8003988:	2b00      	cmp	r3, #0
 800398a:	d0f0      	beq.n	800396e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800398c:	4b2a      	ldr	r3, [pc, #168]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	00db      	lsls	r3, r3, #3
 800399a:	4927      	ldr	r1, [pc, #156]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 800399c:	4313      	orrs	r3, r2
 800399e:	600b      	str	r3, [r1, #0]
 80039a0:	e015      	b.n	80039ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039a2:	4b26      	ldr	r3, [pc, #152]	; (8003a3c <HAL_RCC_OscConfig+0x270>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a8:	f7ff f960 	bl	8002c6c <HAL_GetTick>
 80039ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039ae:	e008      	b.n	80039c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039b0:	f7ff f95c 	bl	8002c6c <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d901      	bls.n	80039c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e212      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039c2:	4b1d      	ldr	r3, [pc, #116]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0302 	and.w	r3, r3, #2
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1f0      	bne.n	80039b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0308 	and.w	r3, r3, #8
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d03a      	beq.n	8003a50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	69db      	ldr	r3, [r3, #28]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d019      	beq.n	8003a16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039e2:	4b17      	ldr	r3, [pc, #92]	; (8003a40 <HAL_RCC_OscConfig+0x274>)
 80039e4:	2201      	movs	r2, #1
 80039e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039e8:	f7ff f940 	bl	8002c6c <HAL_GetTick>
 80039ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039ee:	e008      	b.n	8003a02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039f0:	f7ff f93c 	bl	8002c6c <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d901      	bls.n	8003a02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e1f2      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a02:	4b0d      	ldr	r3, [pc, #52]	; (8003a38 <HAL_RCC_OscConfig+0x26c>)
 8003a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d0f0      	beq.n	80039f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a0e:	2001      	movs	r0, #1
 8003a10:	f000 fc1c 	bl	800424c <RCC_Delay>
 8003a14:	e01c      	b.n	8003a50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a16:	4b0a      	ldr	r3, [pc, #40]	; (8003a40 <HAL_RCC_OscConfig+0x274>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a1c:	f7ff f926 	bl	8002c6c <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a22:	e00f      	b.n	8003a44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a24:	f7ff f922 	bl	8002c6c <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d908      	bls.n	8003a44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e1d8      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
 8003a36:	bf00      	nop
 8003a38:	40021000 	.word	0x40021000
 8003a3c:	42420000 	.word	0x42420000
 8003a40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a44:	4b9b      	ldr	r3, [pc, #620]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1e9      	bne.n	8003a24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0304 	and.w	r3, r3, #4
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f000 80a6 	beq.w	8003baa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a62:	4b94      	ldr	r3, [pc, #592]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003a64:	69db      	ldr	r3, [r3, #28]
 8003a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10d      	bne.n	8003a8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a6e:	4b91      	ldr	r3, [pc, #580]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003a70:	69db      	ldr	r3, [r3, #28]
 8003a72:	4a90      	ldr	r2, [pc, #576]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003a74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a78:	61d3      	str	r3, [r2, #28]
 8003a7a:	4b8e      	ldr	r3, [pc, #568]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003a7c:	69db      	ldr	r3, [r3, #28]
 8003a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a82:	60bb      	str	r3, [r7, #8]
 8003a84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a86:	2301      	movs	r3, #1
 8003a88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a8a:	4b8b      	ldr	r3, [pc, #556]	; (8003cb8 <HAL_RCC_OscConfig+0x4ec>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d118      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a96:	4b88      	ldr	r3, [pc, #544]	; (8003cb8 <HAL_RCC_OscConfig+0x4ec>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a87      	ldr	r2, [pc, #540]	; (8003cb8 <HAL_RCC_OscConfig+0x4ec>)
 8003a9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003aa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003aa2:	f7ff f8e3 	bl	8002c6c <HAL_GetTick>
 8003aa6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aa8:	e008      	b.n	8003abc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aaa:	f7ff f8df 	bl	8002c6c <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	2b64      	cmp	r3, #100	; 0x64
 8003ab6:	d901      	bls.n	8003abc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	e195      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003abc:	4b7e      	ldr	r3, [pc, #504]	; (8003cb8 <HAL_RCC_OscConfig+0x4ec>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d0f0      	beq.n	8003aaa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	691b      	ldr	r3, [r3, #16]
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d106      	bne.n	8003ade <HAL_RCC_OscConfig+0x312>
 8003ad0:	4b78      	ldr	r3, [pc, #480]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003ad2:	6a1b      	ldr	r3, [r3, #32]
 8003ad4:	4a77      	ldr	r2, [pc, #476]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003ad6:	f043 0301 	orr.w	r3, r3, #1
 8003ada:	6213      	str	r3, [r2, #32]
 8003adc:	e02d      	b.n	8003b3a <HAL_RCC_OscConfig+0x36e>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	691b      	ldr	r3, [r3, #16]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d10c      	bne.n	8003b00 <HAL_RCC_OscConfig+0x334>
 8003ae6:	4b73      	ldr	r3, [pc, #460]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003ae8:	6a1b      	ldr	r3, [r3, #32]
 8003aea:	4a72      	ldr	r2, [pc, #456]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003aec:	f023 0301 	bic.w	r3, r3, #1
 8003af0:	6213      	str	r3, [r2, #32]
 8003af2:	4b70      	ldr	r3, [pc, #448]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003af4:	6a1b      	ldr	r3, [r3, #32]
 8003af6:	4a6f      	ldr	r2, [pc, #444]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003af8:	f023 0304 	bic.w	r3, r3, #4
 8003afc:	6213      	str	r3, [r2, #32]
 8003afe:	e01c      	b.n	8003b3a <HAL_RCC_OscConfig+0x36e>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	691b      	ldr	r3, [r3, #16]
 8003b04:	2b05      	cmp	r3, #5
 8003b06:	d10c      	bne.n	8003b22 <HAL_RCC_OscConfig+0x356>
 8003b08:	4b6a      	ldr	r3, [pc, #424]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003b0a:	6a1b      	ldr	r3, [r3, #32]
 8003b0c:	4a69      	ldr	r2, [pc, #420]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003b0e:	f043 0304 	orr.w	r3, r3, #4
 8003b12:	6213      	str	r3, [r2, #32]
 8003b14:	4b67      	ldr	r3, [pc, #412]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003b16:	6a1b      	ldr	r3, [r3, #32]
 8003b18:	4a66      	ldr	r2, [pc, #408]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003b1a:	f043 0301 	orr.w	r3, r3, #1
 8003b1e:	6213      	str	r3, [r2, #32]
 8003b20:	e00b      	b.n	8003b3a <HAL_RCC_OscConfig+0x36e>
 8003b22:	4b64      	ldr	r3, [pc, #400]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003b24:	6a1b      	ldr	r3, [r3, #32]
 8003b26:	4a63      	ldr	r2, [pc, #396]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003b28:	f023 0301 	bic.w	r3, r3, #1
 8003b2c:	6213      	str	r3, [r2, #32]
 8003b2e:	4b61      	ldr	r3, [pc, #388]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003b30:	6a1b      	ldr	r3, [r3, #32]
 8003b32:	4a60      	ldr	r2, [pc, #384]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003b34:	f023 0304 	bic.w	r3, r3, #4
 8003b38:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d015      	beq.n	8003b6e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b42:	f7ff f893 	bl	8002c6c <HAL_GetTick>
 8003b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b48:	e00a      	b.n	8003b60 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b4a:	f7ff f88f 	bl	8002c6c <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d901      	bls.n	8003b60 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e143      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b60:	4b54      	ldr	r3, [pc, #336]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003b62:	6a1b      	ldr	r3, [r3, #32]
 8003b64:	f003 0302 	and.w	r3, r3, #2
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d0ee      	beq.n	8003b4a <HAL_RCC_OscConfig+0x37e>
 8003b6c:	e014      	b.n	8003b98 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b6e:	f7ff f87d 	bl	8002c6c <HAL_GetTick>
 8003b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b74:	e00a      	b.n	8003b8c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b76:	f7ff f879 	bl	8002c6c <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d901      	bls.n	8003b8c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e12d      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b8c:	4b49      	ldr	r3, [pc, #292]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	f003 0302 	and.w	r3, r3, #2
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d1ee      	bne.n	8003b76 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b98:	7dfb      	ldrb	r3, [r7, #23]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d105      	bne.n	8003baa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b9e:	4b45      	ldr	r3, [pc, #276]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003ba0:	69db      	ldr	r3, [r3, #28]
 8003ba2:	4a44      	ldr	r2, [pc, #272]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003ba4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ba8:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	f000 808c 	beq.w	8003ccc <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8003bb4:	4b3f      	ldr	r3, [pc, #252]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bc0:	d10e      	bne.n	8003be0 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8003bc2:	4b3c      	ldr	r3, [pc, #240]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8003bca:	2b08      	cmp	r3, #8
 8003bcc:	d108      	bne.n	8003be0 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8003bce:	4b39      	ldr	r3, [pc, #228]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8003bd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bda:	d101      	bne.n	8003be0 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e103      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d14e      	bne.n	8003c86 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8003be8:	4b32      	ldr	r3, [pc, #200]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d009      	beq.n	8003c08 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8003bf4:	4b2f      	ldr	r3, [pc, #188]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d001      	beq.n	8003c08 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e0ef      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8003c08:	4b2c      	ldr	r3, [pc, #176]	; (8003cbc <HAL_RCC_OscConfig+0x4f0>)
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c0e:	f7ff f82d 	bl	8002c6c <HAL_GetTick>
 8003c12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8003c14:	e008      	b.n	8003c28 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003c16:	f7ff f829 	bl	8002c6c <HAL_GetTick>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	2b64      	cmp	r3, #100	; 0x64
 8003c22:	d901      	bls.n	8003c28 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003c24:	2303      	movs	r3, #3
 8003c26:	e0df      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8003c28:	4b22      	ldr	r3, [pc, #136]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d1f0      	bne.n	8003c16 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8003c34:	4b1f      	ldr	r3, [pc, #124]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c40:	491c      	ldr	r1, [pc, #112]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8003c46:	4b1b      	ldr	r3, [pc, #108]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c52:	4918      	ldr	r1, [pc, #96]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003c54:	4313      	orrs	r3, r2
 8003c56:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8003c58:	4b18      	ldr	r3, [pc, #96]	; (8003cbc <HAL_RCC_OscConfig+0x4f0>)
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c5e:	f7ff f805 	bl	8002c6c <HAL_GetTick>
 8003c62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8003c64:	e008      	b.n	8003c78 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003c66:	f7ff f801 	bl	8002c6c <HAL_GetTick>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	2b64      	cmp	r3, #100	; 0x64
 8003c72:	d901      	bls.n	8003c78 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e0b7      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8003c78:	4b0e      	ldr	r3, [pc, #56]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d0f0      	beq.n	8003c66 <HAL_RCC_OscConfig+0x49a>
 8003c84:	e022      	b.n	8003ccc <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8003c86:	4b0b      	ldr	r3, [pc, #44]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8a:	4a0a      	ldr	r2, [pc, #40]	; (8003cb4 <HAL_RCC_OscConfig+0x4e8>)
 8003c8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c90:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8003c92:	4b0a      	ldr	r3, [pc, #40]	; (8003cbc <HAL_RCC_OscConfig+0x4f0>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c98:	f7fe ffe8 	bl	8002c6c <HAL_GetTick>
 8003c9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003c9e:	e00f      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003ca0:	f7fe ffe4 	bl	8002c6c <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	2b64      	cmp	r3, #100	; 0x64
 8003cac:	d908      	bls.n	8003cc0 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e09a      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
 8003cb2:	bf00      	nop
 8003cb4:	40021000 	.word	0x40021000
 8003cb8:	40007000 	.word	0x40007000
 8003cbc:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003cc0:	4b4b      	ldr	r3, [pc, #300]	; (8003df0 <HAL_RCC_OscConfig+0x624>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d1e9      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6a1b      	ldr	r3, [r3, #32]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	f000 8088 	beq.w	8003de6 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003cd6:	4b46      	ldr	r3, [pc, #280]	; (8003df0 <HAL_RCC_OscConfig+0x624>)
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	f003 030c 	and.w	r3, r3, #12
 8003cde:	2b08      	cmp	r3, #8
 8003ce0:	d068      	beq.n	8003db4 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a1b      	ldr	r3, [r3, #32]
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d14d      	bne.n	8003d86 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cea:	4b42      	ldr	r3, [pc, #264]	; (8003df4 <HAL_RCC_OscConfig+0x628>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf0:	f7fe ffbc 	bl	8002c6c <HAL_GetTick>
 8003cf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cf6:	e008      	b.n	8003d0a <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf8:	f7fe ffb8 	bl	8002c6c <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d901      	bls.n	8003d0a <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e06e      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d0a:	4b39      	ldr	r3, [pc, #228]	; (8003df0 <HAL_RCC_OscConfig+0x624>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1f0      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d1e:	d10f      	bne.n	8003d40 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8003d20:	4b33      	ldr	r3, [pc, #204]	; (8003df0 <HAL_RCC_OscConfig+0x624>)
 8003d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	4931      	ldr	r1, [pc, #196]	; (8003df0 <HAL_RCC_OscConfig+0x624>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003d2e:	4b30      	ldr	r3, [pc, #192]	; (8003df0 <HAL_RCC_OscConfig+0x624>)
 8003d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d32:	f023 020f 	bic.w	r2, r3, #15
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	492d      	ldr	r1, [pc, #180]	; (8003df0 <HAL_RCC_OscConfig+0x624>)
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d40:	4b2b      	ldr	r3, [pc, #172]	; (8003df0 <HAL_RCC_OscConfig+0x624>)
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d50:	430b      	orrs	r3, r1
 8003d52:	4927      	ldr	r1, [pc, #156]	; (8003df0 <HAL_RCC_OscConfig+0x624>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d58:	4b26      	ldr	r3, [pc, #152]	; (8003df4 <HAL_RCC_OscConfig+0x628>)
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d5e:	f7fe ff85 	bl	8002c6c <HAL_GetTick>
 8003d62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d64:	e008      	b.n	8003d78 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d66:	f7fe ff81 	bl	8002c6c <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d901      	bls.n	8003d78 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e037      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d78:	4b1d      	ldr	r3, [pc, #116]	; (8003df0 <HAL_RCC_OscConfig+0x624>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d0f0      	beq.n	8003d66 <HAL_RCC_OscConfig+0x59a>
 8003d84:	e02f      	b.n	8003de6 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d86:	4b1b      	ldr	r3, [pc, #108]	; (8003df4 <HAL_RCC_OscConfig+0x628>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d8c:	f7fe ff6e 	bl	8002c6c <HAL_GetTick>
 8003d90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d92:	e008      	b.n	8003da6 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d94:	f7fe ff6a 	bl	8002c6c <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d901      	bls.n	8003da6 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e020      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003da6:	4b12      	ldr	r3, [pc, #72]	; (8003df0 <HAL_RCC_OscConfig+0x624>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1f0      	bne.n	8003d94 <HAL_RCC_OscConfig+0x5c8>
 8003db2:	e018      	b.n	8003de6 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a1b      	ldr	r3, [r3, #32]
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d101      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e013      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003dc0:	4b0b      	ldr	r3, [pc, #44]	; (8003df0 <HAL_RCC_OscConfig+0x624>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d106      	bne.n	8003de2 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d001      	beq.n	8003de6 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e000      	b.n	8003de8 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8003de6:	2300      	movs	r3, #0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3718      	adds	r7, #24
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	40021000 	.word	0x40021000
 8003df4:	42420060 	.word	0x42420060

08003df8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e0d0      	b.n	8003fae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e0c:	4b6a      	ldr	r3, [pc, #424]	; (8003fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0307 	and.w	r3, r3, #7
 8003e14:	683a      	ldr	r2, [r7, #0]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d910      	bls.n	8003e3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e1a:	4b67      	ldr	r3, [pc, #412]	; (8003fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f023 0207 	bic.w	r2, r3, #7
 8003e22:	4965      	ldr	r1, [pc, #404]	; (8003fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e2a:	4b63      	ldr	r3, [pc, #396]	; (8003fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0307 	and.w	r3, r3, #7
 8003e32:	683a      	ldr	r2, [r7, #0]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d001      	beq.n	8003e3c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e0b8      	b.n	8003fae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0302 	and.w	r3, r3, #2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d020      	beq.n	8003e8a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0304 	and.w	r3, r3, #4
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d005      	beq.n	8003e60 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e54:	4b59      	ldr	r3, [pc, #356]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	4a58      	ldr	r2, [pc, #352]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003e5a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003e5e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0308 	and.w	r3, r3, #8
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d005      	beq.n	8003e78 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e6c:	4b53      	ldr	r3, [pc, #332]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	4a52      	ldr	r2, [pc, #328]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003e72:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003e76:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e78:	4b50      	ldr	r3, [pc, #320]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	494d      	ldr	r1, [pc, #308]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003e86:	4313      	orrs	r3, r2
 8003e88:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d040      	beq.n	8003f18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d107      	bne.n	8003eae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e9e:	4b47      	ldr	r3, [pc, #284]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d115      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e07f      	b.n	8003fae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d107      	bne.n	8003ec6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eb6:	4b41      	ldr	r3, [pc, #260]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d109      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e073      	b.n	8003fae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ec6:	4b3d      	ldr	r3, [pc, #244]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0302 	and.w	r3, r3, #2
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d101      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e06b      	b.n	8003fae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ed6:	4b39      	ldr	r3, [pc, #228]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f023 0203 	bic.w	r2, r3, #3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	4936      	ldr	r1, [pc, #216]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ee8:	f7fe fec0 	bl	8002c6c <HAL_GetTick>
 8003eec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eee:	e00a      	b.n	8003f06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ef0:	f7fe febc 	bl	8002c6c <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d901      	bls.n	8003f06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	e053      	b.n	8003fae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f06:	4b2d      	ldr	r3, [pc, #180]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f003 020c 	and.w	r2, r3, #12
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d1eb      	bne.n	8003ef0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f18:	4b27      	ldr	r3, [pc, #156]	; (8003fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0307 	and.w	r3, r3, #7
 8003f20:	683a      	ldr	r2, [r7, #0]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d210      	bcs.n	8003f48 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f26:	4b24      	ldr	r3, [pc, #144]	; (8003fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f023 0207 	bic.w	r2, r3, #7
 8003f2e:	4922      	ldr	r1, [pc, #136]	; (8003fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f36:	4b20      	ldr	r3, [pc, #128]	; (8003fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0307 	and.w	r3, r3, #7
 8003f3e:	683a      	ldr	r2, [r7, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d001      	beq.n	8003f48 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e032      	b.n	8003fae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0304 	and.w	r3, r3, #4
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d008      	beq.n	8003f66 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f54:	4b19      	ldr	r3, [pc, #100]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	4916      	ldr	r1, [pc, #88]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003f62:	4313      	orrs	r3, r2
 8003f64:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0308 	and.w	r3, r3, #8
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d009      	beq.n	8003f86 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f72:	4b12      	ldr	r3, [pc, #72]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	00db      	lsls	r3, r3, #3
 8003f80:	490e      	ldr	r1, [pc, #56]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f86:	f000 f821 	bl	8003fcc <HAL_RCC_GetSysClockFreq>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	4b0b      	ldr	r3, [pc, #44]	; (8003fbc <HAL_RCC_ClockConfig+0x1c4>)
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	091b      	lsrs	r3, r3, #4
 8003f92:	f003 030f 	and.w	r3, r3, #15
 8003f96:	490a      	ldr	r1, [pc, #40]	; (8003fc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003f98:	5ccb      	ldrb	r3, [r1, r3]
 8003f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f9e:	4a09      	ldr	r2, [pc, #36]	; (8003fc4 <HAL_RCC_ClockConfig+0x1cc>)
 8003fa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003fa2:	4b09      	ldr	r3, [pc, #36]	; (8003fc8 <HAL_RCC_ClockConfig+0x1d0>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7fe fcc2 	bl	8002930 <HAL_InitTick>

  return HAL_OK;
 8003fac:	2300      	movs	r3, #0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3710      	adds	r7, #16
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	40022000 	.word	0x40022000
 8003fbc:	40021000 	.word	0x40021000
 8003fc0:	0800ad50 	.word	0x0800ad50
 8003fc4:	2000001c 	.word	0x2000001c
 8003fc8:	20000020 	.word	0x20000020

08003fcc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fd0:	b099      	sub	sp, #100	; 0x64
 8003fd2:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8003fd4:	4b66      	ldr	r3, [pc, #408]	; (8004170 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003fd6:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8003fda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003fdc:	c407      	stmia	r4!, {r0, r1, r2}
 8003fde:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8003fe0:	4b64      	ldr	r3, [pc, #400]	; (8004174 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003fe2:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8003fe6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003fe8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003fec:	2300      	movs	r3, #0
 8003fee:	657b      	str	r3, [r7, #84]	; 0x54
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	653b      	str	r3, [r7, #80]	; 0x50
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t sysclockfreq = 0U;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	65bb      	str	r3, [r7, #88]	; 0x58
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8004000:	2300      	movs	r3, #0
 8004002:	64bb      	str	r3, [r7, #72]	; 0x48
 8004004:	2300      	movs	r3, #0
 8004006:	647b      	str	r3, [r7, #68]	; 0x44
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004008:	4b5b      	ldr	r3, [pc, #364]	; (8004178 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	657b      	str	r3, [r7, #84]	; 0x54

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800400e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004010:	f003 030c 	and.w	r3, r3, #12
 8004014:	2b04      	cmp	r3, #4
 8004016:	d002      	beq.n	800401e <HAL_RCC_GetSysClockFreq+0x52>
 8004018:	2b08      	cmp	r3, #8
 800401a:	d003      	beq.n	8004024 <HAL_RCC_GetSysClockFreq+0x58>
 800401c:	e09f      	b.n	800415e <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800401e:	4b57      	ldr	r3, [pc, #348]	; (800417c <HAL_RCC_GetSysClockFreq+0x1b0>)
 8004020:	65bb      	str	r3, [r7, #88]	; 0x58
      break;
 8004022:	e09f      	b.n	8004164 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004024:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004026:	0c9b      	lsrs	r3, r3, #18
 8004028:	f003 030f 	and.w	r3, r3, #15
 800402c:	3340      	adds	r3, #64	; 0x40
 800402e:	f107 0220 	add.w	r2, r7, #32
 8004032:	4413      	add	r3, r2
 8004034:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8004038:	64fb      	str	r3, [r7, #76]	; 0x4c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800403a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800403c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004040:	2b00      	cmp	r3, #0
 8004042:	f000 8084 	beq.w	800414e <HAL_RCC_GetSysClockFreq+0x182>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8004046:	4b4c      	ldr	r3, [pc, #304]	; (8004178 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800404a:	f003 030f 	and.w	r3, r3, #15
 800404e:	3340      	adds	r3, #64	; 0x40
 8004050:	f107 0220 	add.w	r2, r7, #32
 8004054:	4413      	add	r3, r2
 8004056:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 800405a:	653b      	str	r3, [r7, #80]	; 0x50
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 800405c:	4b46      	ldr	r3, [pc, #280]	; (8004178 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800405e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004060:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d060      	beq.n	800412a <HAL_RCC_GetSysClockFreq+0x15e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8004068:	4b43      	ldr	r3, [pc, #268]	; (8004178 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800406a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800406c:	091b      	lsrs	r3, r3, #4
 800406e:	f003 030f 	and.w	r3, r3, #15
 8004072:	3301      	adds	r3, #1
 8004074:	64bb      	str	r3, [r7, #72]	; 0x48
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8004076:	4b40      	ldr	r3, [pc, #256]	; (8004178 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800407a:	0a1b      	lsrs	r3, r3, #8
 800407c:	f003 030f 	and.w	r3, r3, #15
 8004080:	3302      	adds	r3, #2
 8004082:	647b      	str	r3, [r7, #68]	; 0x44
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8004084:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004086:	2200      	movs	r2, #0
 8004088:	613b      	str	r3, [r7, #16]
 800408a:	617a      	str	r2, [r7, #20]
 800408c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800408e:	2200      	movs	r2, #0
 8004090:	61bb      	str	r3, [r7, #24]
 8004092:	61fa      	str	r2, [r7, #28]
 8004094:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004098:	4622      	mov	r2, r4
 800409a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800409e:	4684      	mov	ip, r0
 80040a0:	fb0c f202 	mul.w	r2, ip, r2
 80040a4:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80040a8:	468c      	mov	ip, r1
 80040aa:	4618      	mov	r0, r3
 80040ac:	4621      	mov	r1, r4
 80040ae:	4603      	mov	r3, r0
 80040b0:	fb03 f30c 	mul.w	r3, r3, ip
 80040b4:	4413      	add	r3, r2
 80040b6:	4602      	mov	r2, r0
 80040b8:	69b9      	ldr	r1, [r7, #24]
 80040ba:	fba2 8901 	umull	r8, r9, r2, r1
 80040be:	444b      	add	r3, r9
 80040c0:	4699      	mov	r9, r3
 80040c2:	4b2e      	ldr	r3, [pc, #184]	; (800417c <HAL_RCC_GetSysClockFreq+0x1b0>)
 80040c4:	fb03 f209 	mul.w	r2, r3, r9
 80040c8:	2300      	movs	r3, #0
 80040ca:	fb03 f308 	mul.w	r3, r3, r8
 80040ce:	4413      	add	r3, r2
 80040d0:	4a2a      	ldr	r2, [pc, #168]	; (800417c <HAL_RCC_GetSysClockFreq+0x1b0>)
 80040d2:	fba8 ab02 	umull	sl, fp, r8, r2
 80040d6:	445b      	add	r3, fp
 80040d8:	469b      	mov	fp, r3
 80040da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040dc:	2200      	movs	r2, #0
 80040de:	60bb      	str	r3, [r7, #8]
 80040e0:	60fa      	str	r2, [r7, #12]
 80040e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040e4:	2200      	movs	r2, #0
 80040e6:	603b      	str	r3, [r7, #0]
 80040e8:	607a      	str	r2, [r7, #4]
 80040ea:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80040ee:	4622      	mov	r2, r4
 80040f0:	e9d7 8900 	ldrd	r8, r9, [r7]
 80040f4:	4641      	mov	r1, r8
 80040f6:	fb01 f202 	mul.w	r2, r1, r2
 80040fa:	46cc      	mov	ip, r9
 80040fc:	4618      	mov	r0, r3
 80040fe:	4621      	mov	r1, r4
 8004100:	4603      	mov	r3, r0
 8004102:	fb03 f30c 	mul.w	r3, r3, ip
 8004106:	4413      	add	r3, r2
 8004108:	4602      	mov	r2, r0
 800410a:	4641      	mov	r1, r8
 800410c:	fba2 5601 	umull	r5, r6, r2, r1
 8004110:	4433      	add	r3, r6
 8004112:	461e      	mov	r6, r3
 8004114:	462a      	mov	r2, r5
 8004116:	4633      	mov	r3, r6
 8004118:	4650      	mov	r0, sl
 800411a:	4659      	mov	r1, fp
 800411c:	f7fc fdf8 	bl	8000d10 <__aeabi_uldivmod>
 8004120:	4602      	mov	r2, r0
 8004122:	460b      	mov	r3, r1
 8004124:	4613      	mov	r3, r2
 8004126:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004128:	e007      	b.n	800413a <HAL_RCC_GetSysClockFreq+0x16e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 800412a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800412c:	4a13      	ldr	r2, [pc, #76]	; (800417c <HAL_RCC_GetSysClockFreq+0x1b0>)
 800412e:	fb03 f202 	mul.w	r2, r3, r2
 8004132:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004134:	fbb2 f3f3 	udiv	r3, r2, r3
 8004138:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 800413a:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 800413e:	461a      	mov	r2, r3
 8004140:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004142:	4293      	cmp	r3, r2
 8004144:	d108      	bne.n	8004158 <HAL_RCC_GetSysClockFreq+0x18c>
        {
          pllclk = pllclk / 2;
 8004146:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004148:	085b      	lsrs	r3, r3, #1
 800414a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800414c:	e004      	b.n	8004158 <HAL_RCC_GetSysClockFreq+0x18c>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800414e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004150:	4a0b      	ldr	r2, [pc, #44]	; (8004180 <HAL_RCC_GetSysClockFreq+0x1b4>)
 8004152:	fb02 f303 	mul.w	r3, r2, r3
 8004156:	65fb      	str	r3, [r7, #92]	; 0x5c
      }
      sysclockfreq = pllclk;
 8004158:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800415a:	65bb      	str	r3, [r7, #88]	; 0x58
      break;
 800415c:	e002      	b.n	8004164 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800415e:	4b09      	ldr	r3, [pc, #36]	; (8004184 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004160:	65bb      	str	r3, [r7, #88]	; 0x58
      break;
 8004162:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004164:	6dbb      	ldr	r3, [r7, #88]	; 0x58
}
 8004166:	4618      	mov	r0, r3
 8004168:	3764      	adds	r7, #100	; 0x64
 800416a:	46bd      	mov	sp, r7
 800416c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004170:	0800ad28 	.word	0x0800ad28
 8004174:	0800ad38 	.word	0x0800ad38
 8004178:	40021000 	.word	0x40021000
 800417c:	00989680 	.word	0x00989680
 8004180:	003d0900 	.word	0x003d0900
 8004184:	007a1200 	.word	0x007a1200

08004188 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004188:	b480      	push	{r7}
 800418a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800418c:	4b02      	ldr	r3, [pc, #8]	; (8004198 <HAL_RCC_GetHCLKFreq+0x10>)
 800418e:	681b      	ldr	r3, [r3, #0]
}
 8004190:	4618      	mov	r0, r3
 8004192:	46bd      	mov	sp, r7
 8004194:	bc80      	pop	{r7}
 8004196:	4770      	bx	lr
 8004198:	2000001c 	.word	0x2000001c

0800419c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041a0:	f7ff fff2 	bl	8004188 <HAL_RCC_GetHCLKFreq>
 80041a4:	4602      	mov	r2, r0
 80041a6:	4b05      	ldr	r3, [pc, #20]	; (80041bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	0a1b      	lsrs	r3, r3, #8
 80041ac:	f003 0307 	and.w	r3, r3, #7
 80041b0:	4903      	ldr	r1, [pc, #12]	; (80041c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041b2:	5ccb      	ldrb	r3, [r1, r3]
 80041b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40021000 	.word	0x40021000
 80041c0:	0800ad60 	.word	0x0800ad60

080041c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041c8:	f7ff ffde 	bl	8004188 <HAL_RCC_GetHCLKFreq>
 80041cc:	4602      	mov	r2, r0
 80041ce:	4b05      	ldr	r3, [pc, #20]	; (80041e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	0adb      	lsrs	r3, r3, #11
 80041d4:	f003 0307 	and.w	r3, r3, #7
 80041d8:	4903      	ldr	r1, [pc, #12]	; (80041e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041da:	5ccb      	ldrb	r3, [r1, r3]
 80041dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	40021000 	.word	0x40021000
 80041e8:	0800ad60 	.word	0x0800ad60

080041ec <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	220f      	movs	r2, #15
 80041fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80041fc:	4b11      	ldr	r3, [pc, #68]	; (8004244 <HAL_RCC_GetClockConfig+0x58>)
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f003 0203 	and.w	r2, r3, #3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004208:	4b0e      	ldr	r3, [pc, #56]	; (8004244 <HAL_RCC_GetClockConfig+0x58>)
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004214:	4b0b      	ldr	r3, [pc, #44]	; (8004244 <HAL_RCC_GetClockConfig+0x58>)
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004220:	4b08      	ldr	r3, [pc, #32]	; (8004244 <HAL_RCC_GetClockConfig+0x58>)
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	08db      	lsrs	r3, r3, #3
 8004226:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800422e:	4b06      	ldr	r3, [pc, #24]	; (8004248 <HAL_RCC_GetClockConfig+0x5c>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0207 	and.w	r2, r3, #7
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800423a:	bf00      	nop
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	bc80      	pop	{r7}
 8004242:	4770      	bx	lr
 8004244:	40021000 	.word	0x40021000
 8004248:	40022000 	.word	0x40022000

0800424c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004254:	4b0a      	ldr	r3, [pc, #40]	; (8004280 <RCC_Delay+0x34>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a0a      	ldr	r2, [pc, #40]	; (8004284 <RCC_Delay+0x38>)
 800425a:	fba2 2303 	umull	r2, r3, r2, r3
 800425e:	0a5b      	lsrs	r3, r3, #9
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	fb02 f303 	mul.w	r3, r2, r3
 8004266:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004268:	bf00      	nop
  }
  while (Delay --);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	1e5a      	subs	r2, r3, #1
 800426e:	60fa      	str	r2, [r7, #12]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d1f9      	bne.n	8004268 <RCC_Delay+0x1c>
}
 8004274:	bf00      	nop
 8004276:	bf00      	nop
 8004278:	3714      	adds	r7, #20
 800427a:	46bd      	mov	sp, r7
 800427c:	bc80      	pop	{r7}
 800427e:	4770      	bx	lr
 8004280:	2000001c 	.word	0x2000001c
 8004284:	10624dd3 	.word	0x10624dd3

08004288 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b082      	sub	sp, #8
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e041      	b.n	800431e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d106      	bne.n	80042b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f000 f839 	bl	8004326 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2202      	movs	r2, #2
 80042b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	3304      	adds	r3, #4
 80042c4:	4619      	mov	r1, r3
 80042c6:	4610      	mov	r0, r2
 80042c8:	f000 f9bc 	bl	8004644 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800431c:	2300      	movs	r3, #0
}
 800431e:	4618      	mov	r0, r3
 8004320:	3708      	adds	r7, #8
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}

08004326 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004326:	b480      	push	{r7}
 8004328:	b083      	sub	sp, #12
 800432a:	af00      	add	r7, sp, #0
 800432c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800432e:	bf00      	nop
 8004330:	370c      	adds	r7, #12
 8004332:	46bd      	mov	sp, r7
 8004334:	bc80      	pop	{r7}
 8004336:	4770      	bx	lr

08004338 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004338:	b480      	push	{r7}
 800433a:	b085      	sub	sp, #20
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004346:	b2db      	uxtb	r3, r3
 8004348:	2b01      	cmp	r3, #1
 800434a:	d001      	beq.n	8004350 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	e03f      	b.n	80043d0 <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2202      	movs	r2, #2
 8004354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	68da      	ldr	r2, [r3, #12]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f042 0201 	orr.w	r2, r2, #1
 8004366:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a1b      	ldr	r2, [pc, #108]	; (80043dc <HAL_TIM_Base_Start_IT+0xa4>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d013      	beq.n	800439a <HAL_TIM_Base_Start_IT+0x62>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800437a:	d00e      	beq.n	800439a <HAL_TIM_Base_Start_IT+0x62>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a17      	ldr	r2, [pc, #92]	; (80043e0 <HAL_TIM_Base_Start_IT+0xa8>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d009      	beq.n	800439a <HAL_TIM_Base_Start_IT+0x62>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a16      	ldr	r2, [pc, #88]	; (80043e4 <HAL_TIM_Base_Start_IT+0xac>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d004      	beq.n	800439a <HAL_TIM_Base_Start_IT+0x62>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a14      	ldr	r2, [pc, #80]	; (80043e8 <HAL_TIM_Base_Start_IT+0xb0>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d111      	bne.n	80043be <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f003 0307 	and.w	r3, r3, #7
 80043a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2b06      	cmp	r3, #6
 80043aa:	d010      	beq.n	80043ce <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f042 0201 	orr.w	r2, r2, #1
 80043ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043bc:	e007      	b.n	80043ce <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f042 0201 	orr.w	r2, r2, #1
 80043cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043ce:	2300      	movs	r3, #0
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3714      	adds	r7, #20
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bc80      	pop	{r7}
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	40012c00 	.word	0x40012c00
 80043e0:	40000400 	.word	0x40000400
 80043e4:	40000800 	.word	0x40000800
 80043e8:	40000c00 	.word	0x40000c00

080043ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d122      	bne.n	8004448 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	f003 0302 	and.w	r3, r3, #2
 800440c:	2b02      	cmp	r3, #2
 800440e:	d11b      	bne.n	8004448 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f06f 0202 	mvn.w	r2, #2
 8004418:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2201      	movs	r2, #1
 800441e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	699b      	ldr	r3, [r3, #24]
 8004426:	f003 0303 	and.w	r3, r3, #3
 800442a:	2b00      	cmp	r3, #0
 800442c:	d003      	beq.n	8004436 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f000 f8ed 	bl	800460e <HAL_TIM_IC_CaptureCallback>
 8004434:	e005      	b.n	8004442 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f000 f8e0 	bl	80045fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f000 f8ef 	bl	8004620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	f003 0304 	and.w	r3, r3, #4
 8004452:	2b04      	cmp	r3, #4
 8004454:	d122      	bne.n	800449c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	f003 0304 	and.w	r3, r3, #4
 8004460:	2b04      	cmp	r3, #4
 8004462:	d11b      	bne.n	800449c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f06f 0204 	mvn.w	r2, #4
 800446c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2202      	movs	r2, #2
 8004472:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800447e:	2b00      	cmp	r3, #0
 8004480:	d003      	beq.n	800448a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 f8c3 	bl	800460e <HAL_TIM_IC_CaptureCallback>
 8004488:	e005      	b.n	8004496 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 f8b6 	bl	80045fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f000 f8c5 	bl	8004620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	691b      	ldr	r3, [r3, #16]
 80044a2:	f003 0308 	and.w	r3, r3, #8
 80044a6:	2b08      	cmp	r3, #8
 80044a8:	d122      	bne.n	80044f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	f003 0308 	and.w	r3, r3, #8
 80044b4:	2b08      	cmp	r3, #8
 80044b6:	d11b      	bne.n	80044f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f06f 0208 	mvn.w	r2, #8
 80044c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2204      	movs	r2, #4
 80044c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	69db      	ldr	r3, [r3, #28]
 80044ce:	f003 0303 	and.w	r3, r3, #3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 f899 	bl	800460e <HAL_TIM_IC_CaptureCallback>
 80044dc:	e005      	b.n	80044ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f000 f88c 	bl	80045fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f000 f89b 	bl	8004620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	f003 0310 	and.w	r3, r3, #16
 80044fa:	2b10      	cmp	r3, #16
 80044fc:	d122      	bne.n	8004544 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	f003 0310 	and.w	r3, r3, #16
 8004508:	2b10      	cmp	r3, #16
 800450a:	d11b      	bne.n	8004544 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f06f 0210 	mvn.w	r2, #16
 8004514:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2208      	movs	r2, #8
 800451a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	69db      	ldr	r3, [r3, #28]
 8004522:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004526:	2b00      	cmp	r3, #0
 8004528:	d003      	beq.n	8004532 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f86f 	bl	800460e <HAL_TIM_IC_CaptureCallback>
 8004530:	e005      	b.n	800453e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 f862 	bl	80045fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f000 f871 	bl	8004620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2200      	movs	r2, #0
 8004542:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	691b      	ldr	r3, [r3, #16]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b01      	cmp	r3, #1
 8004550:	d10e      	bne.n	8004570 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	f003 0301 	and.w	r3, r3, #1
 800455c:	2b01      	cmp	r3, #1
 800455e:	d107      	bne.n	8004570 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f06f 0201 	mvn.w	r2, #1
 8004568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f7fd fc6e 	bl	8001e4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800457a:	2b80      	cmp	r3, #128	; 0x80
 800457c:	d10e      	bne.n	800459c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004588:	2b80      	cmp	r3, #128	; 0x80
 800458a:	d107      	bne.n	800459c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 f8c9 	bl	800472e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045a6:	2b40      	cmp	r3, #64	; 0x40
 80045a8:	d10e      	bne.n	80045c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045b4:	2b40      	cmp	r3, #64	; 0x40
 80045b6:	d107      	bne.n	80045c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80045c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f000 f835 	bl	8004632 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	f003 0320 	and.w	r3, r3, #32
 80045d2:	2b20      	cmp	r3, #32
 80045d4:	d10e      	bne.n	80045f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	f003 0320 	and.w	r3, r3, #32
 80045e0:	2b20      	cmp	r3, #32
 80045e2:	d107      	bne.n	80045f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f06f 0220 	mvn.w	r2, #32
 80045ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 f894 	bl	800471c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045f4:	bf00      	nop
 80045f6:	3708      	adds	r7, #8
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004604:	bf00      	nop
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	bc80      	pop	{r7}
 800460c:	4770      	bx	lr

0800460e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800460e:	b480      	push	{r7}
 8004610:	b083      	sub	sp, #12
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004616:	bf00      	nop
 8004618:	370c      	adds	r7, #12
 800461a:	46bd      	mov	sp, r7
 800461c:	bc80      	pop	{r7}
 800461e:	4770      	bx	lr

08004620 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004628:	bf00      	nop
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	bc80      	pop	{r7}
 8004630:	4770      	bx	lr

08004632 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004632:	b480      	push	{r7}
 8004634:	b083      	sub	sp, #12
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800463a:	bf00      	nop
 800463c:	370c      	adds	r7, #12
 800463e:	46bd      	mov	sp, r7
 8004640:	bc80      	pop	{r7}
 8004642:	4770      	bx	lr

08004644 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4a2d      	ldr	r2, [pc, #180]	; (800470c <TIM_Base_SetConfig+0xc8>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d00f      	beq.n	800467c <TIM_Base_SetConfig+0x38>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004662:	d00b      	beq.n	800467c <TIM_Base_SetConfig+0x38>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a2a      	ldr	r2, [pc, #168]	; (8004710 <TIM_Base_SetConfig+0xcc>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d007      	beq.n	800467c <TIM_Base_SetConfig+0x38>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a29      	ldr	r2, [pc, #164]	; (8004714 <TIM_Base_SetConfig+0xd0>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d003      	beq.n	800467c <TIM_Base_SetConfig+0x38>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a28      	ldr	r2, [pc, #160]	; (8004718 <TIM_Base_SetConfig+0xd4>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d108      	bne.n	800468e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004682:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	68fa      	ldr	r2, [r7, #12]
 800468a:	4313      	orrs	r3, r2
 800468c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a1e      	ldr	r2, [pc, #120]	; (800470c <TIM_Base_SetConfig+0xc8>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d00f      	beq.n	80046b6 <TIM_Base_SetConfig+0x72>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800469c:	d00b      	beq.n	80046b6 <TIM_Base_SetConfig+0x72>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a1b      	ldr	r2, [pc, #108]	; (8004710 <TIM_Base_SetConfig+0xcc>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d007      	beq.n	80046b6 <TIM_Base_SetConfig+0x72>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a1a      	ldr	r2, [pc, #104]	; (8004714 <TIM_Base_SetConfig+0xd0>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d003      	beq.n	80046b6 <TIM_Base_SetConfig+0x72>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a19      	ldr	r2, [pc, #100]	; (8004718 <TIM_Base_SetConfig+0xd4>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d108      	bne.n	80046c8 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	695b      	ldr	r3, [r3, #20]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	689a      	ldr	r2, [r3, #8]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a07      	ldr	r2, [pc, #28]	; (800470c <TIM_Base_SetConfig+0xc8>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d103      	bne.n	80046fc <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	691a      	ldr	r2, [r3, #16]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	615a      	str	r2, [r3, #20]
}
 8004702:	bf00      	nop
 8004704:	3714      	adds	r7, #20
 8004706:	46bd      	mov	sp, r7
 8004708:	bc80      	pop	{r7}
 800470a:	4770      	bx	lr
 800470c:	40012c00 	.word	0x40012c00
 8004710:	40000400 	.word	0x40000400
 8004714:	40000800 	.word	0x40000800
 8004718:	40000c00 	.word	0x40000c00

0800471c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800471c:	b480      	push	{r7}
 800471e:	b083      	sub	sp, #12
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004724:	bf00      	nop
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	bc80      	pop	{r7}
 800472c:	4770      	bx	lr

0800472e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800472e:	b480      	push	{r7}
 8004730:	b083      	sub	sp, #12
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004736:	bf00      	nop
 8004738:	370c      	adds	r7, #12
 800473a:	46bd      	mov	sp, r7
 800473c:	bc80      	pop	{r7}
 800473e:	4770      	bx	lr

08004740 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d101      	bne.n	8004752 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e03f      	b.n	80047d2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d106      	bne.n	800476c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f7fe f83c 	bl	80027e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2224      	movs	r2, #36	; 0x24
 8004770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68da      	ldr	r2, [r3, #12]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004782:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f000 fbe5 	bl	8004f54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	691a      	ldr	r2, [r3, #16]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004798:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	695a      	ldr	r2, [r3, #20]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80047a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	68da      	ldr	r2, [r3, #12]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80047b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2220      	movs	r2, #32
 80047c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2220      	movs	r2, #32
 80047cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3708      	adds	r7, #8
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047da:	b480      	push	{r7}
 80047dc:	b085      	sub	sp, #20
 80047de:	af00      	add	r7, sp, #0
 80047e0:	60f8      	str	r0, [r7, #12]
 80047e2:	60b9      	str	r1, [r7, #8]
 80047e4:	4613      	mov	r3, r2
 80047e6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	2b20      	cmp	r3, #32
 80047f2:	d130      	bne.n	8004856 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d002      	beq.n	8004800 <HAL_UART_Transmit_IT+0x26>
 80047fa:	88fb      	ldrh	r3, [r7, #6]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d101      	bne.n	8004804 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e029      	b.n	8004858 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800480a:	2b01      	cmp	r3, #1
 800480c:	d101      	bne.n	8004812 <HAL_UART_Transmit_IT+0x38>
 800480e:	2302      	movs	r3, #2
 8004810:	e022      	b.n	8004858 <HAL_UART_Transmit_IT+0x7e>
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	88fa      	ldrh	r2, [r7, #6]
 8004824:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	88fa      	ldrh	r2, [r7, #6]
 800482a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2221      	movs	r2, #33	; 0x21
 8004836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	68da      	ldr	r2, [r3, #12]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004850:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004852:	2300      	movs	r3, #0
 8004854:	e000      	b.n	8004858 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8004856:	2302      	movs	r3, #2
  }
}
 8004858:	4618      	mov	r0, r3
 800485a:	3714      	adds	r7, #20
 800485c:	46bd      	mov	sp, r7
 800485e:	bc80      	pop	{r7}
 8004860:	4770      	bx	lr

08004862 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004862:	b580      	push	{r7, lr}
 8004864:	b084      	sub	sp, #16
 8004866:	af00      	add	r7, sp, #0
 8004868:	60f8      	str	r0, [r7, #12]
 800486a:	60b9      	str	r1, [r7, #8]
 800486c:	4613      	mov	r3, r2
 800486e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2b20      	cmp	r3, #32
 800487a:	d11d      	bne.n	80048b8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d002      	beq.n	8004888 <HAL_UART_Receive_IT+0x26>
 8004882:	88fb      	ldrh	r3, [r7, #6]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d101      	bne.n	800488c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e016      	b.n	80048ba <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004892:	2b01      	cmp	r3, #1
 8004894:	d101      	bne.n	800489a <HAL_UART_Receive_IT+0x38>
 8004896:	2302      	movs	r3, #2
 8004898:	e00f      	b.n	80048ba <HAL_UART_Receive_IT+0x58>
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2201      	movs	r2, #1
 800489e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2200      	movs	r2, #0
 80048a6:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80048a8:	88fb      	ldrh	r3, [r7, #6]
 80048aa:	461a      	mov	r2, r3
 80048ac:	68b9      	ldr	r1, [r7, #8]
 80048ae:	68f8      	ldr	r0, [r7, #12]
 80048b0:	f000 f9c6 	bl	8004c40 <UART_Start_Receive_IT>
 80048b4:	4603      	mov	r3, r0
 80048b6:	e000      	b.n	80048ba <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80048b8:	2302      	movs	r3, #2
  }
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3710      	adds	r7, #16
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
	...

080048c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b08a      	sub	sp, #40	; 0x28
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80048e4:	2300      	movs	r3, #0
 80048e6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80048e8:	2300      	movs	r3, #0
 80048ea:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80048ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ee:	f003 030f 	and.w	r3, r3, #15
 80048f2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d10d      	bne.n	8004916 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fc:	f003 0320 	and.w	r3, r3, #32
 8004900:	2b00      	cmp	r3, #0
 8004902:	d008      	beq.n	8004916 <HAL_UART_IRQHandler+0x52>
 8004904:	6a3b      	ldr	r3, [r7, #32]
 8004906:	f003 0320 	and.w	r3, r3, #32
 800490a:	2b00      	cmp	r3, #0
 800490c:	d003      	beq.n	8004916 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 fa76 	bl	8004e00 <UART_Receive_IT>
      return;
 8004914:	e17b      	b.n	8004c0e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	2b00      	cmp	r3, #0
 800491a:	f000 80b1 	beq.w	8004a80 <HAL_UART_IRQHandler+0x1bc>
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	f003 0301 	and.w	r3, r3, #1
 8004924:	2b00      	cmp	r3, #0
 8004926:	d105      	bne.n	8004934 <HAL_UART_IRQHandler+0x70>
 8004928:	6a3b      	ldr	r3, [r7, #32]
 800492a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800492e:	2b00      	cmp	r3, #0
 8004930:	f000 80a6 	beq.w	8004a80 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004936:	f003 0301 	and.w	r3, r3, #1
 800493a:	2b00      	cmp	r3, #0
 800493c:	d00a      	beq.n	8004954 <HAL_UART_IRQHandler+0x90>
 800493e:	6a3b      	ldr	r3, [r7, #32]
 8004940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004944:	2b00      	cmp	r3, #0
 8004946:	d005      	beq.n	8004954 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494c:	f043 0201 	orr.w	r2, r3, #1
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004956:	f003 0304 	and.w	r3, r3, #4
 800495a:	2b00      	cmp	r3, #0
 800495c:	d00a      	beq.n	8004974 <HAL_UART_IRQHandler+0xb0>
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	f003 0301 	and.w	r3, r3, #1
 8004964:	2b00      	cmp	r3, #0
 8004966:	d005      	beq.n	8004974 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496c:	f043 0202 	orr.w	r2, r3, #2
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00a      	beq.n	8004994 <HAL_UART_IRQHandler+0xd0>
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	f003 0301 	and.w	r3, r3, #1
 8004984:	2b00      	cmp	r3, #0
 8004986:	d005      	beq.n	8004994 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498c:	f043 0204 	orr.w	r2, r3, #4
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004996:	f003 0308 	and.w	r3, r3, #8
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00f      	beq.n	80049be <HAL_UART_IRQHandler+0xfa>
 800499e:	6a3b      	ldr	r3, [r7, #32]
 80049a0:	f003 0320 	and.w	r3, r3, #32
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d104      	bne.n	80049b2 <HAL_UART_IRQHandler+0xee>
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d005      	beq.n	80049be <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b6:	f043 0208 	orr.w	r2, r3, #8
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	f000 811e 	beq.w	8004c04 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ca:	f003 0320 	and.w	r3, r3, #32
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d007      	beq.n	80049e2 <HAL_UART_IRQHandler+0x11e>
 80049d2:	6a3b      	ldr	r3, [r7, #32]
 80049d4:	f003 0320 	and.w	r3, r3, #32
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d002      	beq.n	80049e2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f000 fa0f 	bl	8004e00 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	695b      	ldr	r3, [r3, #20]
 80049e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	bf14      	ite	ne
 80049f0:	2301      	movne	r3, #1
 80049f2:	2300      	moveq	r3, #0
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fc:	f003 0308 	and.w	r3, r3, #8
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d102      	bne.n	8004a0a <HAL_UART_IRQHandler+0x146>
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d031      	beq.n	8004a6e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f000 f951 	bl	8004cb2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d023      	beq.n	8004a66 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	695a      	ldr	r2, [r3, #20]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a2c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d013      	beq.n	8004a5e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a3a:	4a76      	ldr	r2, [pc, #472]	; (8004c14 <HAL_UART_IRQHandler+0x350>)
 8004a3c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a42:	4618      	mov	r0, r3
 8004a44:	f7fe fa36 	bl	8002eb4 <HAL_DMA_Abort_IT>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d016      	beq.n	8004a7c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004a58:	4610      	mov	r0, r2
 8004a5a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a5c:	e00e      	b.n	8004a7c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 f8da 	bl	8004c18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a64:	e00a      	b.n	8004a7c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 f8d6 	bl	8004c18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a6c:	e006      	b.n	8004a7c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 f8d2 	bl	8004c18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004a7a:	e0c3      	b.n	8004c04 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a7c:	bf00      	nop
    return;
 8004a7e:	e0c1      	b.n	8004c04 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	f040 80a1 	bne.w	8004bcc <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8c:	f003 0310 	and.w	r3, r3, #16
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	f000 809b 	beq.w	8004bcc <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004a96:	6a3b      	ldr	r3, [r7, #32]
 8004a98:	f003 0310 	and.w	r3, r3, #16
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	f000 8095 	beq.w	8004bcc <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	60fb      	str	r3, [r7, #12]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	60fb      	str	r3, [r7, #12]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	60fb      	str	r3, [r7, #12]
 8004ab6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	695b      	ldr	r3, [r3, #20]
 8004abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d04e      	beq.n	8004b64 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004ad0:	8a3b      	ldrh	r3, [r7, #16]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f000 8098 	beq.w	8004c08 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004adc:	8a3a      	ldrh	r2, [r7, #16]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	f080 8092 	bcs.w	8004c08 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	8a3a      	ldrh	r2, [r7, #16]
 8004ae8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aee:	699b      	ldr	r3, [r3, #24]
 8004af0:	2b20      	cmp	r3, #32
 8004af2:	d02b      	beq.n	8004b4c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	68da      	ldr	r2, [r3, #12]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b02:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	695a      	ldr	r2, [r3, #20]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f022 0201 	bic.w	r2, r2, #1
 8004b12:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	695a      	ldr	r2, [r3, #20]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b22:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2220      	movs	r2, #32
 8004b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68da      	ldr	r2, [r3, #12]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f022 0210 	bic.w	r2, r2, #16
 8004b40:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7fe f979 	bl	8002e3e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f000 f864 	bl	8004c2a <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004b62:	e051      	b.n	8004c08 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b6c:	b29b      	uxth	r3, r3
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d047      	beq.n	8004c0c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004b7c:	8a7b      	ldrh	r3, [r7, #18]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d044      	beq.n	8004c0c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	68da      	ldr	r2, [r3, #12]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004b90:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	695a      	ldr	r2, [r3, #20]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f022 0201 	bic.w	r2, r2, #1
 8004ba0:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2220      	movs	r2, #32
 8004ba6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	68da      	ldr	r2, [r3, #12]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f022 0210 	bic.w	r2, r2, #16
 8004bbe:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004bc0:	8a7b      	ldrh	r3, [r7, #18]
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f000 f830 	bl	8004c2a <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004bca:	e01f      	b.n	8004c0c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d008      	beq.n	8004be8 <HAL_UART_IRQHandler+0x324>
 8004bd6:	6a3b      	ldr	r3, [r7, #32]
 8004bd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d003      	beq.n	8004be8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f000 f8a6 	bl	8004d32 <UART_Transmit_IT>
    return;
 8004be6:	e012      	b.n	8004c0e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00d      	beq.n	8004c0e <HAL_UART_IRQHandler+0x34a>
 8004bf2:	6a3b      	ldr	r3, [r7, #32]
 8004bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d008      	beq.n	8004c0e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f000 f8e7 	bl	8004dd0 <UART_EndTransmit_IT>
    return;
 8004c02:	e004      	b.n	8004c0e <HAL_UART_IRQHandler+0x34a>
    return;
 8004c04:	bf00      	nop
 8004c06:	e002      	b.n	8004c0e <HAL_UART_IRQHandler+0x34a>
      return;
 8004c08:	bf00      	nop
 8004c0a:	e000      	b.n	8004c0e <HAL_UART_IRQHandler+0x34a>
      return;
 8004c0c:	bf00      	nop
  }
}
 8004c0e:	3728      	adds	r7, #40	; 0x28
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	08004d0b 	.word	0x08004d0b

08004c18 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004c20:	bf00      	nop
 8004c22:	370c      	adds	r7, #12
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bc80      	pop	{r7}
 8004c28:	4770      	bx	lr

08004c2a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c2a:	b480      	push	{r7}
 8004c2c:	b083      	sub	sp, #12
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	6078      	str	r0, [r7, #4]
 8004c32:	460b      	mov	r3, r1
 8004c34:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004c36:	bf00      	nop
 8004c38:	370c      	adds	r7, #12
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bc80      	pop	{r7}
 8004c3e:	4770      	bx	lr

08004c40 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b085      	sub	sp, #20
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	68ba      	ldr	r2, [r7, #8]
 8004c52:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	88fa      	ldrh	r2, [r7, #6]
 8004c58:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	88fa      	ldrh	r2, [r7, #6]
 8004c5e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2200      	movs	r2, #0
 8004c64:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2222      	movs	r2, #34	; 0x22
 8004c6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68da      	ldr	r2, [r3, #12]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c84:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	695a      	ldr	r2, [r3, #20]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f042 0201 	orr.w	r2, r2, #1
 8004c94:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	68da      	ldr	r2, [r3, #12]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f042 0220 	orr.w	r2, r2, #32
 8004ca4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3714      	adds	r7, #20
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bc80      	pop	{r7}
 8004cb0:	4770      	bx	lr

08004cb2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004cb2:	b480      	push	{r7}
 8004cb4:	b083      	sub	sp, #12
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	68da      	ldr	r2, [r3, #12]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004cc8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	695a      	ldr	r2, [r3, #20]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f022 0201 	bic.w	r2, r2, #1
 8004cd8:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d107      	bne.n	8004cf2 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	68da      	ldr	r2, [r3, #12]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f022 0210 	bic.w	r2, r2, #16
 8004cf0:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2220      	movs	r2, #32
 8004cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bc80      	pop	{r7}
 8004d08:	4770      	bx	lr

08004d0a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d0a:	b580      	push	{r7, lr}
 8004d0c:	b084      	sub	sp, #16
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d16:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d24:	68f8      	ldr	r0, [r7, #12]
 8004d26:	f7ff ff77 	bl	8004c18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d2a:	bf00      	nop
 8004d2c:	3710      	adds	r7, #16
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004d32:	b480      	push	{r7}
 8004d34:	b085      	sub	sp, #20
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	2b21      	cmp	r3, #33	; 0x21
 8004d44:	d13e      	bne.n	8004dc4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d4e:	d114      	bne.n	8004d7a <UART_Transmit_IT+0x48>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	691b      	ldr	r3, [r3, #16]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d110      	bne.n	8004d7a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a1b      	ldr	r3, [r3, #32]
 8004d5c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	881b      	ldrh	r3, [r3, #0]
 8004d62:	461a      	mov	r2, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d6c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a1b      	ldr	r3, [r3, #32]
 8004d72:	1c9a      	adds	r2, r3, #2
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	621a      	str	r2, [r3, #32]
 8004d78:	e008      	b.n	8004d8c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	1c59      	adds	r1, r3, #1
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	6211      	str	r1, [r2, #32]
 8004d84:	781a      	ldrb	r2, [r3, #0]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	3b01      	subs	r3, #1
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	4619      	mov	r1, r3
 8004d9a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d10f      	bne.n	8004dc0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68da      	ldr	r2, [r3, #12]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004dae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68da      	ldr	r2, [r3, #12]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004dbe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	e000      	b.n	8004dc6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004dc4:	2302      	movs	r3, #2
  }
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3714      	adds	r7, #20
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bc80      	pop	{r7}
 8004dce:	4770      	bx	lr

08004dd0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	68da      	ldr	r2, [r3, #12]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004de6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2220      	movs	r2, #32
 8004dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f7fc fe05 	bl	8001a00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3708      	adds	r7, #8
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b086      	sub	sp, #24
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	2b22      	cmp	r3, #34	; 0x22
 8004e12:	f040 8099 	bne.w	8004f48 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e1e:	d117      	bne.n	8004e50 <UART_Receive_IT+0x50>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	691b      	ldr	r3, [r3, #16]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d113      	bne.n	8004e50 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e30:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e3e:	b29a      	uxth	r2, r3
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e48:	1c9a      	adds	r2, r3, #2
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	629a      	str	r2, [r3, #40]	; 0x28
 8004e4e:	e026      	b.n	8004e9e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e54:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8004e56:	2300      	movs	r3, #0
 8004e58:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e62:	d007      	beq.n	8004e74 <UART_Receive_IT+0x74>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d10a      	bne.n	8004e82 <UART_Receive_IT+0x82>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	691b      	ldr	r3, [r3, #16]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d106      	bne.n	8004e82 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	b2da      	uxtb	r2, r3
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	701a      	strb	r2, [r3, #0]
 8004e80:	e008      	b.n	8004e94 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e8e:	b2da      	uxtb	r2, r3
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e98:	1c5a      	adds	r2, r3, #1
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	4619      	mov	r1, r3
 8004eac:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d148      	bne.n	8004f44 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68da      	ldr	r2, [r3, #12]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f022 0220 	bic.w	r2, r2, #32
 8004ec0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	68da      	ldr	r2, [r3, #12]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ed0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	695a      	ldr	r2, [r3, #20]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f022 0201 	bic.w	r2, r2, #1
 8004ee0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2220      	movs	r2, #32
 8004ee6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d123      	bne.n	8004f3a <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	68da      	ldr	r2, [r3, #12]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f022 0210 	bic.w	r2, r2, #16
 8004f06:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0310 	and.w	r3, r3, #16
 8004f12:	2b10      	cmp	r3, #16
 8004f14:	d10a      	bne.n	8004f2c <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f16:	2300      	movs	r3, #0
 8004f18:	60fb      	str	r3, [r7, #12]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	60fb      	str	r3, [r7, #12]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	60fb      	str	r3, [r7, #12]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f30:	4619      	mov	r1, r3
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f7ff fe79 	bl	8004c2a <HAL_UARTEx_RxEventCallback>
 8004f38:	e002      	b.n	8004f40 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f7fc fd2c 	bl	8001998 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004f40:	2300      	movs	r3, #0
 8004f42:	e002      	b.n	8004f4a <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8004f44:	2300      	movs	r3, #0
 8004f46:	e000      	b.n	8004f4a <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8004f48:	2302      	movs	r3, #2
  }
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3718      	adds	r7, #24
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
	...

08004f54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	68da      	ldr	r2, [r3, #12]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	689a      	ldr	r2, [r3, #8]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	691b      	ldr	r3, [r3, #16]
 8004f7a:	431a      	orrs	r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	695b      	ldr	r3, [r3, #20]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004f8e:	f023 030c 	bic.w	r3, r3, #12
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	6812      	ldr	r2, [r2, #0]
 8004f96:	68b9      	ldr	r1, [r7, #8]
 8004f98:	430b      	orrs	r3, r1
 8004f9a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	695b      	ldr	r3, [r3, #20]
 8004fa2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	699a      	ldr	r2, [r3, #24]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a2c      	ldr	r2, [pc, #176]	; (8005068 <UART_SetConfig+0x114>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d103      	bne.n	8004fc4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004fbc:	f7ff f902 	bl	80041c4 <HAL_RCC_GetPCLK2Freq>
 8004fc0:	60f8      	str	r0, [r7, #12]
 8004fc2:	e002      	b.n	8004fca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004fc4:	f7ff f8ea 	bl	800419c <HAL_RCC_GetPCLK1Freq>
 8004fc8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004fca:	68fa      	ldr	r2, [r7, #12]
 8004fcc:	4613      	mov	r3, r2
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	4413      	add	r3, r2
 8004fd2:	009a      	lsls	r2, r3, #2
 8004fd4:	441a      	add	r2, r3
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fe0:	4a22      	ldr	r2, [pc, #136]	; (800506c <UART_SetConfig+0x118>)
 8004fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fe6:	095b      	lsrs	r3, r3, #5
 8004fe8:	0119      	lsls	r1, r3, #4
 8004fea:	68fa      	ldr	r2, [r7, #12]
 8004fec:	4613      	mov	r3, r2
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	4413      	add	r3, r2
 8004ff2:	009a      	lsls	r2, r3, #2
 8004ff4:	441a      	add	r2, r3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005000:	4b1a      	ldr	r3, [pc, #104]	; (800506c <UART_SetConfig+0x118>)
 8005002:	fba3 0302 	umull	r0, r3, r3, r2
 8005006:	095b      	lsrs	r3, r3, #5
 8005008:	2064      	movs	r0, #100	; 0x64
 800500a:	fb00 f303 	mul.w	r3, r0, r3
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	011b      	lsls	r3, r3, #4
 8005012:	3332      	adds	r3, #50	; 0x32
 8005014:	4a15      	ldr	r2, [pc, #84]	; (800506c <UART_SetConfig+0x118>)
 8005016:	fba2 2303 	umull	r2, r3, r2, r3
 800501a:	095b      	lsrs	r3, r3, #5
 800501c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005020:	4419      	add	r1, r3
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	4613      	mov	r3, r2
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	4413      	add	r3, r2
 800502a:	009a      	lsls	r2, r3, #2
 800502c:	441a      	add	r2, r3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	fbb2 f2f3 	udiv	r2, r2, r3
 8005038:	4b0c      	ldr	r3, [pc, #48]	; (800506c <UART_SetConfig+0x118>)
 800503a:	fba3 0302 	umull	r0, r3, r3, r2
 800503e:	095b      	lsrs	r3, r3, #5
 8005040:	2064      	movs	r0, #100	; 0x64
 8005042:	fb00 f303 	mul.w	r3, r0, r3
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	011b      	lsls	r3, r3, #4
 800504a:	3332      	adds	r3, #50	; 0x32
 800504c:	4a07      	ldr	r2, [pc, #28]	; (800506c <UART_SetConfig+0x118>)
 800504e:	fba2 2303 	umull	r2, r3, r2, r3
 8005052:	095b      	lsrs	r3, r3, #5
 8005054:	f003 020f 	and.w	r2, r3, #15
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	440a      	add	r2, r1
 800505e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005060:	bf00      	nop
 8005062:	3710      	adds	r7, #16
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	40013800 	.word	0x40013800
 800506c:	51eb851f 	.word	0x51eb851f

08005070 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005070:	b480      	push	{r7}
 8005072:	b085      	sub	sp, #20
 8005074:	af00      	add	r7, sp, #0
 8005076:	4603      	mov	r3, r0
 8005078:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800507a:	2300      	movs	r3, #0
 800507c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800507e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005082:	2b84      	cmp	r3, #132	; 0x84
 8005084:	d005      	beq.n	8005092 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005086:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	4413      	add	r3, r2
 800508e:	3303      	adds	r3, #3
 8005090:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005092:	68fb      	ldr	r3, [r7, #12]
}
 8005094:	4618      	mov	r0, r3
 8005096:	3714      	adds	r7, #20
 8005098:	46bd      	mov	sp, r7
 800509a:	bc80      	pop	{r7}
 800509c:	4770      	bx	lr

0800509e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800509e:	b480      	push	{r7}
 80050a0:	b083      	sub	sp, #12
 80050a2:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050a4:	f3ef 8305 	mrs	r3, IPSR
 80050a8:	607b      	str	r3, [r7, #4]
  return(result);
 80050aa:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	bf14      	ite	ne
 80050b0:	2301      	movne	r3, #1
 80050b2:	2300      	moveq	r3, #0
 80050b4:	b2db      	uxtb	r3, r3
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	370c      	adds	r7, #12
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bc80      	pop	{r7}
 80050be:	4770      	bx	lr

080050c0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80050c4:	f001 fad8 	bl	8006678 <vTaskStartScheduler>
  
  return osOK;
 80050c8:	2300      	movs	r3, #0
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	bd80      	pop	{r7, pc}

080050ce <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80050ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050d0:	b089      	sub	sp, #36	; 0x24
 80050d2:	af04      	add	r7, sp, #16
 80050d4:	6078      	str	r0, [r7, #4]
 80050d6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d020      	beq.n	8005122 <osThreadCreate+0x54>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d01c      	beq.n	8005122 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	685c      	ldr	r4, [r3, #4]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681d      	ldr	r5, [r3, #0]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	691e      	ldr	r6, [r3, #16]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80050fa:	4618      	mov	r0, r3
 80050fc:	f7ff ffb8 	bl	8005070 <makeFreeRtosPriority>
 8005100:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	695b      	ldr	r3, [r3, #20]
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800510a:	9202      	str	r2, [sp, #8]
 800510c:	9301      	str	r3, [sp, #4]
 800510e:	9100      	str	r1, [sp, #0]
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	4632      	mov	r2, r6
 8005114:	4629      	mov	r1, r5
 8005116:	4620      	mov	r0, r4
 8005118:	f001 f85d 	bl	80061d6 <xTaskCreateStatic>
 800511c:	4603      	mov	r3, r0
 800511e:	60fb      	str	r3, [r7, #12]
 8005120:	e01c      	b.n	800515c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	685c      	ldr	r4, [r3, #4]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800512e:	b29e      	uxth	r6, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005136:	4618      	mov	r0, r3
 8005138:	f7ff ff9a 	bl	8005070 <makeFreeRtosPriority>
 800513c:	4602      	mov	r2, r0
 800513e:	f107 030c 	add.w	r3, r7, #12
 8005142:	9301      	str	r3, [sp, #4]
 8005144:	9200      	str	r2, [sp, #0]
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	4632      	mov	r2, r6
 800514a:	4629      	mov	r1, r5
 800514c:	4620      	mov	r0, r4
 800514e:	f001 f89e 	bl	800628e <xTaskCreate>
 8005152:	4603      	mov	r3, r0
 8005154:	2b01      	cmp	r3, #1
 8005156:	d001      	beq.n	800515c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005158:	2300      	movs	r3, #0
 800515a:	e000      	b.n	800515e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800515c:	68fb      	ldr	r3, [r7, #12]
}
 800515e:	4618      	mov	r0, r3
 8005160:	3714      	adds	r7, #20
 8005162:	46bd      	mov	sp, r7
 8005164:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005166 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005166:	b580      	push	{r7, lr}
 8005168:	b084      	sub	sp, #16
 800516a:	af00      	add	r7, sp, #0
 800516c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d001      	beq.n	800517c <osDelay+0x16>
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	e000      	b.n	800517e <osDelay+0x18>
 800517c:	2301      	movs	r3, #1
 800517e:	4618      	mov	r0, r3
 8005180:	f001 f9b4 	bl	80064ec <vTaskDelay>
  
  return osOK;
 8005184:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005186:	4618      	mov	r0, r3
 8005188:	3710      	adds	r7, #16
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}

0800518e <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800518e:	b580      	push	{r7, lr}
 8005190:	b086      	sub	sp, #24
 8005192:	af02      	add	r7, sp, #8
 8005194:	6078      	str	r0, [r7, #4]
 8005196:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d00f      	beq.n	80051c0 <osSemaphoreCreate+0x32>
    if (count == 1) {
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d10a      	bne.n	80051bc <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	2203      	movs	r2, #3
 80051ac:	9200      	str	r2, [sp, #0]
 80051ae:	2200      	movs	r2, #0
 80051b0:	2100      	movs	r1, #0
 80051b2:	2001      	movs	r0, #1
 80051b4:	f000 fa12 	bl	80055dc <xQueueGenericCreateStatic>
 80051b8:	4603      	mov	r3, r0
 80051ba:	e016      	b.n	80051ea <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80051bc:	2300      	movs	r3, #0
 80051be:	e014      	b.n	80051ea <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d110      	bne.n	80051e8 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 80051c6:	2203      	movs	r2, #3
 80051c8:	2100      	movs	r1, #0
 80051ca:	2001      	movs	r0, #1
 80051cc:	f000 fa7d 	bl	80056ca <xQueueGenericCreate>
 80051d0:	60f8      	str	r0, [r7, #12]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d005      	beq.n	80051e4 <osSemaphoreCreate+0x56>
 80051d8:	2300      	movs	r3, #0
 80051da:	2200      	movs	r2, #0
 80051dc:	2100      	movs	r1, #0
 80051de:	68f8      	ldr	r0, [r7, #12]
 80051e0:	f000 fad0 	bl	8005784 <xQueueGenericSend>
      return sema;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	e000      	b.n	80051ea <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80051e8:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3710      	adds	r7, #16
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80051f2:	b590      	push	{r4, r7, lr}
 80051f4:	b085      	sub	sp, #20
 80051f6:	af02      	add	r7, sp, #8
 80051f8:	6078      	str	r0, [r7, #4]
 80051fa:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d011      	beq.n	8005228 <osMessageCreate+0x36>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	68db      	ldr	r3, [r3, #12]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d00d      	beq.n	8005228 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6818      	ldr	r0, [r3, #0]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6859      	ldr	r1, [r3, #4]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	689a      	ldr	r2, [r3, #8]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	2400      	movs	r4, #0
 800521e:	9400      	str	r4, [sp, #0]
 8005220:	f000 f9dc 	bl	80055dc <xQueueGenericCreateStatic>
 8005224:	4603      	mov	r3, r0
 8005226:	e008      	b.n	800523a <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6818      	ldr	r0, [r3, #0]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	4619      	mov	r1, r3
 8005234:	f000 fa49 	bl	80056ca <xQueueGenericCreate>
 8005238:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800523a:	4618      	mov	r0, r3
 800523c:	370c      	adds	r7, #12
 800523e:	46bd      	mov	sp, r7
 8005240:	bd90      	pop	{r4, r7, pc}
	...

08005244 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8005250:	2300      	movs	r3, #0
 8005252:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d101      	bne.n	8005262 <osMessagePut+0x1e>
    ticks = 1;
 800525e:	2301      	movs	r3, #1
 8005260:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8005262:	f7ff ff1c 	bl	800509e <inHandlerMode>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d018      	beq.n	800529e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800526c:	f107 0210 	add.w	r2, r7, #16
 8005270:	f107 0108 	add.w	r1, r7, #8
 8005274:	2300      	movs	r3, #0
 8005276:	68f8      	ldr	r0, [r7, #12]
 8005278:	f000 fb82 	bl	8005980 <xQueueGenericSendFromISR>
 800527c:	4603      	mov	r3, r0
 800527e:	2b01      	cmp	r3, #1
 8005280:	d001      	beq.n	8005286 <osMessagePut+0x42>
      return osErrorOS;
 8005282:	23ff      	movs	r3, #255	; 0xff
 8005284:	e018      	b.n	80052b8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d014      	beq.n	80052b6 <osMessagePut+0x72>
 800528c:	4b0c      	ldr	r3, [pc, #48]	; (80052c0 <osMessagePut+0x7c>)
 800528e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005292:	601a      	str	r2, [r3, #0]
 8005294:	f3bf 8f4f 	dsb	sy
 8005298:	f3bf 8f6f 	isb	sy
 800529c:	e00b      	b.n	80052b6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800529e:	f107 0108 	add.w	r1, r7, #8
 80052a2:	2300      	movs	r3, #0
 80052a4:	697a      	ldr	r2, [r7, #20]
 80052a6:	68f8      	ldr	r0, [r7, #12]
 80052a8:	f000 fa6c 	bl	8005784 <xQueueGenericSend>
 80052ac:	4603      	mov	r3, r0
 80052ae:	2b01      	cmp	r3, #1
 80052b0:	d001      	beq.n	80052b6 <osMessagePut+0x72>
      return osErrorOS;
 80052b2:	23ff      	movs	r3, #255	; 0xff
 80052b4:	e000      	b.n	80052b8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80052b6:	2300      	movs	r3, #0
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3718      	adds	r7, #24
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	e000ed04 	.word	0xe000ed04

080052c4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80052c4:	b590      	push	{r4, r7, lr}
 80052c6:	b08b      	sub	sp, #44	; 0x2c
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80052d4:	2300      	movs	r3, #0
 80052d6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d10a      	bne.n	80052f4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80052de:	2380      	movs	r3, #128	; 0x80
 80052e0:	617b      	str	r3, [r7, #20]
    return event;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	461c      	mov	r4, r3
 80052e6:	f107 0314 	add.w	r3, r7, #20
 80052ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80052ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80052f2:	e054      	b.n	800539e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80052f4:	2300      	movs	r3, #0
 80052f6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80052f8:	2300      	movs	r3, #0
 80052fa:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005302:	d103      	bne.n	800530c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8005304:	f04f 33ff 	mov.w	r3, #4294967295
 8005308:	627b      	str	r3, [r7, #36]	; 0x24
 800530a:	e009      	b.n	8005320 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d006      	beq.n	8005320 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8005316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005318:	2b00      	cmp	r3, #0
 800531a:	d101      	bne.n	8005320 <osMessageGet+0x5c>
      ticks = 1;
 800531c:	2301      	movs	r3, #1
 800531e:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8005320:	f7ff febd 	bl	800509e <inHandlerMode>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d01c      	beq.n	8005364 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800532a:	f107 0220 	add.w	r2, r7, #32
 800532e:	f107 0314 	add.w	r3, r7, #20
 8005332:	3304      	adds	r3, #4
 8005334:	4619      	mov	r1, r3
 8005336:	68b8      	ldr	r0, [r7, #8]
 8005338:	f000 fda6 	bl	8005e88 <xQueueReceiveFromISR>
 800533c:	4603      	mov	r3, r0
 800533e:	2b01      	cmp	r3, #1
 8005340:	d102      	bne.n	8005348 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8005342:	2310      	movs	r3, #16
 8005344:	617b      	str	r3, [r7, #20]
 8005346:	e001      	b.n	800534c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8005348:	2300      	movs	r3, #0
 800534a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800534c:	6a3b      	ldr	r3, [r7, #32]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d01d      	beq.n	800538e <osMessageGet+0xca>
 8005352:	4b15      	ldr	r3, [pc, #84]	; (80053a8 <osMessageGet+0xe4>)
 8005354:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005358:	601a      	str	r2, [r3, #0]
 800535a:	f3bf 8f4f 	dsb	sy
 800535e:	f3bf 8f6f 	isb	sy
 8005362:	e014      	b.n	800538e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8005364:	f107 0314 	add.w	r3, r7, #20
 8005368:	3304      	adds	r3, #4
 800536a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800536c:	4619      	mov	r1, r3
 800536e:	68b8      	ldr	r0, [r7, #8]
 8005370:	f000 fb9e 	bl	8005ab0 <xQueueReceive>
 8005374:	4603      	mov	r3, r0
 8005376:	2b01      	cmp	r3, #1
 8005378:	d102      	bne.n	8005380 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800537a:	2310      	movs	r3, #16
 800537c:	617b      	str	r3, [r7, #20]
 800537e:	e006      	b.n	800538e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8005380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005382:	2b00      	cmp	r3, #0
 8005384:	d101      	bne.n	800538a <osMessageGet+0xc6>
 8005386:	2300      	movs	r3, #0
 8005388:	e000      	b.n	800538c <osMessageGet+0xc8>
 800538a:	2340      	movs	r3, #64	; 0x40
 800538c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	461c      	mov	r4, r3
 8005392:	f107 0314 	add.w	r3, r7, #20
 8005396:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800539a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800539e:	68f8      	ldr	r0, [r7, #12]
 80053a0:	372c      	adds	r7, #44	; 0x2c
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd90      	pop	{r4, r7, pc}
 80053a6:	bf00      	nop
 80053a8:	e000ed04 	.word	0xe000ed04

080053ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f103 0208 	add.w	r2, r3, #8
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f04f 32ff 	mov.w	r2, #4294967295
 80053c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f103 0208 	add.w	r2, r3, #8
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f103 0208 	add.w	r2, r3, #8
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bc80      	pop	{r7}
 80053e8:	4770      	bx	lr

080053ea <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80053ea:	b480      	push	{r7}
 80053ec:	b083      	sub	sp, #12
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80053f8:	bf00      	nop
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bc80      	pop	{r7}
 8005400:	4770      	bx	lr

08005402 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005402:	b480      	push	{r7}
 8005404:	b085      	sub	sp, #20
 8005406:	af00      	add	r7, sp, #0
 8005408:	6078      	str	r0, [r7, #4]
 800540a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	689a      	ldr	r2, [r3, #8]
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	683a      	ldr	r2, [r7, #0]
 8005426:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	683a      	ldr	r2, [r7, #0]
 800542c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	1c5a      	adds	r2, r3, #1
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	601a      	str	r2, [r3, #0]
}
 800543e:	bf00      	nop
 8005440:	3714      	adds	r7, #20
 8005442:	46bd      	mov	sp, r7
 8005444:	bc80      	pop	{r7}
 8005446:	4770      	bx	lr

08005448 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800545e:	d103      	bne.n	8005468 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	691b      	ldr	r3, [r3, #16]
 8005464:	60fb      	str	r3, [r7, #12]
 8005466:	e00c      	b.n	8005482 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	3308      	adds	r3, #8
 800546c:	60fb      	str	r3, [r7, #12]
 800546e:	e002      	b.n	8005476 <vListInsert+0x2e>
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	60fb      	str	r3, [r7, #12]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	68ba      	ldr	r2, [r7, #8]
 800547e:	429a      	cmp	r2, r3
 8005480:	d2f6      	bcs.n	8005470 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	685a      	ldr	r2, [r3, #4]
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	683a      	ldr	r2, [r7, #0]
 8005490:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	683a      	ldr	r2, [r7, #0]
 800549c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	1c5a      	adds	r2, r3, #1
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	601a      	str	r2, [r3, #0]
}
 80054ae:	bf00      	nop
 80054b0:	3714      	adds	r7, #20
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bc80      	pop	{r7}
 80054b6:	4770      	bx	lr

080054b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80054b8:	b480      	push	{r7}
 80054ba:	b085      	sub	sp, #20
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	691b      	ldr	r3, [r3, #16]
 80054c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	6892      	ldr	r2, [r2, #8]
 80054ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	6852      	ldr	r2, [r2, #4]
 80054d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d103      	bne.n	80054ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	689a      	ldr	r2, [r3, #8]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	1e5a      	subs	r2, r3, #1
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
}
 8005500:	4618      	mov	r0, r3
 8005502:	3714      	adds	r7, #20
 8005504:	46bd      	mov	sp, r7
 8005506:	bc80      	pop	{r7}
 8005508:	4770      	bx	lr
	...

0800550c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d10a      	bne.n	8005536 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005524:	f383 8811 	msr	BASEPRI, r3
 8005528:	f3bf 8f6f 	isb	sy
 800552c:	f3bf 8f4f 	dsb	sy
 8005530:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005532:	bf00      	nop
 8005534:	e7fe      	b.n	8005534 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005536:	f001 ffd9 	bl	80074ec <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005542:	68f9      	ldr	r1, [r7, #12]
 8005544:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005546:	fb01 f303 	mul.w	r3, r1, r3
 800554a:	441a      	add	r2, r3
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2200      	movs	r2, #0
 8005554:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005566:	3b01      	subs	r3, #1
 8005568:	68f9      	ldr	r1, [r7, #12]
 800556a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800556c:	fb01 f303 	mul.w	r3, r1, r3
 8005570:	441a      	add	r2, r3
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	22ff      	movs	r2, #255	; 0xff
 800557a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	22ff      	movs	r2, #255	; 0xff
 8005582:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d114      	bne.n	80055b6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	691b      	ldr	r3, [r3, #16]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d01a      	beq.n	80055ca <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	3310      	adds	r3, #16
 8005598:	4618      	mov	r0, r3
 800559a:	f001 fab3 	bl	8006b04 <xTaskRemoveFromEventList>
 800559e:	4603      	mov	r3, r0
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d012      	beq.n	80055ca <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80055a4:	4b0c      	ldr	r3, [pc, #48]	; (80055d8 <xQueueGenericReset+0xcc>)
 80055a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055aa:	601a      	str	r2, [r3, #0]
 80055ac:	f3bf 8f4f 	dsb	sy
 80055b0:	f3bf 8f6f 	isb	sy
 80055b4:	e009      	b.n	80055ca <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	3310      	adds	r3, #16
 80055ba:	4618      	mov	r0, r3
 80055bc:	f7ff fef6 	bl	80053ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	3324      	adds	r3, #36	; 0x24
 80055c4:	4618      	mov	r0, r3
 80055c6:	f7ff fef1 	bl	80053ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80055ca:	f001 ffbf 	bl	800754c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80055ce:	2301      	movs	r3, #1
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3710      	adds	r7, #16
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	e000ed04 	.word	0xe000ed04

080055dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b08e      	sub	sp, #56	; 0x38
 80055e0:	af02      	add	r7, sp, #8
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	607a      	str	r2, [r7, #4]
 80055e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d10a      	bne.n	8005606 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80055f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f4:	f383 8811 	msr	BASEPRI, r3
 80055f8:	f3bf 8f6f 	isb	sy
 80055fc:	f3bf 8f4f 	dsb	sy
 8005600:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005602:	bf00      	nop
 8005604:	e7fe      	b.n	8005604 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d10a      	bne.n	8005622 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800560c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005610:	f383 8811 	msr	BASEPRI, r3
 8005614:	f3bf 8f6f 	isb	sy
 8005618:	f3bf 8f4f 	dsb	sy
 800561c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800561e:	bf00      	nop
 8005620:	e7fe      	b.n	8005620 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d002      	beq.n	800562e <xQueueGenericCreateStatic+0x52>
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d001      	beq.n	8005632 <xQueueGenericCreateStatic+0x56>
 800562e:	2301      	movs	r3, #1
 8005630:	e000      	b.n	8005634 <xQueueGenericCreateStatic+0x58>
 8005632:	2300      	movs	r3, #0
 8005634:	2b00      	cmp	r3, #0
 8005636:	d10a      	bne.n	800564e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800563c:	f383 8811 	msr	BASEPRI, r3
 8005640:	f3bf 8f6f 	isb	sy
 8005644:	f3bf 8f4f 	dsb	sy
 8005648:	623b      	str	r3, [r7, #32]
}
 800564a:	bf00      	nop
 800564c:	e7fe      	b.n	800564c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d102      	bne.n	800565a <xQueueGenericCreateStatic+0x7e>
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d101      	bne.n	800565e <xQueueGenericCreateStatic+0x82>
 800565a:	2301      	movs	r3, #1
 800565c:	e000      	b.n	8005660 <xQueueGenericCreateStatic+0x84>
 800565e:	2300      	movs	r3, #0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d10a      	bne.n	800567a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005668:	f383 8811 	msr	BASEPRI, r3
 800566c:	f3bf 8f6f 	isb	sy
 8005670:	f3bf 8f4f 	dsb	sy
 8005674:	61fb      	str	r3, [r7, #28]
}
 8005676:	bf00      	nop
 8005678:	e7fe      	b.n	8005678 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800567a:	2348      	movs	r3, #72	; 0x48
 800567c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	2b48      	cmp	r3, #72	; 0x48
 8005682:	d00a      	beq.n	800569a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005688:	f383 8811 	msr	BASEPRI, r3
 800568c:	f3bf 8f6f 	isb	sy
 8005690:	f3bf 8f4f 	dsb	sy
 8005694:	61bb      	str	r3, [r7, #24]
}
 8005696:	bf00      	nop
 8005698:	e7fe      	b.n	8005698 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800569e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d00d      	beq.n	80056c0 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80056a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80056ac:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80056b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056b2:	9300      	str	r3, [sp, #0]
 80056b4:	4613      	mov	r3, r2
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	68b9      	ldr	r1, [r7, #8]
 80056ba:	68f8      	ldr	r0, [r7, #12]
 80056bc:	f000 f843 	bl	8005746 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80056c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3730      	adds	r7, #48	; 0x30
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}

080056ca <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80056ca:	b580      	push	{r7, lr}
 80056cc:	b08a      	sub	sp, #40	; 0x28
 80056ce:	af02      	add	r7, sp, #8
 80056d0:	60f8      	str	r0, [r7, #12]
 80056d2:	60b9      	str	r1, [r7, #8]
 80056d4:	4613      	mov	r3, r2
 80056d6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d10a      	bne.n	80056f4 <xQueueGenericCreate+0x2a>
	__asm volatile
 80056de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056e2:	f383 8811 	msr	BASEPRI, r3
 80056e6:	f3bf 8f6f 	isb	sy
 80056ea:	f3bf 8f4f 	dsb	sy
 80056ee:	613b      	str	r3, [r7, #16]
}
 80056f0:	bf00      	nop
 80056f2:	e7fe      	b.n	80056f2 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d102      	bne.n	8005700 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80056fa:	2300      	movs	r3, #0
 80056fc:	61fb      	str	r3, [r7, #28]
 80056fe:	e004      	b.n	800570a <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	fb02 f303 	mul.w	r3, r2, r3
 8005708:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800570a:	69fb      	ldr	r3, [r7, #28]
 800570c:	3348      	adds	r3, #72	; 0x48
 800570e:	4618      	mov	r0, r3
 8005710:	f001 ffec 	bl	80076ec <pvPortMalloc>
 8005714:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00f      	beq.n	800573c <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	3348      	adds	r3, #72	; 0x48
 8005720:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	2200      	movs	r2, #0
 8005726:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800572a:	79fa      	ldrb	r2, [r7, #7]
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	9300      	str	r3, [sp, #0]
 8005730:	4613      	mov	r3, r2
 8005732:	697a      	ldr	r2, [r7, #20]
 8005734:	68b9      	ldr	r1, [r7, #8]
 8005736:	68f8      	ldr	r0, [r7, #12]
 8005738:	f000 f805 	bl	8005746 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800573c:	69bb      	ldr	r3, [r7, #24]
	}
 800573e:	4618      	mov	r0, r3
 8005740:	3720      	adds	r7, #32
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}

08005746 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005746:	b580      	push	{r7, lr}
 8005748:	b084      	sub	sp, #16
 800574a:	af00      	add	r7, sp, #0
 800574c:	60f8      	str	r0, [r7, #12]
 800574e:	60b9      	str	r1, [r7, #8]
 8005750:	607a      	str	r2, [r7, #4]
 8005752:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d103      	bne.n	8005762 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800575a:	69bb      	ldr	r3, [r7, #24]
 800575c:	69ba      	ldr	r2, [r7, #24]
 800575e:	601a      	str	r2, [r3, #0]
 8005760:	e002      	b.n	8005768 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005762:	69bb      	ldr	r3, [r7, #24]
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	68fa      	ldr	r2, [r7, #12]
 800576c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	68ba      	ldr	r2, [r7, #8]
 8005772:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005774:	2101      	movs	r1, #1
 8005776:	69b8      	ldr	r0, [r7, #24]
 8005778:	f7ff fec8 	bl	800550c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800577c:	bf00      	nop
 800577e:	3710      	adds	r7, #16
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}

08005784 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b08e      	sub	sp, #56	; 0x38
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	607a      	str	r2, [r7, #4]
 8005790:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005792:	2300      	movs	r3, #0
 8005794:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800579a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800579c:	2b00      	cmp	r3, #0
 800579e:	d10a      	bne.n	80057b6 <xQueueGenericSend+0x32>
	__asm volatile
 80057a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057a4:	f383 8811 	msr	BASEPRI, r3
 80057a8:	f3bf 8f6f 	isb	sy
 80057ac:	f3bf 8f4f 	dsb	sy
 80057b0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80057b2:	bf00      	nop
 80057b4:	e7fe      	b.n	80057b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d103      	bne.n	80057c4 <xQueueGenericSend+0x40>
 80057bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d101      	bne.n	80057c8 <xQueueGenericSend+0x44>
 80057c4:	2301      	movs	r3, #1
 80057c6:	e000      	b.n	80057ca <xQueueGenericSend+0x46>
 80057c8:	2300      	movs	r3, #0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10a      	bne.n	80057e4 <xQueueGenericSend+0x60>
	__asm volatile
 80057ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057d2:	f383 8811 	msr	BASEPRI, r3
 80057d6:	f3bf 8f6f 	isb	sy
 80057da:	f3bf 8f4f 	dsb	sy
 80057de:	627b      	str	r3, [r7, #36]	; 0x24
}
 80057e0:	bf00      	nop
 80057e2:	e7fe      	b.n	80057e2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	d103      	bne.n	80057f2 <xQueueGenericSend+0x6e>
 80057ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d101      	bne.n	80057f6 <xQueueGenericSend+0x72>
 80057f2:	2301      	movs	r3, #1
 80057f4:	e000      	b.n	80057f8 <xQueueGenericSend+0x74>
 80057f6:	2300      	movs	r3, #0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d10a      	bne.n	8005812 <xQueueGenericSend+0x8e>
	__asm volatile
 80057fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005800:	f383 8811 	msr	BASEPRI, r3
 8005804:	f3bf 8f6f 	isb	sy
 8005808:	f3bf 8f4f 	dsb	sy
 800580c:	623b      	str	r3, [r7, #32]
}
 800580e:	bf00      	nop
 8005810:	e7fe      	b.n	8005810 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005812:	f001 fb37 	bl	8006e84 <xTaskGetSchedulerState>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d102      	bne.n	8005822 <xQueueGenericSend+0x9e>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d101      	bne.n	8005826 <xQueueGenericSend+0xa2>
 8005822:	2301      	movs	r3, #1
 8005824:	e000      	b.n	8005828 <xQueueGenericSend+0xa4>
 8005826:	2300      	movs	r3, #0
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10a      	bne.n	8005842 <xQueueGenericSend+0xbe>
	__asm volatile
 800582c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005830:	f383 8811 	msr	BASEPRI, r3
 8005834:	f3bf 8f6f 	isb	sy
 8005838:	f3bf 8f4f 	dsb	sy
 800583c:	61fb      	str	r3, [r7, #28]
}
 800583e:	bf00      	nop
 8005840:	e7fe      	b.n	8005840 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005842:	f001 fe53 	bl	80074ec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005848:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800584a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800584c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800584e:	429a      	cmp	r2, r3
 8005850:	d302      	bcc.n	8005858 <xQueueGenericSend+0xd4>
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	2b02      	cmp	r3, #2
 8005856:	d129      	bne.n	80058ac <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005858:	683a      	ldr	r2, [r7, #0]
 800585a:	68b9      	ldr	r1, [r7, #8]
 800585c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800585e:	f000 fbaa 	bl	8005fb6 <prvCopyDataToQueue>
 8005862:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005868:	2b00      	cmp	r3, #0
 800586a:	d010      	beq.n	800588e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800586c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800586e:	3324      	adds	r3, #36	; 0x24
 8005870:	4618      	mov	r0, r3
 8005872:	f001 f947 	bl	8006b04 <xTaskRemoveFromEventList>
 8005876:	4603      	mov	r3, r0
 8005878:	2b00      	cmp	r3, #0
 800587a:	d013      	beq.n	80058a4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800587c:	4b3f      	ldr	r3, [pc, #252]	; (800597c <xQueueGenericSend+0x1f8>)
 800587e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005882:	601a      	str	r2, [r3, #0]
 8005884:	f3bf 8f4f 	dsb	sy
 8005888:	f3bf 8f6f 	isb	sy
 800588c:	e00a      	b.n	80058a4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800588e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005890:	2b00      	cmp	r3, #0
 8005892:	d007      	beq.n	80058a4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005894:	4b39      	ldr	r3, [pc, #228]	; (800597c <xQueueGenericSend+0x1f8>)
 8005896:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800589a:	601a      	str	r2, [r3, #0]
 800589c:	f3bf 8f4f 	dsb	sy
 80058a0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80058a4:	f001 fe52 	bl	800754c <vPortExitCritical>
				return pdPASS;
 80058a8:	2301      	movs	r3, #1
 80058aa:	e063      	b.n	8005974 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d103      	bne.n	80058ba <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80058b2:	f001 fe4b 	bl	800754c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80058b6:	2300      	movs	r3, #0
 80058b8:	e05c      	b.n	8005974 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80058ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d106      	bne.n	80058ce <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80058c0:	f107 0314 	add.w	r3, r7, #20
 80058c4:	4618      	mov	r0, r3
 80058c6:	f001 f97f 	bl	8006bc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80058ca:	2301      	movs	r3, #1
 80058cc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80058ce:	f001 fe3d 	bl	800754c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80058d2:	f000 ff31 	bl	8006738 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80058d6:	f001 fe09 	bl	80074ec <vPortEnterCritical>
 80058da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80058e0:	b25b      	sxtb	r3, r3
 80058e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e6:	d103      	bne.n	80058f0 <xQueueGenericSend+0x16c>
 80058e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ea:	2200      	movs	r2, #0
 80058ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058f6:	b25b      	sxtb	r3, r3
 80058f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058fc:	d103      	bne.n	8005906 <xQueueGenericSend+0x182>
 80058fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005900:	2200      	movs	r2, #0
 8005902:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005906:	f001 fe21 	bl	800754c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800590a:	1d3a      	adds	r2, r7, #4
 800590c:	f107 0314 	add.w	r3, r7, #20
 8005910:	4611      	mov	r1, r2
 8005912:	4618      	mov	r0, r3
 8005914:	f001 f96e 	bl	8006bf4 <xTaskCheckForTimeOut>
 8005918:	4603      	mov	r3, r0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d124      	bne.n	8005968 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800591e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005920:	f000 fc41 	bl	80061a6 <prvIsQueueFull>
 8005924:	4603      	mov	r3, r0
 8005926:	2b00      	cmp	r3, #0
 8005928:	d018      	beq.n	800595c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800592a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800592c:	3310      	adds	r3, #16
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	4611      	mov	r1, r2
 8005932:	4618      	mov	r0, r3
 8005934:	f001 f8c2 	bl	8006abc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005938:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800593a:	f000 fbcc 	bl	80060d6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800593e:	f000 ff09 	bl	8006754 <xTaskResumeAll>
 8005942:	4603      	mov	r3, r0
 8005944:	2b00      	cmp	r3, #0
 8005946:	f47f af7c 	bne.w	8005842 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800594a:	4b0c      	ldr	r3, [pc, #48]	; (800597c <xQueueGenericSend+0x1f8>)
 800594c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005950:	601a      	str	r2, [r3, #0]
 8005952:	f3bf 8f4f 	dsb	sy
 8005956:	f3bf 8f6f 	isb	sy
 800595a:	e772      	b.n	8005842 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800595c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800595e:	f000 fbba 	bl	80060d6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005962:	f000 fef7 	bl	8006754 <xTaskResumeAll>
 8005966:	e76c      	b.n	8005842 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005968:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800596a:	f000 fbb4 	bl	80060d6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800596e:	f000 fef1 	bl	8006754 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005972:	2300      	movs	r3, #0
		}
	}
}
 8005974:	4618      	mov	r0, r3
 8005976:	3738      	adds	r7, #56	; 0x38
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}
 800597c:	e000ed04 	.word	0xe000ed04

08005980 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b08e      	sub	sp, #56	; 0x38
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	607a      	str	r2, [r7, #4]
 800598c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005994:	2b00      	cmp	r3, #0
 8005996:	d10a      	bne.n	80059ae <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800599c:	f383 8811 	msr	BASEPRI, r3
 80059a0:	f3bf 8f6f 	isb	sy
 80059a4:	f3bf 8f4f 	dsb	sy
 80059a8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80059aa:	bf00      	nop
 80059ac:	e7fe      	b.n	80059ac <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d103      	bne.n	80059bc <xQueueGenericSendFromISR+0x3c>
 80059b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d101      	bne.n	80059c0 <xQueueGenericSendFromISR+0x40>
 80059bc:	2301      	movs	r3, #1
 80059be:	e000      	b.n	80059c2 <xQueueGenericSendFromISR+0x42>
 80059c0:	2300      	movs	r3, #0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10a      	bne.n	80059dc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80059c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ca:	f383 8811 	msr	BASEPRI, r3
 80059ce:	f3bf 8f6f 	isb	sy
 80059d2:	f3bf 8f4f 	dsb	sy
 80059d6:	623b      	str	r3, [r7, #32]
}
 80059d8:	bf00      	nop
 80059da:	e7fe      	b.n	80059da <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	2b02      	cmp	r3, #2
 80059e0:	d103      	bne.n	80059ea <xQueueGenericSendFromISR+0x6a>
 80059e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d101      	bne.n	80059ee <xQueueGenericSendFromISR+0x6e>
 80059ea:	2301      	movs	r3, #1
 80059ec:	e000      	b.n	80059f0 <xQueueGenericSendFromISR+0x70>
 80059ee:	2300      	movs	r3, #0
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d10a      	bne.n	8005a0a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80059f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059f8:	f383 8811 	msr	BASEPRI, r3
 80059fc:	f3bf 8f6f 	isb	sy
 8005a00:	f3bf 8f4f 	dsb	sy
 8005a04:	61fb      	str	r3, [r7, #28]
}
 8005a06:	bf00      	nop
 8005a08:	e7fe      	b.n	8005a08 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005a0a:	f001 fe31 	bl	8007670 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005a0e:	f3ef 8211 	mrs	r2, BASEPRI
 8005a12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a16:	f383 8811 	msr	BASEPRI, r3
 8005a1a:	f3bf 8f6f 	isb	sy
 8005a1e:	f3bf 8f4f 	dsb	sy
 8005a22:	61ba      	str	r2, [r7, #24]
 8005a24:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005a26:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005a28:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d302      	bcc.n	8005a3c <xQueueGenericSendFromISR+0xbc>
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d12c      	bne.n	8005a96 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005a42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005a46:	683a      	ldr	r2, [r7, #0]
 8005a48:	68b9      	ldr	r1, [r7, #8]
 8005a4a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005a4c:	f000 fab3 	bl	8005fb6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005a50:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8005a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a58:	d112      	bne.n	8005a80 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d016      	beq.n	8005a90 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a64:	3324      	adds	r3, #36	; 0x24
 8005a66:	4618      	mov	r0, r3
 8005a68:	f001 f84c 	bl	8006b04 <xTaskRemoveFromEventList>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d00e      	beq.n	8005a90 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d00b      	beq.n	8005a90 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	601a      	str	r2, [r3, #0]
 8005a7e:	e007      	b.n	8005a90 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005a80:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005a84:	3301      	adds	r3, #1
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	b25a      	sxtb	r2, r3
 8005a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005a90:	2301      	movs	r3, #1
 8005a92:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8005a94:	e001      	b.n	8005a9a <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005a96:	2300      	movs	r3, #0
 8005a98:	637b      	str	r3, [r7, #52]	; 0x34
 8005a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a9c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005aa4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005aa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3738      	adds	r7, #56	; 0x38
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b08c      	sub	sp, #48	; 0x30
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	60b9      	str	r1, [r7, #8]
 8005aba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005abc:	2300      	movs	r3, #0
 8005abe:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d10a      	bne.n	8005ae0 <xQueueReceive+0x30>
	__asm volatile
 8005aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ace:	f383 8811 	msr	BASEPRI, r3
 8005ad2:	f3bf 8f6f 	isb	sy
 8005ad6:	f3bf 8f4f 	dsb	sy
 8005ada:	623b      	str	r3, [r7, #32]
}
 8005adc:	bf00      	nop
 8005ade:	e7fe      	b.n	8005ade <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d103      	bne.n	8005aee <xQueueReceive+0x3e>
 8005ae6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d101      	bne.n	8005af2 <xQueueReceive+0x42>
 8005aee:	2301      	movs	r3, #1
 8005af0:	e000      	b.n	8005af4 <xQueueReceive+0x44>
 8005af2:	2300      	movs	r3, #0
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d10a      	bne.n	8005b0e <xQueueReceive+0x5e>
	__asm volatile
 8005af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005afc:	f383 8811 	msr	BASEPRI, r3
 8005b00:	f3bf 8f6f 	isb	sy
 8005b04:	f3bf 8f4f 	dsb	sy
 8005b08:	61fb      	str	r3, [r7, #28]
}
 8005b0a:	bf00      	nop
 8005b0c:	e7fe      	b.n	8005b0c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005b0e:	f001 f9b9 	bl	8006e84 <xTaskGetSchedulerState>
 8005b12:	4603      	mov	r3, r0
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d102      	bne.n	8005b1e <xQueueReceive+0x6e>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d101      	bne.n	8005b22 <xQueueReceive+0x72>
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e000      	b.n	8005b24 <xQueueReceive+0x74>
 8005b22:	2300      	movs	r3, #0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d10a      	bne.n	8005b3e <xQueueReceive+0x8e>
	__asm volatile
 8005b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b2c:	f383 8811 	msr	BASEPRI, r3
 8005b30:	f3bf 8f6f 	isb	sy
 8005b34:	f3bf 8f4f 	dsb	sy
 8005b38:	61bb      	str	r3, [r7, #24]
}
 8005b3a:	bf00      	nop
 8005b3c:	e7fe      	b.n	8005b3c <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005b3e:	f001 fcd5 	bl	80074ec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b46:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d01f      	beq.n	8005b8e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005b4e:	68b9      	ldr	r1, [r7, #8]
 8005b50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b52:	f000 fa9a 	bl	800608a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b58:	1e5a      	subs	r2, r3, #1
 8005b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b5c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d00f      	beq.n	8005b86 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b68:	3310      	adds	r3, #16
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f000 ffca 	bl	8006b04 <xTaskRemoveFromEventList>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d007      	beq.n	8005b86 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005b76:	4b3d      	ldr	r3, [pc, #244]	; (8005c6c <xQueueReceive+0x1bc>)
 8005b78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b7c:	601a      	str	r2, [r3, #0]
 8005b7e:	f3bf 8f4f 	dsb	sy
 8005b82:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005b86:	f001 fce1 	bl	800754c <vPortExitCritical>
				return pdPASS;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e069      	b.n	8005c62 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d103      	bne.n	8005b9c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005b94:	f001 fcda 	bl	800754c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	e062      	b.n	8005c62 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d106      	bne.n	8005bb0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005ba2:	f107 0310 	add.w	r3, r7, #16
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f001 f80e 	bl	8006bc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005bac:	2301      	movs	r3, #1
 8005bae:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005bb0:	f001 fccc 	bl	800754c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005bb4:	f000 fdc0 	bl	8006738 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005bb8:	f001 fc98 	bl	80074ec <vPortEnterCritical>
 8005bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bbe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005bc2:	b25b      	sxtb	r3, r3
 8005bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc8:	d103      	bne.n	8005bd2 <xQueueReceive+0x122>
 8005bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bd4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005bd8:	b25b      	sxtb	r3, r3
 8005bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bde:	d103      	bne.n	8005be8 <xQueueReceive+0x138>
 8005be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005be2:	2200      	movs	r2, #0
 8005be4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005be8:	f001 fcb0 	bl	800754c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005bec:	1d3a      	adds	r2, r7, #4
 8005bee:	f107 0310 	add.w	r3, r7, #16
 8005bf2:	4611      	mov	r1, r2
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f000 fffd 	bl	8006bf4 <xTaskCheckForTimeOut>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d123      	bne.n	8005c48 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005c00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c02:	f000 faba 	bl	800617a <prvIsQueueEmpty>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d017      	beq.n	8005c3c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c0e:	3324      	adds	r3, #36	; 0x24
 8005c10:	687a      	ldr	r2, [r7, #4]
 8005c12:	4611      	mov	r1, r2
 8005c14:	4618      	mov	r0, r3
 8005c16:	f000 ff51 	bl	8006abc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005c1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c1c:	f000 fa5b 	bl	80060d6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005c20:	f000 fd98 	bl	8006754 <xTaskResumeAll>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d189      	bne.n	8005b3e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005c2a:	4b10      	ldr	r3, [pc, #64]	; (8005c6c <xQueueReceive+0x1bc>)
 8005c2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c30:	601a      	str	r2, [r3, #0]
 8005c32:	f3bf 8f4f 	dsb	sy
 8005c36:	f3bf 8f6f 	isb	sy
 8005c3a:	e780      	b.n	8005b3e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005c3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c3e:	f000 fa4a 	bl	80060d6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005c42:	f000 fd87 	bl	8006754 <xTaskResumeAll>
 8005c46:	e77a      	b.n	8005b3e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005c48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c4a:	f000 fa44 	bl	80060d6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005c4e:	f000 fd81 	bl	8006754 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005c52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c54:	f000 fa91 	bl	800617a <prvIsQueueEmpty>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	f43f af6f 	beq.w	8005b3e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005c60:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3730      	adds	r7, #48	; 0x30
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	e000ed04 	.word	0xe000ed04

08005c70 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b08e      	sub	sp, #56	; 0x38
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005c82:	2300      	movs	r3, #0
 8005c84:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005c86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d10a      	bne.n	8005ca2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8005c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c90:	f383 8811 	msr	BASEPRI, r3
 8005c94:	f3bf 8f6f 	isb	sy
 8005c98:	f3bf 8f4f 	dsb	sy
 8005c9c:	623b      	str	r3, [r7, #32]
}
 8005c9e:	bf00      	nop
 8005ca0:	e7fe      	b.n	8005ca0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d00a      	beq.n	8005cc0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8005caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cae:	f383 8811 	msr	BASEPRI, r3
 8005cb2:	f3bf 8f6f 	isb	sy
 8005cb6:	f3bf 8f4f 	dsb	sy
 8005cba:	61fb      	str	r3, [r7, #28]
}
 8005cbc:	bf00      	nop
 8005cbe:	e7fe      	b.n	8005cbe <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005cc0:	f001 f8e0 	bl	8006e84 <xTaskGetSchedulerState>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d102      	bne.n	8005cd0 <xQueueSemaphoreTake+0x60>
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d101      	bne.n	8005cd4 <xQueueSemaphoreTake+0x64>
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e000      	b.n	8005cd6 <xQueueSemaphoreTake+0x66>
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d10a      	bne.n	8005cf0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8005cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cde:	f383 8811 	msr	BASEPRI, r3
 8005ce2:	f3bf 8f6f 	isb	sy
 8005ce6:	f3bf 8f4f 	dsb	sy
 8005cea:	61bb      	str	r3, [r7, #24]
}
 8005cec:	bf00      	nop
 8005cee:	e7fe      	b.n	8005cee <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005cf0:	f001 fbfc 	bl	80074ec <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005cf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d024      	beq.n	8005d4a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d02:	1e5a      	subs	r2, r3, #1
 8005d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d06:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d104      	bne.n	8005d1a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8005d10:	f001 fa82 	bl	8007218 <pvTaskIncrementMutexHeldCount>
 8005d14:	4602      	mov	r2, r0
 8005d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d18:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00f      	beq.n	8005d42 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d24:	3310      	adds	r3, #16
 8005d26:	4618      	mov	r0, r3
 8005d28:	f000 feec 	bl	8006b04 <xTaskRemoveFromEventList>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d007      	beq.n	8005d42 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005d32:	4b54      	ldr	r3, [pc, #336]	; (8005e84 <xQueueSemaphoreTake+0x214>)
 8005d34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d38:	601a      	str	r2, [r3, #0]
 8005d3a:	f3bf 8f4f 	dsb	sy
 8005d3e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005d42:	f001 fc03 	bl	800754c <vPortExitCritical>
				return pdPASS;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e097      	b.n	8005e7a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d111      	bne.n	8005d74 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d00a      	beq.n	8005d6c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8005d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d5a:	f383 8811 	msr	BASEPRI, r3
 8005d5e:	f3bf 8f6f 	isb	sy
 8005d62:	f3bf 8f4f 	dsb	sy
 8005d66:	617b      	str	r3, [r7, #20]
}
 8005d68:	bf00      	nop
 8005d6a:	e7fe      	b.n	8005d6a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005d6c:	f001 fbee 	bl	800754c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005d70:	2300      	movs	r3, #0
 8005d72:	e082      	b.n	8005e7a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d106      	bne.n	8005d88 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005d7a:	f107 030c 	add.w	r3, r7, #12
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f000 ff22 	bl	8006bc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005d84:	2301      	movs	r3, #1
 8005d86:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005d88:	f001 fbe0 	bl	800754c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005d8c:	f000 fcd4 	bl	8006738 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005d90:	f001 fbac 	bl	80074ec <vPortEnterCritical>
 8005d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d96:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005d9a:	b25b      	sxtb	r3, r3
 8005d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da0:	d103      	bne.n	8005daa <xQueueSemaphoreTake+0x13a>
 8005da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005da4:	2200      	movs	r2, #0
 8005da6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005db0:	b25b      	sxtb	r3, r3
 8005db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005db6:	d103      	bne.n	8005dc0 <xQueueSemaphoreTake+0x150>
 8005db8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005dc0:	f001 fbc4 	bl	800754c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005dc4:	463a      	mov	r2, r7
 8005dc6:	f107 030c 	add.w	r3, r7, #12
 8005dca:	4611      	mov	r1, r2
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f000 ff11 	bl	8006bf4 <xTaskCheckForTimeOut>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d132      	bne.n	8005e3e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005dd8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005dda:	f000 f9ce 	bl	800617a <prvIsQueueEmpty>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d026      	beq.n	8005e32 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d109      	bne.n	8005e00 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8005dec:	f001 fb7e 	bl	80074ec <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8005df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	4618      	mov	r0, r3
 8005df6:	f001 f863 	bl	8006ec0 <xTaskPriorityInherit>
 8005dfa:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8005dfc:	f001 fba6 	bl	800754c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e02:	3324      	adds	r3, #36	; 0x24
 8005e04:	683a      	ldr	r2, [r7, #0]
 8005e06:	4611      	mov	r1, r2
 8005e08:	4618      	mov	r0, r3
 8005e0a:	f000 fe57 	bl	8006abc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005e0e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005e10:	f000 f961 	bl	80060d6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005e14:	f000 fc9e 	bl	8006754 <xTaskResumeAll>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	f47f af68 	bne.w	8005cf0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8005e20:	4b18      	ldr	r3, [pc, #96]	; (8005e84 <xQueueSemaphoreTake+0x214>)
 8005e22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e26:	601a      	str	r2, [r3, #0]
 8005e28:	f3bf 8f4f 	dsb	sy
 8005e2c:	f3bf 8f6f 	isb	sy
 8005e30:	e75e      	b.n	8005cf0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005e32:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005e34:	f000 f94f 	bl	80060d6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005e38:	f000 fc8c 	bl	8006754 <xTaskResumeAll>
 8005e3c:	e758      	b.n	8005cf0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005e3e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005e40:	f000 f949 	bl	80060d6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005e44:	f000 fc86 	bl	8006754 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005e48:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005e4a:	f000 f996 	bl	800617a <prvIsQueueEmpty>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	f43f af4d 	beq.w	8005cf0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d00d      	beq.n	8005e78 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8005e5c:	f001 fb46 	bl	80074ec <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005e60:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005e62:	f000 f891 	bl	8005f88 <prvGetDisinheritPriorityAfterTimeout>
 8005e66:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8005e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f001 f932 	bl	80070d8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005e74:	f001 fb6a 	bl	800754c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005e78:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3738      	adds	r7, #56	; 0x38
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
 8005e82:	bf00      	nop
 8005e84:	e000ed04 	.word	0xe000ed04

08005e88 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b08e      	sub	sp, #56	; 0x38
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d10a      	bne.n	8005eb4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8005e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea2:	f383 8811 	msr	BASEPRI, r3
 8005ea6:	f3bf 8f6f 	isb	sy
 8005eaa:	f3bf 8f4f 	dsb	sy
 8005eae:	623b      	str	r3, [r7, #32]
}
 8005eb0:	bf00      	nop
 8005eb2:	e7fe      	b.n	8005eb2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d103      	bne.n	8005ec2 <xQueueReceiveFromISR+0x3a>
 8005eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d101      	bne.n	8005ec6 <xQueueReceiveFromISR+0x3e>
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e000      	b.n	8005ec8 <xQueueReceiveFromISR+0x40>
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d10a      	bne.n	8005ee2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8005ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ed0:	f383 8811 	msr	BASEPRI, r3
 8005ed4:	f3bf 8f6f 	isb	sy
 8005ed8:	f3bf 8f4f 	dsb	sy
 8005edc:	61fb      	str	r3, [r7, #28]
}
 8005ede:	bf00      	nop
 8005ee0:	e7fe      	b.n	8005ee0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005ee2:	f001 fbc5 	bl	8007670 <vPortValidateInterruptPriority>
	__asm volatile
 8005ee6:	f3ef 8211 	mrs	r2, BASEPRI
 8005eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eee:	f383 8811 	msr	BASEPRI, r3
 8005ef2:	f3bf 8f6f 	isb	sy
 8005ef6:	f3bf 8f4f 	dsb	sy
 8005efa:	61ba      	str	r2, [r7, #24]
 8005efc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005efe:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005f00:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f06:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d02f      	beq.n	8005f6e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f10:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005f14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005f18:	68b9      	ldr	r1, [r7, #8]
 8005f1a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005f1c:	f000 f8b5 	bl	800608a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f22:	1e5a      	subs	r2, r3, #1
 8005f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f26:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005f28:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f30:	d112      	bne.n	8005f58 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f34:	691b      	ldr	r3, [r3, #16]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d016      	beq.n	8005f68 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f3c:	3310      	adds	r3, #16
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f000 fde0 	bl	8006b04 <xTaskRemoveFromEventList>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00e      	beq.n	8005f68 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d00b      	beq.n	8005f68 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	601a      	str	r2, [r3, #0]
 8005f56:	e007      	b.n	8005f68 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005f58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005f5c:	3301      	adds	r3, #1
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	b25a      	sxtb	r2, r3
 8005f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	637b      	str	r3, [r7, #52]	; 0x34
 8005f6c:	e001      	b.n	8005f72 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	637b      	str	r3, [r7, #52]	; 0x34
 8005f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f74:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	f383 8811 	msr	BASEPRI, r3
}
 8005f7c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005f7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	3738      	adds	r7, #56	; 0x38
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bd80      	pop	{r7, pc}

08005f88 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005f88:	b480      	push	{r7}
 8005f8a:	b085      	sub	sp, #20
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d006      	beq.n	8005fa6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f1c3 0307 	rsb	r3, r3, #7
 8005fa2:	60fb      	str	r3, [r7, #12]
 8005fa4:	e001      	b.n	8005faa <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005faa:	68fb      	ldr	r3, [r7, #12]
	}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3714      	adds	r7, #20
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bc80      	pop	{r7}
 8005fb4:	4770      	bx	lr

08005fb6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b086      	sub	sp, #24
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	60f8      	str	r0, [r7, #12]
 8005fbe:	60b9      	str	r1, [r7, #8]
 8005fc0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fca:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10d      	bne.n	8005ff0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d14d      	bne.n	8006078 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f000 fff3 	bl	8006fcc <xTaskPriorityDisinherit>
 8005fe6:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2200      	movs	r2, #0
 8005fec:	605a      	str	r2, [r3, #4]
 8005fee:	e043      	b.n	8006078 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d119      	bne.n	800602a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6898      	ldr	r0, [r3, #8]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ffe:	461a      	mov	r2, r3
 8006000:	68b9      	ldr	r1, [r7, #8]
 8006002:	f001 fd75 	bl	8007af0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	689a      	ldr	r2, [r3, #8]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800600e:	441a      	add	r2, r3
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	689a      	ldr	r2, [r3, #8]
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	429a      	cmp	r2, r3
 800601e:	d32b      	bcc.n	8006078 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	609a      	str	r2, [r3, #8]
 8006028:	e026      	b.n	8006078 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	68d8      	ldr	r0, [r3, #12]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006032:	461a      	mov	r2, r3
 8006034:	68b9      	ldr	r1, [r7, #8]
 8006036:	f001 fd5b 	bl	8007af0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	68da      	ldr	r2, [r3, #12]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006042:	425b      	negs	r3, r3
 8006044:	441a      	add	r2, r3
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	68da      	ldr	r2, [r3, #12]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	429a      	cmp	r2, r3
 8006054:	d207      	bcs.n	8006066 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	685a      	ldr	r2, [r3, #4]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800605e:	425b      	negs	r3, r3
 8006060:	441a      	add	r2, r3
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2b02      	cmp	r3, #2
 800606a:	d105      	bne.n	8006078 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d002      	beq.n	8006078 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	3b01      	subs	r3, #1
 8006076:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	1c5a      	adds	r2, r3, #1
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006080:	697b      	ldr	r3, [r7, #20]
}
 8006082:	4618      	mov	r0, r3
 8006084:	3718      	adds	r7, #24
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}

0800608a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800608a:	b580      	push	{r7, lr}
 800608c:	b082      	sub	sp, #8
 800608e:	af00      	add	r7, sp, #0
 8006090:	6078      	str	r0, [r7, #4]
 8006092:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006098:	2b00      	cmp	r3, #0
 800609a:	d018      	beq.n	80060ce <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	68da      	ldr	r2, [r3, #12]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060a4:	441a      	add	r2, r3
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	68da      	ldr	r2, [r3, #12]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d303      	bcc.n	80060be <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	68d9      	ldr	r1, [r3, #12]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060c6:	461a      	mov	r2, r3
 80060c8:	6838      	ldr	r0, [r7, #0]
 80060ca:	f001 fd11 	bl	8007af0 <memcpy>
	}
}
 80060ce:	bf00      	nop
 80060d0:	3708      	adds	r7, #8
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}

080060d6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80060d6:	b580      	push	{r7, lr}
 80060d8:	b084      	sub	sp, #16
 80060da:	af00      	add	r7, sp, #0
 80060dc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80060de:	f001 fa05 	bl	80074ec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80060e8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80060ea:	e011      	b.n	8006110 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d012      	beq.n	800611a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	3324      	adds	r3, #36	; 0x24
 80060f8:	4618      	mov	r0, r3
 80060fa:	f000 fd03 	bl	8006b04 <xTaskRemoveFromEventList>
 80060fe:	4603      	mov	r3, r0
 8006100:	2b00      	cmp	r3, #0
 8006102:	d001      	beq.n	8006108 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006104:	f000 fdd8 	bl	8006cb8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006108:	7bfb      	ldrb	r3, [r7, #15]
 800610a:	3b01      	subs	r3, #1
 800610c:	b2db      	uxtb	r3, r3
 800610e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006110:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006114:	2b00      	cmp	r3, #0
 8006116:	dce9      	bgt.n	80060ec <prvUnlockQueue+0x16>
 8006118:	e000      	b.n	800611c <prvUnlockQueue+0x46>
					break;
 800611a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	22ff      	movs	r2, #255	; 0xff
 8006120:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006124:	f001 fa12 	bl	800754c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006128:	f001 f9e0 	bl	80074ec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006132:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006134:	e011      	b.n	800615a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d012      	beq.n	8006164 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	3310      	adds	r3, #16
 8006142:	4618      	mov	r0, r3
 8006144:	f000 fcde 	bl	8006b04 <xTaskRemoveFromEventList>
 8006148:	4603      	mov	r3, r0
 800614a:	2b00      	cmp	r3, #0
 800614c:	d001      	beq.n	8006152 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800614e:	f000 fdb3 	bl	8006cb8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006152:	7bbb      	ldrb	r3, [r7, #14]
 8006154:	3b01      	subs	r3, #1
 8006156:	b2db      	uxtb	r3, r3
 8006158:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800615a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800615e:	2b00      	cmp	r3, #0
 8006160:	dce9      	bgt.n	8006136 <prvUnlockQueue+0x60>
 8006162:	e000      	b.n	8006166 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006164:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	22ff      	movs	r2, #255	; 0xff
 800616a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800616e:	f001 f9ed 	bl	800754c <vPortExitCritical>
}
 8006172:	bf00      	nop
 8006174:	3710      	adds	r7, #16
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}

0800617a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800617a:	b580      	push	{r7, lr}
 800617c:	b084      	sub	sp, #16
 800617e:	af00      	add	r7, sp, #0
 8006180:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006182:	f001 f9b3 	bl	80074ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800618a:	2b00      	cmp	r3, #0
 800618c:	d102      	bne.n	8006194 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800618e:	2301      	movs	r3, #1
 8006190:	60fb      	str	r3, [r7, #12]
 8006192:	e001      	b.n	8006198 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006194:	2300      	movs	r3, #0
 8006196:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006198:	f001 f9d8 	bl	800754c <vPortExitCritical>

	return xReturn;
 800619c:	68fb      	ldr	r3, [r7, #12]
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b084      	sub	sp, #16
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80061ae:	f001 f99d 	bl	80074ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d102      	bne.n	80061c4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80061be:	2301      	movs	r3, #1
 80061c0:	60fb      	str	r3, [r7, #12]
 80061c2:	e001      	b.n	80061c8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80061c4:	2300      	movs	r3, #0
 80061c6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80061c8:	f001 f9c0 	bl	800754c <vPortExitCritical>

	return xReturn;
 80061cc:	68fb      	ldr	r3, [r7, #12]
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3710      	adds	r7, #16
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}

080061d6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80061d6:	b580      	push	{r7, lr}
 80061d8:	b08e      	sub	sp, #56	; 0x38
 80061da:	af04      	add	r7, sp, #16
 80061dc:	60f8      	str	r0, [r7, #12]
 80061de:	60b9      	str	r1, [r7, #8]
 80061e0:	607a      	str	r2, [r7, #4]
 80061e2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80061e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10a      	bne.n	8006200 <xTaskCreateStatic+0x2a>
	__asm volatile
 80061ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ee:	f383 8811 	msr	BASEPRI, r3
 80061f2:	f3bf 8f6f 	isb	sy
 80061f6:	f3bf 8f4f 	dsb	sy
 80061fa:	623b      	str	r3, [r7, #32]
}
 80061fc:	bf00      	nop
 80061fe:	e7fe      	b.n	80061fe <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006202:	2b00      	cmp	r3, #0
 8006204:	d10a      	bne.n	800621c <xTaskCreateStatic+0x46>
	__asm volatile
 8006206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800620a:	f383 8811 	msr	BASEPRI, r3
 800620e:	f3bf 8f6f 	isb	sy
 8006212:	f3bf 8f4f 	dsb	sy
 8006216:	61fb      	str	r3, [r7, #28]
}
 8006218:	bf00      	nop
 800621a:	e7fe      	b.n	800621a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800621c:	2354      	movs	r3, #84	; 0x54
 800621e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	2b54      	cmp	r3, #84	; 0x54
 8006224:	d00a      	beq.n	800623c <xTaskCreateStatic+0x66>
	__asm volatile
 8006226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800622a:	f383 8811 	msr	BASEPRI, r3
 800622e:	f3bf 8f6f 	isb	sy
 8006232:	f3bf 8f4f 	dsb	sy
 8006236:	61bb      	str	r3, [r7, #24]
}
 8006238:	bf00      	nop
 800623a:	e7fe      	b.n	800623a <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800623c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800623e:	2b00      	cmp	r3, #0
 8006240:	d01e      	beq.n	8006280 <xTaskCreateStatic+0xaa>
 8006242:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006244:	2b00      	cmp	r3, #0
 8006246:	d01b      	beq.n	8006280 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800624a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800624c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800624e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006250:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006254:	2202      	movs	r2, #2
 8006256:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800625a:	2300      	movs	r3, #0
 800625c:	9303      	str	r3, [sp, #12]
 800625e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006260:	9302      	str	r3, [sp, #8]
 8006262:	f107 0314 	add.w	r3, r7, #20
 8006266:	9301      	str	r3, [sp, #4]
 8006268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800626a:	9300      	str	r3, [sp, #0]
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	68b9      	ldr	r1, [r7, #8]
 8006272:	68f8      	ldr	r0, [r7, #12]
 8006274:	f000 f850 	bl	8006318 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006278:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800627a:	f000 f8cd 	bl	8006418 <prvAddNewTaskToReadyList>
 800627e:	e001      	b.n	8006284 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8006280:	2300      	movs	r3, #0
 8006282:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006284:	697b      	ldr	r3, [r7, #20]
	}
 8006286:	4618      	mov	r0, r3
 8006288:	3728      	adds	r7, #40	; 0x28
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}

0800628e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800628e:	b580      	push	{r7, lr}
 8006290:	b08c      	sub	sp, #48	; 0x30
 8006292:	af04      	add	r7, sp, #16
 8006294:	60f8      	str	r0, [r7, #12]
 8006296:	60b9      	str	r1, [r7, #8]
 8006298:	603b      	str	r3, [r7, #0]
 800629a:	4613      	mov	r3, r2
 800629c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800629e:	88fb      	ldrh	r3, [r7, #6]
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	4618      	mov	r0, r3
 80062a4:	f001 fa22 	bl	80076ec <pvPortMalloc>
 80062a8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d00e      	beq.n	80062ce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80062b0:	2054      	movs	r0, #84	; 0x54
 80062b2:	f001 fa1b 	bl	80076ec <pvPortMalloc>
 80062b6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80062b8:	69fb      	ldr	r3, [r7, #28]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d003      	beq.n	80062c6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80062be:	69fb      	ldr	r3, [r7, #28]
 80062c0:	697a      	ldr	r2, [r7, #20]
 80062c2:	631a      	str	r2, [r3, #48]	; 0x30
 80062c4:	e005      	b.n	80062d2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80062c6:	6978      	ldr	r0, [r7, #20]
 80062c8:	f001 fad4 	bl	8007874 <vPortFree>
 80062cc:	e001      	b.n	80062d2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80062ce:	2300      	movs	r3, #0
 80062d0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d017      	beq.n	8006308 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80062d8:	69fb      	ldr	r3, [r7, #28]
 80062da:	2200      	movs	r2, #0
 80062dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80062e0:	88fa      	ldrh	r2, [r7, #6]
 80062e2:	2300      	movs	r3, #0
 80062e4:	9303      	str	r3, [sp, #12]
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	9302      	str	r3, [sp, #8]
 80062ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062ec:	9301      	str	r3, [sp, #4]
 80062ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	68b9      	ldr	r1, [r7, #8]
 80062f6:	68f8      	ldr	r0, [r7, #12]
 80062f8:	f000 f80e 	bl	8006318 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80062fc:	69f8      	ldr	r0, [r7, #28]
 80062fe:	f000 f88b 	bl	8006418 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006302:	2301      	movs	r3, #1
 8006304:	61bb      	str	r3, [r7, #24]
 8006306:	e002      	b.n	800630e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006308:	f04f 33ff 	mov.w	r3, #4294967295
 800630c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800630e:	69bb      	ldr	r3, [r7, #24]
	}
 8006310:	4618      	mov	r0, r3
 8006312:	3720      	adds	r7, #32
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b088      	sub	sp, #32
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	607a      	str	r2, [r7, #4]
 8006324:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006328:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006330:	3b01      	subs	r3, #1
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	4413      	add	r3, r2
 8006336:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006338:	69bb      	ldr	r3, [r7, #24]
 800633a:	f023 0307 	bic.w	r3, r3, #7
 800633e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006340:	69bb      	ldr	r3, [r7, #24]
 8006342:	f003 0307 	and.w	r3, r3, #7
 8006346:	2b00      	cmp	r3, #0
 8006348:	d00a      	beq.n	8006360 <prvInitialiseNewTask+0x48>
	__asm volatile
 800634a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800634e:	f383 8811 	msr	BASEPRI, r3
 8006352:	f3bf 8f6f 	isb	sy
 8006356:	f3bf 8f4f 	dsb	sy
 800635a:	617b      	str	r3, [r7, #20]
}
 800635c:	bf00      	nop
 800635e:	e7fe      	b.n	800635e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006360:	2300      	movs	r3, #0
 8006362:	61fb      	str	r3, [r7, #28]
 8006364:	e012      	b.n	800638c <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006366:	68ba      	ldr	r2, [r7, #8]
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	4413      	add	r3, r2
 800636c:	7819      	ldrb	r1, [r3, #0]
 800636e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006370:	69fb      	ldr	r3, [r7, #28]
 8006372:	4413      	add	r3, r2
 8006374:	3334      	adds	r3, #52	; 0x34
 8006376:	460a      	mov	r2, r1
 8006378:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800637a:	68ba      	ldr	r2, [r7, #8]
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	4413      	add	r3, r2
 8006380:	781b      	ldrb	r3, [r3, #0]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d006      	beq.n	8006394 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	3301      	adds	r3, #1
 800638a:	61fb      	str	r3, [r7, #28]
 800638c:	69fb      	ldr	r3, [r7, #28]
 800638e:	2b0f      	cmp	r3, #15
 8006390:	d9e9      	bls.n	8006366 <prvInitialiseNewTask+0x4e>
 8006392:	e000      	b.n	8006396 <prvInitialiseNewTask+0x7e>
		{
			break;
 8006394:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006398:	2200      	movs	r2, #0
 800639a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800639e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063a0:	2b06      	cmp	r3, #6
 80063a2:	d901      	bls.n	80063a8 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80063a4:	2306      	movs	r3, #6
 80063a6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80063a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063ac:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80063ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063b2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80063b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063b6:	2200      	movs	r2, #0
 80063b8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80063ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063bc:	3304      	adds	r3, #4
 80063be:	4618      	mov	r0, r3
 80063c0:	f7ff f813 	bl	80053ea <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80063c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c6:	3318      	adds	r3, #24
 80063c8:	4618      	mov	r0, r3
 80063ca:	f7ff f80e 	bl	80053ea <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80063ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063d2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d6:	f1c3 0207 	rsb	r2, r3, #7
 80063da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063dc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80063de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063e2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80063e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063e6:	2200      	movs	r2, #0
 80063e8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80063ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ec:	2200      	movs	r2, #0
 80063ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80063f2:	683a      	ldr	r2, [r7, #0]
 80063f4:	68f9      	ldr	r1, [r7, #12]
 80063f6:	69b8      	ldr	r0, [r7, #24]
 80063f8:	f000 ff88 	bl	800730c <pxPortInitialiseStack>
 80063fc:	4602      	mov	r2, r0
 80063fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006400:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006404:	2b00      	cmp	r3, #0
 8006406:	d002      	beq.n	800640e <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800640a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800640c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800640e:	bf00      	nop
 8006410:	3720      	adds	r7, #32
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
	...

08006418 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b082      	sub	sp, #8
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006420:	f001 f864 	bl	80074ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006424:	4b2a      	ldr	r3, [pc, #168]	; (80064d0 <prvAddNewTaskToReadyList+0xb8>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	3301      	adds	r3, #1
 800642a:	4a29      	ldr	r2, [pc, #164]	; (80064d0 <prvAddNewTaskToReadyList+0xb8>)
 800642c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800642e:	4b29      	ldr	r3, [pc, #164]	; (80064d4 <prvAddNewTaskToReadyList+0xbc>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d109      	bne.n	800644a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006436:	4a27      	ldr	r2, [pc, #156]	; (80064d4 <prvAddNewTaskToReadyList+0xbc>)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800643c:	4b24      	ldr	r3, [pc, #144]	; (80064d0 <prvAddNewTaskToReadyList+0xb8>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2b01      	cmp	r3, #1
 8006442:	d110      	bne.n	8006466 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006444:	f000 fc5c 	bl	8006d00 <prvInitialiseTaskLists>
 8006448:	e00d      	b.n	8006466 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800644a:	4b23      	ldr	r3, [pc, #140]	; (80064d8 <prvAddNewTaskToReadyList+0xc0>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d109      	bne.n	8006466 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006452:	4b20      	ldr	r3, [pc, #128]	; (80064d4 <prvAddNewTaskToReadyList+0xbc>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800645c:	429a      	cmp	r2, r3
 800645e:	d802      	bhi.n	8006466 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006460:	4a1c      	ldr	r2, [pc, #112]	; (80064d4 <prvAddNewTaskToReadyList+0xbc>)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006466:	4b1d      	ldr	r3, [pc, #116]	; (80064dc <prvAddNewTaskToReadyList+0xc4>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	3301      	adds	r3, #1
 800646c:	4a1b      	ldr	r2, [pc, #108]	; (80064dc <prvAddNewTaskToReadyList+0xc4>)
 800646e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006474:	2201      	movs	r2, #1
 8006476:	409a      	lsls	r2, r3
 8006478:	4b19      	ldr	r3, [pc, #100]	; (80064e0 <prvAddNewTaskToReadyList+0xc8>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4313      	orrs	r3, r2
 800647e:	4a18      	ldr	r2, [pc, #96]	; (80064e0 <prvAddNewTaskToReadyList+0xc8>)
 8006480:	6013      	str	r3, [r2, #0]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006486:	4613      	mov	r3, r2
 8006488:	009b      	lsls	r3, r3, #2
 800648a:	4413      	add	r3, r2
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	4a15      	ldr	r2, [pc, #84]	; (80064e4 <prvAddNewTaskToReadyList+0xcc>)
 8006490:	441a      	add	r2, r3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	3304      	adds	r3, #4
 8006496:	4619      	mov	r1, r3
 8006498:	4610      	mov	r0, r2
 800649a:	f7fe ffb2 	bl	8005402 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800649e:	f001 f855 	bl	800754c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80064a2:	4b0d      	ldr	r3, [pc, #52]	; (80064d8 <prvAddNewTaskToReadyList+0xc0>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00e      	beq.n	80064c8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80064aa:	4b0a      	ldr	r3, [pc, #40]	; (80064d4 <prvAddNewTaskToReadyList+0xbc>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064b4:	429a      	cmp	r2, r3
 80064b6:	d207      	bcs.n	80064c8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80064b8:	4b0b      	ldr	r3, [pc, #44]	; (80064e8 <prvAddNewTaskToReadyList+0xd0>)
 80064ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064be:	601a      	str	r2, [r3, #0]
 80064c0:	f3bf 8f4f 	dsb	sy
 80064c4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064c8:	bf00      	nop
 80064ca:	3708      	adds	r7, #8
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}
 80064d0:	20001fb8 	.word	0x20001fb8
 80064d4:	20001eb8 	.word	0x20001eb8
 80064d8:	20001fc4 	.word	0x20001fc4
 80064dc:	20001fd4 	.word	0x20001fd4
 80064e0:	20001fc0 	.word	0x20001fc0
 80064e4:	20001ebc 	.word	0x20001ebc
 80064e8:	e000ed04 	.word	0xe000ed04

080064ec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80064f4:	2300      	movs	r3, #0
 80064f6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d017      	beq.n	800652e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80064fe:	4b13      	ldr	r3, [pc, #76]	; (800654c <vTaskDelay+0x60>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00a      	beq.n	800651c <vTaskDelay+0x30>
	__asm volatile
 8006506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800650a:	f383 8811 	msr	BASEPRI, r3
 800650e:	f3bf 8f6f 	isb	sy
 8006512:	f3bf 8f4f 	dsb	sy
 8006516:	60bb      	str	r3, [r7, #8]
}
 8006518:	bf00      	nop
 800651a:	e7fe      	b.n	800651a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800651c:	f000 f90c 	bl	8006738 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006520:	2100      	movs	r1, #0
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 fe8c 	bl	8007240 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006528:	f000 f914 	bl	8006754 <xTaskResumeAll>
 800652c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d107      	bne.n	8006544 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006534:	4b06      	ldr	r3, [pc, #24]	; (8006550 <vTaskDelay+0x64>)
 8006536:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800653a:	601a      	str	r2, [r3, #0]
 800653c:	f3bf 8f4f 	dsb	sy
 8006540:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006544:	bf00      	nop
 8006546:	3710      	adds	r7, #16
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}
 800654c:	20001fe0 	.word	0x20001fe0
 8006550:	e000ed04 	.word	0xe000ed04

08006554 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800655c:	f000 ffc6 	bl	80074ec <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d102      	bne.n	800656c <vTaskSuspend+0x18>
 8006566:	4b3c      	ldr	r3, [pc, #240]	; (8006658 <vTaskSuspend+0x104>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	e000      	b.n	800656e <vTaskSuspend+0x1a>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	3304      	adds	r3, #4
 8006574:	4618      	mov	r0, r3
 8006576:	f7fe ff9f 	bl	80054b8 <uxListRemove>
 800657a:	4603      	mov	r3, r0
 800657c:	2b00      	cmp	r3, #0
 800657e:	d115      	bne.n	80065ac <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006584:	4935      	ldr	r1, [pc, #212]	; (800665c <vTaskSuspend+0x108>)
 8006586:	4613      	mov	r3, r2
 8006588:	009b      	lsls	r3, r3, #2
 800658a:	4413      	add	r3, r2
 800658c:	009b      	lsls	r3, r3, #2
 800658e:	440b      	add	r3, r1
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d10a      	bne.n	80065ac <vTaskSuspend+0x58>
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800659a:	2201      	movs	r2, #1
 800659c:	fa02 f303 	lsl.w	r3, r2, r3
 80065a0:	43da      	mvns	r2, r3
 80065a2:	4b2f      	ldr	r3, [pc, #188]	; (8006660 <vTaskSuspend+0x10c>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4013      	ands	r3, r2
 80065a8:	4a2d      	ldr	r2, [pc, #180]	; (8006660 <vTaskSuspend+0x10c>)
 80065aa:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d004      	beq.n	80065be <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	3318      	adds	r3, #24
 80065b8:	4618      	mov	r0, r3
 80065ba:	f7fe ff7d 	bl	80054b8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	3304      	adds	r3, #4
 80065c2:	4619      	mov	r1, r3
 80065c4:	4827      	ldr	r0, [pc, #156]	; (8006664 <vTaskSuspend+0x110>)
 80065c6:	f7fe ff1c 	bl	8005402 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d103      	bne.n	80065de <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80065de:	f000 ffb5 	bl	800754c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80065e2:	4b21      	ldr	r3, [pc, #132]	; (8006668 <vTaskSuspend+0x114>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d005      	beq.n	80065f6 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80065ea:	f000 ff7f 	bl	80074ec <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80065ee:	f000 fc25 	bl	8006e3c <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80065f2:	f000 ffab 	bl	800754c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80065f6:	4b18      	ldr	r3, [pc, #96]	; (8006658 <vTaskSuspend+0x104>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	68fa      	ldr	r2, [r7, #12]
 80065fc:	429a      	cmp	r2, r3
 80065fe:	d127      	bne.n	8006650 <vTaskSuspend+0xfc>
		{
			if( xSchedulerRunning != pdFALSE )
 8006600:	4b19      	ldr	r3, [pc, #100]	; (8006668 <vTaskSuspend+0x114>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d017      	beq.n	8006638 <vTaskSuspend+0xe4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8006608:	4b18      	ldr	r3, [pc, #96]	; (800666c <vTaskSuspend+0x118>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d00a      	beq.n	8006626 <vTaskSuspend+0xd2>
	__asm volatile
 8006610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006614:	f383 8811 	msr	BASEPRI, r3
 8006618:	f3bf 8f6f 	isb	sy
 800661c:	f3bf 8f4f 	dsb	sy
 8006620:	60bb      	str	r3, [r7, #8]
}
 8006622:	bf00      	nop
 8006624:	e7fe      	b.n	8006624 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 8006626:	4b12      	ldr	r3, [pc, #72]	; (8006670 <vTaskSuspend+0x11c>)
 8006628:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800662c:	601a      	str	r2, [r3, #0]
 800662e:	f3bf 8f4f 	dsb	sy
 8006632:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006636:	e00b      	b.n	8006650 <vTaskSuspend+0xfc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 8006638:	4b0a      	ldr	r3, [pc, #40]	; (8006664 <vTaskSuspend+0x110>)
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	4b0d      	ldr	r3, [pc, #52]	; (8006674 <vTaskSuspend+0x120>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	429a      	cmp	r2, r3
 8006642:	d103      	bne.n	800664c <vTaskSuspend+0xf8>
					pxCurrentTCB = NULL;
 8006644:	4b04      	ldr	r3, [pc, #16]	; (8006658 <vTaskSuspend+0x104>)
 8006646:	2200      	movs	r2, #0
 8006648:	601a      	str	r2, [r3, #0]
	}
 800664a:	e001      	b.n	8006650 <vTaskSuspend+0xfc>
					vTaskSwitchContext();
 800664c:	f000 f9dc 	bl	8006a08 <vTaskSwitchContext>
	}
 8006650:	bf00      	nop
 8006652:	3710      	adds	r7, #16
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}
 8006658:	20001eb8 	.word	0x20001eb8
 800665c:	20001ebc 	.word	0x20001ebc
 8006660:	20001fc0 	.word	0x20001fc0
 8006664:	20001fa4 	.word	0x20001fa4
 8006668:	20001fc4 	.word	0x20001fc4
 800666c:	20001fe0 	.word	0x20001fe0
 8006670:	e000ed04 	.word	0xe000ed04
 8006674:	20001fb8 	.word	0x20001fb8

08006678 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b08a      	sub	sp, #40	; 0x28
 800667c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800667e:	2300      	movs	r3, #0
 8006680:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006682:	2300      	movs	r3, #0
 8006684:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006686:	463a      	mov	r2, r7
 8006688:	1d39      	adds	r1, r7, #4
 800668a:	f107 0308 	add.w	r3, r7, #8
 800668e:	4618      	mov	r0, r3
 8006690:	f7fb f812 	bl	80016b8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006694:	6839      	ldr	r1, [r7, #0]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	68ba      	ldr	r2, [r7, #8]
 800669a:	9202      	str	r2, [sp, #8]
 800669c:	9301      	str	r3, [sp, #4]
 800669e:	2300      	movs	r3, #0
 80066a0:	9300      	str	r3, [sp, #0]
 80066a2:	2300      	movs	r3, #0
 80066a4:	460a      	mov	r2, r1
 80066a6:	491e      	ldr	r1, [pc, #120]	; (8006720 <vTaskStartScheduler+0xa8>)
 80066a8:	481e      	ldr	r0, [pc, #120]	; (8006724 <vTaskStartScheduler+0xac>)
 80066aa:	f7ff fd94 	bl	80061d6 <xTaskCreateStatic>
 80066ae:	4603      	mov	r3, r0
 80066b0:	4a1d      	ldr	r2, [pc, #116]	; (8006728 <vTaskStartScheduler+0xb0>)
 80066b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80066b4:	4b1c      	ldr	r3, [pc, #112]	; (8006728 <vTaskStartScheduler+0xb0>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d002      	beq.n	80066c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80066bc:	2301      	movs	r3, #1
 80066be:	617b      	str	r3, [r7, #20]
 80066c0:	e001      	b.n	80066c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80066c2:	2300      	movs	r3, #0
 80066c4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d116      	bne.n	80066fa <vTaskStartScheduler+0x82>
	__asm volatile
 80066cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066d0:	f383 8811 	msr	BASEPRI, r3
 80066d4:	f3bf 8f6f 	isb	sy
 80066d8:	f3bf 8f4f 	dsb	sy
 80066dc:	613b      	str	r3, [r7, #16]
}
 80066de:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80066e0:	4b12      	ldr	r3, [pc, #72]	; (800672c <vTaskStartScheduler+0xb4>)
 80066e2:	f04f 32ff 	mov.w	r2, #4294967295
 80066e6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80066e8:	4b11      	ldr	r3, [pc, #68]	; (8006730 <vTaskStartScheduler+0xb8>)
 80066ea:	2201      	movs	r2, #1
 80066ec:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80066ee:	4b11      	ldr	r3, [pc, #68]	; (8006734 <vTaskStartScheduler+0xbc>)
 80066f0:	2200      	movs	r2, #0
 80066f2:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80066f4:	f000 fe88 	bl	8007408 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80066f8:	e00e      	b.n	8006718 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006700:	d10a      	bne.n	8006718 <vTaskStartScheduler+0xa0>
	__asm volatile
 8006702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006706:	f383 8811 	msr	BASEPRI, r3
 800670a:	f3bf 8f6f 	isb	sy
 800670e:	f3bf 8f4f 	dsb	sy
 8006712:	60fb      	str	r3, [r7, #12]
}
 8006714:	bf00      	nop
 8006716:	e7fe      	b.n	8006716 <vTaskStartScheduler+0x9e>
}
 8006718:	bf00      	nop
 800671a:	3718      	adds	r7, #24
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}
 8006720:	0800ad48 	.word	0x0800ad48
 8006724:	08006cd1 	.word	0x08006cd1
 8006728:	20001fdc 	.word	0x20001fdc
 800672c:	20001fd8 	.word	0x20001fd8
 8006730:	20001fc4 	.word	0x20001fc4
 8006734:	20001fbc 	.word	0x20001fbc

08006738 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006738:	b480      	push	{r7}
 800673a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800673c:	4b04      	ldr	r3, [pc, #16]	; (8006750 <vTaskSuspendAll+0x18>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	3301      	adds	r3, #1
 8006742:	4a03      	ldr	r2, [pc, #12]	; (8006750 <vTaskSuspendAll+0x18>)
 8006744:	6013      	str	r3, [r2, #0]
}
 8006746:	bf00      	nop
 8006748:	46bd      	mov	sp, r7
 800674a:	bc80      	pop	{r7}
 800674c:	4770      	bx	lr
 800674e:	bf00      	nop
 8006750:	20001fe0 	.word	0x20001fe0

08006754 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b084      	sub	sp, #16
 8006758:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800675a:	2300      	movs	r3, #0
 800675c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800675e:	2300      	movs	r3, #0
 8006760:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006762:	4b41      	ldr	r3, [pc, #260]	; (8006868 <xTaskResumeAll+0x114>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d10a      	bne.n	8006780 <xTaskResumeAll+0x2c>
	__asm volatile
 800676a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800676e:	f383 8811 	msr	BASEPRI, r3
 8006772:	f3bf 8f6f 	isb	sy
 8006776:	f3bf 8f4f 	dsb	sy
 800677a:	603b      	str	r3, [r7, #0]
}
 800677c:	bf00      	nop
 800677e:	e7fe      	b.n	800677e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006780:	f000 feb4 	bl	80074ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006784:	4b38      	ldr	r3, [pc, #224]	; (8006868 <xTaskResumeAll+0x114>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	3b01      	subs	r3, #1
 800678a:	4a37      	ldr	r2, [pc, #220]	; (8006868 <xTaskResumeAll+0x114>)
 800678c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800678e:	4b36      	ldr	r3, [pc, #216]	; (8006868 <xTaskResumeAll+0x114>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d161      	bne.n	800685a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006796:	4b35      	ldr	r3, [pc, #212]	; (800686c <xTaskResumeAll+0x118>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d05d      	beq.n	800685a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800679e:	e02e      	b.n	80067fe <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80067a0:	4b33      	ldr	r3, [pc, #204]	; (8006870 <xTaskResumeAll+0x11c>)
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	68db      	ldr	r3, [r3, #12]
 80067a6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	3318      	adds	r3, #24
 80067ac:	4618      	mov	r0, r3
 80067ae:	f7fe fe83 	bl	80054b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	3304      	adds	r3, #4
 80067b6:	4618      	mov	r0, r3
 80067b8:	f7fe fe7e 	bl	80054b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067c0:	2201      	movs	r2, #1
 80067c2:	409a      	lsls	r2, r3
 80067c4:	4b2b      	ldr	r3, [pc, #172]	; (8006874 <xTaskResumeAll+0x120>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4313      	orrs	r3, r2
 80067ca:	4a2a      	ldr	r2, [pc, #168]	; (8006874 <xTaskResumeAll+0x120>)
 80067cc:	6013      	str	r3, [r2, #0]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067d2:	4613      	mov	r3, r2
 80067d4:	009b      	lsls	r3, r3, #2
 80067d6:	4413      	add	r3, r2
 80067d8:	009b      	lsls	r3, r3, #2
 80067da:	4a27      	ldr	r2, [pc, #156]	; (8006878 <xTaskResumeAll+0x124>)
 80067dc:	441a      	add	r2, r3
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	3304      	adds	r3, #4
 80067e2:	4619      	mov	r1, r3
 80067e4:	4610      	mov	r0, r2
 80067e6:	f7fe fe0c 	bl	8005402 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067ee:	4b23      	ldr	r3, [pc, #140]	; (800687c <xTaskResumeAll+0x128>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067f4:	429a      	cmp	r2, r3
 80067f6:	d302      	bcc.n	80067fe <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80067f8:	4b21      	ldr	r3, [pc, #132]	; (8006880 <xTaskResumeAll+0x12c>)
 80067fa:	2201      	movs	r2, #1
 80067fc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80067fe:	4b1c      	ldr	r3, [pc, #112]	; (8006870 <xTaskResumeAll+0x11c>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d1cc      	bne.n	80067a0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d001      	beq.n	8006810 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800680c:	f000 fb16 	bl	8006e3c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006810:	4b1c      	ldr	r3, [pc, #112]	; (8006884 <xTaskResumeAll+0x130>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d010      	beq.n	800683e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800681c:	f000 f836 	bl	800688c <xTaskIncrementTick>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d002      	beq.n	800682c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006826:	4b16      	ldr	r3, [pc, #88]	; (8006880 <xTaskResumeAll+0x12c>)
 8006828:	2201      	movs	r2, #1
 800682a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	3b01      	subs	r3, #1
 8006830:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d1f1      	bne.n	800681c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8006838:	4b12      	ldr	r3, [pc, #72]	; (8006884 <xTaskResumeAll+0x130>)
 800683a:	2200      	movs	r2, #0
 800683c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800683e:	4b10      	ldr	r3, [pc, #64]	; (8006880 <xTaskResumeAll+0x12c>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d009      	beq.n	800685a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006846:	2301      	movs	r3, #1
 8006848:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800684a:	4b0f      	ldr	r3, [pc, #60]	; (8006888 <xTaskResumeAll+0x134>)
 800684c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006850:	601a      	str	r2, [r3, #0]
 8006852:	f3bf 8f4f 	dsb	sy
 8006856:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800685a:	f000 fe77 	bl	800754c <vPortExitCritical>

	return xAlreadyYielded;
 800685e:	68bb      	ldr	r3, [r7, #8]
}
 8006860:	4618      	mov	r0, r3
 8006862:	3710      	adds	r7, #16
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}
 8006868:	20001fe0 	.word	0x20001fe0
 800686c:	20001fb8 	.word	0x20001fb8
 8006870:	20001f78 	.word	0x20001f78
 8006874:	20001fc0 	.word	0x20001fc0
 8006878:	20001ebc 	.word	0x20001ebc
 800687c:	20001eb8 	.word	0x20001eb8
 8006880:	20001fcc 	.word	0x20001fcc
 8006884:	20001fc8 	.word	0x20001fc8
 8006888:	e000ed04 	.word	0xe000ed04

0800688c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b086      	sub	sp, #24
 8006890:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006892:	2300      	movs	r3, #0
 8006894:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006896:	4b51      	ldr	r3, [pc, #324]	; (80069dc <xTaskIncrementTick+0x150>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2b00      	cmp	r3, #0
 800689c:	f040 808d 	bne.w	80069ba <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80068a0:	4b4f      	ldr	r3, [pc, #316]	; (80069e0 <xTaskIncrementTick+0x154>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	3301      	adds	r3, #1
 80068a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80068a8:	4a4d      	ldr	r2, [pc, #308]	; (80069e0 <xTaskIncrementTick+0x154>)
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d120      	bne.n	80068f6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80068b4:	4b4b      	ldr	r3, [pc, #300]	; (80069e4 <xTaskIncrementTick+0x158>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d00a      	beq.n	80068d4 <xTaskIncrementTick+0x48>
	__asm volatile
 80068be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c2:	f383 8811 	msr	BASEPRI, r3
 80068c6:	f3bf 8f6f 	isb	sy
 80068ca:	f3bf 8f4f 	dsb	sy
 80068ce:	603b      	str	r3, [r7, #0]
}
 80068d0:	bf00      	nop
 80068d2:	e7fe      	b.n	80068d2 <xTaskIncrementTick+0x46>
 80068d4:	4b43      	ldr	r3, [pc, #268]	; (80069e4 <xTaskIncrementTick+0x158>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	60fb      	str	r3, [r7, #12]
 80068da:	4b43      	ldr	r3, [pc, #268]	; (80069e8 <xTaskIncrementTick+0x15c>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a41      	ldr	r2, [pc, #260]	; (80069e4 <xTaskIncrementTick+0x158>)
 80068e0:	6013      	str	r3, [r2, #0]
 80068e2:	4a41      	ldr	r2, [pc, #260]	; (80069e8 <xTaskIncrementTick+0x15c>)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6013      	str	r3, [r2, #0]
 80068e8:	4b40      	ldr	r3, [pc, #256]	; (80069ec <xTaskIncrementTick+0x160>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	3301      	adds	r3, #1
 80068ee:	4a3f      	ldr	r2, [pc, #252]	; (80069ec <xTaskIncrementTick+0x160>)
 80068f0:	6013      	str	r3, [r2, #0]
 80068f2:	f000 faa3 	bl	8006e3c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80068f6:	4b3e      	ldr	r3, [pc, #248]	; (80069f0 <xTaskIncrementTick+0x164>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	693a      	ldr	r2, [r7, #16]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d34d      	bcc.n	800699c <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006900:	4b38      	ldr	r3, [pc, #224]	; (80069e4 <xTaskIncrementTick+0x158>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d101      	bne.n	800690e <xTaskIncrementTick+0x82>
 800690a:	2301      	movs	r3, #1
 800690c:	e000      	b.n	8006910 <xTaskIncrementTick+0x84>
 800690e:	2300      	movs	r3, #0
 8006910:	2b00      	cmp	r3, #0
 8006912:	d004      	beq.n	800691e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006914:	4b36      	ldr	r3, [pc, #216]	; (80069f0 <xTaskIncrementTick+0x164>)
 8006916:	f04f 32ff 	mov.w	r2, #4294967295
 800691a:	601a      	str	r2, [r3, #0]
					break;
 800691c:	e03e      	b.n	800699c <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800691e:	4b31      	ldr	r3, [pc, #196]	; (80069e4 <xTaskIncrementTick+0x158>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	68db      	ldr	r3, [r3, #12]
 8006926:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800692e:	693a      	ldr	r2, [r7, #16]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	429a      	cmp	r2, r3
 8006934:	d203      	bcs.n	800693e <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006936:	4a2e      	ldr	r2, [pc, #184]	; (80069f0 <xTaskIncrementTick+0x164>)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6013      	str	r3, [r2, #0]
						break;
 800693c:	e02e      	b.n	800699c <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	3304      	adds	r3, #4
 8006942:	4618      	mov	r0, r3
 8006944:	f7fe fdb8 	bl	80054b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800694c:	2b00      	cmp	r3, #0
 800694e:	d004      	beq.n	800695a <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	3318      	adds	r3, #24
 8006954:	4618      	mov	r0, r3
 8006956:	f7fe fdaf 	bl	80054b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800695e:	2201      	movs	r2, #1
 8006960:	409a      	lsls	r2, r3
 8006962:	4b24      	ldr	r3, [pc, #144]	; (80069f4 <xTaskIncrementTick+0x168>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4313      	orrs	r3, r2
 8006968:	4a22      	ldr	r2, [pc, #136]	; (80069f4 <xTaskIncrementTick+0x168>)
 800696a:	6013      	str	r3, [r2, #0]
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006970:	4613      	mov	r3, r2
 8006972:	009b      	lsls	r3, r3, #2
 8006974:	4413      	add	r3, r2
 8006976:	009b      	lsls	r3, r3, #2
 8006978:	4a1f      	ldr	r2, [pc, #124]	; (80069f8 <xTaskIncrementTick+0x16c>)
 800697a:	441a      	add	r2, r3
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	3304      	adds	r3, #4
 8006980:	4619      	mov	r1, r3
 8006982:	4610      	mov	r0, r2
 8006984:	f7fe fd3d 	bl	8005402 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800698c:	4b1b      	ldr	r3, [pc, #108]	; (80069fc <xTaskIncrementTick+0x170>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006992:	429a      	cmp	r2, r3
 8006994:	d3b4      	bcc.n	8006900 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006996:	2301      	movs	r3, #1
 8006998:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800699a:	e7b1      	b.n	8006900 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800699c:	4b17      	ldr	r3, [pc, #92]	; (80069fc <xTaskIncrementTick+0x170>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069a2:	4915      	ldr	r1, [pc, #84]	; (80069f8 <xTaskIncrementTick+0x16c>)
 80069a4:	4613      	mov	r3, r2
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	4413      	add	r3, r2
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	440b      	add	r3, r1
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d907      	bls.n	80069c4 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80069b4:	2301      	movs	r3, #1
 80069b6:	617b      	str	r3, [r7, #20]
 80069b8:	e004      	b.n	80069c4 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80069ba:	4b11      	ldr	r3, [pc, #68]	; (8006a00 <xTaskIncrementTick+0x174>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	3301      	adds	r3, #1
 80069c0:	4a0f      	ldr	r2, [pc, #60]	; (8006a00 <xTaskIncrementTick+0x174>)
 80069c2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80069c4:	4b0f      	ldr	r3, [pc, #60]	; (8006a04 <xTaskIncrementTick+0x178>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d001      	beq.n	80069d0 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80069cc:	2301      	movs	r3, #1
 80069ce:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80069d0:	697b      	ldr	r3, [r7, #20]
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3718      	adds	r7, #24
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
 80069da:	bf00      	nop
 80069dc:	20001fe0 	.word	0x20001fe0
 80069e0:	20001fbc 	.word	0x20001fbc
 80069e4:	20001f70 	.word	0x20001f70
 80069e8:	20001f74 	.word	0x20001f74
 80069ec:	20001fd0 	.word	0x20001fd0
 80069f0:	20001fd8 	.word	0x20001fd8
 80069f4:	20001fc0 	.word	0x20001fc0
 80069f8:	20001ebc 	.word	0x20001ebc
 80069fc:	20001eb8 	.word	0x20001eb8
 8006a00:	20001fc8 	.word	0x20001fc8
 8006a04:	20001fcc 	.word	0x20001fcc

08006a08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b087      	sub	sp, #28
 8006a0c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006a0e:	4b26      	ldr	r3, [pc, #152]	; (8006aa8 <vTaskSwitchContext+0xa0>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d003      	beq.n	8006a1e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006a16:	4b25      	ldr	r3, [pc, #148]	; (8006aac <vTaskSwitchContext+0xa4>)
 8006a18:	2201      	movs	r2, #1
 8006a1a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006a1c:	e03f      	b.n	8006a9e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8006a1e:	4b23      	ldr	r3, [pc, #140]	; (8006aac <vTaskSwitchContext+0xa4>)
 8006a20:	2200      	movs	r2, #0
 8006a22:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006a24:	4b22      	ldr	r3, [pc, #136]	; (8006ab0 <vTaskSwitchContext+0xa8>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	fab3 f383 	clz	r3, r3
 8006a30:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006a32:	7afb      	ldrb	r3, [r7, #11]
 8006a34:	f1c3 031f 	rsb	r3, r3, #31
 8006a38:	617b      	str	r3, [r7, #20]
 8006a3a:	491e      	ldr	r1, [pc, #120]	; (8006ab4 <vTaskSwitchContext+0xac>)
 8006a3c:	697a      	ldr	r2, [r7, #20]
 8006a3e:	4613      	mov	r3, r2
 8006a40:	009b      	lsls	r3, r3, #2
 8006a42:	4413      	add	r3, r2
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	440b      	add	r3, r1
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d10a      	bne.n	8006a64 <vTaskSwitchContext+0x5c>
	__asm volatile
 8006a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a52:	f383 8811 	msr	BASEPRI, r3
 8006a56:	f3bf 8f6f 	isb	sy
 8006a5a:	f3bf 8f4f 	dsb	sy
 8006a5e:	607b      	str	r3, [r7, #4]
}
 8006a60:	bf00      	nop
 8006a62:	e7fe      	b.n	8006a62 <vTaskSwitchContext+0x5a>
 8006a64:	697a      	ldr	r2, [r7, #20]
 8006a66:	4613      	mov	r3, r2
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	4413      	add	r3, r2
 8006a6c:	009b      	lsls	r3, r3, #2
 8006a6e:	4a11      	ldr	r2, [pc, #68]	; (8006ab4 <vTaskSwitchContext+0xac>)
 8006a70:	4413      	add	r3, r2
 8006a72:	613b      	str	r3, [r7, #16]
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	685a      	ldr	r2, [r3, #4]
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	605a      	str	r2, [r3, #4]
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	685a      	ldr	r2, [r3, #4]
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	3308      	adds	r3, #8
 8006a86:	429a      	cmp	r2, r3
 8006a88:	d104      	bne.n	8006a94 <vTaskSwitchContext+0x8c>
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	685a      	ldr	r2, [r3, #4]
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	605a      	str	r2, [r3, #4]
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	4a07      	ldr	r2, [pc, #28]	; (8006ab8 <vTaskSwitchContext+0xb0>)
 8006a9c:	6013      	str	r3, [r2, #0]
}
 8006a9e:	bf00      	nop
 8006aa0:	371c      	adds	r7, #28
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bc80      	pop	{r7}
 8006aa6:	4770      	bx	lr
 8006aa8:	20001fe0 	.word	0x20001fe0
 8006aac:	20001fcc 	.word	0x20001fcc
 8006ab0:	20001fc0 	.word	0x20001fc0
 8006ab4:	20001ebc 	.word	0x20001ebc
 8006ab8:	20001eb8 	.word	0x20001eb8

08006abc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b084      	sub	sp, #16
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d10a      	bne.n	8006ae2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad0:	f383 8811 	msr	BASEPRI, r3
 8006ad4:	f3bf 8f6f 	isb	sy
 8006ad8:	f3bf 8f4f 	dsb	sy
 8006adc:	60fb      	str	r3, [r7, #12]
}
 8006ade:	bf00      	nop
 8006ae0:	e7fe      	b.n	8006ae0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006ae2:	4b07      	ldr	r3, [pc, #28]	; (8006b00 <vTaskPlaceOnEventList+0x44>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	3318      	adds	r3, #24
 8006ae8:	4619      	mov	r1, r3
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f7fe fcac 	bl	8005448 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006af0:	2101      	movs	r1, #1
 8006af2:	6838      	ldr	r0, [r7, #0]
 8006af4:	f000 fba4 	bl	8007240 <prvAddCurrentTaskToDelayedList>
}
 8006af8:	bf00      	nop
 8006afa:	3710      	adds	r7, #16
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	20001eb8 	.word	0x20001eb8

08006b04 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b086      	sub	sp, #24
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	68db      	ldr	r3, [r3, #12]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d10a      	bne.n	8006b30 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b1e:	f383 8811 	msr	BASEPRI, r3
 8006b22:	f3bf 8f6f 	isb	sy
 8006b26:	f3bf 8f4f 	dsb	sy
 8006b2a:	60fb      	str	r3, [r7, #12]
}
 8006b2c:	bf00      	nop
 8006b2e:	e7fe      	b.n	8006b2e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	3318      	adds	r3, #24
 8006b34:	4618      	mov	r0, r3
 8006b36:	f7fe fcbf 	bl	80054b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b3a:	4b1d      	ldr	r3, [pc, #116]	; (8006bb0 <xTaskRemoveFromEventList+0xac>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d11c      	bne.n	8006b7c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	3304      	adds	r3, #4
 8006b46:	4618      	mov	r0, r3
 8006b48:	f7fe fcb6 	bl	80054b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b50:	2201      	movs	r2, #1
 8006b52:	409a      	lsls	r2, r3
 8006b54:	4b17      	ldr	r3, [pc, #92]	; (8006bb4 <xTaskRemoveFromEventList+0xb0>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	4a16      	ldr	r2, [pc, #88]	; (8006bb4 <xTaskRemoveFromEventList+0xb0>)
 8006b5c:	6013      	str	r3, [r2, #0]
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b62:	4613      	mov	r3, r2
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	4413      	add	r3, r2
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	4a13      	ldr	r2, [pc, #76]	; (8006bb8 <xTaskRemoveFromEventList+0xb4>)
 8006b6c:	441a      	add	r2, r3
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	3304      	adds	r3, #4
 8006b72:	4619      	mov	r1, r3
 8006b74:	4610      	mov	r0, r2
 8006b76:	f7fe fc44 	bl	8005402 <vListInsertEnd>
 8006b7a:	e005      	b.n	8006b88 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	3318      	adds	r3, #24
 8006b80:	4619      	mov	r1, r3
 8006b82:	480e      	ldr	r0, [pc, #56]	; (8006bbc <xTaskRemoveFromEventList+0xb8>)
 8006b84:	f7fe fc3d 	bl	8005402 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b8c:	4b0c      	ldr	r3, [pc, #48]	; (8006bc0 <xTaskRemoveFromEventList+0xbc>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d905      	bls.n	8006ba2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006b96:	2301      	movs	r3, #1
 8006b98:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006b9a:	4b0a      	ldr	r3, [pc, #40]	; (8006bc4 <xTaskRemoveFromEventList+0xc0>)
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	601a      	str	r2, [r3, #0]
 8006ba0:	e001      	b.n	8006ba6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006ba6:	697b      	ldr	r3, [r7, #20]
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3718      	adds	r7, #24
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}
 8006bb0:	20001fe0 	.word	0x20001fe0
 8006bb4:	20001fc0 	.word	0x20001fc0
 8006bb8:	20001ebc 	.word	0x20001ebc
 8006bbc:	20001f78 	.word	0x20001f78
 8006bc0:	20001eb8 	.word	0x20001eb8
 8006bc4:	20001fcc 	.word	0x20001fcc

08006bc8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006bd0:	4b06      	ldr	r3, [pc, #24]	; (8006bec <vTaskInternalSetTimeOutState+0x24>)
 8006bd2:	681a      	ldr	r2, [r3, #0]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006bd8:	4b05      	ldr	r3, [pc, #20]	; (8006bf0 <vTaskInternalSetTimeOutState+0x28>)
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	605a      	str	r2, [r3, #4]
}
 8006be0:	bf00      	nop
 8006be2:	370c      	adds	r7, #12
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bc80      	pop	{r7}
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	20001fd0 	.word	0x20001fd0
 8006bf0:	20001fbc 	.word	0x20001fbc

08006bf4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b088      	sub	sp, #32
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d10a      	bne.n	8006c1a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c08:	f383 8811 	msr	BASEPRI, r3
 8006c0c:	f3bf 8f6f 	isb	sy
 8006c10:	f3bf 8f4f 	dsb	sy
 8006c14:	613b      	str	r3, [r7, #16]
}
 8006c16:	bf00      	nop
 8006c18:	e7fe      	b.n	8006c18 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d10a      	bne.n	8006c36 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c24:	f383 8811 	msr	BASEPRI, r3
 8006c28:	f3bf 8f6f 	isb	sy
 8006c2c:	f3bf 8f4f 	dsb	sy
 8006c30:	60fb      	str	r3, [r7, #12]
}
 8006c32:	bf00      	nop
 8006c34:	e7fe      	b.n	8006c34 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006c36:	f000 fc59 	bl	80074ec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006c3a:	4b1d      	ldr	r3, [pc, #116]	; (8006cb0 <xTaskCheckForTimeOut+0xbc>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	69ba      	ldr	r2, [r7, #24]
 8006c46:	1ad3      	subs	r3, r2, r3
 8006c48:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c52:	d102      	bne.n	8006c5a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006c54:	2300      	movs	r3, #0
 8006c56:	61fb      	str	r3, [r7, #28]
 8006c58:	e023      	b.n	8006ca2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	4b15      	ldr	r3, [pc, #84]	; (8006cb4 <xTaskCheckForTimeOut+0xc0>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d007      	beq.n	8006c76 <xTaskCheckForTimeOut+0x82>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	69ba      	ldr	r2, [r7, #24]
 8006c6c:	429a      	cmp	r2, r3
 8006c6e:	d302      	bcc.n	8006c76 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006c70:	2301      	movs	r3, #1
 8006c72:	61fb      	str	r3, [r7, #28]
 8006c74:	e015      	b.n	8006ca2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	697a      	ldr	r2, [r7, #20]
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d20b      	bcs.n	8006c98 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	1ad2      	subs	r2, r2, r3
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f7ff ff9b 	bl	8006bc8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006c92:	2300      	movs	r3, #0
 8006c94:	61fb      	str	r3, [r7, #28]
 8006c96:	e004      	b.n	8006ca2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006ca2:	f000 fc53 	bl	800754c <vPortExitCritical>

	return xReturn;
 8006ca6:	69fb      	ldr	r3, [r7, #28]
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3720      	adds	r7, #32
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}
 8006cb0:	20001fbc 	.word	0x20001fbc
 8006cb4:	20001fd0 	.word	0x20001fd0

08006cb8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006cb8:	b480      	push	{r7}
 8006cba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006cbc:	4b03      	ldr	r3, [pc, #12]	; (8006ccc <vTaskMissedYield+0x14>)
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	601a      	str	r2, [r3, #0]
}
 8006cc2:	bf00      	nop
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bc80      	pop	{r7}
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	20001fcc 	.word	0x20001fcc

08006cd0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b082      	sub	sp, #8
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006cd8:	f000 f852 	bl	8006d80 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006cdc:	4b06      	ldr	r3, [pc, #24]	; (8006cf8 <prvIdleTask+0x28>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d9f9      	bls.n	8006cd8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006ce4:	4b05      	ldr	r3, [pc, #20]	; (8006cfc <prvIdleTask+0x2c>)
 8006ce6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cea:	601a      	str	r2, [r3, #0]
 8006cec:	f3bf 8f4f 	dsb	sy
 8006cf0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006cf4:	e7f0      	b.n	8006cd8 <prvIdleTask+0x8>
 8006cf6:	bf00      	nop
 8006cf8:	20001ebc 	.word	0x20001ebc
 8006cfc:	e000ed04 	.word	0xe000ed04

08006d00 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006d06:	2300      	movs	r3, #0
 8006d08:	607b      	str	r3, [r7, #4]
 8006d0a:	e00c      	b.n	8006d26 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	4613      	mov	r3, r2
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	4413      	add	r3, r2
 8006d14:	009b      	lsls	r3, r3, #2
 8006d16:	4a12      	ldr	r2, [pc, #72]	; (8006d60 <prvInitialiseTaskLists+0x60>)
 8006d18:	4413      	add	r3, r2
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f7fe fb46 	bl	80053ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	3301      	adds	r3, #1
 8006d24:	607b      	str	r3, [r7, #4]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2b06      	cmp	r3, #6
 8006d2a:	d9ef      	bls.n	8006d0c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006d2c:	480d      	ldr	r0, [pc, #52]	; (8006d64 <prvInitialiseTaskLists+0x64>)
 8006d2e:	f7fe fb3d 	bl	80053ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006d32:	480d      	ldr	r0, [pc, #52]	; (8006d68 <prvInitialiseTaskLists+0x68>)
 8006d34:	f7fe fb3a 	bl	80053ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006d38:	480c      	ldr	r0, [pc, #48]	; (8006d6c <prvInitialiseTaskLists+0x6c>)
 8006d3a:	f7fe fb37 	bl	80053ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006d3e:	480c      	ldr	r0, [pc, #48]	; (8006d70 <prvInitialiseTaskLists+0x70>)
 8006d40:	f7fe fb34 	bl	80053ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006d44:	480b      	ldr	r0, [pc, #44]	; (8006d74 <prvInitialiseTaskLists+0x74>)
 8006d46:	f7fe fb31 	bl	80053ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006d4a:	4b0b      	ldr	r3, [pc, #44]	; (8006d78 <prvInitialiseTaskLists+0x78>)
 8006d4c:	4a05      	ldr	r2, [pc, #20]	; (8006d64 <prvInitialiseTaskLists+0x64>)
 8006d4e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006d50:	4b0a      	ldr	r3, [pc, #40]	; (8006d7c <prvInitialiseTaskLists+0x7c>)
 8006d52:	4a05      	ldr	r2, [pc, #20]	; (8006d68 <prvInitialiseTaskLists+0x68>)
 8006d54:	601a      	str	r2, [r3, #0]
}
 8006d56:	bf00      	nop
 8006d58:	3708      	adds	r7, #8
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
 8006d5e:	bf00      	nop
 8006d60:	20001ebc 	.word	0x20001ebc
 8006d64:	20001f48 	.word	0x20001f48
 8006d68:	20001f5c 	.word	0x20001f5c
 8006d6c:	20001f78 	.word	0x20001f78
 8006d70:	20001f8c 	.word	0x20001f8c
 8006d74:	20001fa4 	.word	0x20001fa4
 8006d78:	20001f70 	.word	0x20001f70
 8006d7c:	20001f74 	.word	0x20001f74

08006d80 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b082      	sub	sp, #8
 8006d84:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d86:	e019      	b.n	8006dbc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006d88:	f000 fbb0 	bl	80074ec <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006d8c:	4b10      	ldr	r3, [pc, #64]	; (8006dd0 <prvCheckTasksWaitingTermination+0x50>)
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	68db      	ldr	r3, [r3, #12]
 8006d92:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	3304      	adds	r3, #4
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f7fe fb8d 	bl	80054b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006d9e:	4b0d      	ldr	r3, [pc, #52]	; (8006dd4 <prvCheckTasksWaitingTermination+0x54>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	3b01      	subs	r3, #1
 8006da4:	4a0b      	ldr	r2, [pc, #44]	; (8006dd4 <prvCheckTasksWaitingTermination+0x54>)
 8006da6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006da8:	4b0b      	ldr	r3, [pc, #44]	; (8006dd8 <prvCheckTasksWaitingTermination+0x58>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	3b01      	subs	r3, #1
 8006dae:	4a0a      	ldr	r2, [pc, #40]	; (8006dd8 <prvCheckTasksWaitingTermination+0x58>)
 8006db0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006db2:	f000 fbcb 	bl	800754c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 f810 	bl	8006ddc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006dbc:	4b06      	ldr	r3, [pc, #24]	; (8006dd8 <prvCheckTasksWaitingTermination+0x58>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d1e1      	bne.n	8006d88 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006dc4:	bf00      	nop
 8006dc6:	bf00      	nop
 8006dc8:	3708      	adds	r7, #8
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}
 8006dce:	bf00      	nop
 8006dd0:	20001f8c 	.word	0x20001f8c
 8006dd4:	20001fb8 	.word	0x20001fb8
 8006dd8:	20001fa0 	.word	0x20001fa0

08006ddc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b084      	sub	sp, #16
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d108      	bne.n	8006e00 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006df2:	4618      	mov	r0, r3
 8006df4:	f000 fd3e 	bl	8007874 <vPortFree>
				vPortFree( pxTCB );
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f000 fd3b 	bl	8007874 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006dfe:	e018      	b.n	8006e32 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e06:	2b01      	cmp	r3, #1
 8006e08:	d103      	bne.n	8006e12 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f000 fd32 	bl	8007874 <vPortFree>
	}
 8006e10:	e00f      	b.n	8006e32 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e18:	2b02      	cmp	r3, #2
 8006e1a:	d00a      	beq.n	8006e32 <prvDeleteTCB+0x56>
	__asm volatile
 8006e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e20:	f383 8811 	msr	BASEPRI, r3
 8006e24:	f3bf 8f6f 	isb	sy
 8006e28:	f3bf 8f4f 	dsb	sy
 8006e2c:	60fb      	str	r3, [r7, #12]
}
 8006e2e:	bf00      	nop
 8006e30:	e7fe      	b.n	8006e30 <prvDeleteTCB+0x54>
	}
 8006e32:	bf00      	nop
 8006e34:	3710      	adds	r7, #16
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}
	...

08006e3c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b083      	sub	sp, #12
 8006e40:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e42:	4b0e      	ldr	r3, [pc, #56]	; (8006e7c <prvResetNextTaskUnblockTime+0x40>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d101      	bne.n	8006e50 <prvResetNextTaskUnblockTime+0x14>
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e000      	b.n	8006e52 <prvResetNextTaskUnblockTime+0x16>
 8006e50:	2300      	movs	r3, #0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d004      	beq.n	8006e60 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006e56:	4b0a      	ldr	r3, [pc, #40]	; (8006e80 <prvResetNextTaskUnblockTime+0x44>)
 8006e58:	f04f 32ff 	mov.w	r2, #4294967295
 8006e5c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006e5e:	e008      	b.n	8006e72 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006e60:	4b06      	ldr	r3, [pc, #24]	; (8006e7c <prvResetNextTaskUnblockTime+0x40>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	4a04      	ldr	r2, [pc, #16]	; (8006e80 <prvResetNextTaskUnblockTime+0x44>)
 8006e70:	6013      	str	r3, [r2, #0]
}
 8006e72:	bf00      	nop
 8006e74:	370c      	adds	r7, #12
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bc80      	pop	{r7}
 8006e7a:	4770      	bx	lr
 8006e7c:	20001f70 	.word	0x20001f70
 8006e80:	20001fd8 	.word	0x20001fd8

08006e84 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006e84:	b480      	push	{r7}
 8006e86:	b083      	sub	sp, #12
 8006e88:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006e8a:	4b0b      	ldr	r3, [pc, #44]	; (8006eb8 <xTaskGetSchedulerState+0x34>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d102      	bne.n	8006e98 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006e92:	2301      	movs	r3, #1
 8006e94:	607b      	str	r3, [r7, #4]
 8006e96:	e008      	b.n	8006eaa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e98:	4b08      	ldr	r3, [pc, #32]	; (8006ebc <xTaskGetSchedulerState+0x38>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d102      	bne.n	8006ea6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	607b      	str	r3, [r7, #4]
 8006ea4:	e001      	b.n	8006eaa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006eaa:	687b      	ldr	r3, [r7, #4]
	}
 8006eac:	4618      	mov	r0, r3
 8006eae:	370c      	adds	r7, #12
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bc80      	pop	{r7}
 8006eb4:	4770      	bx	lr
 8006eb6:	bf00      	nop
 8006eb8:	20001fc4 	.word	0x20001fc4
 8006ebc:	20001fe0 	.word	0x20001fe0

08006ec0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d06e      	beq.n	8006fb4 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eda:	4b39      	ldr	r3, [pc, #228]	; (8006fc0 <xTaskPriorityInherit+0x100>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d25e      	bcs.n	8006fa2 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	699b      	ldr	r3, [r3, #24]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	db06      	blt.n	8006efa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006eec:	4b34      	ldr	r3, [pc, #208]	; (8006fc0 <xTaskPriorityInherit+0x100>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ef2:	f1c3 0207 	rsb	r2, r3, #7
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	6959      	ldr	r1, [r3, #20]
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f02:	4613      	mov	r3, r2
 8006f04:	009b      	lsls	r3, r3, #2
 8006f06:	4413      	add	r3, r2
 8006f08:	009b      	lsls	r3, r3, #2
 8006f0a:	4a2e      	ldr	r2, [pc, #184]	; (8006fc4 <xTaskPriorityInherit+0x104>)
 8006f0c:	4413      	add	r3, r2
 8006f0e:	4299      	cmp	r1, r3
 8006f10:	d101      	bne.n	8006f16 <xTaskPriorityInherit+0x56>
 8006f12:	2301      	movs	r3, #1
 8006f14:	e000      	b.n	8006f18 <xTaskPriorityInherit+0x58>
 8006f16:	2300      	movs	r3, #0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d03a      	beq.n	8006f92 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	3304      	adds	r3, #4
 8006f20:	4618      	mov	r0, r3
 8006f22:	f7fe fac9 	bl	80054b8 <uxListRemove>
 8006f26:	4603      	mov	r3, r0
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d115      	bne.n	8006f58 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f30:	4924      	ldr	r1, [pc, #144]	; (8006fc4 <xTaskPriorityInherit+0x104>)
 8006f32:	4613      	mov	r3, r2
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	4413      	add	r3, r2
 8006f38:	009b      	lsls	r3, r3, #2
 8006f3a:	440b      	add	r3, r1
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d10a      	bne.n	8006f58 <xTaskPriorityInherit+0x98>
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f46:	2201      	movs	r2, #1
 8006f48:	fa02 f303 	lsl.w	r3, r2, r3
 8006f4c:	43da      	mvns	r2, r3
 8006f4e:	4b1e      	ldr	r3, [pc, #120]	; (8006fc8 <xTaskPriorityInherit+0x108>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4013      	ands	r3, r2
 8006f54:	4a1c      	ldr	r2, [pc, #112]	; (8006fc8 <xTaskPriorityInherit+0x108>)
 8006f56:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006f58:	4b19      	ldr	r3, [pc, #100]	; (8006fc0 <xTaskPriorityInherit+0x100>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f66:	2201      	movs	r2, #1
 8006f68:	409a      	lsls	r2, r3
 8006f6a:	4b17      	ldr	r3, [pc, #92]	; (8006fc8 <xTaskPriorityInherit+0x108>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	4a15      	ldr	r2, [pc, #84]	; (8006fc8 <xTaskPriorityInherit+0x108>)
 8006f72:	6013      	str	r3, [r2, #0]
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f78:	4613      	mov	r3, r2
 8006f7a:	009b      	lsls	r3, r3, #2
 8006f7c:	4413      	add	r3, r2
 8006f7e:	009b      	lsls	r3, r3, #2
 8006f80:	4a10      	ldr	r2, [pc, #64]	; (8006fc4 <xTaskPriorityInherit+0x104>)
 8006f82:	441a      	add	r2, r3
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	3304      	adds	r3, #4
 8006f88:	4619      	mov	r1, r3
 8006f8a:	4610      	mov	r0, r2
 8006f8c:	f7fe fa39 	bl	8005402 <vListInsertEnd>
 8006f90:	e004      	b.n	8006f9c <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006f92:	4b0b      	ldr	r3, [pc, #44]	; (8006fc0 <xTaskPriorityInherit+0x100>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	60fb      	str	r3, [r7, #12]
 8006fa0:	e008      	b.n	8006fb4 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fa6:	4b06      	ldr	r3, [pc, #24]	; (8006fc0 <xTaskPriorityInherit+0x100>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d201      	bcs.n	8006fb4 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
	}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3710      	adds	r7, #16
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
 8006fbe:	bf00      	nop
 8006fc0:	20001eb8 	.word	0x20001eb8
 8006fc4:	20001ebc 	.word	0x20001ebc
 8006fc8:	20001fc0 	.word	0x20001fc0

08006fcc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b086      	sub	sp, #24
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d06e      	beq.n	80070c0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006fe2:	4b3a      	ldr	r3, [pc, #232]	; (80070cc <xTaskPriorityDisinherit+0x100>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	693a      	ldr	r2, [r7, #16]
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d00a      	beq.n	8007002 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ff0:	f383 8811 	msr	BASEPRI, r3
 8006ff4:	f3bf 8f6f 	isb	sy
 8006ff8:	f3bf 8f4f 	dsb	sy
 8006ffc:	60fb      	str	r3, [r7, #12]
}
 8006ffe:	bf00      	nop
 8007000:	e7fe      	b.n	8007000 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007006:	2b00      	cmp	r3, #0
 8007008:	d10a      	bne.n	8007020 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800700a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800700e:	f383 8811 	msr	BASEPRI, r3
 8007012:	f3bf 8f6f 	isb	sy
 8007016:	f3bf 8f4f 	dsb	sy
 800701a:	60bb      	str	r3, [r7, #8]
}
 800701c:	bf00      	nop
 800701e:	e7fe      	b.n	800701e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007024:	1e5a      	subs	r2, r3, #1
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007032:	429a      	cmp	r2, r3
 8007034:	d044      	beq.n	80070c0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800703a:	2b00      	cmp	r3, #0
 800703c:	d140      	bne.n	80070c0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	3304      	adds	r3, #4
 8007042:	4618      	mov	r0, r3
 8007044:	f7fe fa38 	bl	80054b8 <uxListRemove>
 8007048:	4603      	mov	r3, r0
 800704a:	2b00      	cmp	r3, #0
 800704c:	d115      	bne.n	800707a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007052:	491f      	ldr	r1, [pc, #124]	; (80070d0 <xTaskPriorityDisinherit+0x104>)
 8007054:	4613      	mov	r3, r2
 8007056:	009b      	lsls	r3, r3, #2
 8007058:	4413      	add	r3, r2
 800705a:	009b      	lsls	r3, r3, #2
 800705c:	440b      	add	r3, r1
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d10a      	bne.n	800707a <xTaskPriorityDisinherit+0xae>
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007068:	2201      	movs	r2, #1
 800706a:	fa02 f303 	lsl.w	r3, r2, r3
 800706e:	43da      	mvns	r2, r3
 8007070:	4b18      	ldr	r3, [pc, #96]	; (80070d4 <xTaskPriorityDisinherit+0x108>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4013      	ands	r3, r2
 8007076:	4a17      	ldr	r2, [pc, #92]	; (80070d4 <xTaskPriorityDisinherit+0x108>)
 8007078:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007086:	f1c3 0207 	rsb	r2, r3, #7
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007092:	2201      	movs	r2, #1
 8007094:	409a      	lsls	r2, r3
 8007096:	4b0f      	ldr	r3, [pc, #60]	; (80070d4 <xTaskPriorityDisinherit+0x108>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4313      	orrs	r3, r2
 800709c:	4a0d      	ldr	r2, [pc, #52]	; (80070d4 <xTaskPriorityDisinherit+0x108>)
 800709e:	6013      	str	r3, [r2, #0]
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070a4:	4613      	mov	r3, r2
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	4413      	add	r3, r2
 80070aa:	009b      	lsls	r3, r3, #2
 80070ac:	4a08      	ldr	r2, [pc, #32]	; (80070d0 <xTaskPriorityDisinherit+0x104>)
 80070ae:	441a      	add	r2, r3
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	3304      	adds	r3, #4
 80070b4:	4619      	mov	r1, r3
 80070b6:	4610      	mov	r0, r2
 80070b8:	f7fe f9a3 	bl	8005402 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80070bc:	2301      	movs	r3, #1
 80070be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80070c0:	697b      	ldr	r3, [r7, #20]
	}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3718      	adds	r7, #24
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}
 80070ca:	bf00      	nop
 80070cc:	20001eb8 	.word	0x20001eb8
 80070d0:	20001ebc 	.word	0x20001ebc
 80070d4:	20001fc0 	.word	0x20001fc0

080070d8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b088      	sub	sp, #32
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80070e6:	2301      	movs	r3, #1
 80070e8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f000 8088 	beq.w	8007202 <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80070f2:	69bb      	ldr	r3, [r7, #24]
 80070f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d10a      	bne.n	8007110 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80070fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070fe:	f383 8811 	msr	BASEPRI, r3
 8007102:	f3bf 8f6f 	isb	sy
 8007106:	f3bf 8f4f 	dsb	sy
 800710a:	60fb      	str	r3, [r7, #12]
}
 800710c:	bf00      	nop
 800710e:	e7fe      	b.n	800710e <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007110:	69bb      	ldr	r3, [r7, #24]
 8007112:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007114:	683a      	ldr	r2, [r7, #0]
 8007116:	429a      	cmp	r2, r3
 8007118:	d902      	bls.n	8007120 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	61fb      	str	r3, [r7, #28]
 800711e:	e002      	b.n	8007126 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007120:	69bb      	ldr	r3, [r7, #24]
 8007122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007124:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007126:	69bb      	ldr	r3, [r7, #24]
 8007128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800712a:	69fa      	ldr	r2, [r7, #28]
 800712c:	429a      	cmp	r2, r3
 800712e:	d068      	beq.n	8007202 <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007134:	697a      	ldr	r2, [r7, #20]
 8007136:	429a      	cmp	r2, r3
 8007138:	d163      	bne.n	8007202 <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800713a:	4b34      	ldr	r3, [pc, #208]	; (800720c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	69ba      	ldr	r2, [r7, #24]
 8007140:	429a      	cmp	r2, r3
 8007142:	d10a      	bne.n	800715a <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 8007144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007148:	f383 8811 	msr	BASEPRI, r3
 800714c:	f3bf 8f6f 	isb	sy
 8007150:	f3bf 8f4f 	dsb	sy
 8007154:	60bb      	str	r3, [r7, #8]
}
 8007156:	bf00      	nop
 8007158:	e7fe      	b.n	8007158 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800715a:	69bb      	ldr	r3, [r7, #24]
 800715c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800715e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007160:	69bb      	ldr	r3, [r7, #24]
 8007162:	69fa      	ldr	r2, [r7, #28]
 8007164:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	699b      	ldr	r3, [r3, #24]
 800716a:	2b00      	cmp	r3, #0
 800716c:	db04      	blt.n	8007178 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800716e:	69fb      	ldr	r3, [r7, #28]
 8007170:	f1c3 0207 	rsb	r2, r3, #7
 8007174:	69bb      	ldr	r3, [r7, #24]
 8007176:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007178:	69bb      	ldr	r3, [r7, #24]
 800717a:	6959      	ldr	r1, [r3, #20]
 800717c:	693a      	ldr	r2, [r7, #16]
 800717e:	4613      	mov	r3, r2
 8007180:	009b      	lsls	r3, r3, #2
 8007182:	4413      	add	r3, r2
 8007184:	009b      	lsls	r3, r3, #2
 8007186:	4a22      	ldr	r2, [pc, #136]	; (8007210 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8007188:	4413      	add	r3, r2
 800718a:	4299      	cmp	r1, r3
 800718c:	d101      	bne.n	8007192 <vTaskPriorityDisinheritAfterTimeout+0xba>
 800718e:	2301      	movs	r3, #1
 8007190:	e000      	b.n	8007194 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 8007192:	2300      	movs	r3, #0
 8007194:	2b00      	cmp	r3, #0
 8007196:	d034      	beq.n	8007202 <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007198:	69bb      	ldr	r3, [r7, #24]
 800719a:	3304      	adds	r3, #4
 800719c:	4618      	mov	r0, r3
 800719e:	f7fe f98b 	bl	80054b8 <uxListRemove>
 80071a2:	4603      	mov	r3, r0
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d115      	bne.n	80071d4 <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80071a8:	69bb      	ldr	r3, [r7, #24]
 80071aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ac:	4918      	ldr	r1, [pc, #96]	; (8007210 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80071ae:	4613      	mov	r3, r2
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	4413      	add	r3, r2
 80071b4:	009b      	lsls	r3, r3, #2
 80071b6:	440b      	add	r3, r1
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d10a      	bne.n	80071d4 <vTaskPriorityDisinheritAfterTimeout+0xfc>
 80071be:	69bb      	ldr	r3, [r7, #24]
 80071c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071c2:	2201      	movs	r2, #1
 80071c4:	fa02 f303 	lsl.w	r3, r2, r3
 80071c8:	43da      	mvns	r2, r3
 80071ca:	4b12      	ldr	r3, [pc, #72]	; (8007214 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4013      	ands	r3, r2
 80071d0:	4a10      	ldr	r2, [pc, #64]	; (8007214 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80071d2:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80071d4:	69bb      	ldr	r3, [r7, #24]
 80071d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071d8:	2201      	movs	r2, #1
 80071da:	409a      	lsls	r2, r3
 80071dc:	4b0d      	ldr	r3, [pc, #52]	; (8007214 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4313      	orrs	r3, r2
 80071e2:	4a0c      	ldr	r2, [pc, #48]	; (8007214 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80071e4:	6013      	str	r3, [r2, #0]
 80071e6:	69bb      	ldr	r3, [r7, #24]
 80071e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ea:	4613      	mov	r3, r2
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	4413      	add	r3, r2
 80071f0:	009b      	lsls	r3, r3, #2
 80071f2:	4a07      	ldr	r2, [pc, #28]	; (8007210 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80071f4:	441a      	add	r2, r3
 80071f6:	69bb      	ldr	r3, [r7, #24]
 80071f8:	3304      	adds	r3, #4
 80071fa:	4619      	mov	r1, r3
 80071fc:	4610      	mov	r0, r2
 80071fe:	f7fe f900 	bl	8005402 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007202:	bf00      	nop
 8007204:	3720      	adds	r7, #32
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}
 800720a:	bf00      	nop
 800720c:	20001eb8 	.word	0x20001eb8
 8007210:	20001ebc 	.word	0x20001ebc
 8007214:	20001fc0 	.word	0x20001fc0

08007218 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8007218:	b480      	push	{r7}
 800721a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800721c:	4b07      	ldr	r3, [pc, #28]	; (800723c <pvTaskIncrementMutexHeldCount+0x24>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d004      	beq.n	800722e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007224:	4b05      	ldr	r3, [pc, #20]	; (800723c <pvTaskIncrementMutexHeldCount+0x24>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800722a:	3201      	adds	r2, #1
 800722c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800722e:	4b03      	ldr	r3, [pc, #12]	; (800723c <pvTaskIncrementMutexHeldCount+0x24>)
 8007230:	681b      	ldr	r3, [r3, #0]
	}
 8007232:	4618      	mov	r0, r3
 8007234:	46bd      	mov	sp, r7
 8007236:	bc80      	pop	{r7}
 8007238:	4770      	bx	lr
 800723a:	bf00      	nop
 800723c:	20001eb8 	.word	0x20001eb8

08007240 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b084      	sub	sp, #16
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800724a:	4b29      	ldr	r3, [pc, #164]	; (80072f0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007250:	4b28      	ldr	r3, [pc, #160]	; (80072f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	3304      	adds	r3, #4
 8007256:	4618      	mov	r0, r3
 8007258:	f7fe f92e 	bl	80054b8 <uxListRemove>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d10b      	bne.n	800727a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007262:	4b24      	ldr	r3, [pc, #144]	; (80072f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007268:	2201      	movs	r2, #1
 800726a:	fa02 f303 	lsl.w	r3, r2, r3
 800726e:	43da      	mvns	r2, r3
 8007270:	4b21      	ldr	r3, [pc, #132]	; (80072f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4013      	ands	r3, r2
 8007276:	4a20      	ldr	r2, [pc, #128]	; (80072f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007278:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007280:	d10a      	bne.n	8007298 <prvAddCurrentTaskToDelayedList+0x58>
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d007      	beq.n	8007298 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007288:	4b1a      	ldr	r3, [pc, #104]	; (80072f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	3304      	adds	r3, #4
 800728e:	4619      	mov	r1, r3
 8007290:	481a      	ldr	r0, [pc, #104]	; (80072fc <prvAddCurrentTaskToDelayedList+0xbc>)
 8007292:	f7fe f8b6 	bl	8005402 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007296:	e026      	b.n	80072e6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007298:	68fa      	ldr	r2, [r7, #12]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	4413      	add	r3, r2
 800729e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80072a0:	4b14      	ldr	r3, [pc, #80]	; (80072f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	68ba      	ldr	r2, [r7, #8]
 80072a6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80072a8:	68ba      	ldr	r2, [r7, #8]
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	429a      	cmp	r2, r3
 80072ae:	d209      	bcs.n	80072c4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80072b0:	4b13      	ldr	r3, [pc, #76]	; (8007300 <prvAddCurrentTaskToDelayedList+0xc0>)
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	4b0f      	ldr	r3, [pc, #60]	; (80072f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	3304      	adds	r3, #4
 80072ba:	4619      	mov	r1, r3
 80072bc:	4610      	mov	r0, r2
 80072be:	f7fe f8c3 	bl	8005448 <vListInsert>
}
 80072c2:	e010      	b.n	80072e6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80072c4:	4b0f      	ldr	r3, [pc, #60]	; (8007304 <prvAddCurrentTaskToDelayedList+0xc4>)
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	4b0a      	ldr	r3, [pc, #40]	; (80072f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	3304      	adds	r3, #4
 80072ce:	4619      	mov	r1, r3
 80072d0:	4610      	mov	r0, r2
 80072d2:	f7fe f8b9 	bl	8005448 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80072d6:	4b0c      	ldr	r3, [pc, #48]	; (8007308 <prvAddCurrentTaskToDelayedList+0xc8>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	68ba      	ldr	r2, [r7, #8]
 80072dc:	429a      	cmp	r2, r3
 80072de:	d202      	bcs.n	80072e6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80072e0:	4a09      	ldr	r2, [pc, #36]	; (8007308 <prvAddCurrentTaskToDelayedList+0xc8>)
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	6013      	str	r3, [r2, #0]
}
 80072e6:	bf00      	nop
 80072e8:	3710      	adds	r7, #16
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
 80072ee:	bf00      	nop
 80072f0:	20001fbc 	.word	0x20001fbc
 80072f4:	20001eb8 	.word	0x20001eb8
 80072f8:	20001fc0 	.word	0x20001fc0
 80072fc:	20001fa4 	.word	0x20001fa4
 8007300:	20001f74 	.word	0x20001f74
 8007304:	20001f70 	.word	0x20001f70
 8007308:	20001fd8 	.word	0x20001fd8

0800730c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800730c:	b480      	push	{r7}
 800730e:	b085      	sub	sp, #20
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	3b04      	subs	r3, #4
 800731c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007324:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	3b04      	subs	r3, #4
 800732a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	f023 0201 	bic.w	r2, r3, #1
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	3b04      	subs	r3, #4
 800733a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800733c:	4a08      	ldr	r2, [pc, #32]	; (8007360 <pxPortInitialiseStack+0x54>)
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	3b14      	subs	r3, #20
 8007346:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007348:	687a      	ldr	r2, [r7, #4]
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	3b20      	subs	r3, #32
 8007352:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007354:	68fb      	ldr	r3, [r7, #12]
}
 8007356:	4618      	mov	r0, r3
 8007358:	3714      	adds	r7, #20
 800735a:	46bd      	mov	sp, r7
 800735c:	bc80      	pop	{r7}
 800735e:	4770      	bx	lr
 8007360:	08007365 	.word	0x08007365

08007364 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007364:	b480      	push	{r7}
 8007366:	b085      	sub	sp, #20
 8007368:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800736a:	2300      	movs	r3, #0
 800736c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800736e:	4b12      	ldr	r3, [pc, #72]	; (80073b8 <prvTaskExitError+0x54>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007376:	d00a      	beq.n	800738e <prvTaskExitError+0x2a>
	__asm volatile
 8007378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800737c:	f383 8811 	msr	BASEPRI, r3
 8007380:	f3bf 8f6f 	isb	sy
 8007384:	f3bf 8f4f 	dsb	sy
 8007388:	60fb      	str	r3, [r7, #12]
}
 800738a:	bf00      	nop
 800738c:	e7fe      	b.n	800738c <prvTaskExitError+0x28>
	__asm volatile
 800738e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007392:	f383 8811 	msr	BASEPRI, r3
 8007396:	f3bf 8f6f 	isb	sy
 800739a:	f3bf 8f4f 	dsb	sy
 800739e:	60bb      	str	r3, [r7, #8]
}
 80073a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80073a2:	bf00      	nop
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d0fc      	beq.n	80073a4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80073aa:	bf00      	nop
 80073ac:	bf00      	nop
 80073ae:	3714      	adds	r7, #20
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bc80      	pop	{r7}
 80073b4:	4770      	bx	lr
 80073b6:	bf00      	nop
 80073b8:	20000028 	.word	0x20000028
 80073bc:	00000000 	.word	0x00000000

080073c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80073c0:	4b07      	ldr	r3, [pc, #28]	; (80073e0 <pxCurrentTCBConst2>)
 80073c2:	6819      	ldr	r1, [r3, #0]
 80073c4:	6808      	ldr	r0, [r1, #0]
 80073c6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80073ca:	f380 8809 	msr	PSP, r0
 80073ce:	f3bf 8f6f 	isb	sy
 80073d2:	f04f 0000 	mov.w	r0, #0
 80073d6:	f380 8811 	msr	BASEPRI, r0
 80073da:	f04e 0e0d 	orr.w	lr, lr, #13
 80073de:	4770      	bx	lr

080073e0 <pxCurrentTCBConst2>:
 80073e0:	20001eb8 	.word	0x20001eb8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80073e4:	bf00      	nop
 80073e6:	bf00      	nop

080073e8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80073e8:	4806      	ldr	r0, [pc, #24]	; (8007404 <prvPortStartFirstTask+0x1c>)
 80073ea:	6800      	ldr	r0, [r0, #0]
 80073ec:	6800      	ldr	r0, [r0, #0]
 80073ee:	f380 8808 	msr	MSP, r0
 80073f2:	b662      	cpsie	i
 80073f4:	b661      	cpsie	f
 80073f6:	f3bf 8f4f 	dsb	sy
 80073fa:	f3bf 8f6f 	isb	sy
 80073fe:	df00      	svc	0
 8007400:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007402:	bf00      	nop
 8007404:	e000ed08 	.word	0xe000ed08

08007408 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b084      	sub	sp, #16
 800740c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800740e:	4b32      	ldr	r3, [pc, #200]	; (80074d8 <xPortStartScheduler+0xd0>)
 8007410:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	781b      	ldrb	r3, [r3, #0]
 8007416:	b2db      	uxtb	r3, r3
 8007418:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	22ff      	movs	r2, #255	; 0xff
 800741e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	781b      	ldrb	r3, [r3, #0]
 8007424:	b2db      	uxtb	r3, r3
 8007426:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007428:	78fb      	ldrb	r3, [r7, #3]
 800742a:	b2db      	uxtb	r3, r3
 800742c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007430:	b2da      	uxtb	r2, r3
 8007432:	4b2a      	ldr	r3, [pc, #168]	; (80074dc <xPortStartScheduler+0xd4>)
 8007434:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007436:	4b2a      	ldr	r3, [pc, #168]	; (80074e0 <xPortStartScheduler+0xd8>)
 8007438:	2207      	movs	r2, #7
 800743a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800743c:	e009      	b.n	8007452 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800743e:	4b28      	ldr	r3, [pc, #160]	; (80074e0 <xPortStartScheduler+0xd8>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	3b01      	subs	r3, #1
 8007444:	4a26      	ldr	r2, [pc, #152]	; (80074e0 <xPortStartScheduler+0xd8>)
 8007446:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007448:	78fb      	ldrb	r3, [r7, #3]
 800744a:	b2db      	uxtb	r3, r3
 800744c:	005b      	lsls	r3, r3, #1
 800744e:	b2db      	uxtb	r3, r3
 8007450:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007452:	78fb      	ldrb	r3, [r7, #3]
 8007454:	b2db      	uxtb	r3, r3
 8007456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800745a:	2b80      	cmp	r3, #128	; 0x80
 800745c:	d0ef      	beq.n	800743e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800745e:	4b20      	ldr	r3, [pc, #128]	; (80074e0 <xPortStartScheduler+0xd8>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f1c3 0307 	rsb	r3, r3, #7
 8007466:	2b04      	cmp	r3, #4
 8007468:	d00a      	beq.n	8007480 <xPortStartScheduler+0x78>
	__asm volatile
 800746a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800746e:	f383 8811 	msr	BASEPRI, r3
 8007472:	f3bf 8f6f 	isb	sy
 8007476:	f3bf 8f4f 	dsb	sy
 800747a:	60bb      	str	r3, [r7, #8]
}
 800747c:	bf00      	nop
 800747e:	e7fe      	b.n	800747e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007480:	4b17      	ldr	r3, [pc, #92]	; (80074e0 <xPortStartScheduler+0xd8>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	021b      	lsls	r3, r3, #8
 8007486:	4a16      	ldr	r2, [pc, #88]	; (80074e0 <xPortStartScheduler+0xd8>)
 8007488:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800748a:	4b15      	ldr	r3, [pc, #84]	; (80074e0 <xPortStartScheduler+0xd8>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007492:	4a13      	ldr	r2, [pc, #76]	; (80074e0 <xPortStartScheduler+0xd8>)
 8007494:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	b2da      	uxtb	r2, r3
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800749e:	4b11      	ldr	r3, [pc, #68]	; (80074e4 <xPortStartScheduler+0xdc>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a10      	ldr	r2, [pc, #64]	; (80074e4 <xPortStartScheduler+0xdc>)
 80074a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80074a8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80074aa:	4b0e      	ldr	r3, [pc, #56]	; (80074e4 <xPortStartScheduler+0xdc>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a0d      	ldr	r2, [pc, #52]	; (80074e4 <xPortStartScheduler+0xdc>)
 80074b0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80074b4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80074b6:	f000 f8b9 	bl	800762c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80074ba:	4b0b      	ldr	r3, [pc, #44]	; (80074e8 <xPortStartScheduler+0xe0>)
 80074bc:	2200      	movs	r2, #0
 80074be:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80074c0:	f7ff ff92 	bl	80073e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80074c4:	f7ff faa0 	bl	8006a08 <vTaskSwitchContext>
	prvTaskExitError();
 80074c8:	f7ff ff4c 	bl	8007364 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80074cc:	2300      	movs	r3, #0
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3710      	adds	r7, #16
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
 80074d6:	bf00      	nop
 80074d8:	e000e400 	.word	0xe000e400
 80074dc:	20001fe4 	.word	0x20001fe4
 80074e0:	20001fe8 	.word	0x20001fe8
 80074e4:	e000ed20 	.word	0xe000ed20
 80074e8:	20000028 	.word	0x20000028

080074ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80074ec:	b480      	push	{r7}
 80074ee:	b083      	sub	sp, #12
 80074f0:	af00      	add	r7, sp, #0
	__asm volatile
 80074f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f6:	f383 8811 	msr	BASEPRI, r3
 80074fa:	f3bf 8f6f 	isb	sy
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	607b      	str	r3, [r7, #4]
}
 8007504:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007506:	4b0f      	ldr	r3, [pc, #60]	; (8007544 <vPortEnterCritical+0x58>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	3301      	adds	r3, #1
 800750c:	4a0d      	ldr	r2, [pc, #52]	; (8007544 <vPortEnterCritical+0x58>)
 800750e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007510:	4b0c      	ldr	r3, [pc, #48]	; (8007544 <vPortEnterCritical+0x58>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	2b01      	cmp	r3, #1
 8007516:	d10f      	bne.n	8007538 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007518:	4b0b      	ldr	r3, [pc, #44]	; (8007548 <vPortEnterCritical+0x5c>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	b2db      	uxtb	r3, r3
 800751e:	2b00      	cmp	r3, #0
 8007520:	d00a      	beq.n	8007538 <vPortEnterCritical+0x4c>
	__asm volatile
 8007522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007526:	f383 8811 	msr	BASEPRI, r3
 800752a:	f3bf 8f6f 	isb	sy
 800752e:	f3bf 8f4f 	dsb	sy
 8007532:	603b      	str	r3, [r7, #0]
}
 8007534:	bf00      	nop
 8007536:	e7fe      	b.n	8007536 <vPortEnterCritical+0x4a>
	}
}
 8007538:	bf00      	nop
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	bc80      	pop	{r7}
 8007540:	4770      	bx	lr
 8007542:	bf00      	nop
 8007544:	20000028 	.word	0x20000028
 8007548:	e000ed04 	.word	0xe000ed04

0800754c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800754c:	b480      	push	{r7}
 800754e:	b083      	sub	sp, #12
 8007550:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007552:	4b11      	ldr	r3, [pc, #68]	; (8007598 <vPortExitCritical+0x4c>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d10a      	bne.n	8007570 <vPortExitCritical+0x24>
	__asm volatile
 800755a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800755e:	f383 8811 	msr	BASEPRI, r3
 8007562:	f3bf 8f6f 	isb	sy
 8007566:	f3bf 8f4f 	dsb	sy
 800756a:	607b      	str	r3, [r7, #4]
}
 800756c:	bf00      	nop
 800756e:	e7fe      	b.n	800756e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007570:	4b09      	ldr	r3, [pc, #36]	; (8007598 <vPortExitCritical+0x4c>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	3b01      	subs	r3, #1
 8007576:	4a08      	ldr	r2, [pc, #32]	; (8007598 <vPortExitCritical+0x4c>)
 8007578:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800757a:	4b07      	ldr	r3, [pc, #28]	; (8007598 <vPortExitCritical+0x4c>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d105      	bne.n	800758e <vPortExitCritical+0x42>
 8007582:	2300      	movs	r3, #0
 8007584:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	f383 8811 	msr	BASEPRI, r3
}
 800758c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800758e:	bf00      	nop
 8007590:	370c      	adds	r7, #12
 8007592:	46bd      	mov	sp, r7
 8007594:	bc80      	pop	{r7}
 8007596:	4770      	bx	lr
 8007598:	20000028 	.word	0x20000028
 800759c:	00000000 	.word	0x00000000

080075a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80075a0:	f3ef 8009 	mrs	r0, PSP
 80075a4:	f3bf 8f6f 	isb	sy
 80075a8:	4b0d      	ldr	r3, [pc, #52]	; (80075e0 <pxCurrentTCBConst>)
 80075aa:	681a      	ldr	r2, [r3, #0]
 80075ac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80075b0:	6010      	str	r0, [r2, #0]
 80075b2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80075b6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80075ba:	f380 8811 	msr	BASEPRI, r0
 80075be:	f7ff fa23 	bl	8006a08 <vTaskSwitchContext>
 80075c2:	f04f 0000 	mov.w	r0, #0
 80075c6:	f380 8811 	msr	BASEPRI, r0
 80075ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80075ce:	6819      	ldr	r1, [r3, #0]
 80075d0:	6808      	ldr	r0, [r1, #0]
 80075d2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80075d6:	f380 8809 	msr	PSP, r0
 80075da:	f3bf 8f6f 	isb	sy
 80075de:	4770      	bx	lr

080075e0 <pxCurrentTCBConst>:
 80075e0:	20001eb8 	.word	0x20001eb8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80075e4:	bf00      	nop
 80075e6:	bf00      	nop

080075e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b082      	sub	sp, #8
 80075ec:	af00      	add	r7, sp, #0
	__asm volatile
 80075ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075f2:	f383 8811 	msr	BASEPRI, r3
 80075f6:	f3bf 8f6f 	isb	sy
 80075fa:	f3bf 8f4f 	dsb	sy
 80075fe:	607b      	str	r3, [r7, #4]
}
 8007600:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007602:	f7ff f943 	bl	800688c <xTaskIncrementTick>
 8007606:	4603      	mov	r3, r0
 8007608:	2b00      	cmp	r3, #0
 800760a:	d003      	beq.n	8007614 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800760c:	4b06      	ldr	r3, [pc, #24]	; (8007628 <SysTick_Handler+0x40>)
 800760e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007612:	601a      	str	r2, [r3, #0]
 8007614:	2300      	movs	r3, #0
 8007616:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	f383 8811 	msr	BASEPRI, r3
}
 800761e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007620:	bf00      	nop
 8007622:	3708      	adds	r7, #8
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}
 8007628:	e000ed04 	.word	0xe000ed04

0800762c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800762c:	b480      	push	{r7}
 800762e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007630:	4b0a      	ldr	r3, [pc, #40]	; (800765c <vPortSetupTimerInterrupt+0x30>)
 8007632:	2200      	movs	r2, #0
 8007634:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007636:	4b0a      	ldr	r3, [pc, #40]	; (8007660 <vPortSetupTimerInterrupt+0x34>)
 8007638:	2200      	movs	r2, #0
 800763a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800763c:	4b09      	ldr	r3, [pc, #36]	; (8007664 <vPortSetupTimerInterrupt+0x38>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a09      	ldr	r2, [pc, #36]	; (8007668 <vPortSetupTimerInterrupt+0x3c>)
 8007642:	fba2 2303 	umull	r2, r3, r2, r3
 8007646:	099b      	lsrs	r3, r3, #6
 8007648:	4a08      	ldr	r2, [pc, #32]	; (800766c <vPortSetupTimerInterrupt+0x40>)
 800764a:	3b01      	subs	r3, #1
 800764c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800764e:	4b03      	ldr	r3, [pc, #12]	; (800765c <vPortSetupTimerInterrupt+0x30>)
 8007650:	2207      	movs	r2, #7
 8007652:	601a      	str	r2, [r3, #0]
}
 8007654:	bf00      	nop
 8007656:	46bd      	mov	sp, r7
 8007658:	bc80      	pop	{r7}
 800765a:	4770      	bx	lr
 800765c:	e000e010 	.word	0xe000e010
 8007660:	e000e018 	.word	0xe000e018
 8007664:	2000001c 	.word	0x2000001c
 8007668:	10624dd3 	.word	0x10624dd3
 800766c:	e000e014 	.word	0xe000e014

08007670 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007670:	b480      	push	{r7}
 8007672:	b085      	sub	sp, #20
 8007674:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007676:	f3ef 8305 	mrs	r3, IPSR
 800767a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	2b0f      	cmp	r3, #15
 8007680:	d914      	bls.n	80076ac <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007682:	4a16      	ldr	r2, [pc, #88]	; (80076dc <vPortValidateInterruptPriority+0x6c>)
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	4413      	add	r3, r2
 8007688:	781b      	ldrb	r3, [r3, #0]
 800768a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800768c:	4b14      	ldr	r3, [pc, #80]	; (80076e0 <vPortValidateInterruptPriority+0x70>)
 800768e:	781b      	ldrb	r3, [r3, #0]
 8007690:	7afa      	ldrb	r2, [r7, #11]
 8007692:	429a      	cmp	r2, r3
 8007694:	d20a      	bcs.n	80076ac <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800769a:	f383 8811 	msr	BASEPRI, r3
 800769e:	f3bf 8f6f 	isb	sy
 80076a2:	f3bf 8f4f 	dsb	sy
 80076a6:	607b      	str	r3, [r7, #4]
}
 80076a8:	bf00      	nop
 80076aa:	e7fe      	b.n	80076aa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80076ac:	4b0d      	ldr	r3, [pc, #52]	; (80076e4 <vPortValidateInterruptPriority+0x74>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80076b4:	4b0c      	ldr	r3, [pc, #48]	; (80076e8 <vPortValidateInterruptPriority+0x78>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	429a      	cmp	r2, r3
 80076ba:	d90a      	bls.n	80076d2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80076bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076c0:	f383 8811 	msr	BASEPRI, r3
 80076c4:	f3bf 8f6f 	isb	sy
 80076c8:	f3bf 8f4f 	dsb	sy
 80076cc:	603b      	str	r3, [r7, #0]
}
 80076ce:	bf00      	nop
 80076d0:	e7fe      	b.n	80076d0 <vPortValidateInterruptPriority+0x60>
	}
 80076d2:	bf00      	nop
 80076d4:	3714      	adds	r7, #20
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bc80      	pop	{r7}
 80076da:	4770      	bx	lr
 80076dc:	e000e3f0 	.word	0xe000e3f0
 80076e0:	20001fe4 	.word	0x20001fe4
 80076e4:	e000ed0c 	.word	0xe000ed0c
 80076e8:	20001fe8 	.word	0x20001fe8

080076ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b08a      	sub	sp, #40	; 0x28
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80076f4:	2300      	movs	r3, #0
 80076f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80076f8:	f7ff f81e 	bl	8006738 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80076fc:	4b58      	ldr	r3, [pc, #352]	; (8007860 <pvPortMalloc+0x174>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d101      	bne.n	8007708 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007704:	f000 f910 	bl	8007928 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007708:	4b56      	ldr	r3, [pc, #344]	; (8007864 <pvPortMalloc+0x178>)
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	4013      	ands	r3, r2
 8007710:	2b00      	cmp	r3, #0
 8007712:	f040 808e 	bne.w	8007832 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d01d      	beq.n	8007758 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800771c:	2208      	movs	r2, #8
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4413      	add	r3, r2
 8007722:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f003 0307 	and.w	r3, r3, #7
 800772a:	2b00      	cmp	r3, #0
 800772c:	d014      	beq.n	8007758 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f023 0307 	bic.w	r3, r3, #7
 8007734:	3308      	adds	r3, #8
 8007736:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f003 0307 	and.w	r3, r3, #7
 800773e:	2b00      	cmp	r3, #0
 8007740:	d00a      	beq.n	8007758 <pvPortMalloc+0x6c>
	__asm volatile
 8007742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007746:	f383 8811 	msr	BASEPRI, r3
 800774a:	f3bf 8f6f 	isb	sy
 800774e:	f3bf 8f4f 	dsb	sy
 8007752:	617b      	str	r3, [r7, #20]
}
 8007754:	bf00      	nop
 8007756:	e7fe      	b.n	8007756 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d069      	beq.n	8007832 <pvPortMalloc+0x146>
 800775e:	4b42      	ldr	r3, [pc, #264]	; (8007868 <pvPortMalloc+0x17c>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	429a      	cmp	r2, r3
 8007766:	d864      	bhi.n	8007832 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007768:	4b40      	ldr	r3, [pc, #256]	; (800786c <pvPortMalloc+0x180>)
 800776a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800776c:	4b3f      	ldr	r3, [pc, #252]	; (800786c <pvPortMalloc+0x180>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007772:	e004      	b.n	800777e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007776:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800777e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	429a      	cmp	r2, r3
 8007786:	d903      	bls.n	8007790 <pvPortMalloc+0xa4>
 8007788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d1f1      	bne.n	8007774 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007790:	4b33      	ldr	r3, [pc, #204]	; (8007860 <pvPortMalloc+0x174>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007796:	429a      	cmp	r2, r3
 8007798:	d04b      	beq.n	8007832 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800779a:	6a3b      	ldr	r3, [r7, #32]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	2208      	movs	r2, #8
 80077a0:	4413      	add	r3, r2
 80077a2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80077a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a6:	681a      	ldr	r2, [r3, #0]
 80077a8:	6a3b      	ldr	r3, [r7, #32]
 80077aa:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80077ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ae:	685a      	ldr	r2, [r3, #4]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	1ad2      	subs	r2, r2, r3
 80077b4:	2308      	movs	r3, #8
 80077b6:	005b      	lsls	r3, r3, #1
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d91f      	bls.n	80077fc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80077bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	4413      	add	r3, r2
 80077c2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80077c4:	69bb      	ldr	r3, [r7, #24]
 80077c6:	f003 0307 	and.w	r3, r3, #7
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d00a      	beq.n	80077e4 <pvPortMalloc+0xf8>
	__asm volatile
 80077ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d2:	f383 8811 	msr	BASEPRI, r3
 80077d6:	f3bf 8f6f 	isb	sy
 80077da:	f3bf 8f4f 	dsb	sy
 80077de:	613b      	str	r3, [r7, #16]
}
 80077e0:	bf00      	nop
 80077e2:	e7fe      	b.n	80077e2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80077e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e6:	685a      	ldr	r2, [r3, #4]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	1ad2      	subs	r2, r2, r3
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80077f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f2:	687a      	ldr	r2, [r7, #4]
 80077f4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80077f6:	69b8      	ldr	r0, [r7, #24]
 80077f8:	f000 f8f8 	bl	80079ec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80077fc:	4b1a      	ldr	r3, [pc, #104]	; (8007868 <pvPortMalloc+0x17c>)
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	1ad3      	subs	r3, r2, r3
 8007806:	4a18      	ldr	r2, [pc, #96]	; (8007868 <pvPortMalloc+0x17c>)
 8007808:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800780a:	4b17      	ldr	r3, [pc, #92]	; (8007868 <pvPortMalloc+0x17c>)
 800780c:	681a      	ldr	r2, [r3, #0]
 800780e:	4b18      	ldr	r3, [pc, #96]	; (8007870 <pvPortMalloc+0x184>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	429a      	cmp	r2, r3
 8007814:	d203      	bcs.n	800781e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007816:	4b14      	ldr	r3, [pc, #80]	; (8007868 <pvPortMalloc+0x17c>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4a15      	ldr	r2, [pc, #84]	; (8007870 <pvPortMalloc+0x184>)
 800781c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800781e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007820:	685a      	ldr	r2, [r3, #4]
 8007822:	4b10      	ldr	r3, [pc, #64]	; (8007864 <pvPortMalloc+0x178>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	431a      	orrs	r2, r3
 8007828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800782a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800782c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800782e:	2200      	movs	r2, #0
 8007830:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007832:	f7fe ff8f 	bl	8006754 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007836:	69fb      	ldr	r3, [r7, #28]
 8007838:	f003 0307 	and.w	r3, r3, #7
 800783c:	2b00      	cmp	r3, #0
 800783e:	d00a      	beq.n	8007856 <pvPortMalloc+0x16a>
	__asm volatile
 8007840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007844:	f383 8811 	msr	BASEPRI, r3
 8007848:	f3bf 8f6f 	isb	sy
 800784c:	f3bf 8f4f 	dsb	sy
 8007850:	60fb      	str	r3, [r7, #12]
}
 8007852:	bf00      	nop
 8007854:	e7fe      	b.n	8007854 <pvPortMalloc+0x168>
	return pvReturn;
 8007856:	69fb      	ldr	r3, [r7, #28]
}
 8007858:	4618      	mov	r0, r3
 800785a:	3728      	adds	r7, #40	; 0x28
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}
 8007860:	20005e74 	.word	0x20005e74
 8007864:	20005e80 	.word	0x20005e80
 8007868:	20005e78 	.word	0x20005e78
 800786c:	20005e6c 	.word	0x20005e6c
 8007870:	20005e7c 	.word	0x20005e7c

08007874 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b086      	sub	sp, #24
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d048      	beq.n	8007918 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007886:	2308      	movs	r3, #8
 8007888:	425b      	negs	r3, r3
 800788a:	697a      	ldr	r2, [r7, #20]
 800788c:	4413      	add	r3, r2
 800788e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	685a      	ldr	r2, [r3, #4]
 8007898:	4b21      	ldr	r3, [pc, #132]	; (8007920 <vPortFree+0xac>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4013      	ands	r3, r2
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d10a      	bne.n	80078b8 <vPortFree+0x44>
	__asm volatile
 80078a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078a6:	f383 8811 	msr	BASEPRI, r3
 80078aa:	f3bf 8f6f 	isb	sy
 80078ae:	f3bf 8f4f 	dsb	sy
 80078b2:	60fb      	str	r3, [r7, #12]
}
 80078b4:	bf00      	nop
 80078b6:	e7fe      	b.n	80078b6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d00a      	beq.n	80078d6 <vPortFree+0x62>
	__asm volatile
 80078c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078c4:	f383 8811 	msr	BASEPRI, r3
 80078c8:	f3bf 8f6f 	isb	sy
 80078cc:	f3bf 8f4f 	dsb	sy
 80078d0:	60bb      	str	r3, [r7, #8]
}
 80078d2:	bf00      	nop
 80078d4:	e7fe      	b.n	80078d4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80078d6:	693b      	ldr	r3, [r7, #16]
 80078d8:	685a      	ldr	r2, [r3, #4]
 80078da:	4b11      	ldr	r3, [pc, #68]	; (8007920 <vPortFree+0xac>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4013      	ands	r3, r2
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d019      	beq.n	8007918 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d115      	bne.n	8007918 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	685a      	ldr	r2, [r3, #4]
 80078f0:	4b0b      	ldr	r3, [pc, #44]	; (8007920 <vPortFree+0xac>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	43db      	mvns	r3, r3
 80078f6:	401a      	ands	r2, r3
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80078fc:	f7fe ff1c 	bl	8006738 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	685a      	ldr	r2, [r3, #4]
 8007904:	4b07      	ldr	r3, [pc, #28]	; (8007924 <vPortFree+0xb0>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4413      	add	r3, r2
 800790a:	4a06      	ldr	r2, [pc, #24]	; (8007924 <vPortFree+0xb0>)
 800790c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800790e:	6938      	ldr	r0, [r7, #16]
 8007910:	f000 f86c 	bl	80079ec <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007914:	f7fe ff1e 	bl	8006754 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007918:	bf00      	nop
 800791a:	3718      	adds	r7, #24
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}
 8007920:	20005e80 	.word	0x20005e80
 8007924:	20005e78 	.word	0x20005e78

08007928 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007928:	b480      	push	{r7}
 800792a:	b085      	sub	sp, #20
 800792c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800792e:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 8007932:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007934:	4b27      	ldr	r3, [pc, #156]	; (80079d4 <prvHeapInit+0xac>)
 8007936:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f003 0307 	and.w	r3, r3, #7
 800793e:	2b00      	cmp	r3, #0
 8007940:	d00c      	beq.n	800795c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	3307      	adds	r3, #7
 8007946:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	f023 0307 	bic.w	r3, r3, #7
 800794e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007950:	68ba      	ldr	r2, [r7, #8]
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	1ad3      	subs	r3, r2, r3
 8007956:	4a1f      	ldr	r2, [pc, #124]	; (80079d4 <prvHeapInit+0xac>)
 8007958:	4413      	add	r3, r2
 800795a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007960:	4a1d      	ldr	r2, [pc, #116]	; (80079d8 <prvHeapInit+0xb0>)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007966:	4b1c      	ldr	r3, [pc, #112]	; (80079d8 <prvHeapInit+0xb0>)
 8007968:	2200      	movs	r2, #0
 800796a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	68ba      	ldr	r2, [r7, #8]
 8007970:	4413      	add	r3, r2
 8007972:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007974:	2208      	movs	r2, #8
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	1a9b      	subs	r3, r3, r2
 800797a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f023 0307 	bic.w	r3, r3, #7
 8007982:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	4a15      	ldr	r2, [pc, #84]	; (80079dc <prvHeapInit+0xb4>)
 8007988:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800798a:	4b14      	ldr	r3, [pc, #80]	; (80079dc <prvHeapInit+0xb4>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	2200      	movs	r2, #0
 8007990:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007992:	4b12      	ldr	r3, [pc, #72]	; (80079dc <prvHeapInit+0xb4>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	2200      	movs	r2, #0
 8007998:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	68fa      	ldr	r2, [r7, #12]
 80079a2:	1ad2      	subs	r2, r2, r3
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80079a8:	4b0c      	ldr	r3, [pc, #48]	; (80079dc <prvHeapInit+0xb4>)
 80079aa:	681a      	ldr	r2, [r3, #0]
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	4a0a      	ldr	r2, [pc, #40]	; (80079e0 <prvHeapInit+0xb8>)
 80079b6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	4a09      	ldr	r2, [pc, #36]	; (80079e4 <prvHeapInit+0xbc>)
 80079be:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80079c0:	4b09      	ldr	r3, [pc, #36]	; (80079e8 <prvHeapInit+0xc0>)
 80079c2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80079c6:	601a      	str	r2, [r3, #0]
}
 80079c8:	bf00      	nop
 80079ca:	3714      	adds	r7, #20
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bc80      	pop	{r7}
 80079d0:	4770      	bx	lr
 80079d2:	bf00      	nop
 80079d4:	20001fec 	.word	0x20001fec
 80079d8:	20005e6c 	.word	0x20005e6c
 80079dc:	20005e74 	.word	0x20005e74
 80079e0:	20005e7c 	.word	0x20005e7c
 80079e4:	20005e78 	.word	0x20005e78
 80079e8:	20005e80 	.word	0x20005e80

080079ec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80079ec:	b480      	push	{r7}
 80079ee:	b085      	sub	sp, #20
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80079f4:	4b27      	ldr	r3, [pc, #156]	; (8007a94 <prvInsertBlockIntoFreeList+0xa8>)
 80079f6:	60fb      	str	r3, [r7, #12]
 80079f8:	e002      	b.n	8007a00 <prvInsertBlockIntoFreeList+0x14>
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	60fb      	str	r3, [r7, #12]
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	687a      	ldr	r2, [r7, #4]
 8007a06:	429a      	cmp	r2, r3
 8007a08:	d8f7      	bhi.n	80079fa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	68ba      	ldr	r2, [r7, #8]
 8007a14:	4413      	add	r3, r2
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d108      	bne.n	8007a2e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	685a      	ldr	r2, [r3, #4]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	441a      	add	r2, r3
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	68ba      	ldr	r2, [r7, #8]
 8007a38:	441a      	add	r2, r3
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	429a      	cmp	r2, r3
 8007a40:	d118      	bne.n	8007a74 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681a      	ldr	r2, [r3, #0]
 8007a46:	4b14      	ldr	r3, [pc, #80]	; (8007a98 <prvInsertBlockIntoFreeList+0xac>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d00d      	beq.n	8007a6a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	685a      	ldr	r2, [r3, #4]
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	441a      	add	r2, r3
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	681a      	ldr	r2, [r3, #0]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	601a      	str	r2, [r3, #0]
 8007a68:	e008      	b.n	8007a7c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007a6a:	4b0b      	ldr	r3, [pc, #44]	; (8007a98 <prvInsertBlockIntoFreeList+0xac>)
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	601a      	str	r2, [r3, #0]
 8007a72:	e003      	b.n	8007a7c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007a7c:	68fa      	ldr	r2, [r7, #12]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d002      	beq.n	8007a8a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	687a      	ldr	r2, [r7, #4]
 8007a88:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a8a:	bf00      	nop
 8007a8c:	3714      	adds	r7, #20
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bc80      	pop	{r7}
 8007a92:	4770      	bx	lr
 8007a94:	20005e6c 	.word	0x20005e6c
 8007a98:	20005e74 	.word	0x20005e74

08007a9c <__errno>:
 8007a9c:	4b01      	ldr	r3, [pc, #4]	; (8007aa4 <__errno+0x8>)
 8007a9e:	6818      	ldr	r0, [r3, #0]
 8007aa0:	4770      	bx	lr
 8007aa2:	bf00      	nop
 8007aa4:	2000002c 	.word	0x2000002c

08007aa8 <__libc_init_array>:
 8007aa8:	b570      	push	{r4, r5, r6, lr}
 8007aaa:	2600      	movs	r6, #0
 8007aac:	4d0c      	ldr	r5, [pc, #48]	; (8007ae0 <__libc_init_array+0x38>)
 8007aae:	4c0d      	ldr	r4, [pc, #52]	; (8007ae4 <__libc_init_array+0x3c>)
 8007ab0:	1b64      	subs	r4, r4, r5
 8007ab2:	10a4      	asrs	r4, r4, #2
 8007ab4:	42a6      	cmp	r6, r4
 8007ab6:	d109      	bne.n	8007acc <__libc_init_array+0x24>
 8007ab8:	f003 f80a 	bl	800aad0 <_init>
 8007abc:	2600      	movs	r6, #0
 8007abe:	4d0a      	ldr	r5, [pc, #40]	; (8007ae8 <__libc_init_array+0x40>)
 8007ac0:	4c0a      	ldr	r4, [pc, #40]	; (8007aec <__libc_init_array+0x44>)
 8007ac2:	1b64      	subs	r4, r4, r5
 8007ac4:	10a4      	asrs	r4, r4, #2
 8007ac6:	42a6      	cmp	r6, r4
 8007ac8:	d105      	bne.n	8007ad6 <__libc_init_array+0x2e>
 8007aca:	bd70      	pop	{r4, r5, r6, pc}
 8007acc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ad0:	4798      	blx	r3
 8007ad2:	3601      	adds	r6, #1
 8007ad4:	e7ee      	b.n	8007ab4 <__libc_init_array+0xc>
 8007ad6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ada:	4798      	blx	r3
 8007adc:	3601      	adds	r6, #1
 8007ade:	e7f2      	b.n	8007ac6 <__libc_init_array+0x1e>
 8007ae0:	0800b1f8 	.word	0x0800b1f8
 8007ae4:	0800b1f8 	.word	0x0800b1f8
 8007ae8:	0800b1f8 	.word	0x0800b1f8
 8007aec:	0800b1fc 	.word	0x0800b1fc

08007af0 <memcpy>:
 8007af0:	440a      	add	r2, r1
 8007af2:	4291      	cmp	r1, r2
 8007af4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007af8:	d100      	bne.n	8007afc <memcpy+0xc>
 8007afa:	4770      	bx	lr
 8007afc:	b510      	push	{r4, lr}
 8007afe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b02:	4291      	cmp	r1, r2
 8007b04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b08:	d1f9      	bne.n	8007afe <memcpy+0xe>
 8007b0a:	bd10      	pop	{r4, pc}

08007b0c <memset>:
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	4402      	add	r2, r0
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d100      	bne.n	8007b16 <memset+0xa>
 8007b14:	4770      	bx	lr
 8007b16:	f803 1b01 	strb.w	r1, [r3], #1
 8007b1a:	e7f9      	b.n	8007b10 <memset+0x4>

08007b1c <strcat>:
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	b510      	push	{r4, lr}
 8007b20:	7814      	ldrb	r4, [r2, #0]
 8007b22:	4613      	mov	r3, r2
 8007b24:	3201      	adds	r2, #1
 8007b26:	2c00      	cmp	r4, #0
 8007b28:	d1fa      	bne.n	8007b20 <strcat+0x4>
 8007b2a:	3b01      	subs	r3, #1
 8007b2c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b30:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b34:	2a00      	cmp	r2, #0
 8007b36:	d1f9      	bne.n	8007b2c <strcat+0x10>
 8007b38:	bd10      	pop	{r4, pc}

08007b3a <strcpy>:
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b40:	f803 2b01 	strb.w	r2, [r3], #1
 8007b44:	2a00      	cmp	r2, #0
 8007b46:	d1f9      	bne.n	8007b3c <strcpy+0x2>
 8007b48:	4770      	bx	lr

08007b4a <strstr>:
 8007b4a:	780a      	ldrb	r2, [r1, #0]
 8007b4c:	b570      	push	{r4, r5, r6, lr}
 8007b4e:	b96a      	cbnz	r2, 8007b6c <strstr+0x22>
 8007b50:	bd70      	pop	{r4, r5, r6, pc}
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d109      	bne.n	8007b6a <strstr+0x20>
 8007b56:	460c      	mov	r4, r1
 8007b58:	4605      	mov	r5, r0
 8007b5a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d0f6      	beq.n	8007b50 <strstr+0x6>
 8007b62:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007b66:	429e      	cmp	r6, r3
 8007b68:	d0f7      	beq.n	8007b5a <strstr+0x10>
 8007b6a:	3001      	adds	r0, #1
 8007b6c:	7803      	ldrb	r3, [r0, #0]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d1ef      	bne.n	8007b52 <strstr+0x8>
 8007b72:	4618      	mov	r0, r3
 8007b74:	e7ec      	b.n	8007b50 <strstr+0x6>

08007b76 <sulp>:
 8007b76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b7a:	460f      	mov	r7, r1
 8007b7c:	4690      	mov	r8, r2
 8007b7e:	f001 fe57 	bl	8009830 <__ulp>
 8007b82:	4604      	mov	r4, r0
 8007b84:	460d      	mov	r5, r1
 8007b86:	f1b8 0f00 	cmp.w	r8, #0
 8007b8a:	d011      	beq.n	8007bb0 <sulp+0x3a>
 8007b8c:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007b90:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	dd0b      	ble.n	8007bb0 <sulp+0x3a>
 8007b98:	2400      	movs	r4, #0
 8007b9a:	051b      	lsls	r3, r3, #20
 8007b9c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007ba0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007ba4:	4622      	mov	r2, r4
 8007ba6:	462b      	mov	r3, r5
 8007ba8:	f7f8 fd06 	bl	80005b8 <__aeabi_dmul>
 8007bac:	4604      	mov	r4, r0
 8007bae:	460d      	mov	r5, r1
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	4629      	mov	r1, r5
 8007bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007bb8 <_strtod_l>:
 8007bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bbc:	469b      	mov	fp, r3
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	b09f      	sub	sp, #124	; 0x7c
 8007bc2:	931a      	str	r3, [sp, #104]	; 0x68
 8007bc4:	4b9e      	ldr	r3, [pc, #632]	; (8007e40 <_strtod_l+0x288>)
 8007bc6:	4682      	mov	sl, r0
 8007bc8:	681f      	ldr	r7, [r3, #0]
 8007bca:	460e      	mov	r6, r1
 8007bcc:	4638      	mov	r0, r7
 8007bce:	9215      	str	r2, [sp, #84]	; 0x54
 8007bd0:	f7f8 fb2e 	bl	8000230 <strlen>
 8007bd4:	f04f 0800 	mov.w	r8, #0
 8007bd8:	4604      	mov	r4, r0
 8007bda:	f04f 0900 	mov.w	r9, #0
 8007bde:	9619      	str	r6, [sp, #100]	; 0x64
 8007be0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007be2:	781a      	ldrb	r2, [r3, #0]
 8007be4:	2a2b      	cmp	r2, #43	; 0x2b
 8007be6:	d04c      	beq.n	8007c82 <_strtod_l+0xca>
 8007be8:	d83a      	bhi.n	8007c60 <_strtod_l+0xa8>
 8007bea:	2a0d      	cmp	r2, #13
 8007bec:	d833      	bhi.n	8007c56 <_strtod_l+0x9e>
 8007bee:	2a08      	cmp	r2, #8
 8007bf0:	d833      	bhi.n	8007c5a <_strtod_l+0xa2>
 8007bf2:	2a00      	cmp	r2, #0
 8007bf4:	d03d      	beq.n	8007c72 <_strtod_l+0xba>
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	930a      	str	r3, [sp, #40]	; 0x28
 8007bfa:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8007bfc:	782b      	ldrb	r3, [r5, #0]
 8007bfe:	2b30      	cmp	r3, #48	; 0x30
 8007c00:	f040 80aa 	bne.w	8007d58 <_strtod_l+0x1a0>
 8007c04:	786b      	ldrb	r3, [r5, #1]
 8007c06:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007c0a:	2b58      	cmp	r3, #88	; 0x58
 8007c0c:	d166      	bne.n	8007cdc <_strtod_l+0x124>
 8007c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c10:	4650      	mov	r0, sl
 8007c12:	9301      	str	r3, [sp, #4]
 8007c14:	ab1a      	add	r3, sp, #104	; 0x68
 8007c16:	9300      	str	r3, [sp, #0]
 8007c18:	4a8a      	ldr	r2, [pc, #552]	; (8007e44 <_strtod_l+0x28c>)
 8007c1a:	f8cd b008 	str.w	fp, [sp, #8]
 8007c1e:	ab1b      	add	r3, sp, #108	; 0x6c
 8007c20:	a919      	add	r1, sp, #100	; 0x64
 8007c22:	f000 ff7d 	bl	8008b20 <__gethex>
 8007c26:	f010 0607 	ands.w	r6, r0, #7
 8007c2a:	4604      	mov	r4, r0
 8007c2c:	d005      	beq.n	8007c3a <_strtod_l+0x82>
 8007c2e:	2e06      	cmp	r6, #6
 8007c30:	d129      	bne.n	8007c86 <_strtod_l+0xce>
 8007c32:	2300      	movs	r3, #0
 8007c34:	3501      	adds	r5, #1
 8007c36:	9519      	str	r5, [sp, #100]	; 0x64
 8007c38:	930a      	str	r3, [sp, #40]	; 0x28
 8007c3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	f040 858a 	bne.w	8008756 <_strtod_l+0xb9e>
 8007c42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c44:	b1d3      	cbz	r3, 8007c7c <_strtod_l+0xc4>
 8007c46:	4642      	mov	r2, r8
 8007c48:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007c4c:	4610      	mov	r0, r2
 8007c4e:	4619      	mov	r1, r3
 8007c50:	b01f      	add	sp, #124	; 0x7c
 8007c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c56:	2a20      	cmp	r2, #32
 8007c58:	d1cd      	bne.n	8007bf6 <_strtod_l+0x3e>
 8007c5a:	3301      	adds	r3, #1
 8007c5c:	9319      	str	r3, [sp, #100]	; 0x64
 8007c5e:	e7bf      	b.n	8007be0 <_strtod_l+0x28>
 8007c60:	2a2d      	cmp	r2, #45	; 0x2d
 8007c62:	d1c8      	bne.n	8007bf6 <_strtod_l+0x3e>
 8007c64:	2201      	movs	r2, #1
 8007c66:	920a      	str	r2, [sp, #40]	; 0x28
 8007c68:	1c5a      	adds	r2, r3, #1
 8007c6a:	9219      	str	r2, [sp, #100]	; 0x64
 8007c6c:	785b      	ldrb	r3, [r3, #1]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d1c3      	bne.n	8007bfa <_strtod_l+0x42>
 8007c72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c74:	9619      	str	r6, [sp, #100]	; 0x64
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	f040 856b 	bne.w	8008752 <_strtod_l+0xb9a>
 8007c7c:	4642      	mov	r2, r8
 8007c7e:	464b      	mov	r3, r9
 8007c80:	e7e4      	b.n	8007c4c <_strtod_l+0x94>
 8007c82:	2200      	movs	r2, #0
 8007c84:	e7ef      	b.n	8007c66 <_strtod_l+0xae>
 8007c86:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007c88:	b13a      	cbz	r2, 8007c9a <_strtod_l+0xe2>
 8007c8a:	2135      	movs	r1, #53	; 0x35
 8007c8c:	a81c      	add	r0, sp, #112	; 0x70
 8007c8e:	f001 fed3 	bl	8009a38 <__copybits>
 8007c92:	4650      	mov	r0, sl
 8007c94:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007c96:	f001 fa9b 	bl	80091d0 <_Bfree>
 8007c9a:	3e01      	subs	r6, #1
 8007c9c:	2e04      	cmp	r6, #4
 8007c9e:	d806      	bhi.n	8007cae <_strtod_l+0xf6>
 8007ca0:	e8df f006 	tbb	[pc, r6]
 8007ca4:	1714030a 	.word	0x1714030a
 8007ca8:	0a          	.byte	0x0a
 8007ca9:	00          	.byte	0x00
 8007caa:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8007cae:	0721      	lsls	r1, r4, #28
 8007cb0:	d5c3      	bpl.n	8007c3a <_strtod_l+0x82>
 8007cb2:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8007cb6:	e7c0      	b.n	8007c3a <_strtod_l+0x82>
 8007cb8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007cba:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8007cbe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007cc2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007cc6:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007cca:	e7f0      	b.n	8007cae <_strtod_l+0xf6>
 8007ccc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007e48 <_strtod_l+0x290>
 8007cd0:	e7ed      	b.n	8007cae <_strtod_l+0xf6>
 8007cd2:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007cd6:	f04f 38ff 	mov.w	r8, #4294967295
 8007cda:	e7e8      	b.n	8007cae <_strtod_l+0xf6>
 8007cdc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007cde:	1c5a      	adds	r2, r3, #1
 8007ce0:	9219      	str	r2, [sp, #100]	; 0x64
 8007ce2:	785b      	ldrb	r3, [r3, #1]
 8007ce4:	2b30      	cmp	r3, #48	; 0x30
 8007ce6:	d0f9      	beq.n	8007cdc <_strtod_l+0x124>
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d0a6      	beq.n	8007c3a <_strtod_l+0x82>
 8007cec:	2301      	movs	r3, #1
 8007cee:	9307      	str	r3, [sp, #28]
 8007cf0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007cf2:	220a      	movs	r2, #10
 8007cf4:	9308      	str	r3, [sp, #32]
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	469b      	mov	fp, r3
 8007cfa:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8007cfe:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007d00:	7805      	ldrb	r5, [r0, #0]
 8007d02:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8007d06:	b2d9      	uxtb	r1, r3
 8007d08:	2909      	cmp	r1, #9
 8007d0a:	d927      	bls.n	8007d5c <_strtod_l+0x1a4>
 8007d0c:	4622      	mov	r2, r4
 8007d0e:	4639      	mov	r1, r7
 8007d10:	f002 face 	bl	800a2b0 <strncmp>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	d033      	beq.n	8007d80 <_strtod_l+0x1c8>
 8007d18:	2000      	movs	r0, #0
 8007d1a:	462a      	mov	r2, r5
 8007d1c:	465c      	mov	r4, fp
 8007d1e:	4603      	mov	r3, r0
 8007d20:	9004      	str	r0, [sp, #16]
 8007d22:	2a65      	cmp	r2, #101	; 0x65
 8007d24:	d001      	beq.n	8007d2a <_strtod_l+0x172>
 8007d26:	2a45      	cmp	r2, #69	; 0x45
 8007d28:	d114      	bne.n	8007d54 <_strtod_l+0x19c>
 8007d2a:	b91c      	cbnz	r4, 8007d34 <_strtod_l+0x17c>
 8007d2c:	9a07      	ldr	r2, [sp, #28]
 8007d2e:	4302      	orrs	r2, r0
 8007d30:	d09f      	beq.n	8007c72 <_strtod_l+0xba>
 8007d32:	2400      	movs	r4, #0
 8007d34:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8007d36:	1c72      	adds	r2, r6, #1
 8007d38:	9219      	str	r2, [sp, #100]	; 0x64
 8007d3a:	7872      	ldrb	r2, [r6, #1]
 8007d3c:	2a2b      	cmp	r2, #43	; 0x2b
 8007d3e:	d079      	beq.n	8007e34 <_strtod_l+0x27c>
 8007d40:	2a2d      	cmp	r2, #45	; 0x2d
 8007d42:	f000 8083 	beq.w	8007e4c <_strtod_l+0x294>
 8007d46:	2700      	movs	r7, #0
 8007d48:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007d4c:	2909      	cmp	r1, #9
 8007d4e:	f240 8083 	bls.w	8007e58 <_strtod_l+0x2a0>
 8007d52:	9619      	str	r6, [sp, #100]	; 0x64
 8007d54:	2500      	movs	r5, #0
 8007d56:	e09f      	b.n	8007e98 <_strtod_l+0x2e0>
 8007d58:	2300      	movs	r3, #0
 8007d5a:	e7c8      	b.n	8007cee <_strtod_l+0x136>
 8007d5c:	f1bb 0f08 	cmp.w	fp, #8
 8007d60:	bfd5      	itete	le
 8007d62:	9906      	ldrle	r1, [sp, #24]
 8007d64:	9905      	ldrgt	r1, [sp, #20]
 8007d66:	fb02 3301 	mlale	r3, r2, r1, r3
 8007d6a:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007d6e:	f100 0001 	add.w	r0, r0, #1
 8007d72:	bfd4      	ite	le
 8007d74:	9306      	strle	r3, [sp, #24]
 8007d76:	9305      	strgt	r3, [sp, #20]
 8007d78:	f10b 0b01 	add.w	fp, fp, #1
 8007d7c:	9019      	str	r0, [sp, #100]	; 0x64
 8007d7e:	e7be      	b.n	8007cfe <_strtod_l+0x146>
 8007d80:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d82:	191a      	adds	r2, r3, r4
 8007d84:	9219      	str	r2, [sp, #100]	; 0x64
 8007d86:	5d1a      	ldrb	r2, [r3, r4]
 8007d88:	f1bb 0f00 	cmp.w	fp, #0
 8007d8c:	d036      	beq.n	8007dfc <_strtod_l+0x244>
 8007d8e:	465c      	mov	r4, fp
 8007d90:	9004      	str	r0, [sp, #16]
 8007d92:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007d96:	2b09      	cmp	r3, #9
 8007d98:	d912      	bls.n	8007dc0 <_strtod_l+0x208>
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	e7c1      	b.n	8007d22 <_strtod_l+0x16a>
 8007d9e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007da0:	3001      	adds	r0, #1
 8007da2:	1c5a      	adds	r2, r3, #1
 8007da4:	9219      	str	r2, [sp, #100]	; 0x64
 8007da6:	785a      	ldrb	r2, [r3, #1]
 8007da8:	2a30      	cmp	r2, #48	; 0x30
 8007daa:	d0f8      	beq.n	8007d9e <_strtod_l+0x1e6>
 8007dac:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007db0:	2b08      	cmp	r3, #8
 8007db2:	f200 84d5 	bhi.w	8008760 <_strtod_l+0xba8>
 8007db6:	9004      	str	r0, [sp, #16]
 8007db8:	2000      	movs	r0, #0
 8007dba:	4604      	mov	r4, r0
 8007dbc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007dbe:	9308      	str	r3, [sp, #32]
 8007dc0:	3a30      	subs	r2, #48	; 0x30
 8007dc2:	f100 0301 	add.w	r3, r0, #1
 8007dc6:	d013      	beq.n	8007df0 <_strtod_l+0x238>
 8007dc8:	9904      	ldr	r1, [sp, #16]
 8007dca:	1905      	adds	r5, r0, r4
 8007dcc:	4419      	add	r1, r3
 8007dce:	9104      	str	r1, [sp, #16]
 8007dd0:	4623      	mov	r3, r4
 8007dd2:	210a      	movs	r1, #10
 8007dd4:	42ab      	cmp	r3, r5
 8007dd6:	d113      	bne.n	8007e00 <_strtod_l+0x248>
 8007dd8:	1823      	adds	r3, r4, r0
 8007dda:	2b08      	cmp	r3, #8
 8007ddc:	f104 0401 	add.w	r4, r4, #1
 8007de0:	4404      	add	r4, r0
 8007de2:	dc1b      	bgt.n	8007e1c <_strtod_l+0x264>
 8007de4:	230a      	movs	r3, #10
 8007de6:	9906      	ldr	r1, [sp, #24]
 8007de8:	fb03 2301 	mla	r3, r3, r1, r2
 8007dec:	9306      	str	r3, [sp, #24]
 8007dee:	2300      	movs	r3, #0
 8007df0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007df2:	4618      	mov	r0, r3
 8007df4:	1c51      	adds	r1, r2, #1
 8007df6:	9119      	str	r1, [sp, #100]	; 0x64
 8007df8:	7852      	ldrb	r2, [r2, #1]
 8007dfa:	e7ca      	b.n	8007d92 <_strtod_l+0x1da>
 8007dfc:	4658      	mov	r0, fp
 8007dfe:	e7d3      	b.n	8007da8 <_strtod_l+0x1f0>
 8007e00:	2b08      	cmp	r3, #8
 8007e02:	dc04      	bgt.n	8007e0e <_strtod_l+0x256>
 8007e04:	9f06      	ldr	r7, [sp, #24]
 8007e06:	434f      	muls	r7, r1
 8007e08:	9706      	str	r7, [sp, #24]
 8007e0a:	3301      	adds	r3, #1
 8007e0c:	e7e2      	b.n	8007dd4 <_strtod_l+0x21c>
 8007e0e:	1c5f      	adds	r7, r3, #1
 8007e10:	2f10      	cmp	r7, #16
 8007e12:	bfde      	ittt	le
 8007e14:	9f05      	ldrle	r7, [sp, #20]
 8007e16:	434f      	mulle	r7, r1
 8007e18:	9705      	strle	r7, [sp, #20]
 8007e1a:	e7f6      	b.n	8007e0a <_strtod_l+0x252>
 8007e1c:	2c10      	cmp	r4, #16
 8007e1e:	bfdf      	itttt	le
 8007e20:	230a      	movle	r3, #10
 8007e22:	9905      	ldrle	r1, [sp, #20]
 8007e24:	fb03 2301 	mlale	r3, r3, r1, r2
 8007e28:	9305      	strle	r3, [sp, #20]
 8007e2a:	e7e0      	b.n	8007dee <_strtod_l+0x236>
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	9304      	str	r3, [sp, #16]
 8007e30:	2301      	movs	r3, #1
 8007e32:	e77b      	b.n	8007d2c <_strtod_l+0x174>
 8007e34:	2700      	movs	r7, #0
 8007e36:	1cb2      	adds	r2, r6, #2
 8007e38:	9219      	str	r2, [sp, #100]	; 0x64
 8007e3a:	78b2      	ldrb	r2, [r6, #2]
 8007e3c:	e784      	b.n	8007d48 <_strtod_l+0x190>
 8007e3e:	bf00      	nop
 8007e40:	0800aff0 	.word	0x0800aff0
 8007e44:	0800ad78 	.word	0x0800ad78
 8007e48:	7ff00000 	.word	0x7ff00000
 8007e4c:	2701      	movs	r7, #1
 8007e4e:	e7f2      	b.n	8007e36 <_strtod_l+0x27e>
 8007e50:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007e52:	1c51      	adds	r1, r2, #1
 8007e54:	9119      	str	r1, [sp, #100]	; 0x64
 8007e56:	7852      	ldrb	r2, [r2, #1]
 8007e58:	2a30      	cmp	r2, #48	; 0x30
 8007e5a:	d0f9      	beq.n	8007e50 <_strtod_l+0x298>
 8007e5c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007e60:	2908      	cmp	r1, #8
 8007e62:	f63f af77 	bhi.w	8007d54 <_strtod_l+0x19c>
 8007e66:	f04f 0e0a 	mov.w	lr, #10
 8007e6a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8007e6e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007e70:	9209      	str	r2, [sp, #36]	; 0x24
 8007e72:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007e74:	1c51      	adds	r1, r2, #1
 8007e76:	9119      	str	r1, [sp, #100]	; 0x64
 8007e78:	7852      	ldrb	r2, [r2, #1]
 8007e7a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8007e7e:	2d09      	cmp	r5, #9
 8007e80:	d935      	bls.n	8007eee <_strtod_l+0x336>
 8007e82:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007e84:	1b49      	subs	r1, r1, r5
 8007e86:	2908      	cmp	r1, #8
 8007e88:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8007e8c:	dc02      	bgt.n	8007e94 <_strtod_l+0x2dc>
 8007e8e:	4565      	cmp	r5, ip
 8007e90:	bfa8      	it	ge
 8007e92:	4665      	movge	r5, ip
 8007e94:	b107      	cbz	r7, 8007e98 <_strtod_l+0x2e0>
 8007e96:	426d      	negs	r5, r5
 8007e98:	2c00      	cmp	r4, #0
 8007e9a:	d14c      	bne.n	8007f36 <_strtod_l+0x37e>
 8007e9c:	9907      	ldr	r1, [sp, #28]
 8007e9e:	4301      	orrs	r1, r0
 8007ea0:	f47f aecb 	bne.w	8007c3a <_strtod_l+0x82>
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	f47f aee4 	bne.w	8007c72 <_strtod_l+0xba>
 8007eaa:	2a69      	cmp	r2, #105	; 0x69
 8007eac:	d026      	beq.n	8007efc <_strtod_l+0x344>
 8007eae:	dc23      	bgt.n	8007ef8 <_strtod_l+0x340>
 8007eb0:	2a49      	cmp	r2, #73	; 0x49
 8007eb2:	d023      	beq.n	8007efc <_strtod_l+0x344>
 8007eb4:	2a4e      	cmp	r2, #78	; 0x4e
 8007eb6:	f47f aedc 	bne.w	8007c72 <_strtod_l+0xba>
 8007eba:	499d      	ldr	r1, [pc, #628]	; (8008130 <_strtod_l+0x578>)
 8007ebc:	a819      	add	r0, sp, #100	; 0x64
 8007ebe:	f001 f87d 	bl	8008fbc <__match>
 8007ec2:	2800      	cmp	r0, #0
 8007ec4:	f43f aed5 	beq.w	8007c72 <_strtod_l+0xba>
 8007ec8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007eca:	781b      	ldrb	r3, [r3, #0]
 8007ecc:	2b28      	cmp	r3, #40	; 0x28
 8007ece:	d12c      	bne.n	8007f2a <_strtod_l+0x372>
 8007ed0:	4998      	ldr	r1, [pc, #608]	; (8008134 <_strtod_l+0x57c>)
 8007ed2:	aa1c      	add	r2, sp, #112	; 0x70
 8007ed4:	a819      	add	r0, sp, #100	; 0x64
 8007ed6:	f001 f885 	bl	8008fe4 <__hexnan>
 8007eda:	2805      	cmp	r0, #5
 8007edc:	d125      	bne.n	8007f2a <_strtod_l+0x372>
 8007ede:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007ee0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8007ee4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007ee8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007eec:	e6a5      	b.n	8007c3a <_strtod_l+0x82>
 8007eee:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8007ef2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8007ef6:	e7bc      	b.n	8007e72 <_strtod_l+0x2ba>
 8007ef8:	2a6e      	cmp	r2, #110	; 0x6e
 8007efa:	e7dc      	b.n	8007eb6 <_strtod_l+0x2fe>
 8007efc:	498e      	ldr	r1, [pc, #568]	; (8008138 <_strtod_l+0x580>)
 8007efe:	a819      	add	r0, sp, #100	; 0x64
 8007f00:	f001 f85c 	bl	8008fbc <__match>
 8007f04:	2800      	cmp	r0, #0
 8007f06:	f43f aeb4 	beq.w	8007c72 <_strtod_l+0xba>
 8007f0a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f0c:	498b      	ldr	r1, [pc, #556]	; (800813c <_strtod_l+0x584>)
 8007f0e:	3b01      	subs	r3, #1
 8007f10:	a819      	add	r0, sp, #100	; 0x64
 8007f12:	9319      	str	r3, [sp, #100]	; 0x64
 8007f14:	f001 f852 	bl	8008fbc <__match>
 8007f18:	b910      	cbnz	r0, 8007f20 <_strtod_l+0x368>
 8007f1a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f1c:	3301      	adds	r3, #1
 8007f1e:	9319      	str	r3, [sp, #100]	; 0x64
 8007f20:	f04f 0800 	mov.w	r8, #0
 8007f24:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8008140 <_strtod_l+0x588>
 8007f28:	e687      	b.n	8007c3a <_strtod_l+0x82>
 8007f2a:	4886      	ldr	r0, [pc, #536]	; (8008144 <_strtod_l+0x58c>)
 8007f2c:	f002 f9a6 	bl	800a27c <nan>
 8007f30:	4680      	mov	r8, r0
 8007f32:	4689      	mov	r9, r1
 8007f34:	e681      	b.n	8007c3a <_strtod_l+0x82>
 8007f36:	9b04      	ldr	r3, [sp, #16]
 8007f38:	f1bb 0f00 	cmp.w	fp, #0
 8007f3c:	bf08      	it	eq
 8007f3e:	46a3      	moveq	fp, r4
 8007f40:	1aeb      	subs	r3, r5, r3
 8007f42:	2c10      	cmp	r4, #16
 8007f44:	9806      	ldr	r0, [sp, #24]
 8007f46:	4626      	mov	r6, r4
 8007f48:	9307      	str	r3, [sp, #28]
 8007f4a:	bfa8      	it	ge
 8007f4c:	2610      	movge	r6, #16
 8007f4e:	f7f8 fab9 	bl	80004c4 <__aeabi_ui2d>
 8007f52:	2c09      	cmp	r4, #9
 8007f54:	4680      	mov	r8, r0
 8007f56:	4689      	mov	r9, r1
 8007f58:	dd13      	ble.n	8007f82 <_strtod_l+0x3ca>
 8007f5a:	4b7b      	ldr	r3, [pc, #492]	; (8008148 <_strtod_l+0x590>)
 8007f5c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007f60:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007f64:	f7f8 fb28 	bl	80005b8 <__aeabi_dmul>
 8007f68:	4680      	mov	r8, r0
 8007f6a:	9805      	ldr	r0, [sp, #20]
 8007f6c:	4689      	mov	r9, r1
 8007f6e:	f7f8 faa9 	bl	80004c4 <__aeabi_ui2d>
 8007f72:	4602      	mov	r2, r0
 8007f74:	460b      	mov	r3, r1
 8007f76:	4640      	mov	r0, r8
 8007f78:	4649      	mov	r1, r9
 8007f7a:	f7f8 f967 	bl	800024c <__adddf3>
 8007f7e:	4680      	mov	r8, r0
 8007f80:	4689      	mov	r9, r1
 8007f82:	2c0f      	cmp	r4, #15
 8007f84:	dc36      	bgt.n	8007ff4 <_strtod_l+0x43c>
 8007f86:	9b07      	ldr	r3, [sp, #28]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	f43f ae56 	beq.w	8007c3a <_strtod_l+0x82>
 8007f8e:	dd22      	ble.n	8007fd6 <_strtod_l+0x41e>
 8007f90:	2b16      	cmp	r3, #22
 8007f92:	dc09      	bgt.n	8007fa8 <_strtod_l+0x3f0>
 8007f94:	496c      	ldr	r1, [pc, #432]	; (8008148 <_strtod_l+0x590>)
 8007f96:	4642      	mov	r2, r8
 8007f98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007f9c:	464b      	mov	r3, r9
 8007f9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fa2:	f7f8 fb09 	bl	80005b8 <__aeabi_dmul>
 8007fa6:	e7c3      	b.n	8007f30 <_strtod_l+0x378>
 8007fa8:	9a07      	ldr	r2, [sp, #28]
 8007faa:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	db20      	blt.n	8007ff4 <_strtod_l+0x43c>
 8007fb2:	4d65      	ldr	r5, [pc, #404]	; (8008148 <_strtod_l+0x590>)
 8007fb4:	f1c4 040f 	rsb	r4, r4, #15
 8007fb8:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007fbc:	4642      	mov	r2, r8
 8007fbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fc2:	464b      	mov	r3, r9
 8007fc4:	f7f8 faf8 	bl	80005b8 <__aeabi_dmul>
 8007fc8:	9b07      	ldr	r3, [sp, #28]
 8007fca:	1b1c      	subs	r4, r3, r4
 8007fcc:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8007fd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007fd4:	e7e5      	b.n	8007fa2 <_strtod_l+0x3ea>
 8007fd6:	9b07      	ldr	r3, [sp, #28]
 8007fd8:	3316      	adds	r3, #22
 8007fda:	db0b      	blt.n	8007ff4 <_strtod_l+0x43c>
 8007fdc:	9b04      	ldr	r3, [sp, #16]
 8007fde:	4640      	mov	r0, r8
 8007fe0:	1b5d      	subs	r5, r3, r5
 8007fe2:	4b59      	ldr	r3, [pc, #356]	; (8008148 <_strtod_l+0x590>)
 8007fe4:	4649      	mov	r1, r9
 8007fe6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007fea:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007fee:	f7f8 fc0d 	bl	800080c <__aeabi_ddiv>
 8007ff2:	e79d      	b.n	8007f30 <_strtod_l+0x378>
 8007ff4:	9b07      	ldr	r3, [sp, #28]
 8007ff6:	1ba6      	subs	r6, r4, r6
 8007ff8:	441e      	add	r6, r3
 8007ffa:	2e00      	cmp	r6, #0
 8007ffc:	dd74      	ble.n	80080e8 <_strtod_l+0x530>
 8007ffe:	f016 030f 	ands.w	r3, r6, #15
 8008002:	d00a      	beq.n	800801a <_strtod_l+0x462>
 8008004:	4950      	ldr	r1, [pc, #320]	; (8008148 <_strtod_l+0x590>)
 8008006:	4642      	mov	r2, r8
 8008008:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800800c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008010:	464b      	mov	r3, r9
 8008012:	f7f8 fad1 	bl	80005b8 <__aeabi_dmul>
 8008016:	4680      	mov	r8, r0
 8008018:	4689      	mov	r9, r1
 800801a:	f036 060f 	bics.w	r6, r6, #15
 800801e:	d052      	beq.n	80080c6 <_strtod_l+0x50e>
 8008020:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8008024:	dd27      	ble.n	8008076 <_strtod_l+0x4be>
 8008026:	f04f 0b00 	mov.w	fp, #0
 800802a:	f8cd b010 	str.w	fp, [sp, #16]
 800802e:	f8cd b020 	str.w	fp, [sp, #32]
 8008032:	f8cd b018 	str.w	fp, [sp, #24]
 8008036:	2322      	movs	r3, #34	; 0x22
 8008038:	f04f 0800 	mov.w	r8, #0
 800803c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8008140 <_strtod_l+0x588>
 8008040:	f8ca 3000 	str.w	r3, [sl]
 8008044:	9b08      	ldr	r3, [sp, #32]
 8008046:	2b00      	cmp	r3, #0
 8008048:	f43f adf7 	beq.w	8007c3a <_strtod_l+0x82>
 800804c:	4650      	mov	r0, sl
 800804e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008050:	f001 f8be 	bl	80091d0 <_Bfree>
 8008054:	4650      	mov	r0, sl
 8008056:	9906      	ldr	r1, [sp, #24]
 8008058:	f001 f8ba 	bl	80091d0 <_Bfree>
 800805c:	4650      	mov	r0, sl
 800805e:	9904      	ldr	r1, [sp, #16]
 8008060:	f001 f8b6 	bl	80091d0 <_Bfree>
 8008064:	4650      	mov	r0, sl
 8008066:	9908      	ldr	r1, [sp, #32]
 8008068:	f001 f8b2 	bl	80091d0 <_Bfree>
 800806c:	4659      	mov	r1, fp
 800806e:	4650      	mov	r0, sl
 8008070:	f001 f8ae 	bl	80091d0 <_Bfree>
 8008074:	e5e1      	b.n	8007c3a <_strtod_l+0x82>
 8008076:	4b35      	ldr	r3, [pc, #212]	; (800814c <_strtod_l+0x594>)
 8008078:	4640      	mov	r0, r8
 800807a:	9305      	str	r3, [sp, #20]
 800807c:	2300      	movs	r3, #0
 800807e:	4649      	mov	r1, r9
 8008080:	461f      	mov	r7, r3
 8008082:	1136      	asrs	r6, r6, #4
 8008084:	2e01      	cmp	r6, #1
 8008086:	dc21      	bgt.n	80080cc <_strtod_l+0x514>
 8008088:	b10b      	cbz	r3, 800808e <_strtod_l+0x4d6>
 800808a:	4680      	mov	r8, r0
 800808c:	4689      	mov	r9, r1
 800808e:	4b2f      	ldr	r3, [pc, #188]	; (800814c <_strtod_l+0x594>)
 8008090:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008094:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008098:	4642      	mov	r2, r8
 800809a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800809e:	464b      	mov	r3, r9
 80080a0:	f7f8 fa8a 	bl	80005b8 <__aeabi_dmul>
 80080a4:	4b26      	ldr	r3, [pc, #152]	; (8008140 <_strtod_l+0x588>)
 80080a6:	460a      	mov	r2, r1
 80080a8:	400b      	ands	r3, r1
 80080aa:	4929      	ldr	r1, [pc, #164]	; (8008150 <_strtod_l+0x598>)
 80080ac:	4680      	mov	r8, r0
 80080ae:	428b      	cmp	r3, r1
 80080b0:	d8b9      	bhi.n	8008026 <_strtod_l+0x46e>
 80080b2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80080b6:	428b      	cmp	r3, r1
 80080b8:	bf86      	itte	hi
 80080ba:	f04f 38ff 	movhi.w	r8, #4294967295
 80080be:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8008154 <_strtod_l+0x59c>
 80080c2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80080c6:	2300      	movs	r3, #0
 80080c8:	9305      	str	r3, [sp, #20]
 80080ca:	e07f      	b.n	80081cc <_strtod_l+0x614>
 80080cc:	07f2      	lsls	r2, r6, #31
 80080ce:	d505      	bpl.n	80080dc <_strtod_l+0x524>
 80080d0:	9b05      	ldr	r3, [sp, #20]
 80080d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d6:	f7f8 fa6f 	bl	80005b8 <__aeabi_dmul>
 80080da:	2301      	movs	r3, #1
 80080dc:	9a05      	ldr	r2, [sp, #20]
 80080de:	3701      	adds	r7, #1
 80080e0:	3208      	adds	r2, #8
 80080e2:	1076      	asrs	r6, r6, #1
 80080e4:	9205      	str	r2, [sp, #20]
 80080e6:	e7cd      	b.n	8008084 <_strtod_l+0x4cc>
 80080e8:	d0ed      	beq.n	80080c6 <_strtod_l+0x50e>
 80080ea:	4276      	negs	r6, r6
 80080ec:	f016 020f 	ands.w	r2, r6, #15
 80080f0:	d00a      	beq.n	8008108 <_strtod_l+0x550>
 80080f2:	4b15      	ldr	r3, [pc, #84]	; (8008148 <_strtod_l+0x590>)
 80080f4:	4640      	mov	r0, r8
 80080f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080fa:	4649      	mov	r1, r9
 80080fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008100:	f7f8 fb84 	bl	800080c <__aeabi_ddiv>
 8008104:	4680      	mov	r8, r0
 8008106:	4689      	mov	r9, r1
 8008108:	1136      	asrs	r6, r6, #4
 800810a:	d0dc      	beq.n	80080c6 <_strtod_l+0x50e>
 800810c:	2e1f      	cmp	r6, #31
 800810e:	dd23      	ble.n	8008158 <_strtod_l+0x5a0>
 8008110:	f04f 0b00 	mov.w	fp, #0
 8008114:	f8cd b010 	str.w	fp, [sp, #16]
 8008118:	f8cd b020 	str.w	fp, [sp, #32]
 800811c:	f8cd b018 	str.w	fp, [sp, #24]
 8008120:	2322      	movs	r3, #34	; 0x22
 8008122:	f04f 0800 	mov.w	r8, #0
 8008126:	f04f 0900 	mov.w	r9, #0
 800812a:	f8ca 3000 	str.w	r3, [sl]
 800812e:	e789      	b.n	8008044 <_strtod_l+0x48c>
 8008130:	0800ad75 	.word	0x0800ad75
 8008134:	0800ad8c 	.word	0x0800ad8c
 8008138:	0800ad6c 	.word	0x0800ad6c
 800813c:	0800ad6f 	.word	0x0800ad6f
 8008140:	7ff00000 	.word	0x7ff00000
 8008144:	0800ae77 	.word	0x0800ae77
 8008148:	0800b088 	.word	0x0800b088
 800814c:	0800b060 	.word	0x0800b060
 8008150:	7ca00000 	.word	0x7ca00000
 8008154:	7fefffff 	.word	0x7fefffff
 8008158:	f016 0310 	ands.w	r3, r6, #16
 800815c:	bf18      	it	ne
 800815e:	236a      	movne	r3, #106	; 0x6a
 8008160:	4640      	mov	r0, r8
 8008162:	9305      	str	r3, [sp, #20]
 8008164:	4649      	mov	r1, r9
 8008166:	2300      	movs	r3, #0
 8008168:	4fb0      	ldr	r7, [pc, #704]	; (800842c <_strtod_l+0x874>)
 800816a:	07f2      	lsls	r2, r6, #31
 800816c:	d504      	bpl.n	8008178 <_strtod_l+0x5c0>
 800816e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008172:	f7f8 fa21 	bl	80005b8 <__aeabi_dmul>
 8008176:	2301      	movs	r3, #1
 8008178:	1076      	asrs	r6, r6, #1
 800817a:	f107 0708 	add.w	r7, r7, #8
 800817e:	d1f4      	bne.n	800816a <_strtod_l+0x5b2>
 8008180:	b10b      	cbz	r3, 8008186 <_strtod_l+0x5ce>
 8008182:	4680      	mov	r8, r0
 8008184:	4689      	mov	r9, r1
 8008186:	9b05      	ldr	r3, [sp, #20]
 8008188:	b1c3      	cbz	r3, 80081bc <_strtod_l+0x604>
 800818a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800818e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008192:	2b00      	cmp	r3, #0
 8008194:	4649      	mov	r1, r9
 8008196:	dd11      	ble.n	80081bc <_strtod_l+0x604>
 8008198:	2b1f      	cmp	r3, #31
 800819a:	f340 8127 	ble.w	80083ec <_strtod_l+0x834>
 800819e:	2b34      	cmp	r3, #52	; 0x34
 80081a0:	bfd8      	it	le
 80081a2:	f04f 33ff 	movle.w	r3, #4294967295
 80081a6:	f04f 0800 	mov.w	r8, #0
 80081aa:	bfcf      	iteee	gt
 80081ac:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80081b0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80081b4:	fa03 f202 	lslle.w	r2, r3, r2
 80081b8:	ea02 0901 	andle.w	r9, r2, r1
 80081bc:	2200      	movs	r2, #0
 80081be:	2300      	movs	r3, #0
 80081c0:	4640      	mov	r0, r8
 80081c2:	4649      	mov	r1, r9
 80081c4:	f7f8 fc60 	bl	8000a88 <__aeabi_dcmpeq>
 80081c8:	2800      	cmp	r0, #0
 80081ca:	d1a1      	bne.n	8008110 <_strtod_l+0x558>
 80081cc:	9b06      	ldr	r3, [sp, #24]
 80081ce:	465a      	mov	r2, fp
 80081d0:	9300      	str	r3, [sp, #0]
 80081d2:	4650      	mov	r0, sl
 80081d4:	4623      	mov	r3, r4
 80081d6:	9908      	ldr	r1, [sp, #32]
 80081d8:	f001 f862 	bl	80092a0 <__s2b>
 80081dc:	9008      	str	r0, [sp, #32]
 80081de:	2800      	cmp	r0, #0
 80081e0:	f43f af21 	beq.w	8008026 <_strtod_l+0x46e>
 80081e4:	9b04      	ldr	r3, [sp, #16]
 80081e6:	f04f 0b00 	mov.w	fp, #0
 80081ea:	1b5d      	subs	r5, r3, r5
 80081ec:	9b07      	ldr	r3, [sp, #28]
 80081ee:	f8cd b010 	str.w	fp, [sp, #16]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	bfb4      	ite	lt
 80081f6:	462b      	movlt	r3, r5
 80081f8:	2300      	movge	r3, #0
 80081fa:	930e      	str	r3, [sp, #56]	; 0x38
 80081fc:	9b07      	ldr	r3, [sp, #28]
 80081fe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008202:	9314      	str	r3, [sp, #80]	; 0x50
 8008204:	9b08      	ldr	r3, [sp, #32]
 8008206:	4650      	mov	r0, sl
 8008208:	6859      	ldr	r1, [r3, #4]
 800820a:	f000 ffa1 	bl	8009150 <_Balloc>
 800820e:	9006      	str	r0, [sp, #24]
 8008210:	2800      	cmp	r0, #0
 8008212:	f43f af10 	beq.w	8008036 <_strtod_l+0x47e>
 8008216:	9b08      	ldr	r3, [sp, #32]
 8008218:	300c      	adds	r0, #12
 800821a:	691a      	ldr	r2, [r3, #16]
 800821c:	f103 010c 	add.w	r1, r3, #12
 8008220:	3202      	adds	r2, #2
 8008222:	0092      	lsls	r2, r2, #2
 8008224:	f7ff fc64 	bl	8007af0 <memcpy>
 8008228:	ab1c      	add	r3, sp, #112	; 0x70
 800822a:	9301      	str	r3, [sp, #4]
 800822c:	ab1b      	add	r3, sp, #108	; 0x6c
 800822e:	9300      	str	r3, [sp, #0]
 8008230:	4642      	mov	r2, r8
 8008232:	464b      	mov	r3, r9
 8008234:	4650      	mov	r0, sl
 8008236:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800823a:	f001 fb73 	bl	8009924 <__d2b>
 800823e:	901a      	str	r0, [sp, #104]	; 0x68
 8008240:	2800      	cmp	r0, #0
 8008242:	f43f aef8 	beq.w	8008036 <_strtod_l+0x47e>
 8008246:	2101      	movs	r1, #1
 8008248:	4650      	mov	r0, sl
 800824a:	f001 f8c1 	bl	80093d0 <__i2b>
 800824e:	4603      	mov	r3, r0
 8008250:	9004      	str	r0, [sp, #16]
 8008252:	2800      	cmp	r0, #0
 8008254:	f43f aeef 	beq.w	8008036 <_strtod_l+0x47e>
 8008258:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800825a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800825c:	2d00      	cmp	r5, #0
 800825e:	bfab      	itete	ge
 8008260:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8008262:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8008264:	18ee      	addge	r6, r5, r3
 8008266:	1b5c      	sublt	r4, r3, r5
 8008268:	9b05      	ldr	r3, [sp, #20]
 800826a:	bfa8      	it	ge
 800826c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800826e:	eba5 0503 	sub.w	r5, r5, r3
 8008272:	4415      	add	r5, r2
 8008274:	4b6e      	ldr	r3, [pc, #440]	; (8008430 <_strtod_l+0x878>)
 8008276:	f105 35ff 	add.w	r5, r5, #4294967295
 800827a:	bfb8      	it	lt
 800827c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800827e:	429d      	cmp	r5, r3
 8008280:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008284:	f280 80c4 	bge.w	8008410 <_strtod_l+0x858>
 8008288:	1b5b      	subs	r3, r3, r5
 800828a:	2b1f      	cmp	r3, #31
 800828c:	f04f 0701 	mov.w	r7, #1
 8008290:	eba2 0203 	sub.w	r2, r2, r3
 8008294:	f300 80b1 	bgt.w	80083fa <_strtod_l+0x842>
 8008298:	2500      	movs	r5, #0
 800829a:	fa07 f303 	lsl.w	r3, r7, r3
 800829e:	930f      	str	r3, [sp, #60]	; 0x3c
 80082a0:	18b7      	adds	r7, r6, r2
 80082a2:	9b05      	ldr	r3, [sp, #20]
 80082a4:	42be      	cmp	r6, r7
 80082a6:	4414      	add	r4, r2
 80082a8:	441c      	add	r4, r3
 80082aa:	4633      	mov	r3, r6
 80082ac:	bfa8      	it	ge
 80082ae:	463b      	movge	r3, r7
 80082b0:	42a3      	cmp	r3, r4
 80082b2:	bfa8      	it	ge
 80082b4:	4623      	movge	r3, r4
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	bfc2      	ittt	gt
 80082ba:	1aff      	subgt	r7, r7, r3
 80082bc:	1ae4      	subgt	r4, r4, r3
 80082be:	1af6      	subgt	r6, r6, r3
 80082c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	dd17      	ble.n	80082f6 <_strtod_l+0x73e>
 80082c6:	461a      	mov	r2, r3
 80082c8:	4650      	mov	r0, sl
 80082ca:	9904      	ldr	r1, [sp, #16]
 80082cc:	f001 f93e 	bl	800954c <__pow5mult>
 80082d0:	9004      	str	r0, [sp, #16]
 80082d2:	2800      	cmp	r0, #0
 80082d4:	f43f aeaf 	beq.w	8008036 <_strtod_l+0x47e>
 80082d8:	4601      	mov	r1, r0
 80082da:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80082dc:	4650      	mov	r0, sl
 80082de:	f001 f88d 	bl	80093fc <__multiply>
 80082e2:	9009      	str	r0, [sp, #36]	; 0x24
 80082e4:	2800      	cmp	r0, #0
 80082e6:	f43f aea6 	beq.w	8008036 <_strtod_l+0x47e>
 80082ea:	4650      	mov	r0, sl
 80082ec:	991a      	ldr	r1, [sp, #104]	; 0x68
 80082ee:	f000 ff6f 	bl	80091d0 <_Bfree>
 80082f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082f4:	931a      	str	r3, [sp, #104]	; 0x68
 80082f6:	2f00      	cmp	r7, #0
 80082f8:	f300 808e 	bgt.w	8008418 <_strtod_l+0x860>
 80082fc:	9b07      	ldr	r3, [sp, #28]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	dd08      	ble.n	8008314 <_strtod_l+0x75c>
 8008302:	4650      	mov	r0, sl
 8008304:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008306:	9906      	ldr	r1, [sp, #24]
 8008308:	f001 f920 	bl	800954c <__pow5mult>
 800830c:	9006      	str	r0, [sp, #24]
 800830e:	2800      	cmp	r0, #0
 8008310:	f43f ae91 	beq.w	8008036 <_strtod_l+0x47e>
 8008314:	2c00      	cmp	r4, #0
 8008316:	dd08      	ble.n	800832a <_strtod_l+0x772>
 8008318:	4622      	mov	r2, r4
 800831a:	4650      	mov	r0, sl
 800831c:	9906      	ldr	r1, [sp, #24]
 800831e:	f001 f96f 	bl	8009600 <__lshift>
 8008322:	9006      	str	r0, [sp, #24]
 8008324:	2800      	cmp	r0, #0
 8008326:	f43f ae86 	beq.w	8008036 <_strtod_l+0x47e>
 800832a:	2e00      	cmp	r6, #0
 800832c:	dd08      	ble.n	8008340 <_strtod_l+0x788>
 800832e:	4632      	mov	r2, r6
 8008330:	4650      	mov	r0, sl
 8008332:	9904      	ldr	r1, [sp, #16]
 8008334:	f001 f964 	bl	8009600 <__lshift>
 8008338:	9004      	str	r0, [sp, #16]
 800833a:	2800      	cmp	r0, #0
 800833c:	f43f ae7b 	beq.w	8008036 <_strtod_l+0x47e>
 8008340:	4650      	mov	r0, sl
 8008342:	9a06      	ldr	r2, [sp, #24]
 8008344:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008346:	f001 f9e7 	bl	8009718 <__mdiff>
 800834a:	4683      	mov	fp, r0
 800834c:	2800      	cmp	r0, #0
 800834e:	f43f ae72 	beq.w	8008036 <_strtod_l+0x47e>
 8008352:	2400      	movs	r4, #0
 8008354:	68c3      	ldr	r3, [r0, #12]
 8008356:	9904      	ldr	r1, [sp, #16]
 8008358:	60c4      	str	r4, [r0, #12]
 800835a:	930b      	str	r3, [sp, #44]	; 0x2c
 800835c:	f001 f9c0 	bl	80096e0 <__mcmp>
 8008360:	42a0      	cmp	r0, r4
 8008362:	da6b      	bge.n	800843c <_strtod_l+0x884>
 8008364:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008366:	ea53 0308 	orrs.w	r3, r3, r8
 800836a:	f040 8091 	bne.w	8008490 <_strtod_l+0x8d8>
 800836e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008372:	2b00      	cmp	r3, #0
 8008374:	f040 808c 	bne.w	8008490 <_strtod_l+0x8d8>
 8008378:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800837c:	0d1b      	lsrs	r3, r3, #20
 800837e:	051b      	lsls	r3, r3, #20
 8008380:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008384:	f240 8084 	bls.w	8008490 <_strtod_l+0x8d8>
 8008388:	f8db 3014 	ldr.w	r3, [fp, #20]
 800838c:	b91b      	cbnz	r3, 8008396 <_strtod_l+0x7de>
 800838e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8008392:	2b01      	cmp	r3, #1
 8008394:	dd7c      	ble.n	8008490 <_strtod_l+0x8d8>
 8008396:	4659      	mov	r1, fp
 8008398:	2201      	movs	r2, #1
 800839a:	4650      	mov	r0, sl
 800839c:	f001 f930 	bl	8009600 <__lshift>
 80083a0:	9904      	ldr	r1, [sp, #16]
 80083a2:	4683      	mov	fp, r0
 80083a4:	f001 f99c 	bl	80096e0 <__mcmp>
 80083a8:	2800      	cmp	r0, #0
 80083aa:	dd71      	ble.n	8008490 <_strtod_l+0x8d8>
 80083ac:	9905      	ldr	r1, [sp, #20]
 80083ae:	464b      	mov	r3, r9
 80083b0:	4a20      	ldr	r2, [pc, #128]	; (8008434 <_strtod_l+0x87c>)
 80083b2:	2900      	cmp	r1, #0
 80083b4:	f000 808c 	beq.w	80084d0 <_strtod_l+0x918>
 80083b8:	ea02 0109 	and.w	r1, r2, r9
 80083bc:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80083c0:	f300 8086 	bgt.w	80084d0 <_strtod_l+0x918>
 80083c4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80083c8:	f77f aeaa 	ble.w	8008120 <_strtod_l+0x568>
 80083cc:	4640      	mov	r0, r8
 80083ce:	4649      	mov	r1, r9
 80083d0:	4b19      	ldr	r3, [pc, #100]	; (8008438 <_strtod_l+0x880>)
 80083d2:	2200      	movs	r2, #0
 80083d4:	f7f8 f8f0 	bl	80005b8 <__aeabi_dmul>
 80083d8:	460b      	mov	r3, r1
 80083da:	4303      	orrs	r3, r0
 80083dc:	bf08      	it	eq
 80083de:	2322      	moveq	r3, #34	; 0x22
 80083e0:	4680      	mov	r8, r0
 80083e2:	4689      	mov	r9, r1
 80083e4:	bf08      	it	eq
 80083e6:	f8ca 3000 	streq.w	r3, [sl]
 80083ea:	e62f      	b.n	800804c <_strtod_l+0x494>
 80083ec:	f04f 32ff 	mov.w	r2, #4294967295
 80083f0:	fa02 f303 	lsl.w	r3, r2, r3
 80083f4:	ea03 0808 	and.w	r8, r3, r8
 80083f8:	e6e0      	b.n	80081bc <_strtod_l+0x604>
 80083fa:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80083fe:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8008402:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8008406:	35e2      	adds	r5, #226	; 0xe2
 8008408:	fa07 f505 	lsl.w	r5, r7, r5
 800840c:	970f      	str	r7, [sp, #60]	; 0x3c
 800840e:	e747      	b.n	80082a0 <_strtod_l+0x6e8>
 8008410:	2301      	movs	r3, #1
 8008412:	2500      	movs	r5, #0
 8008414:	930f      	str	r3, [sp, #60]	; 0x3c
 8008416:	e743      	b.n	80082a0 <_strtod_l+0x6e8>
 8008418:	463a      	mov	r2, r7
 800841a:	4650      	mov	r0, sl
 800841c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800841e:	f001 f8ef 	bl	8009600 <__lshift>
 8008422:	901a      	str	r0, [sp, #104]	; 0x68
 8008424:	2800      	cmp	r0, #0
 8008426:	f47f af69 	bne.w	80082fc <_strtod_l+0x744>
 800842a:	e604      	b.n	8008036 <_strtod_l+0x47e>
 800842c:	0800ada0 	.word	0x0800ada0
 8008430:	fffffc02 	.word	0xfffffc02
 8008434:	7ff00000 	.word	0x7ff00000
 8008438:	39500000 	.word	0x39500000
 800843c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008440:	d165      	bne.n	800850e <_strtod_l+0x956>
 8008442:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008444:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008448:	b35a      	cbz	r2, 80084a2 <_strtod_l+0x8ea>
 800844a:	4a99      	ldr	r2, [pc, #612]	; (80086b0 <_strtod_l+0xaf8>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d12b      	bne.n	80084a8 <_strtod_l+0x8f0>
 8008450:	9b05      	ldr	r3, [sp, #20]
 8008452:	4641      	mov	r1, r8
 8008454:	b303      	cbz	r3, 8008498 <_strtod_l+0x8e0>
 8008456:	464a      	mov	r2, r9
 8008458:	4b96      	ldr	r3, [pc, #600]	; (80086b4 <_strtod_l+0xafc>)
 800845a:	4013      	ands	r3, r2
 800845c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008460:	f04f 32ff 	mov.w	r2, #4294967295
 8008464:	d81b      	bhi.n	800849e <_strtod_l+0x8e6>
 8008466:	0d1b      	lsrs	r3, r3, #20
 8008468:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800846c:	fa02 f303 	lsl.w	r3, r2, r3
 8008470:	4299      	cmp	r1, r3
 8008472:	d119      	bne.n	80084a8 <_strtod_l+0x8f0>
 8008474:	4b90      	ldr	r3, [pc, #576]	; (80086b8 <_strtod_l+0xb00>)
 8008476:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008478:	429a      	cmp	r2, r3
 800847a:	d102      	bne.n	8008482 <_strtod_l+0x8ca>
 800847c:	3101      	adds	r1, #1
 800847e:	f43f adda 	beq.w	8008036 <_strtod_l+0x47e>
 8008482:	f04f 0800 	mov.w	r8, #0
 8008486:	4b8b      	ldr	r3, [pc, #556]	; (80086b4 <_strtod_l+0xafc>)
 8008488:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800848a:	401a      	ands	r2, r3
 800848c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8008490:	9b05      	ldr	r3, [sp, #20]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d19a      	bne.n	80083cc <_strtod_l+0x814>
 8008496:	e5d9      	b.n	800804c <_strtod_l+0x494>
 8008498:	f04f 33ff 	mov.w	r3, #4294967295
 800849c:	e7e8      	b.n	8008470 <_strtod_l+0x8b8>
 800849e:	4613      	mov	r3, r2
 80084a0:	e7e6      	b.n	8008470 <_strtod_l+0x8b8>
 80084a2:	ea53 0308 	orrs.w	r3, r3, r8
 80084a6:	d081      	beq.n	80083ac <_strtod_l+0x7f4>
 80084a8:	b1e5      	cbz	r5, 80084e4 <_strtod_l+0x92c>
 80084aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084ac:	421d      	tst	r5, r3
 80084ae:	d0ef      	beq.n	8008490 <_strtod_l+0x8d8>
 80084b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084b2:	4640      	mov	r0, r8
 80084b4:	4649      	mov	r1, r9
 80084b6:	9a05      	ldr	r2, [sp, #20]
 80084b8:	b1c3      	cbz	r3, 80084ec <_strtod_l+0x934>
 80084ba:	f7ff fb5c 	bl	8007b76 <sulp>
 80084be:	4602      	mov	r2, r0
 80084c0:	460b      	mov	r3, r1
 80084c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084c6:	f7f7 fec1 	bl	800024c <__adddf3>
 80084ca:	4680      	mov	r8, r0
 80084cc:	4689      	mov	r9, r1
 80084ce:	e7df      	b.n	8008490 <_strtod_l+0x8d8>
 80084d0:	4013      	ands	r3, r2
 80084d2:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80084d6:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80084da:	f04f 38ff 	mov.w	r8, #4294967295
 80084de:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80084e2:	e7d5      	b.n	8008490 <_strtod_l+0x8d8>
 80084e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80084e6:	ea13 0f08 	tst.w	r3, r8
 80084ea:	e7e0      	b.n	80084ae <_strtod_l+0x8f6>
 80084ec:	f7ff fb43 	bl	8007b76 <sulp>
 80084f0:	4602      	mov	r2, r0
 80084f2:	460b      	mov	r3, r1
 80084f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084f8:	f7f7 fea6 	bl	8000248 <__aeabi_dsub>
 80084fc:	2200      	movs	r2, #0
 80084fe:	2300      	movs	r3, #0
 8008500:	4680      	mov	r8, r0
 8008502:	4689      	mov	r9, r1
 8008504:	f7f8 fac0 	bl	8000a88 <__aeabi_dcmpeq>
 8008508:	2800      	cmp	r0, #0
 800850a:	d0c1      	beq.n	8008490 <_strtod_l+0x8d8>
 800850c:	e608      	b.n	8008120 <_strtod_l+0x568>
 800850e:	4658      	mov	r0, fp
 8008510:	9904      	ldr	r1, [sp, #16]
 8008512:	f001 fa63 	bl	80099dc <__ratio>
 8008516:	2200      	movs	r2, #0
 8008518:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800851c:	4606      	mov	r6, r0
 800851e:	460f      	mov	r7, r1
 8008520:	f7f8 fac6 	bl	8000ab0 <__aeabi_dcmple>
 8008524:	2800      	cmp	r0, #0
 8008526:	d070      	beq.n	800860a <_strtod_l+0xa52>
 8008528:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800852a:	2b00      	cmp	r3, #0
 800852c:	d042      	beq.n	80085b4 <_strtod_l+0x9fc>
 800852e:	2600      	movs	r6, #0
 8008530:	4f62      	ldr	r7, [pc, #392]	; (80086bc <_strtod_l+0xb04>)
 8008532:	4d62      	ldr	r5, [pc, #392]	; (80086bc <_strtod_l+0xb04>)
 8008534:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008536:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800853a:	0d1b      	lsrs	r3, r3, #20
 800853c:	051b      	lsls	r3, r3, #20
 800853e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008540:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008542:	4b5f      	ldr	r3, [pc, #380]	; (80086c0 <_strtod_l+0xb08>)
 8008544:	429a      	cmp	r2, r3
 8008546:	f040 80c3 	bne.w	80086d0 <_strtod_l+0xb18>
 800854a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800854c:	4640      	mov	r0, r8
 800854e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8008552:	4649      	mov	r1, r9
 8008554:	f001 f96c 	bl	8009830 <__ulp>
 8008558:	4602      	mov	r2, r0
 800855a:	460b      	mov	r3, r1
 800855c:	4630      	mov	r0, r6
 800855e:	4639      	mov	r1, r7
 8008560:	f7f8 f82a 	bl	80005b8 <__aeabi_dmul>
 8008564:	4642      	mov	r2, r8
 8008566:	464b      	mov	r3, r9
 8008568:	f7f7 fe70 	bl	800024c <__adddf3>
 800856c:	460b      	mov	r3, r1
 800856e:	4951      	ldr	r1, [pc, #324]	; (80086b4 <_strtod_l+0xafc>)
 8008570:	4a54      	ldr	r2, [pc, #336]	; (80086c4 <_strtod_l+0xb0c>)
 8008572:	4019      	ands	r1, r3
 8008574:	4291      	cmp	r1, r2
 8008576:	4680      	mov	r8, r0
 8008578:	d95d      	bls.n	8008636 <_strtod_l+0xa7e>
 800857a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800857c:	4b4e      	ldr	r3, [pc, #312]	; (80086b8 <_strtod_l+0xb00>)
 800857e:	429a      	cmp	r2, r3
 8008580:	d103      	bne.n	800858a <_strtod_l+0x9d2>
 8008582:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008584:	3301      	adds	r3, #1
 8008586:	f43f ad56 	beq.w	8008036 <_strtod_l+0x47e>
 800858a:	f04f 38ff 	mov.w	r8, #4294967295
 800858e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80086b8 <_strtod_l+0xb00>
 8008592:	4650      	mov	r0, sl
 8008594:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008596:	f000 fe1b 	bl	80091d0 <_Bfree>
 800859a:	4650      	mov	r0, sl
 800859c:	9906      	ldr	r1, [sp, #24]
 800859e:	f000 fe17 	bl	80091d0 <_Bfree>
 80085a2:	4650      	mov	r0, sl
 80085a4:	9904      	ldr	r1, [sp, #16]
 80085a6:	f000 fe13 	bl	80091d0 <_Bfree>
 80085aa:	4659      	mov	r1, fp
 80085ac:	4650      	mov	r0, sl
 80085ae:	f000 fe0f 	bl	80091d0 <_Bfree>
 80085b2:	e627      	b.n	8008204 <_strtod_l+0x64c>
 80085b4:	f1b8 0f00 	cmp.w	r8, #0
 80085b8:	d119      	bne.n	80085ee <_strtod_l+0xa36>
 80085ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80085c0:	b9e3      	cbnz	r3, 80085fc <_strtod_l+0xa44>
 80085c2:	2200      	movs	r2, #0
 80085c4:	4630      	mov	r0, r6
 80085c6:	4639      	mov	r1, r7
 80085c8:	4b3c      	ldr	r3, [pc, #240]	; (80086bc <_strtod_l+0xb04>)
 80085ca:	f7f8 fa67 	bl	8000a9c <__aeabi_dcmplt>
 80085ce:	b9c8      	cbnz	r0, 8008604 <_strtod_l+0xa4c>
 80085d0:	2200      	movs	r2, #0
 80085d2:	4630      	mov	r0, r6
 80085d4:	4639      	mov	r1, r7
 80085d6:	4b3c      	ldr	r3, [pc, #240]	; (80086c8 <_strtod_l+0xb10>)
 80085d8:	f7f7 ffee 	bl	80005b8 <__aeabi_dmul>
 80085dc:	4604      	mov	r4, r0
 80085de:	460d      	mov	r5, r1
 80085e0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80085e4:	9416      	str	r4, [sp, #88]	; 0x58
 80085e6:	9317      	str	r3, [sp, #92]	; 0x5c
 80085e8:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 80085ec:	e7a2      	b.n	8008534 <_strtod_l+0x97c>
 80085ee:	f1b8 0f01 	cmp.w	r8, #1
 80085f2:	d103      	bne.n	80085fc <_strtod_l+0xa44>
 80085f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	f43f ad92 	beq.w	8008120 <_strtod_l+0x568>
 80085fc:	2600      	movs	r6, #0
 80085fe:	2400      	movs	r4, #0
 8008600:	4f32      	ldr	r7, [pc, #200]	; (80086cc <_strtod_l+0xb14>)
 8008602:	e796      	b.n	8008532 <_strtod_l+0x97a>
 8008604:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008606:	4d30      	ldr	r5, [pc, #192]	; (80086c8 <_strtod_l+0xb10>)
 8008608:	e7ea      	b.n	80085e0 <_strtod_l+0xa28>
 800860a:	4b2f      	ldr	r3, [pc, #188]	; (80086c8 <_strtod_l+0xb10>)
 800860c:	2200      	movs	r2, #0
 800860e:	4630      	mov	r0, r6
 8008610:	4639      	mov	r1, r7
 8008612:	f7f7 ffd1 	bl	80005b8 <__aeabi_dmul>
 8008616:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008618:	4604      	mov	r4, r0
 800861a:	460d      	mov	r5, r1
 800861c:	b933      	cbnz	r3, 800862c <_strtod_l+0xa74>
 800861e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008622:	9010      	str	r0, [sp, #64]	; 0x40
 8008624:	9311      	str	r3, [sp, #68]	; 0x44
 8008626:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800862a:	e783      	b.n	8008534 <_strtod_l+0x97c>
 800862c:	4602      	mov	r2, r0
 800862e:	460b      	mov	r3, r1
 8008630:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008634:	e7f7      	b.n	8008626 <_strtod_l+0xa6e>
 8008636:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800863a:	9b05      	ldr	r3, [sp, #20]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d1a8      	bne.n	8008592 <_strtod_l+0x9da>
 8008640:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008644:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008646:	0d1b      	lsrs	r3, r3, #20
 8008648:	051b      	lsls	r3, r3, #20
 800864a:	429a      	cmp	r2, r3
 800864c:	d1a1      	bne.n	8008592 <_strtod_l+0x9da>
 800864e:	4620      	mov	r0, r4
 8008650:	4629      	mov	r1, r5
 8008652:	f7f8 fb75 	bl	8000d40 <__aeabi_d2lz>
 8008656:	f7f7 ff81 	bl	800055c <__aeabi_l2d>
 800865a:	4602      	mov	r2, r0
 800865c:	460b      	mov	r3, r1
 800865e:	4620      	mov	r0, r4
 8008660:	4629      	mov	r1, r5
 8008662:	f7f7 fdf1 	bl	8000248 <__aeabi_dsub>
 8008666:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008668:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800866c:	ea43 0308 	orr.w	r3, r3, r8
 8008670:	4313      	orrs	r3, r2
 8008672:	4604      	mov	r4, r0
 8008674:	460d      	mov	r5, r1
 8008676:	d066      	beq.n	8008746 <_strtod_l+0xb8e>
 8008678:	a309      	add	r3, pc, #36	; (adr r3, 80086a0 <_strtod_l+0xae8>)
 800867a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800867e:	f7f8 fa0d 	bl	8000a9c <__aeabi_dcmplt>
 8008682:	2800      	cmp	r0, #0
 8008684:	f47f ace2 	bne.w	800804c <_strtod_l+0x494>
 8008688:	a307      	add	r3, pc, #28	; (adr r3, 80086a8 <_strtod_l+0xaf0>)
 800868a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800868e:	4620      	mov	r0, r4
 8008690:	4629      	mov	r1, r5
 8008692:	f7f8 fa21 	bl	8000ad8 <__aeabi_dcmpgt>
 8008696:	2800      	cmp	r0, #0
 8008698:	f43f af7b 	beq.w	8008592 <_strtod_l+0x9da>
 800869c:	e4d6      	b.n	800804c <_strtod_l+0x494>
 800869e:	bf00      	nop
 80086a0:	94a03595 	.word	0x94a03595
 80086a4:	3fdfffff 	.word	0x3fdfffff
 80086a8:	35afe535 	.word	0x35afe535
 80086ac:	3fe00000 	.word	0x3fe00000
 80086b0:	000fffff 	.word	0x000fffff
 80086b4:	7ff00000 	.word	0x7ff00000
 80086b8:	7fefffff 	.word	0x7fefffff
 80086bc:	3ff00000 	.word	0x3ff00000
 80086c0:	7fe00000 	.word	0x7fe00000
 80086c4:	7c9fffff 	.word	0x7c9fffff
 80086c8:	3fe00000 	.word	0x3fe00000
 80086cc:	bff00000 	.word	0xbff00000
 80086d0:	9b05      	ldr	r3, [sp, #20]
 80086d2:	b313      	cbz	r3, 800871a <_strtod_l+0xb62>
 80086d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80086d6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80086da:	d81e      	bhi.n	800871a <_strtod_l+0xb62>
 80086dc:	a326      	add	r3, pc, #152	; (adr r3, 8008778 <_strtod_l+0xbc0>)
 80086de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e2:	4620      	mov	r0, r4
 80086e4:	4629      	mov	r1, r5
 80086e6:	f7f8 f9e3 	bl	8000ab0 <__aeabi_dcmple>
 80086ea:	b190      	cbz	r0, 8008712 <_strtod_l+0xb5a>
 80086ec:	4629      	mov	r1, r5
 80086ee:	4620      	mov	r0, r4
 80086f0:	f7f8 fa12 	bl	8000b18 <__aeabi_d2uiz>
 80086f4:	2801      	cmp	r0, #1
 80086f6:	bf38      	it	cc
 80086f8:	2001      	movcc	r0, #1
 80086fa:	f7f7 fee3 	bl	80004c4 <__aeabi_ui2d>
 80086fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008700:	4604      	mov	r4, r0
 8008702:	460d      	mov	r5, r1
 8008704:	b9d3      	cbnz	r3, 800873c <_strtod_l+0xb84>
 8008706:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800870a:	9012      	str	r0, [sp, #72]	; 0x48
 800870c:	9313      	str	r3, [sp, #76]	; 0x4c
 800870e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8008712:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008714:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8008718:	1a9f      	subs	r7, r3, r2
 800871a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800871e:	f001 f887 	bl	8009830 <__ulp>
 8008722:	4602      	mov	r2, r0
 8008724:	460b      	mov	r3, r1
 8008726:	4630      	mov	r0, r6
 8008728:	4639      	mov	r1, r7
 800872a:	f7f7 ff45 	bl	80005b8 <__aeabi_dmul>
 800872e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008732:	f7f7 fd8b 	bl	800024c <__adddf3>
 8008736:	4680      	mov	r8, r0
 8008738:	4689      	mov	r9, r1
 800873a:	e77e      	b.n	800863a <_strtod_l+0xa82>
 800873c:	4602      	mov	r2, r0
 800873e:	460b      	mov	r3, r1
 8008740:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8008744:	e7e3      	b.n	800870e <_strtod_l+0xb56>
 8008746:	a30e      	add	r3, pc, #56	; (adr r3, 8008780 <_strtod_l+0xbc8>)
 8008748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800874c:	f7f8 f9a6 	bl	8000a9c <__aeabi_dcmplt>
 8008750:	e7a1      	b.n	8008696 <_strtod_l+0xade>
 8008752:	2300      	movs	r3, #0
 8008754:	930a      	str	r3, [sp, #40]	; 0x28
 8008756:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008758:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800875a:	6013      	str	r3, [r2, #0]
 800875c:	f7ff ba71 	b.w	8007c42 <_strtod_l+0x8a>
 8008760:	2a65      	cmp	r2, #101	; 0x65
 8008762:	f43f ab63 	beq.w	8007e2c <_strtod_l+0x274>
 8008766:	2a45      	cmp	r2, #69	; 0x45
 8008768:	f43f ab60 	beq.w	8007e2c <_strtod_l+0x274>
 800876c:	2301      	movs	r3, #1
 800876e:	f7ff bb95 	b.w	8007e9c <_strtod_l+0x2e4>
 8008772:	bf00      	nop
 8008774:	f3af 8000 	nop.w
 8008778:	ffc00000 	.word	0xffc00000
 800877c:	41dfffff 	.word	0x41dfffff
 8008780:	94a03595 	.word	0x94a03595
 8008784:	3fcfffff 	.word	0x3fcfffff

08008788 <strtof>:
 8008788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800878c:	4f22      	ldr	r7, [pc, #136]	; (8008818 <strtof+0x90>)
 800878e:	460a      	mov	r2, r1
 8008790:	4b22      	ldr	r3, [pc, #136]	; (800881c <strtof+0x94>)
 8008792:	4601      	mov	r1, r0
 8008794:	6838      	ldr	r0, [r7, #0]
 8008796:	f7ff fa0f 	bl	8007bb8 <_strtod_l>
 800879a:	4602      	mov	r2, r0
 800879c:	460b      	mov	r3, r1
 800879e:	4606      	mov	r6, r0
 80087a0:	460c      	mov	r4, r1
 80087a2:	f7f8 f9a3 	bl	8000aec <__aeabi_dcmpun>
 80087a6:	b168      	cbz	r0, 80087c4 <strtof+0x3c>
 80087a8:	2c00      	cmp	r4, #0
 80087aa:	481d      	ldr	r0, [pc, #116]	; (8008820 <strtof+0x98>)
 80087ac:	da06      	bge.n	80087bc <strtof+0x34>
 80087ae:	f001 fd7b 	bl	800a2a8 <nanf>
 80087b2:	f100 4500 	add.w	r5, r0, #2147483648	; 0x80000000
 80087b6:	4628      	mov	r0, r5
 80087b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087c0:	f001 bd72 	b.w	800a2a8 <nanf>
 80087c4:	4621      	mov	r1, r4
 80087c6:	4630      	mov	r0, r6
 80087c8:	f7f8 f9c6 	bl	8000b58 <__aeabi_d2f>
 80087cc:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 80087d0:	4605      	mov	r5, r0
 80087d2:	4914      	ldr	r1, [pc, #80]	; (8008824 <strtof+0x9c>)
 80087d4:	4640      	mov	r0, r8
 80087d6:	f7f8 fa85 	bl	8000ce4 <__aeabi_fcmpun>
 80087da:	2800      	cmp	r0, #0
 80087dc:	d1eb      	bne.n	80087b6 <strtof+0x2e>
 80087de:	4640      	mov	r0, r8
 80087e0:	4910      	ldr	r1, [pc, #64]	; (8008824 <strtof+0x9c>)
 80087e2:	f7f8 fa61 	bl	8000ca8 <__aeabi_fcmple>
 80087e6:	2800      	cmp	r0, #0
 80087e8:	d1e5      	bne.n	80087b6 <strtof+0x2e>
 80087ea:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80087ee:	f04f 32ff 	mov.w	r2, #4294967295
 80087f2:	4630      	mov	r0, r6
 80087f4:	4621      	mov	r1, r4
 80087f6:	4b0c      	ldr	r3, [pc, #48]	; (8008828 <strtof+0xa0>)
 80087f8:	f7f8 f978 	bl	8000aec <__aeabi_dcmpun>
 80087fc:	b940      	cbnz	r0, 8008810 <strtof+0x88>
 80087fe:	f04f 32ff 	mov.w	r2, #4294967295
 8008802:	4630      	mov	r0, r6
 8008804:	4621      	mov	r1, r4
 8008806:	4b08      	ldr	r3, [pc, #32]	; (8008828 <strtof+0xa0>)
 8008808:	f7f8 f952 	bl	8000ab0 <__aeabi_dcmple>
 800880c:	2800      	cmp	r0, #0
 800880e:	d0d2      	beq.n	80087b6 <strtof+0x2e>
 8008810:	2222      	movs	r2, #34	; 0x22
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	601a      	str	r2, [r3, #0]
 8008816:	e7ce      	b.n	80087b6 <strtof+0x2e>
 8008818:	2000002c 	.word	0x2000002c
 800881c:	20000094 	.word	0x20000094
 8008820:	0800ae77 	.word	0x0800ae77
 8008824:	7f7fffff 	.word	0x7f7fffff
 8008828:	7fefffff 	.word	0x7fefffff

0800882c <strtok>:
 800882c:	4b16      	ldr	r3, [pc, #88]	; (8008888 <strtok+0x5c>)
 800882e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008832:	681f      	ldr	r7, [r3, #0]
 8008834:	4605      	mov	r5, r0
 8008836:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8008838:	460e      	mov	r6, r1
 800883a:	b9ec      	cbnz	r4, 8008878 <strtok+0x4c>
 800883c:	2050      	movs	r0, #80	; 0x50
 800883e:	f000 fc6d 	bl	800911c <malloc>
 8008842:	4602      	mov	r2, r0
 8008844:	65b8      	str	r0, [r7, #88]	; 0x58
 8008846:	b920      	cbnz	r0, 8008852 <strtok+0x26>
 8008848:	2157      	movs	r1, #87	; 0x57
 800884a:	4b10      	ldr	r3, [pc, #64]	; (800888c <strtok+0x60>)
 800884c:	4810      	ldr	r0, [pc, #64]	; (8008890 <strtok+0x64>)
 800884e:	f000 f8cf 	bl	80089f0 <__assert_func>
 8008852:	e9c0 4400 	strd	r4, r4, [r0]
 8008856:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800885a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800885e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8008862:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8008866:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800886a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800886e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8008872:	6184      	str	r4, [r0, #24]
 8008874:	7704      	strb	r4, [r0, #28]
 8008876:	6244      	str	r4, [r0, #36]	; 0x24
 8008878:	4631      	mov	r1, r6
 800887a:	4628      	mov	r0, r5
 800887c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800887e:	2301      	movs	r3, #1
 8008880:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008884:	f000 b806 	b.w	8008894 <__strtok_r>
 8008888:	2000002c 	.word	0x2000002c
 800888c:	0800adc8 	.word	0x0800adc8
 8008890:	0800addf 	.word	0x0800addf

08008894 <__strtok_r>:
 8008894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008896:	b908      	cbnz	r0, 800889c <__strtok_r+0x8>
 8008898:	6810      	ldr	r0, [r2, #0]
 800889a:	b188      	cbz	r0, 80088c0 <__strtok_r+0x2c>
 800889c:	4604      	mov	r4, r0
 800889e:	460f      	mov	r7, r1
 80088a0:	4620      	mov	r0, r4
 80088a2:	f814 5b01 	ldrb.w	r5, [r4], #1
 80088a6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80088aa:	b91e      	cbnz	r6, 80088b4 <__strtok_r+0x20>
 80088ac:	b965      	cbnz	r5, 80088c8 <__strtok_r+0x34>
 80088ae:	4628      	mov	r0, r5
 80088b0:	6015      	str	r5, [r2, #0]
 80088b2:	e005      	b.n	80088c0 <__strtok_r+0x2c>
 80088b4:	42b5      	cmp	r5, r6
 80088b6:	d1f6      	bne.n	80088a6 <__strtok_r+0x12>
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d1f0      	bne.n	800889e <__strtok_r+0xa>
 80088bc:	6014      	str	r4, [r2, #0]
 80088be:	7003      	strb	r3, [r0, #0]
 80088c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088c2:	461c      	mov	r4, r3
 80088c4:	e00c      	b.n	80088e0 <__strtok_r+0x4c>
 80088c6:	b915      	cbnz	r5, 80088ce <__strtok_r+0x3a>
 80088c8:	460e      	mov	r6, r1
 80088ca:	f814 3b01 	ldrb.w	r3, [r4], #1
 80088ce:	f816 5b01 	ldrb.w	r5, [r6], #1
 80088d2:	42ab      	cmp	r3, r5
 80088d4:	d1f7      	bne.n	80088c6 <__strtok_r+0x32>
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d0f3      	beq.n	80088c2 <__strtok_r+0x2e>
 80088da:	2300      	movs	r3, #0
 80088dc:	f804 3c01 	strb.w	r3, [r4, #-1]
 80088e0:	6014      	str	r4, [r2, #0]
 80088e2:	e7ed      	b.n	80088c0 <__strtok_r+0x2c>

080088e4 <_strtol_l.constprop.0>:
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088ea:	4680      	mov	r8, r0
 80088ec:	d001      	beq.n	80088f2 <_strtol_l.constprop.0+0xe>
 80088ee:	2b24      	cmp	r3, #36	; 0x24
 80088f0:	d906      	bls.n	8008900 <_strtol_l.constprop.0+0x1c>
 80088f2:	f7ff f8d3 	bl	8007a9c <__errno>
 80088f6:	2316      	movs	r3, #22
 80088f8:	6003      	str	r3, [r0, #0]
 80088fa:	2000      	movs	r0, #0
 80088fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008900:	460d      	mov	r5, r1
 8008902:	4f35      	ldr	r7, [pc, #212]	; (80089d8 <_strtol_l.constprop.0+0xf4>)
 8008904:	4628      	mov	r0, r5
 8008906:	f815 4b01 	ldrb.w	r4, [r5], #1
 800890a:	5de6      	ldrb	r6, [r4, r7]
 800890c:	f016 0608 	ands.w	r6, r6, #8
 8008910:	d1f8      	bne.n	8008904 <_strtol_l.constprop.0+0x20>
 8008912:	2c2d      	cmp	r4, #45	; 0x2d
 8008914:	d12f      	bne.n	8008976 <_strtol_l.constprop.0+0x92>
 8008916:	2601      	movs	r6, #1
 8008918:	782c      	ldrb	r4, [r5, #0]
 800891a:	1c85      	adds	r5, r0, #2
 800891c:	2b00      	cmp	r3, #0
 800891e:	d057      	beq.n	80089d0 <_strtol_l.constprop.0+0xec>
 8008920:	2b10      	cmp	r3, #16
 8008922:	d109      	bne.n	8008938 <_strtol_l.constprop.0+0x54>
 8008924:	2c30      	cmp	r4, #48	; 0x30
 8008926:	d107      	bne.n	8008938 <_strtol_l.constprop.0+0x54>
 8008928:	7828      	ldrb	r0, [r5, #0]
 800892a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800892e:	2858      	cmp	r0, #88	; 0x58
 8008930:	d149      	bne.n	80089c6 <_strtol_l.constprop.0+0xe2>
 8008932:	2310      	movs	r3, #16
 8008934:	786c      	ldrb	r4, [r5, #1]
 8008936:	3502      	adds	r5, #2
 8008938:	2700      	movs	r7, #0
 800893a:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800893e:	f10e 3eff 	add.w	lr, lr, #4294967295
 8008942:	fbbe f9f3 	udiv	r9, lr, r3
 8008946:	4638      	mov	r0, r7
 8008948:	fb03 ea19 	mls	sl, r3, r9, lr
 800894c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008950:	f1bc 0f09 	cmp.w	ip, #9
 8008954:	d814      	bhi.n	8008980 <_strtol_l.constprop.0+0x9c>
 8008956:	4664      	mov	r4, ip
 8008958:	42a3      	cmp	r3, r4
 800895a:	dd22      	ble.n	80089a2 <_strtol_l.constprop.0+0xbe>
 800895c:	2f00      	cmp	r7, #0
 800895e:	db1d      	blt.n	800899c <_strtol_l.constprop.0+0xb8>
 8008960:	4581      	cmp	r9, r0
 8008962:	d31b      	bcc.n	800899c <_strtol_l.constprop.0+0xb8>
 8008964:	d101      	bne.n	800896a <_strtol_l.constprop.0+0x86>
 8008966:	45a2      	cmp	sl, r4
 8008968:	db18      	blt.n	800899c <_strtol_l.constprop.0+0xb8>
 800896a:	2701      	movs	r7, #1
 800896c:	fb00 4003 	mla	r0, r0, r3, r4
 8008970:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008974:	e7ea      	b.n	800894c <_strtol_l.constprop.0+0x68>
 8008976:	2c2b      	cmp	r4, #43	; 0x2b
 8008978:	bf04      	itt	eq
 800897a:	782c      	ldrbeq	r4, [r5, #0]
 800897c:	1c85      	addeq	r5, r0, #2
 800897e:	e7cd      	b.n	800891c <_strtol_l.constprop.0+0x38>
 8008980:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008984:	f1bc 0f19 	cmp.w	ip, #25
 8008988:	d801      	bhi.n	800898e <_strtol_l.constprop.0+0xaa>
 800898a:	3c37      	subs	r4, #55	; 0x37
 800898c:	e7e4      	b.n	8008958 <_strtol_l.constprop.0+0x74>
 800898e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008992:	f1bc 0f19 	cmp.w	ip, #25
 8008996:	d804      	bhi.n	80089a2 <_strtol_l.constprop.0+0xbe>
 8008998:	3c57      	subs	r4, #87	; 0x57
 800899a:	e7dd      	b.n	8008958 <_strtol_l.constprop.0+0x74>
 800899c:	f04f 37ff 	mov.w	r7, #4294967295
 80089a0:	e7e6      	b.n	8008970 <_strtol_l.constprop.0+0x8c>
 80089a2:	2f00      	cmp	r7, #0
 80089a4:	da07      	bge.n	80089b6 <_strtol_l.constprop.0+0xd2>
 80089a6:	2322      	movs	r3, #34	; 0x22
 80089a8:	4670      	mov	r0, lr
 80089aa:	f8c8 3000 	str.w	r3, [r8]
 80089ae:	2a00      	cmp	r2, #0
 80089b0:	d0a4      	beq.n	80088fc <_strtol_l.constprop.0+0x18>
 80089b2:	1e69      	subs	r1, r5, #1
 80089b4:	e005      	b.n	80089c2 <_strtol_l.constprop.0+0xde>
 80089b6:	b106      	cbz	r6, 80089ba <_strtol_l.constprop.0+0xd6>
 80089b8:	4240      	negs	r0, r0
 80089ba:	2a00      	cmp	r2, #0
 80089bc:	d09e      	beq.n	80088fc <_strtol_l.constprop.0+0x18>
 80089be:	2f00      	cmp	r7, #0
 80089c0:	d1f7      	bne.n	80089b2 <_strtol_l.constprop.0+0xce>
 80089c2:	6011      	str	r1, [r2, #0]
 80089c4:	e79a      	b.n	80088fc <_strtol_l.constprop.0+0x18>
 80089c6:	2430      	movs	r4, #48	; 0x30
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d1b5      	bne.n	8008938 <_strtol_l.constprop.0+0x54>
 80089cc:	2308      	movs	r3, #8
 80089ce:	e7b3      	b.n	8008938 <_strtol_l.constprop.0+0x54>
 80089d0:	2c30      	cmp	r4, #48	; 0x30
 80089d2:	d0a9      	beq.n	8008928 <_strtol_l.constprop.0+0x44>
 80089d4:	230a      	movs	r3, #10
 80089d6:	e7af      	b.n	8008938 <_strtol_l.constprop.0+0x54>
 80089d8:	0800ae79 	.word	0x0800ae79

080089dc <strtol>:
 80089dc:	4613      	mov	r3, r2
 80089de:	460a      	mov	r2, r1
 80089e0:	4601      	mov	r1, r0
 80089e2:	4802      	ldr	r0, [pc, #8]	; (80089ec <strtol+0x10>)
 80089e4:	6800      	ldr	r0, [r0, #0]
 80089e6:	f7ff bf7d 	b.w	80088e4 <_strtol_l.constprop.0>
 80089ea:	bf00      	nop
 80089ec:	2000002c 	.word	0x2000002c

080089f0 <__assert_func>:
 80089f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80089f2:	4614      	mov	r4, r2
 80089f4:	461a      	mov	r2, r3
 80089f6:	4b09      	ldr	r3, [pc, #36]	; (8008a1c <__assert_func+0x2c>)
 80089f8:	4605      	mov	r5, r0
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	68d8      	ldr	r0, [r3, #12]
 80089fe:	b14c      	cbz	r4, 8008a14 <__assert_func+0x24>
 8008a00:	4b07      	ldr	r3, [pc, #28]	; (8008a20 <__assert_func+0x30>)
 8008a02:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008a06:	9100      	str	r1, [sp, #0]
 8008a08:	462b      	mov	r3, r5
 8008a0a:	4906      	ldr	r1, [pc, #24]	; (8008a24 <__assert_func+0x34>)
 8008a0c:	f000 f80e 	bl	8008a2c <fiprintf>
 8008a10:	f001 fd30 	bl	800a474 <abort>
 8008a14:	4b04      	ldr	r3, [pc, #16]	; (8008a28 <__assert_func+0x38>)
 8008a16:	461c      	mov	r4, r3
 8008a18:	e7f3      	b.n	8008a02 <__assert_func+0x12>
 8008a1a:	bf00      	nop
 8008a1c:	2000002c 	.word	0x2000002c
 8008a20:	0800ae3c 	.word	0x0800ae3c
 8008a24:	0800ae49 	.word	0x0800ae49
 8008a28:	0800ae77 	.word	0x0800ae77

08008a2c <fiprintf>:
 8008a2c:	b40e      	push	{r1, r2, r3}
 8008a2e:	b503      	push	{r0, r1, lr}
 8008a30:	4601      	mov	r1, r0
 8008a32:	ab03      	add	r3, sp, #12
 8008a34:	4805      	ldr	r0, [pc, #20]	; (8008a4c <fiprintf+0x20>)
 8008a36:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a3a:	6800      	ldr	r0, [r0, #0]
 8008a3c:	9301      	str	r3, [sp, #4]
 8008a3e:	f001 f957 	bl	8009cf0 <_vfiprintf_r>
 8008a42:	b002      	add	sp, #8
 8008a44:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a48:	b003      	add	sp, #12
 8008a4a:	4770      	bx	lr
 8008a4c:	2000002c 	.word	0x2000002c

08008a50 <rshift>:
 8008a50:	6903      	ldr	r3, [r0, #16]
 8008a52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008a56:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008a5a:	f100 0414 	add.w	r4, r0, #20
 8008a5e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008a62:	dd46      	ble.n	8008af2 <rshift+0xa2>
 8008a64:	f011 011f 	ands.w	r1, r1, #31
 8008a68:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008a6c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008a70:	d10c      	bne.n	8008a8c <rshift+0x3c>
 8008a72:	4629      	mov	r1, r5
 8008a74:	f100 0710 	add.w	r7, r0, #16
 8008a78:	42b1      	cmp	r1, r6
 8008a7a:	d335      	bcc.n	8008ae8 <rshift+0x98>
 8008a7c:	1a9b      	subs	r3, r3, r2
 8008a7e:	009b      	lsls	r3, r3, #2
 8008a80:	1eea      	subs	r2, r5, #3
 8008a82:	4296      	cmp	r6, r2
 8008a84:	bf38      	it	cc
 8008a86:	2300      	movcc	r3, #0
 8008a88:	4423      	add	r3, r4
 8008a8a:	e015      	b.n	8008ab8 <rshift+0x68>
 8008a8c:	46a1      	mov	r9, r4
 8008a8e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008a92:	f1c1 0820 	rsb	r8, r1, #32
 8008a96:	40cf      	lsrs	r7, r1
 8008a98:	f105 0e04 	add.w	lr, r5, #4
 8008a9c:	4576      	cmp	r6, lr
 8008a9e:	46f4      	mov	ip, lr
 8008aa0:	d816      	bhi.n	8008ad0 <rshift+0x80>
 8008aa2:	1a9a      	subs	r2, r3, r2
 8008aa4:	0092      	lsls	r2, r2, #2
 8008aa6:	3a04      	subs	r2, #4
 8008aa8:	3501      	adds	r5, #1
 8008aaa:	42ae      	cmp	r6, r5
 8008aac:	bf38      	it	cc
 8008aae:	2200      	movcc	r2, #0
 8008ab0:	18a3      	adds	r3, r4, r2
 8008ab2:	50a7      	str	r7, [r4, r2]
 8008ab4:	b107      	cbz	r7, 8008ab8 <rshift+0x68>
 8008ab6:	3304      	adds	r3, #4
 8008ab8:	42a3      	cmp	r3, r4
 8008aba:	eba3 0204 	sub.w	r2, r3, r4
 8008abe:	bf08      	it	eq
 8008ac0:	2300      	moveq	r3, #0
 8008ac2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008ac6:	6102      	str	r2, [r0, #16]
 8008ac8:	bf08      	it	eq
 8008aca:	6143      	streq	r3, [r0, #20]
 8008acc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ad0:	f8dc c000 	ldr.w	ip, [ip]
 8008ad4:	fa0c fc08 	lsl.w	ip, ip, r8
 8008ad8:	ea4c 0707 	orr.w	r7, ip, r7
 8008adc:	f849 7b04 	str.w	r7, [r9], #4
 8008ae0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008ae4:	40cf      	lsrs	r7, r1
 8008ae6:	e7d9      	b.n	8008a9c <rshift+0x4c>
 8008ae8:	f851 cb04 	ldr.w	ip, [r1], #4
 8008aec:	f847 cf04 	str.w	ip, [r7, #4]!
 8008af0:	e7c2      	b.n	8008a78 <rshift+0x28>
 8008af2:	4623      	mov	r3, r4
 8008af4:	e7e0      	b.n	8008ab8 <rshift+0x68>

08008af6 <__hexdig_fun>:
 8008af6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008afa:	2b09      	cmp	r3, #9
 8008afc:	d802      	bhi.n	8008b04 <__hexdig_fun+0xe>
 8008afe:	3820      	subs	r0, #32
 8008b00:	b2c0      	uxtb	r0, r0
 8008b02:	4770      	bx	lr
 8008b04:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008b08:	2b05      	cmp	r3, #5
 8008b0a:	d801      	bhi.n	8008b10 <__hexdig_fun+0x1a>
 8008b0c:	3847      	subs	r0, #71	; 0x47
 8008b0e:	e7f7      	b.n	8008b00 <__hexdig_fun+0xa>
 8008b10:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008b14:	2b05      	cmp	r3, #5
 8008b16:	d801      	bhi.n	8008b1c <__hexdig_fun+0x26>
 8008b18:	3827      	subs	r0, #39	; 0x27
 8008b1a:	e7f1      	b.n	8008b00 <__hexdig_fun+0xa>
 8008b1c:	2000      	movs	r0, #0
 8008b1e:	4770      	bx	lr

08008b20 <__gethex>:
 8008b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b24:	b08b      	sub	sp, #44	; 0x2c
 8008b26:	9305      	str	r3, [sp, #20]
 8008b28:	4bb2      	ldr	r3, [pc, #712]	; (8008df4 <__gethex+0x2d4>)
 8008b2a:	9002      	str	r0, [sp, #8]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	468b      	mov	fp, r1
 8008b30:	4618      	mov	r0, r3
 8008b32:	4690      	mov	r8, r2
 8008b34:	9303      	str	r3, [sp, #12]
 8008b36:	f7f7 fb7b 	bl	8000230 <strlen>
 8008b3a:	4682      	mov	sl, r0
 8008b3c:	9b03      	ldr	r3, [sp, #12]
 8008b3e:	f8db 2000 	ldr.w	r2, [fp]
 8008b42:	4403      	add	r3, r0
 8008b44:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008b48:	9306      	str	r3, [sp, #24]
 8008b4a:	1c93      	adds	r3, r2, #2
 8008b4c:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008b50:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008b54:	32fe      	adds	r2, #254	; 0xfe
 8008b56:	18d1      	adds	r1, r2, r3
 8008b58:	461f      	mov	r7, r3
 8008b5a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008b5e:	9101      	str	r1, [sp, #4]
 8008b60:	2830      	cmp	r0, #48	; 0x30
 8008b62:	d0f8      	beq.n	8008b56 <__gethex+0x36>
 8008b64:	f7ff ffc7 	bl	8008af6 <__hexdig_fun>
 8008b68:	4604      	mov	r4, r0
 8008b6a:	2800      	cmp	r0, #0
 8008b6c:	d13a      	bne.n	8008be4 <__gethex+0xc4>
 8008b6e:	4652      	mov	r2, sl
 8008b70:	4638      	mov	r0, r7
 8008b72:	9903      	ldr	r1, [sp, #12]
 8008b74:	f001 fb9c 	bl	800a2b0 <strncmp>
 8008b78:	4605      	mov	r5, r0
 8008b7a:	2800      	cmp	r0, #0
 8008b7c:	d166      	bne.n	8008c4c <__gethex+0x12c>
 8008b7e:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008b82:	eb07 060a 	add.w	r6, r7, sl
 8008b86:	f7ff ffb6 	bl	8008af6 <__hexdig_fun>
 8008b8a:	2800      	cmp	r0, #0
 8008b8c:	d060      	beq.n	8008c50 <__gethex+0x130>
 8008b8e:	4633      	mov	r3, r6
 8008b90:	7818      	ldrb	r0, [r3, #0]
 8008b92:	461f      	mov	r7, r3
 8008b94:	2830      	cmp	r0, #48	; 0x30
 8008b96:	f103 0301 	add.w	r3, r3, #1
 8008b9a:	d0f9      	beq.n	8008b90 <__gethex+0x70>
 8008b9c:	f7ff ffab 	bl	8008af6 <__hexdig_fun>
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	fab0 f480 	clz	r4, r0
 8008ba6:	4635      	mov	r5, r6
 8008ba8:	0964      	lsrs	r4, r4, #5
 8008baa:	9301      	str	r3, [sp, #4]
 8008bac:	463a      	mov	r2, r7
 8008bae:	4616      	mov	r6, r2
 8008bb0:	7830      	ldrb	r0, [r6, #0]
 8008bb2:	3201      	adds	r2, #1
 8008bb4:	f7ff ff9f 	bl	8008af6 <__hexdig_fun>
 8008bb8:	2800      	cmp	r0, #0
 8008bba:	d1f8      	bne.n	8008bae <__gethex+0x8e>
 8008bbc:	4652      	mov	r2, sl
 8008bbe:	4630      	mov	r0, r6
 8008bc0:	9903      	ldr	r1, [sp, #12]
 8008bc2:	f001 fb75 	bl	800a2b0 <strncmp>
 8008bc6:	b980      	cbnz	r0, 8008bea <__gethex+0xca>
 8008bc8:	b94d      	cbnz	r5, 8008bde <__gethex+0xbe>
 8008bca:	eb06 050a 	add.w	r5, r6, sl
 8008bce:	462a      	mov	r2, r5
 8008bd0:	4616      	mov	r6, r2
 8008bd2:	7830      	ldrb	r0, [r6, #0]
 8008bd4:	3201      	adds	r2, #1
 8008bd6:	f7ff ff8e 	bl	8008af6 <__hexdig_fun>
 8008bda:	2800      	cmp	r0, #0
 8008bdc:	d1f8      	bne.n	8008bd0 <__gethex+0xb0>
 8008bde:	1bad      	subs	r5, r5, r6
 8008be0:	00ad      	lsls	r5, r5, #2
 8008be2:	e004      	b.n	8008bee <__gethex+0xce>
 8008be4:	2400      	movs	r4, #0
 8008be6:	4625      	mov	r5, r4
 8008be8:	e7e0      	b.n	8008bac <__gethex+0x8c>
 8008bea:	2d00      	cmp	r5, #0
 8008bec:	d1f7      	bne.n	8008bde <__gethex+0xbe>
 8008bee:	7833      	ldrb	r3, [r6, #0]
 8008bf0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008bf4:	2b50      	cmp	r3, #80	; 0x50
 8008bf6:	d139      	bne.n	8008c6c <__gethex+0x14c>
 8008bf8:	7873      	ldrb	r3, [r6, #1]
 8008bfa:	2b2b      	cmp	r3, #43	; 0x2b
 8008bfc:	d02a      	beq.n	8008c54 <__gethex+0x134>
 8008bfe:	2b2d      	cmp	r3, #45	; 0x2d
 8008c00:	d02c      	beq.n	8008c5c <__gethex+0x13c>
 8008c02:	f04f 0900 	mov.w	r9, #0
 8008c06:	1c71      	adds	r1, r6, #1
 8008c08:	7808      	ldrb	r0, [r1, #0]
 8008c0a:	f7ff ff74 	bl	8008af6 <__hexdig_fun>
 8008c0e:	1e43      	subs	r3, r0, #1
 8008c10:	b2db      	uxtb	r3, r3
 8008c12:	2b18      	cmp	r3, #24
 8008c14:	d82a      	bhi.n	8008c6c <__gethex+0x14c>
 8008c16:	f1a0 0210 	sub.w	r2, r0, #16
 8008c1a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008c1e:	f7ff ff6a 	bl	8008af6 <__hexdig_fun>
 8008c22:	1e43      	subs	r3, r0, #1
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	2b18      	cmp	r3, #24
 8008c28:	d91b      	bls.n	8008c62 <__gethex+0x142>
 8008c2a:	f1b9 0f00 	cmp.w	r9, #0
 8008c2e:	d000      	beq.n	8008c32 <__gethex+0x112>
 8008c30:	4252      	negs	r2, r2
 8008c32:	4415      	add	r5, r2
 8008c34:	f8cb 1000 	str.w	r1, [fp]
 8008c38:	b1d4      	cbz	r4, 8008c70 <__gethex+0x150>
 8008c3a:	9b01      	ldr	r3, [sp, #4]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	bf14      	ite	ne
 8008c40:	2700      	movne	r7, #0
 8008c42:	2706      	moveq	r7, #6
 8008c44:	4638      	mov	r0, r7
 8008c46:	b00b      	add	sp, #44	; 0x2c
 8008c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c4c:	463e      	mov	r6, r7
 8008c4e:	4625      	mov	r5, r4
 8008c50:	2401      	movs	r4, #1
 8008c52:	e7cc      	b.n	8008bee <__gethex+0xce>
 8008c54:	f04f 0900 	mov.w	r9, #0
 8008c58:	1cb1      	adds	r1, r6, #2
 8008c5a:	e7d5      	b.n	8008c08 <__gethex+0xe8>
 8008c5c:	f04f 0901 	mov.w	r9, #1
 8008c60:	e7fa      	b.n	8008c58 <__gethex+0x138>
 8008c62:	230a      	movs	r3, #10
 8008c64:	fb03 0202 	mla	r2, r3, r2, r0
 8008c68:	3a10      	subs	r2, #16
 8008c6a:	e7d6      	b.n	8008c1a <__gethex+0xfa>
 8008c6c:	4631      	mov	r1, r6
 8008c6e:	e7e1      	b.n	8008c34 <__gethex+0x114>
 8008c70:	4621      	mov	r1, r4
 8008c72:	1bf3      	subs	r3, r6, r7
 8008c74:	3b01      	subs	r3, #1
 8008c76:	2b07      	cmp	r3, #7
 8008c78:	dc0a      	bgt.n	8008c90 <__gethex+0x170>
 8008c7a:	9802      	ldr	r0, [sp, #8]
 8008c7c:	f000 fa68 	bl	8009150 <_Balloc>
 8008c80:	4604      	mov	r4, r0
 8008c82:	b940      	cbnz	r0, 8008c96 <__gethex+0x176>
 8008c84:	4602      	mov	r2, r0
 8008c86:	21de      	movs	r1, #222	; 0xde
 8008c88:	4b5b      	ldr	r3, [pc, #364]	; (8008df8 <__gethex+0x2d8>)
 8008c8a:	485c      	ldr	r0, [pc, #368]	; (8008dfc <__gethex+0x2dc>)
 8008c8c:	f7ff feb0 	bl	80089f0 <__assert_func>
 8008c90:	3101      	adds	r1, #1
 8008c92:	105b      	asrs	r3, r3, #1
 8008c94:	e7ef      	b.n	8008c76 <__gethex+0x156>
 8008c96:	f04f 0b00 	mov.w	fp, #0
 8008c9a:	f100 0914 	add.w	r9, r0, #20
 8008c9e:	f1ca 0301 	rsb	r3, sl, #1
 8008ca2:	f8cd 9010 	str.w	r9, [sp, #16]
 8008ca6:	f8cd b004 	str.w	fp, [sp, #4]
 8008caa:	9308      	str	r3, [sp, #32]
 8008cac:	42b7      	cmp	r7, r6
 8008cae:	d33f      	bcc.n	8008d30 <__gethex+0x210>
 8008cb0:	9f04      	ldr	r7, [sp, #16]
 8008cb2:	9b01      	ldr	r3, [sp, #4]
 8008cb4:	f847 3b04 	str.w	r3, [r7], #4
 8008cb8:	eba7 0709 	sub.w	r7, r7, r9
 8008cbc:	10bf      	asrs	r7, r7, #2
 8008cbe:	6127      	str	r7, [r4, #16]
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f000 fb37 	bl	8009334 <__hi0bits>
 8008cc6:	017f      	lsls	r7, r7, #5
 8008cc8:	f8d8 6000 	ldr.w	r6, [r8]
 8008ccc:	1a3f      	subs	r7, r7, r0
 8008cce:	42b7      	cmp	r7, r6
 8008cd0:	dd62      	ble.n	8008d98 <__gethex+0x278>
 8008cd2:	1bbf      	subs	r7, r7, r6
 8008cd4:	4639      	mov	r1, r7
 8008cd6:	4620      	mov	r0, r4
 8008cd8:	f000 fed1 	bl	8009a7e <__any_on>
 8008cdc:	4682      	mov	sl, r0
 8008cde:	b1a8      	cbz	r0, 8008d0c <__gethex+0x1ec>
 8008ce0:	f04f 0a01 	mov.w	sl, #1
 8008ce4:	1e7b      	subs	r3, r7, #1
 8008ce6:	1159      	asrs	r1, r3, #5
 8008ce8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008cec:	f003 021f 	and.w	r2, r3, #31
 8008cf0:	fa0a f202 	lsl.w	r2, sl, r2
 8008cf4:	420a      	tst	r2, r1
 8008cf6:	d009      	beq.n	8008d0c <__gethex+0x1ec>
 8008cf8:	4553      	cmp	r3, sl
 8008cfa:	dd05      	ble.n	8008d08 <__gethex+0x1e8>
 8008cfc:	4620      	mov	r0, r4
 8008cfe:	1eb9      	subs	r1, r7, #2
 8008d00:	f000 febd 	bl	8009a7e <__any_on>
 8008d04:	2800      	cmp	r0, #0
 8008d06:	d144      	bne.n	8008d92 <__gethex+0x272>
 8008d08:	f04f 0a02 	mov.w	sl, #2
 8008d0c:	4639      	mov	r1, r7
 8008d0e:	4620      	mov	r0, r4
 8008d10:	f7ff fe9e 	bl	8008a50 <rshift>
 8008d14:	443d      	add	r5, r7
 8008d16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008d1a:	42ab      	cmp	r3, r5
 8008d1c:	da4a      	bge.n	8008db4 <__gethex+0x294>
 8008d1e:	4621      	mov	r1, r4
 8008d20:	9802      	ldr	r0, [sp, #8]
 8008d22:	f000 fa55 	bl	80091d0 <_Bfree>
 8008d26:	2300      	movs	r3, #0
 8008d28:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d2a:	27a3      	movs	r7, #163	; 0xa3
 8008d2c:	6013      	str	r3, [r2, #0]
 8008d2e:	e789      	b.n	8008c44 <__gethex+0x124>
 8008d30:	1e73      	subs	r3, r6, #1
 8008d32:	9a06      	ldr	r2, [sp, #24]
 8008d34:	9307      	str	r3, [sp, #28]
 8008d36:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d019      	beq.n	8008d72 <__gethex+0x252>
 8008d3e:	f1bb 0f20 	cmp.w	fp, #32
 8008d42:	d107      	bne.n	8008d54 <__gethex+0x234>
 8008d44:	9b04      	ldr	r3, [sp, #16]
 8008d46:	9a01      	ldr	r2, [sp, #4]
 8008d48:	f843 2b04 	str.w	r2, [r3], #4
 8008d4c:	9304      	str	r3, [sp, #16]
 8008d4e:	2300      	movs	r3, #0
 8008d50:	469b      	mov	fp, r3
 8008d52:	9301      	str	r3, [sp, #4]
 8008d54:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008d58:	f7ff fecd 	bl	8008af6 <__hexdig_fun>
 8008d5c:	9b01      	ldr	r3, [sp, #4]
 8008d5e:	f000 000f 	and.w	r0, r0, #15
 8008d62:	fa00 f00b 	lsl.w	r0, r0, fp
 8008d66:	4303      	orrs	r3, r0
 8008d68:	9301      	str	r3, [sp, #4]
 8008d6a:	f10b 0b04 	add.w	fp, fp, #4
 8008d6e:	9b07      	ldr	r3, [sp, #28]
 8008d70:	e00d      	b.n	8008d8e <__gethex+0x26e>
 8008d72:	9a08      	ldr	r2, [sp, #32]
 8008d74:	1e73      	subs	r3, r6, #1
 8008d76:	4413      	add	r3, r2
 8008d78:	42bb      	cmp	r3, r7
 8008d7a:	d3e0      	bcc.n	8008d3e <__gethex+0x21e>
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	4652      	mov	r2, sl
 8008d80:	9903      	ldr	r1, [sp, #12]
 8008d82:	9309      	str	r3, [sp, #36]	; 0x24
 8008d84:	f001 fa94 	bl	800a2b0 <strncmp>
 8008d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d8a:	2800      	cmp	r0, #0
 8008d8c:	d1d7      	bne.n	8008d3e <__gethex+0x21e>
 8008d8e:	461e      	mov	r6, r3
 8008d90:	e78c      	b.n	8008cac <__gethex+0x18c>
 8008d92:	f04f 0a03 	mov.w	sl, #3
 8008d96:	e7b9      	b.n	8008d0c <__gethex+0x1ec>
 8008d98:	da09      	bge.n	8008dae <__gethex+0x28e>
 8008d9a:	1bf7      	subs	r7, r6, r7
 8008d9c:	4621      	mov	r1, r4
 8008d9e:	463a      	mov	r2, r7
 8008da0:	9802      	ldr	r0, [sp, #8]
 8008da2:	f000 fc2d 	bl	8009600 <__lshift>
 8008da6:	4604      	mov	r4, r0
 8008da8:	1bed      	subs	r5, r5, r7
 8008daa:	f100 0914 	add.w	r9, r0, #20
 8008dae:	f04f 0a00 	mov.w	sl, #0
 8008db2:	e7b0      	b.n	8008d16 <__gethex+0x1f6>
 8008db4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008db8:	42a8      	cmp	r0, r5
 8008dba:	dd72      	ble.n	8008ea2 <__gethex+0x382>
 8008dbc:	1b45      	subs	r5, r0, r5
 8008dbe:	42ae      	cmp	r6, r5
 8008dc0:	dc35      	bgt.n	8008e2e <__gethex+0x30e>
 8008dc2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008dc6:	2b02      	cmp	r3, #2
 8008dc8:	d029      	beq.n	8008e1e <__gethex+0x2fe>
 8008dca:	2b03      	cmp	r3, #3
 8008dcc:	d02b      	beq.n	8008e26 <__gethex+0x306>
 8008dce:	2b01      	cmp	r3, #1
 8008dd0:	d11c      	bne.n	8008e0c <__gethex+0x2ec>
 8008dd2:	42ae      	cmp	r6, r5
 8008dd4:	d11a      	bne.n	8008e0c <__gethex+0x2ec>
 8008dd6:	2e01      	cmp	r6, #1
 8008dd8:	d112      	bne.n	8008e00 <__gethex+0x2e0>
 8008dda:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008dde:	9a05      	ldr	r2, [sp, #20]
 8008de0:	2762      	movs	r7, #98	; 0x62
 8008de2:	6013      	str	r3, [r2, #0]
 8008de4:	2301      	movs	r3, #1
 8008de6:	6123      	str	r3, [r4, #16]
 8008de8:	f8c9 3000 	str.w	r3, [r9]
 8008dec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008dee:	601c      	str	r4, [r3, #0]
 8008df0:	e728      	b.n	8008c44 <__gethex+0x124>
 8008df2:	bf00      	nop
 8008df4:	0800aff0 	.word	0x0800aff0
 8008df8:	0800af79 	.word	0x0800af79
 8008dfc:	0800af8a 	.word	0x0800af8a
 8008e00:	4620      	mov	r0, r4
 8008e02:	1e71      	subs	r1, r6, #1
 8008e04:	f000 fe3b 	bl	8009a7e <__any_on>
 8008e08:	2800      	cmp	r0, #0
 8008e0a:	d1e6      	bne.n	8008dda <__gethex+0x2ba>
 8008e0c:	4621      	mov	r1, r4
 8008e0e:	9802      	ldr	r0, [sp, #8]
 8008e10:	f000 f9de 	bl	80091d0 <_Bfree>
 8008e14:	2300      	movs	r3, #0
 8008e16:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008e18:	2750      	movs	r7, #80	; 0x50
 8008e1a:	6013      	str	r3, [r2, #0]
 8008e1c:	e712      	b.n	8008c44 <__gethex+0x124>
 8008e1e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d1f3      	bne.n	8008e0c <__gethex+0x2ec>
 8008e24:	e7d9      	b.n	8008dda <__gethex+0x2ba>
 8008e26:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d1d6      	bne.n	8008dda <__gethex+0x2ba>
 8008e2c:	e7ee      	b.n	8008e0c <__gethex+0x2ec>
 8008e2e:	1e6f      	subs	r7, r5, #1
 8008e30:	f1ba 0f00 	cmp.w	sl, #0
 8008e34:	d132      	bne.n	8008e9c <__gethex+0x37c>
 8008e36:	b127      	cbz	r7, 8008e42 <__gethex+0x322>
 8008e38:	4639      	mov	r1, r7
 8008e3a:	4620      	mov	r0, r4
 8008e3c:	f000 fe1f 	bl	8009a7e <__any_on>
 8008e40:	4682      	mov	sl, r0
 8008e42:	2101      	movs	r1, #1
 8008e44:	117b      	asrs	r3, r7, #5
 8008e46:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008e4a:	f007 071f 	and.w	r7, r7, #31
 8008e4e:	fa01 f707 	lsl.w	r7, r1, r7
 8008e52:	421f      	tst	r7, r3
 8008e54:	f04f 0702 	mov.w	r7, #2
 8008e58:	4629      	mov	r1, r5
 8008e5a:	4620      	mov	r0, r4
 8008e5c:	bf18      	it	ne
 8008e5e:	f04a 0a02 	orrne.w	sl, sl, #2
 8008e62:	1b76      	subs	r6, r6, r5
 8008e64:	f7ff fdf4 	bl	8008a50 <rshift>
 8008e68:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008e6c:	f1ba 0f00 	cmp.w	sl, #0
 8008e70:	d048      	beq.n	8008f04 <__gethex+0x3e4>
 8008e72:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008e76:	2b02      	cmp	r3, #2
 8008e78:	d015      	beq.n	8008ea6 <__gethex+0x386>
 8008e7a:	2b03      	cmp	r3, #3
 8008e7c:	d017      	beq.n	8008eae <__gethex+0x38e>
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	d109      	bne.n	8008e96 <__gethex+0x376>
 8008e82:	f01a 0f02 	tst.w	sl, #2
 8008e86:	d006      	beq.n	8008e96 <__gethex+0x376>
 8008e88:	f8d9 0000 	ldr.w	r0, [r9]
 8008e8c:	ea4a 0a00 	orr.w	sl, sl, r0
 8008e90:	f01a 0f01 	tst.w	sl, #1
 8008e94:	d10e      	bne.n	8008eb4 <__gethex+0x394>
 8008e96:	f047 0710 	orr.w	r7, r7, #16
 8008e9a:	e033      	b.n	8008f04 <__gethex+0x3e4>
 8008e9c:	f04f 0a01 	mov.w	sl, #1
 8008ea0:	e7cf      	b.n	8008e42 <__gethex+0x322>
 8008ea2:	2701      	movs	r7, #1
 8008ea4:	e7e2      	b.n	8008e6c <__gethex+0x34c>
 8008ea6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ea8:	f1c3 0301 	rsb	r3, r3, #1
 8008eac:	9315      	str	r3, [sp, #84]	; 0x54
 8008eae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d0f0      	beq.n	8008e96 <__gethex+0x376>
 8008eb4:	f04f 0c00 	mov.w	ip, #0
 8008eb8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008ebc:	f104 0314 	add.w	r3, r4, #20
 8008ec0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008ec4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ece:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008ed2:	d01c      	beq.n	8008f0e <__gethex+0x3ee>
 8008ed4:	3201      	adds	r2, #1
 8008ed6:	6002      	str	r2, [r0, #0]
 8008ed8:	2f02      	cmp	r7, #2
 8008eda:	f104 0314 	add.w	r3, r4, #20
 8008ede:	d13d      	bne.n	8008f5c <__gethex+0x43c>
 8008ee0:	f8d8 2000 	ldr.w	r2, [r8]
 8008ee4:	3a01      	subs	r2, #1
 8008ee6:	42b2      	cmp	r2, r6
 8008ee8:	d10a      	bne.n	8008f00 <__gethex+0x3e0>
 8008eea:	2201      	movs	r2, #1
 8008eec:	1171      	asrs	r1, r6, #5
 8008eee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008ef2:	f006 061f 	and.w	r6, r6, #31
 8008ef6:	fa02 f606 	lsl.w	r6, r2, r6
 8008efa:	421e      	tst	r6, r3
 8008efc:	bf18      	it	ne
 8008efe:	4617      	movne	r7, r2
 8008f00:	f047 0720 	orr.w	r7, r7, #32
 8008f04:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008f06:	601c      	str	r4, [r3, #0]
 8008f08:	9b05      	ldr	r3, [sp, #20]
 8008f0a:	601d      	str	r5, [r3, #0]
 8008f0c:	e69a      	b.n	8008c44 <__gethex+0x124>
 8008f0e:	4299      	cmp	r1, r3
 8008f10:	f843 cc04 	str.w	ip, [r3, #-4]
 8008f14:	d8d8      	bhi.n	8008ec8 <__gethex+0x3a8>
 8008f16:	68a3      	ldr	r3, [r4, #8]
 8008f18:	459b      	cmp	fp, r3
 8008f1a:	db17      	blt.n	8008f4c <__gethex+0x42c>
 8008f1c:	6861      	ldr	r1, [r4, #4]
 8008f1e:	9802      	ldr	r0, [sp, #8]
 8008f20:	3101      	adds	r1, #1
 8008f22:	f000 f915 	bl	8009150 <_Balloc>
 8008f26:	4681      	mov	r9, r0
 8008f28:	b918      	cbnz	r0, 8008f32 <__gethex+0x412>
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	2184      	movs	r1, #132	; 0x84
 8008f2e:	4b19      	ldr	r3, [pc, #100]	; (8008f94 <__gethex+0x474>)
 8008f30:	e6ab      	b.n	8008c8a <__gethex+0x16a>
 8008f32:	6922      	ldr	r2, [r4, #16]
 8008f34:	f104 010c 	add.w	r1, r4, #12
 8008f38:	3202      	adds	r2, #2
 8008f3a:	0092      	lsls	r2, r2, #2
 8008f3c:	300c      	adds	r0, #12
 8008f3e:	f7fe fdd7 	bl	8007af0 <memcpy>
 8008f42:	4621      	mov	r1, r4
 8008f44:	9802      	ldr	r0, [sp, #8]
 8008f46:	f000 f943 	bl	80091d0 <_Bfree>
 8008f4a:	464c      	mov	r4, r9
 8008f4c:	6923      	ldr	r3, [r4, #16]
 8008f4e:	1c5a      	adds	r2, r3, #1
 8008f50:	6122      	str	r2, [r4, #16]
 8008f52:	2201      	movs	r2, #1
 8008f54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008f58:	615a      	str	r2, [r3, #20]
 8008f5a:	e7bd      	b.n	8008ed8 <__gethex+0x3b8>
 8008f5c:	6922      	ldr	r2, [r4, #16]
 8008f5e:	455a      	cmp	r2, fp
 8008f60:	dd0b      	ble.n	8008f7a <__gethex+0x45a>
 8008f62:	2101      	movs	r1, #1
 8008f64:	4620      	mov	r0, r4
 8008f66:	f7ff fd73 	bl	8008a50 <rshift>
 8008f6a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008f6e:	3501      	adds	r5, #1
 8008f70:	42ab      	cmp	r3, r5
 8008f72:	f6ff aed4 	blt.w	8008d1e <__gethex+0x1fe>
 8008f76:	2701      	movs	r7, #1
 8008f78:	e7c2      	b.n	8008f00 <__gethex+0x3e0>
 8008f7a:	f016 061f 	ands.w	r6, r6, #31
 8008f7e:	d0fa      	beq.n	8008f76 <__gethex+0x456>
 8008f80:	4453      	add	r3, sl
 8008f82:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008f86:	f000 f9d5 	bl	8009334 <__hi0bits>
 8008f8a:	f1c6 0620 	rsb	r6, r6, #32
 8008f8e:	42b0      	cmp	r0, r6
 8008f90:	dbe7      	blt.n	8008f62 <__gethex+0x442>
 8008f92:	e7f0      	b.n	8008f76 <__gethex+0x456>
 8008f94:	0800af79 	.word	0x0800af79

08008f98 <L_shift>:
 8008f98:	f1c2 0208 	rsb	r2, r2, #8
 8008f9c:	0092      	lsls	r2, r2, #2
 8008f9e:	b570      	push	{r4, r5, r6, lr}
 8008fa0:	f1c2 0620 	rsb	r6, r2, #32
 8008fa4:	6843      	ldr	r3, [r0, #4]
 8008fa6:	6804      	ldr	r4, [r0, #0]
 8008fa8:	fa03 f506 	lsl.w	r5, r3, r6
 8008fac:	432c      	orrs	r4, r5
 8008fae:	40d3      	lsrs	r3, r2
 8008fb0:	6004      	str	r4, [r0, #0]
 8008fb2:	f840 3f04 	str.w	r3, [r0, #4]!
 8008fb6:	4288      	cmp	r0, r1
 8008fb8:	d3f4      	bcc.n	8008fa4 <L_shift+0xc>
 8008fba:	bd70      	pop	{r4, r5, r6, pc}

08008fbc <__match>:
 8008fbc:	b530      	push	{r4, r5, lr}
 8008fbe:	6803      	ldr	r3, [r0, #0]
 8008fc0:	3301      	adds	r3, #1
 8008fc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008fc6:	b914      	cbnz	r4, 8008fce <__match+0x12>
 8008fc8:	6003      	str	r3, [r0, #0]
 8008fca:	2001      	movs	r0, #1
 8008fcc:	bd30      	pop	{r4, r5, pc}
 8008fce:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fd2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008fd6:	2d19      	cmp	r5, #25
 8008fd8:	bf98      	it	ls
 8008fda:	3220      	addls	r2, #32
 8008fdc:	42a2      	cmp	r2, r4
 8008fde:	d0f0      	beq.n	8008fc2 <__match+0x6>
 8008fe0:	2000      	movs	r0, #0
 8008fe2:	e7f3      	b.n	8008fcc <__match+0x10>

08008fe4 <__hexnan>:
 8008fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fe8:	2500      	movs	r5, #0
 8008fea:	680b      	ldr	r3, [r1, #0]
 8008fec:	4682      	mov	sl, r0
 8008fee:	115e      	asrs	r6, r3, #5
 8008ff0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008ff4:	f013 031f 	ands.w	r3, r3, #31
 8008ff8:	bf18      	it	ne
 8008ffa:	3604      	addne	r6, #4
 8008ffc:	1f37      	subs	r7, r6, #4
 8008ffe:	46b9      	mov	r9, r7
 8009000:	463c      	mov	r4, r7
 8009002:	46ab      	mov	fp, r5
 8009004:	b087      	sub	sp, #28
 8009006:	4690      	mov	r8, r2
 8009008:	6802      	ldr	r2, [r0, #0]
 800900a:	9301      	str	r3, [sp, #4]
 800900c:	f846 5c04 	str.w	r5, [r6, #-4]
 8009010:	9502      	str	r5, [sp, #8]
 8009012:	7851      	ldrb	r1, [r2, #1]
 8009014:	1c53      	adds	r3, r2, #1
 8009016:	9303      	str	r3, [sp, #12]
 8009018:	b341      	cbz	r1, 800906c <__hexnan+0x88>
 800901a:	4608      	mov	r0, r1
 800901c:	9205      	str	r2, [sp, #20]
 800901e:	9104      	str	r1, [sp, #16]
 8009020:	f7ff fd69 	bl	8008af6 <__hexdig_fun>
 8009024:	2800      	cmp	r0, #0
 8009026:	d14f      	bne.n	80090c8 <__hexnan+0xe4>
 8009028:	9904      	ldr	r1, [sp, #16]
 800902a:	9a05      	ldr	r2, [sp, #20]
 800902c:	2920      	cmp	r1, #32
 800902e:	d818      	bhi.n	8009062 <__hexnan+0x7e>
 8009030:	9b02      	ldr	r3, [sp, #8]
 8009032:	459b      	cmp	fp, r3
 8009034:	dd13      	ble.n	800905e <__hexnan+0x7a>
 8009036:	454c      	cmp	r4, r9
 8009038:	d206      	bcs.n	8009048 <__hexnan+0x64>
 800903a:	2d07      	cmp	r5, #7
 800903c:	dc04      	bgt.n	8009048 <__hexnan+0x64>
 800903e:	462a      	mov	r2, r5
 8009040:	4649      	mov	r1, r9
 8009042:	4620      	mov	r0, r4
 8009044:	f7ff ffa8 	bl	8008f98 <L_shift>
 8009048:	4544      	cmp	r4, r8
 800904a:	d950      	bls.n	80090ee <__hexnan+0x10a>
 800904c:	2300      	movs	r3, #0
 800904e:	f1a4 0904 	sub.w	r9, r4, #4
 8009052:	f844 3c04 	str.w	r3, [r4, #-4]
 8009056:	461d      	mov	r5, r3
 8009058:	464c      	mov	r4, r9
 800905a:	f8cd b008 	str.w	fp, [sp, #8]
 800905e:	9a03      	ldr	r2, [sp, #12]
 8009060:	e7d7      	b.n	8009012 <__hexnan+0x2e>
 8009062:	2929      	cmp	r1, #41	; 0x29
 8009064:	d156      	bne.n	8009114 <__hexnan+0x130>
 8009066:	3202      	adds	r2, #2
 8009068:	f8ca 2000 	str.w	r2, [sl]
 800906c:	f1bb 0f00 	cmp.w	fp, #0
 8009070:	d050      	beq.n	8009114 <__hexnan+0x130>
 8009072:	454c      	cmp	r4, r9
 8009074:	d206      	bcs.n	8009084 <__hexnan+0xa0>
 8009076:	2d07      	cmp	r5, #7
 8009078:	dc04      	bgt.n	8009084 <__hexnan+0xa0>
 800907a:	462a      	mov	r2, r5
 800907c:	4649      	mov	r1, r9
 800907e:	4620      	mov	r0, r4
 8009080:	f7ff ff8a 	bl	8008f98 <L_shift>
 8009084:	4544      	cmp	r4, r8
 8009086:	d934      	bls.n	80090f2 <__hexnan+0x10e>
 8009088:	4623      	mov	r3, r4
 800908a:	f1a8 0204 	sub.w	r2, r8, #4
 800908e:	f853 1b04 	ldr.w	r1, [r3], #4
 8009092:	429f      	cmp	r7, r3
 8009094:	f842 1f04 	str.w	r1, [r2, #4]!
 8009098:	d2f9      	bcs.n	800908e <__hexnan+0xaa>
 800909a:	1b3b      	subs	r3, r7, r4
 800909c:	f023 0303 	bic.w	r3, r3, #3
 80090a0:	3304      	adds	r3, #4
 80090a2:	3401      	adds	r4, #1
 80090a4:	3e03      	subs	r6, #3
 80090a6:	42b4      	cmp	r4, r6
 80090a8:	bf88      	it	hi
 80090aa:	2304      	movhi	r3, #4
 80090ac:	2200      	movs	r2, #0
 80090ae:	4443      	add	r3, r8
 80090b0:	f843 2b04 	str.w	r2, [r3], #4
 80090b4:	429f      	cmp	r7, r3
 80090b6:	d2fb      	bcs.n	80090b0 <__hexnan+0xcc>
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	b91b      	cbnz	r3, 80090c4 <__hexnan+0xe0>
 80090bc:	4547      	cmp	r7, r8
 80090be:	d127      	bne.n	8009110 <__hexnan+0x12c>
 80090c0:	2301      	movs	r3, #1
 80090c2:	603b      	str	r3, [r7, #0]
 80090c4:	2005      	movs	r0, #5
 80090c6:	e026      	b.n	8009116 <__hexnan+0x132>
 80090c8:	3501      	adds	r5, #1
 80090ca:	2d08      	cmp	r5, #8
 80090cc:	f10b 0b01 	add.w	fp, fp, #1
 80090d0:	dd06      	ble.n	80090e0 <__hexnan+0xfc>
 80090d2:	4544      	cmp	r4, r8
 80090d4:	d9c3      	bls.n	800905e <__hexnan+0x7a>
 80090d6:	2300      	movs	r3, #0
 80090d8:	2501      	movs	r5, #1
 80090da:	f844 3c04 	str.w	r3, [r4, #-4]
 80090de:	3c04      	subs	r4, #4
 80090e0:	6822      	ldr	r2, [r4, #0]
 80090e2:	f000 000f 	and.w	r0, r0, #15
 80090e6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80090ea:	6022      	str	r2, [r4, #0]
 80090ec:	e7b7      	b.n	800905e <__hexnan+0x7a>
 80090ee:	2508      	movs	r5, #8
 80090f0:	e7b5      	b.n	800905e <__hexnan+0x7a>
 80090f2:	9b01      	ldr	r3, [sp, #4]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d0df      	beq.n	80090b8 <__hexnan+0xd4>
 80090f8:	f04f 32ff 	mov.w	r2, #4294967295
 80090fc:	f1c3 0320 	rsb	r3, r3, #32
 8009100:	fa22 f303 	lsr.w	r3, r2, r3
 8009104:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009108:	401a      	ands	r2, r3
 800910a:	f846 2c04 	str.w	r2, [r6, #-4]
 800910e:	e7d3      	b.n	80090b8 <__hexnan+0xd4>
 8009110:	3f04      	subs	r7, #4
 8009112:	e7d1      	b.n	80090b8 <__hexnan+0xd4>
 8009114:	2004      	movs	r0, #4
 8009116:	b007      	add	sp, #28
 8009118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800911c <malloc>:
 800911c:	4b02      	ldr	r3, [pc, #8]	; (8009128 <malloc+0xc>)
 800911e:	4601      	mov	r1, r0
 8009120:	6818      	ldr	r0, [r3, #0]
 8009122:	f000 bd49 	b.w	8009bb8 <_malloc_r>
 8009126:	bf00      	nop
 8009128:	2000002c 	.word	0x2000002c

0800912c <__ascii_mbtowc>:
 800912c:	b082      	sub	sp, #8
 800912e:	b901      	cbnz	r1, 8009132 <__ascii_mbtowc+0x6>
 8009130:	a901      	add	r1, sp, #4
 8009132:	b142      	cbz	r2, 8009146 <__ascii_mbtowc+0x1a>
 8009134:	b14b      	cbz	r3, 800914a <__ascii_mbtowc+0x1e>
 8009136:	7813      	ldrb	r3, [r2, #0]
 8009138:	600b      	str	r3, [r1, #0]
 800913a:	7812      	ldrb	r2, [r2, #0]
 800913c:	1e10      	subs	r0, r2, #0
 800913e:	bf18      	it	ne
 8009140:	2001      	movne	r0, #1
 8009142:	b002      	add	sp, #8
 8009144:	4770      	bx	lr
 8009146:	4610      	mov	r0, r2
 8009148:	e7fb      	b.n	8009142 <__ascii_mbtowc+0x16>
 800914a:	f06f 0001 	mvn.w	r0, #1
 800914e:	e7f8      	b.n	8009142 <__ascii_mbtowc+0x16>

08009150 <_Balloc>:
 8009150:	b570      	push	{r4, r5, r6, lr}
 8009152:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009154:	4604      	mov	r4, r0
 8009156:	460d      	mov	r5, r1
 8009158:	b976      	cbnz	r6, 8009178 <_Balloc+0x28>
 800915a:	2010      	movs	r0, #16
 800915c:	f7ff ffde 	bl	800911c <malloc>
 8009160:	4602      	mov	r2, r0
 8009162:	6260      	str	r0, [r4, #36]	; 0x24
 8009164:	b920      	cbnz	r0, 8009170 <_Balloc+0x20>
 8009166:	2166      	movs	r1, #102	; 0x66
 8009168:	4b17      	ldr	r3, [pc, #92]	; (80091c8 <_Balloc+0x78>)
 800916a:	4818      	ldr	r0, [pc, #96]	; (80091cc <_Balloc+0x7c>)
 800916c:	f7ff fc40 	bl	80089f0 <__assert_func>
 8009170:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009174:	6006      	str	r6, [r0, #0]
 8009176:	60c6      	str	r6, [r0, #12]
 8009178:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800917a:	68f3      	ldr	r3, [r6, #12]
 800917c:	b183      	cbz	r3, 80091a0 <_Balloc+0x50>
 800917e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009180:	68db      	ldr	r3, [r3, #12]
 8009182:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009186:	b9b8      	cbnz	r0, 80091b8 <_Balloc+0x68>
 8009188:	2101      	movs	r1, #1
 800918a:	fa01 f605 	lsl.w	r6, r1, r5
 800918e:	1d72      	adds	r2, r6, #5
 8009190:	4620      	mov	r0, r4
 8009192:	0092      	lsls	r2, r2, #2
 8009194:	f000 fc94 	bl	8009ac0 <_calloc_r>
 8009198:	b160      	cbz	r0, 80091b4 <_Balloc+0x64>
 800919a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800919e:	e00e      	b.n	80091be <_Balloc+0x6e>
 80091a0:	2221      	movs	r2, #33	; 0x21
 80091a2:	2104      	movs	r1, #4
 80091a4:	4620      	mov	r0, r4
 80091a6:	f000 fc8b 	bl	8009ac0 <_calloc_r>
 80091aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091ac:	60f0      	str	r0, [r6, #12]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d1e4      	bne.n	800917e <_Balloc+0x2e>
 80091b4:	2000      	movs	r0, #0
 80091b6:	bd70      	pop	{r4, r5, r6, pc}
 80091b8:	6802      	ldr	r2, [r0, #0]
 80091ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80091be:	2300      	movs	r3, #0
 80091c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80091c4:	e7f7      	b.n	80091b6 <_Balloc+0x66>
 80091c6:	bf00      	nop
 80091c8:	0800adc8 	.word	0x0800adc8
 80091cc:	0800b004 	.word	0x0800b004

080091d0 <_Bfree>:
 80091d0:	b570      	push	{r4, r5, r6, lr}
 80091d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80091d4:	4605      	mov	r5, r0
 80091d6:	460c      	mov	r4, r1
 80091d8:	b976      	cbnz	r6, 80091f8 <_Bfree+0x28>
 80091da:	2010      	movs	r0, #16
 80091dc:	f7ff ff9e 	bl	800911c <malloc>
 80091e0:	4602      	mov	r2, r0
 80091e2:	6268      	str	r0, [r5, #36]	; 0x24
 80091e4:	b920      	cbnz	r0, 80091f0 <_Bfree+0x20>
 80091e6:	218a      	movs	r1, #138	; 0x8a
 80091e8:	4b08      	ldr	r3, [pc, #32]	; (800920c <_Bfree+0x3c>)
 80091ea:	4809      	ldr	r0, [pc, #36]	; (8009210 <_Bfree+0x40>)
 80091ec:	f7ff fc00 	bl	80089f0 <__assert_func>
 80091f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091f4:	6006      	str	r6, [r0, #0]
 80091f6:	60c6      	str	r6, [r0, #12]
 80091f8:	b13c      	cbz	r4, 800920a <_Bfree+0x3a>
 80091fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80091fc:	6862      	ldr	r2, [r4, #4]
 80091fe:	68db      	ldr	r3, [r3, #12]
 8009200:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009204:	6021      	str	r1, [r4, #0]
 8009206:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800920a:	bd70      	pop	{r4, r5, r6, pc}
 800920c:	0800adc8 	.word	0x0800adc8
 8009210:	0800b004 	.word	0x0800b004

08009214 <__multadd>:
 8009214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009218:	4607      	mov	r7, r0
 800921a:	460c      	mov	r4, r1
 800921c:	461e      	mov	r6, r3
 800921e:	2000      	movs	r0, #0
 8009220:	690d      	ldr	r5, [r1, #16]
 8009222:	f101 0c14 	add.w	ip, r1, #20
 8009226:	f8dc 3000 	ldr.w	r3, [ip]
 800922a:	3001      	adds	r0, #1
 800922c:	b299      	uxth	r1, r3
 800922e:	fb02 6101 	mla	r1, r2, r1, r6
 8009232:	0c1e      	lsrs	r6, r3, #16
 8009234:	0c0b      	lsrs	r3, r1, #16
 8009236:	fb02 3306 	mla	r3, r2, r6, r3
 800923a:	b289      	uxth	r1, r1
 800923c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009240:	4285      	cmp	r5, r0
 8009242:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009246:	f84c 1b04 	str.w	r1, [ip], #4
 800924a:	dcec      	bgt.n	8009226 <__multadd+0x12>
 800924c:	b30e      	cbz	r6, 8009292 <__multadd+0x7e>
 800924e:	68a3      	ldr	r3, [r4, #8]
 8009250:	42ab      	cmp	r3, r5
 8009252:	dc19      	bgt.n	8009288 <__multadd+0x74>
 8009254:	6861      	ldr	r1, [r4, #4]
 8009256:	4638      	mov	r0, r7
 8009258:	3101      	adds	r1, #1
 800925a:	f7ff ff79 	bl	8009150 <_Balloc>
 800925e:	4680      	mov	r8, r0
 8009260:	b928      	cbnz	r0, 800926e <__multadd+0x5a>
 8009262:	4602      	mov	r2, r0
 8009264:	21b5      	movs	r1, #181	; 0xb5
 8009266:	4b0c      	ldr	r3, [pc, #48]	; (8009298 <__multadd+0x84>)
 8009268:	480c      	ldr	r0, [pc, #48]	; (800929c <__multadd+0x88>)
 800926a:	f7ff fbc1 	bl	80089f0 <__assert_func>
 800926e:	6922      	ldr	r2, [r4, #16]
 8009270:	f104 010c 	add.w	r1, r4, #12
 8009274:	3202      	adds	r2, #2
 8009276:	0092      	lsls	r2, r2, #2
 8009278:	300c      	adds	r0, #12
 800927a:	f7fe fc39 	bl	8007af0 <memcpy>
 800927e:	4621      	mov	r1, r4
 8009280:	4638      	mov	r0, r7
 8009282:	f7ff ffa5 	bl	80091d0 <_Bfree>
 8009286:	4644      	mov	r4, r8
 8009288:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800928c:	3501      	adds	r5, #1
 800928e:	615e      	str	r6, [r3, #20]
 8009290:	6125      	str	r5, [r4, #16]
 8009292:	4620      	mov	r0, r4
 8009294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009298:	0800af79 	.word	0x0800af79
 800929c:	0800b004 	.word	0x0800b004

080092a0 <__s2b>:
 80092a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092a4:	4615      	mov	r5, r2
 80092a6:	2209      	movs	r2, #9
 80092a8:	461f      	mov	r7, r3
 80092aa:	3308      	adds	r3, #8
 80092ac:	460c      	mov	r4, r1
 80092ae:	fb93 f3f2 	sdiv	r3, r3, r2
 80092b2:	4606      	mov	r6, r0
 80092b4:	2201      	movs	r2, #1
 80092b6:	2100      	movs	r1, #0
 80092b8:	429a      	cmp	r2, r3
 80092ba:	db09      	blt.n	80092d0 <__s2b+0x30>
 80092bc:	4630      	mov	r0, r6
 80092be:	f7ff ff47 	bl	8009150 <_Balloc>
 80092c2:	b940      	cbnz	r0, 80092d6 <__s2b+0x36>
 80092c4:	4602      	mov	r2, r0
 80092c6:	21ce      	movs	r1, #206	; 0xce
 80092c8:	4b18      	ldr	r3, [pc, #96]	; (800932c <__s2b+0x8c>)
 80092ca:	4819      	ldr	r0, [pc, #100]	; (8009330 <__s2b+0x90>)
 80092cc:	f7ff fb90 	bl	80089f0 <__assert_func>
 80092d0:	0052      	lsls	r2, r2, #1
 80092d2:	3101      	adds	r1, #1
 80092d4:	e7f0      	b.n	80092b8 <__s2b+0x18>
 80092d6:	9b08      	ldr	r3, [sp, #32]
 80092d8:	2d09      	cmp	r5, #9
 80092da:	6143      	str	r3, [r0, #20]
 80092dc:	f04f 0301 	mov.w	r3, #1
 80092e0:	6103      	str	r3, [r0, #16]
 80092e2:	dd16      	ble.n	8009312 <__s2b+0x72>
 80092e4:	f104 0909 	add.w	r9, r4, #9
 80092e8:	46c8      	mov	r8, r9
 80092ea:	442c      	add	r4, r5
 80092ec:	f818 3b01 	ldrb.w	r3, [r8], #1
 80092f0:	4601      	mov	r1, r0
 80092f2:	220a      	movs	r2, #10
 80092f4:	4630      	mov	r0, r6
 80092f6:	3b30      	subs	r3, #48	; 0x30
 80092f8:	f7ff ff8c 	bl	8009214 <__multadd>
 80092fc:	45a0      	cmp	r8, r4
 80092fe:	d1f5      	bne.n	80092ec <__s2b+0x4c>
 8009300:	f1a5 0408 	sub.w	r4, r5, #8
 8009304:	444c      	add	r4, r9
 8009306:	1b2d      	subs	r5, r5, r4
 8009308:	1963      	adds	r3, r4, r5
 800930a:	42bb      	cmp	r3, r7
 800930c:	db04      	blt.n	8009318 <__s2b+0x78>
 800930e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009312:	2509      	movs	r5, #9
 8009314:	340a      	adds	r4, #10
 8009316:	e7f6      	b.n	8009306 <__s2b+0x66>
 8009318:	f814 3b01 	ldrb.w	r3, [r4], #1
 800931c:	4601      	mov	r1, r0
 800931e:	220a      	movs	r2, #10
 8009320:	4630      	mov	r0, r6
 8009322:	3b30      	subs	r3, #48	; 0x30
 8009324:	f7ff ff76 	bl	8009214 <__multadd>
 8009328:	e7ee      	b.n	8009308 <__s2b+0x68>
 800932a:	bf00      	nop
 800932c:	0800af79 	.word	0x0800af79
 8009330:	0800b004 	.word	0x0800b004

08009334 <__hi0bits>:
 8009334:	0c02      	lsrs	r2, r0, #16
 8009336:	0412      	lsls	r2, r2, #16
 8009338:	4603      	mov	r3, r0
 800933a:	b9ca      	cbnz	r2, 8009370 <__hi0bits+0x3c>
 800933c:	0403      	lsls	r3, r0, #16
 800933e:	2010      	movs	r0, #16
 8009340:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009344:	bf04      	itt	eq
 8009346:	021b      	lsleq	r3, r3, #8
 8009348:	3008      	addeq	r0, #8
 800934a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800934e:	bf04      	itt	eq
 8009350:	011b      	lsleq	r3, r3, #4
 8009352:	3004      	addeq	r0, #4
 8009354:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009358:	bf04      	itt	eq
 800935a:	009b      	lsleq	r3, r3, #2
 800935c:	3002      	addeq	r0, #2
 800935e:	2b00      	cmp	r3, #0
 8009360:	db05      	blt.n	800936e <__hi0bits+0x3a>
 8009362:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009366:	f100 0001 	add.w	r0, r0, #1
 800936a:	bf08      	it	eq
 800936c:	2020      	moveq	r0, #32
 800936e:	4770      	bx	lr
 8009370:	2000      	movs	r0, #0
 8009372:	e7e5      	b.n	8009340 <__hi0bits+0xc>

08009374 <__lo0bits>:
 8009374:	6803      	ldr	r3, [r0, #0]
 8009376:	4602      	mov	r2, r0
 8009378:	f013 0007 	ands.w	r0, r3, #7
 800937c:	d00b      	beq.n	8009396 <__lo0bits+0x22>
 800937e:	07d9      	lsls	r1, r3, #31
 8009380:	d421      	bmi.n	80093c6 <__lo0bits+0x52>
 8009382:	0798      	lsls	r0, r3, #30
 8009384:	bf49      	itett	mi
 8009386:	085b      	lsrmi	r3, r3, #1
 8009388:	089b      	lsrpl	r3, r3, #2
 800938a:	2001      	movmi	r0, #1
 800938c:	6013      	strmi	r3, [r2, #0]
 800938e:	bf5c      	itt	pl
 8009390:	2002      	movpl	r0, #2
 8009392:	6013      	strpl	r3, [r2, #0]
 8009394:	4770      	bx	lr
 8009396:	b299      	uxth	r1, r3
 8009398:	b909      	cbnz	r1, 800939e <__lo0bits+0x2a>
 800939a:	2010      	movs	r0, #16
 800939c:	0c1b      	lsrs	r3, r3, #16
 800939e:	b2d9      	uxtb	r1, r3
 80093a0:	b909      	cbnz	r1, 80093a6 <__lo0bits+0x32>
 80093a2:	3008      	adds	r0, #8
 80093a4:	0a1b      	lsrs	r3, r3, #8
 80093a6:	0719      	lsls	r1, r3, #28
 80093a8:	bf04      	itt	eq
 80093aa:	091b      	lsreq	r3, r3, #4
 80093ac:	3004      	addeq	r0, #4
 80093ae:	0799      	lsls	r1, r3, #30
 80093b0:	bf04      	itt	eq
 80093b2:	089b      	lsreq	r3, r3, #2
 80093b4:	3002      	addeq	r0, #2
 80093b6:	07d9      	lsls	r1, r3, #31
 80093b8:	d403      	bmi.n	80093c2 <__lo0bits+0x4e>
 80093ba:	085b      	lsrs	r3, r3, #1
 80093bc:	f100 0001 	add.w	r0, r0, #1
 80093c0:	d003      	beq.n	80093ca <__lo0bits+0x56>
 80093c2:	6013      	str	r3, [r2, #0]
 80093c4:	4770      	bx	lr
 80093c6:	2000      	movs	r0, #0
 80093c8:	4770      	bx	lr
 80093ca:	2020      	movs	r0, #32
 80093cc:	4770      	bx	lr
	...

080093d0 <__i2b>:
 80093d0:	b510      	push	{r4, lr}
 80093d2:	460c      	mov	r4, r1
 80093d4:	2101      	movs	r1, #1
 80093d6:	f7ff febb 	bl	8009150 <_Balloc>
 80093da:	4602      	mov	r2, r0
 80093dc:	b928      	cbnz	r0, 80093ea <__i2b+0x1a>
 80093de:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80093e2:	4b04      	ldr	r3, [pc, #16]	; (80093f4 <__i2b+0x24>)
 80093e4:	4804      	ldr	r0, [pc, #16]	; (80093f8 <__i2b+0x28>)
 80093e6:	f7ff fb03 	bl	80089f0 <__assert_func>
 80093ea:	2301      	movs	r3, #1
 80093ec:	6144      	str	r4, [r0, #20]
 80093ee:	6103      	str	r3, [r0, #16]
 80093f0:	bd10      	pop	{r4, pc}
 80093f2:	bf00      	nop
 80093f4:	0800af79 	.word	0x0800af79
 80093f8:	0800b004 	.word	0x0800b004

080093fc <__multiply>:
 80093fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009400:	4691      	mov	r9, r2
 8009402:	690a      	ldr	r2, [r1, #16]
 8009404:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009408:	460c      	mov	r4, r1
 800940a:	429a      	cmp	r2, r3
 800940c:	bfbe      	ittt	lt
 800940e:	460b      	movlt	r3, r1
 8009410:	464c      	movlt	r4, r9
 8009412:	4699      	movlt	r9, r3
 8009414:	6927      	ldr	r7, [r4, #16]
 8009416:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800941a:	68a3      	ldr	r3, [r4, #8]
 800941c:	6861      	ldr	r1, [r4, #4]
 800941e:	eb07 060a 	add.w	r6, r7, sl
 8009422:	42b3      	cmp	r3, r6
 8009424:	b085      	sub	sp, #20
 8009426:	bfb8      	it	lt
 8009428:	3101      	addlt	r1, #1
 800942a:	f7ff fe91 	bl	8009150 <_Balloc>
 800942e:	b930      	cbnz	r0, 800943e <__multiply+0x42>
 8009430:	4602      	mov	r2, r0
 8009432:	f240 115d 	movw	r1, #349	; 0x15d
 8009436:	4b43      	ldr	r3, [pc, #268]	; (8009544 <__multiply+0x148>)
 8009438:	4843      	ldr	r0, [pc, #268]	; (8009548 <__multiply+0x14c>)
 800943a:	f7ff fad9 	bl	80089f0 <__assert_func>
 800943e:	f100 0514 	add.w	r5, r0, #20
 8009442:	462b      	mov	r3, r5
 8009444:	2200      	movs	r2, #0
 8009446:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800944a:	4543      	cmp	r3, r8
 800944c:	d321      	bcc.n	8009492 <__multiply+0x96>
 800944e:	f104 0314 	add.w	r3, r4, #20
 8009452:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009456:	f109 0314 	add.w	r3, r9, #20
 800945a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800945e:	9202      	str	r2, [sp, #8]
 8009460:	1b3a      	subs	r2, r7, r4
 8009462:	3a15      	subs	r2, #21
 8009464:	f022 0203 	bic.w	r2, r2, #3
 8009468:	3204      	adds	r2, #4
 800946a:	f104 0115 	add.w	r1, r4, #21
 800946e:	428f      	cmp	r7, r1
 8009470:	bf38      	it	cc
 8009472:	2204      	movcc	r2, #4
 8009474:	9201      	str	r2, [sp, #4]
 8009476:	9a02      	ldr	r2, [sp, #8]
 8009478:	9303      	str	r3, [sp, #12]
 800947a:	429a      	cmp	r2, r3
 800947c:	d80c      	bhi.n	8009498 <__multiply+0x9c>
 800947e:	2e00      	cmp	r6, #0
 8009480:	dd03      	ble.n	800948a <__multiply+0x8e>
 8009482:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009486:	2b00      	cmp	r3, #0
 8009488:	d059      	beq.n	800953e <__multiply+0x142>
 800948a:	6106      	str	r6, [r0, #16]
 800948c:	b005      	add	sp, #20
 800948e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009492:	f843 2b04 	str.w	r2, [r3], #4
 8009496:	e7d8      	b.n	800944a <__multiply+0x4e>
 8009498:	f8b3 a000 	ldrh.w	sl, [r3]
 800949c:	f1ba 0f00 	cmp.w	sl, #0
 80094a0:	d023      	beq.n	80094ea <__multiply+0xee>
 80094a2:	46a9      	mov	r9, r5
 80094a4:	f04f 0c00 	mov.w	ip, #0
 80094a8:	f104 0e14 	add.w	lr, r4, #20
 80094ac:	f85e 2b04 	ldr.w	r2, [lr], #4
 80094b0:	f8d9 1000 	ldr.w	r1, [r9]
 80094b4:	fa1f fb82 	uxth.w	fp, r2
 80094b8:	b289      	uxth	r1, r1
 80094ba:	fb0a 110b 	mla	r1, sl, fp, r1
 80094be:	4461      	add	r1, ip
 80094c0:	f8d9 c000 	ldr.w	ip, [r9]
 80094c4:	0c12      	lsrs	r2, r2, #16
 80094c6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80094ca:	fb0a c202 	mla	r2, sl, r2, ip
 80094ce:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80094d2:	b289      	uxth	r1, r1
 80094d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80094d8:	4577      	cmp	r7, lr
 80094da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80094de:	f849 1b04 	str.w	r1, [r9], #4
 80094e2:	d8e3      	bhi.n	80094ac <__multiply+0xb0>
 80094e4:	9a01      	ldr	r2, [sp, #4]
 80094e6:	f845 c002 	str.w	ip, [r5, r2]
 80094ea:	9a03      	ldr	r2, [sp, #12]
 80094ec:	3304      	adds	r3, #4
 80094ee:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80094f2:	f1b9 0f00 	cmp.w	r9, #0
 80094f6:	d020      	beq.n	800953a <__multiply+0x13e>
 80094f8:	46ae      	mov	lr, r5
 80094fa:	f04f 0a00 	mov.w	sl, #0
 80094fe:	6829      	ldr	r1, [r5, #0]
 8009500:	f104 0c14 	add.w	ip, r4, #20
 8009504:	f8bc b000 	ldrh.w	fp, [ip]
 8009508:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800950c:	b289      	uxth	r1, r1
 800950e:	fb09 220b 	mla	r2, r9, fp, r2
 8009512:	4492      	add	sl, r2
 8009514:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009518:	f84e 1b04 	str.w	r1, [lr], #4
 800951c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009520:	f8be 1000 	ldrh.w	r1, [lr]
 8009524:	0c12      	lsrs	r2, r2, #16
 8009526:	fb09 1102 	mla	r1, r9, r2, r1
 800952a:	4567      	cmp	r7, ip
 800952c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009530:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009534:	d8e6      	bhi.n	8009504 <__multiply+0x108>
 8009536:	9a01      	ldr	r2, [sp, #4]
 8009538:	50a9      	str	r1, [r5, r2]
 800953a:	3504      	adds	r5, #4
 800953c:	e79b      	b.n	8009476 <__multiply+0x7a>
 800953e:	3e01      	subs	r6, #1
 8009540:	e79d      	b.n	800947e <__multiply+0x82>
 8009542:	bf00      	nop
 8009544:	0800af79 	.word	0x0800af79
 8009548:	0800b004 	.word	0x0800b004

0800954c <__pow5mult>:
 800954c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009550:	4615      	mov	r5, r2
 8009552:	f012 0203 	ands.w	r2, r2, #3
 8009556:	4606      	mov	r6, r0
 8009558:	460f      	mov	r7, r1
 800955a:	d007      	beq.n	800956c <__pow5mult+0x20>
 800955c:	4c25      	ldr	r4, [pc, #148]	; (80095f4 <__pow5mult+0xa8>)
 800955e:	3a01      	subs	r2, #1
 8009560:	2300      	movs	r3, #0
 8009562:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009566:	f7ff fe55 	bl	8009214 <__multadd>
 800956a:	4607      	mov	r7, r0
 800956c:	10ad      	asrs	r5, r5, #2
 800956e:	d03d      	beq.n	80095ec <__pow5mult+0xa0>
 8009570:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009572:	b97c      	cbnz	r4, 8009594 <__pow5mult+0x48>
 8009574:	2010      	movs	r0, #16
 8009576:	f7ff fdd1 	bl	800911c <malloc>
 800957a:	4602      	mov	r2, r0
 800957c:	6270      	str	r0, [r6, #36]	; 0x24
 800957e:	b928      	cbnz	r0, 800958c <__pow5mult+0x40>
 8009580:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009584:	4b1c      	ldr	r3, [pc, #112]	; (80095f8 <__pow5mult+0xac>)
 8009586:	481d      	ldr	r0, [pc, #116]	; (80095fc <__pow5mult+0xb0>)
 8009588:	f7ff fa32 	bl	80089f0 <__assert_func>
 800958c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009590:	6004      	str	r4, [r0, #0]
 8009592:	60c4      	str	r4, [r0, #12]
 8009594:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009598:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800959c:	b94c      	cbnz	r4, 80095b2 <__pow5mult+0x66>
 800959e:	f240 2171 	movw	r1, #625	; 0x271
 80095a2:	4630      	mov	r0, r6
 80095a4:	f7ff ff14 	bl	80093d0 <__i2b>
 80095a8:	2300      	movs	r3, #0
 80095aa:	4604      	mov	r4, r0
 80095ac:	f8c8 0008 	str.w	r0, [r8, #8]
 80095b0:	6003      	str	r3, [r0, #0]
 80095b2:	f04f 0900 	mov.w	r9, #0
 80095b6:	07eb      	lsls	r3, r5, #31
 80095b8:	d50a      	bpl.n	80095d0 <__pow5mult+0x84>
 80095ba:	4639      	mov	r1, r7
 80095bc:	4622      	mov	r2, r4
 80095be:	4630      	mov	r0, r6
 80095c0:	f7ff ff1c 	bl	80093fc <__multiply>
 80095c4:	4680      	mov	r8, r0
 80095c6:	4639      	mov	r1, r7
 80095c8:	4630      	mov	r0, r6
 80095ca:	f7ff fe01 	bl	80091d0 <_Bfree>
 80095ce:	4647      	mov	r7, r8
 80095d0:	106d      	asrs	r5, r5, #1
 80095d2:	d00b      	beq.n	80095ec <__pow5mult+0xa0>
 80095d4:	6820      	ldr	r0, [r4, #0]
 80095d6:	b938      	cbnz	r0, 80095e8 <__pow5mult+0x9c>
 80095d8:	4622      	mov	r2, r4
 80095da:	4621      	mov	r1, r4
 80095dc:	4630      	mov	r0, r6
 80095de:	f7ff ff0d 	bl	80093fc <__multiply>
 80095e2:	6020      	str	r0, [r4, #0]
 80095e4:	f8c0 9000 	str.w	r9, [r0]
 80095e8:	4604      	mov	r4, r0
 80095ea:	e7e4      	b.n	80095b6 <__pow5mult+0x6a>
 80095ec:	4638      	mov	r0, r7
 80095ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095f2:	bf00      	nop
 80095f4:	0800b150 	.word	0x0800b150
 80095f8:	0800adc8 	.word	0x0800adc8
 80095fc:	0800b004 	.word	0x0800b004

08009600 <__lshift>:
 8009600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009604:	460c      	mov	r4, r1
 8009606:	4607      	mov	r7, r0
 8009608:	4691      	mov	r9, r2
 800960a:	6923      	ldr	r3, [r4, #16]
 800960c:	6849      	ldr	r1, [r1, #4]
 800960e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009612:	68a3      	ldr	r3, [r4, #8]
 8009614:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009618:	f108 0601 	add.w	r6, r8, #1
 800961c:	42b3      	cmp	r3, r6
 800961e:	db0b      	blt.n	8009638 <__lshift+0x38>
 8009620:	4638      	mov	r0, r7
 8009622:	f7ff fd95 	bl	8009150 <_Balloc>
 8009626:	4605      	mov	r5, r0
 8009628:	b948      	cbnz	r0, 800963e <__lshift+0x3e>
 800962a:	4602      	mov	r2, r0
 800962c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009630:	4b29      	ldr	r3, [pc, #164]	; (80096d8 <__lshift+0xd8>)
 8009632:	482a      	ldr	r0, [pc, #168]	; (80096dc <__lshift+0xdc>)
 8009634:	f7ff f9dc 	bl	80089f0 <__assert_func>
 8009638:	3101      	adds	r1, #1
 800963a:	005b      	lsls	r3, r3, #1
 800963c:	e7ee      	b.n	800961c <__lshift+0x1c>
 800963e:	2300      	movs	r3, #0
 8009640:	f100 0114 	add.w	r1, r0, #20
 8009644:	f100 0210 	add.w	r2, r0, #16
 8009648:	4618      	mov	r0, r3
 800964a:	4553      	cmp	r3, sl
 800964c:	db37      	blt.n	80096be <__lshift+0xbe>
 800964e:	6920      	ldr	r0, [r4, #16]
 8009650:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009654:	f104 0314 	add.w	r3, r4, #20
 8009658:	f019 091f 	ands.w	r9, r9, #31
 800965c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009660:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009664:	d02f      	beq.n	80096c6 <__lshift+0xc6>
 8009666:	468a      	mov	sl, r1
 8009668:	f04f 0c00 	mov.w	ip, #0
 800966c:	f1c9 0e20 	rsb	lr, r9, #32
 8009670:	681a      	ldr	r2, [r3, #0]
 8009672:	fa02 f209 	lsl.w	r2, r2, r9
 8009676:	ea42 020c 	orr.w	r2, r2, ip
 800967a:	f84a 2b04 	str.w	r2, [sl], #4
 800967e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009682:	4298      	cmp	r0, r3
 8009684:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009688:	d8f2      	bhi.n	8009670 <__lshift+0x70>
 800968a:	1b03      	subs	r3, r0, r4
 800968c:	3b15      	subs	r3, #21
 800968e:	f023 0303 	bic.w	r3, r3, #3
 8009692:	3304      	adds	r3, #4
 8009694:	f104 0215 	add.w	r2, r4, #21
 8009698:	4290      	cmp	r0, r2
 800969a:	bf38      	it	cc
 800969c:	2304      	movcc	r3, #4
 800969e:	f841 c003 	str.w	ip, [r1, r3]
 80096a2:	f1bc 0f00 	cmp.w	ip, #0
 80096a6:	d001      	beq.n	80096ac <__lshift+0xac>
 80096a8:	f108 0602 	add.w	r6, r8, #2
 80096ac:	3e01      	subs	r6, #1
 80096ae:	4638      	mov	r0, r7
 80096b0:	4621      	mov	r1, r4
 80096b2:	612e      	str	r6, [r5, #16]
 80096b4:	f7ff fd8c 	bl	80091d0 <_Bfree>
 80096b8:	4628      	mov	r0, r5
 80096ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096be:	f842 0f04 	str.w	r0, [r2, #4]!
 80096c2:	3301      	adds	r3, #1
 80096c4:	e7c1      	b.n	800964a <__lshift+0x4a>
 80096c6:	3904      	subs	r1, #4
 80096c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80096cc:	4298      	cmp	r0, r3
 80096ce:	f841 2f04 	str.w	r2, [r1, #4]!
 80096d2:	d8f9      	bhi.n	80096c8 <__lshift+0xc8>
 80096d4:	e7ea      	b.n	80096ac <__lshift+0xac>
 80096d6:	bf00      	nop
 80096d8:	0800af79 	.word	0x0800af79
 80096dc:	0800b004 	.word	0x0800b004

080096e0 <__mcmp>:
 80096e0:	4603      	mov	r3, r0
 80096e2:	690a      	ldr	r2, [r1, #16]
 80096e4:	6900      	ldr	r0, [r0, #16]
 80096e6:	b530      	push	{r4, r5, lr}
 80096e8:	1a80      	subs	r0, r0, r2
 80096ea:	d10d      	bne.n	8009708 <__mcmp+0x28>
 80096ec:	3314      	adds	r3, #20
 80096ee:	3114      	adds	r1, #20
 80096f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80096f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80096f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80096fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009700:	4295      	cmp	r5, r2
 8009702:	d002      	beq.n	800970a <__mcmp+0x2a>
 8009704:	d304      	bcc.n	8009710 <__mcmp+0x30>
 8009706:	2001      	movs	r0, #1
 8009708:	bd30      	pop	{r4, r5, pc}
 800970a:	42a3      	cmp	r3, r4
 800970c:	d3f4      	bcc.n	80096f8 <__mcmp+0x18>
 800970e:	e7fb      	b.n	8009708 <__mcmp+0x28>
 8009710:	f04f 30ff 	mov.w	r0, #4294967295
 8009714:	e7f8      	b.n	8009708 <__mcmp+0x28>
	...

08009718 <__mdiff>:
 8009718:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800971c:	460d      	mov	r5, r1
 800971e:	4607      	mov	r7, r0
 8009720:	4611      	mov	r1, r2
 8009722:	4628      	mov	r0, r5
 8009724:	4614      	mov	r4, r2
 8009726:	f7ff ffdb 	bl	80096e0 <__mcmp>
 800972a:	1e06      	subs	r6, r0, #0
 800972c:	d111      	bne.n	8009752 <__mdiff+0x3a>
 800972e:	4631      	mov	r1, r6
 8009730:	4638      	mov	r0, r7
 8009732:	f7ff fd0d 	bl	8009150 <_Balloc>
 8009736:	4602      	mov	r2, r0
 8009738:	b928      	cbnz	r0, 8009746 <__mdiff+0x2e>
 800973a:	f240 2132 	movw	r1, #562	; 0x232
 800973e:	4b3a      	ldr	r3, [pc, #232]	; (8009828 <__mdiff+0x110>)
 8009740:	483a      	ldr	r0, [pc, #232]	; (800982c <__mdiff+0x114>)
 8009742:	f7ff f955 	bl	80089f0 <__assert_func>
 8009746:	2301      	movs	r3, #1
 8009748:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800974c:	4610      	mov	r0, r2
 800974e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009752:	bfa4      	itt	ge
 8009754:	4623      	movge	r3, r4
 8009756:	462c      	movge	r4, r5
 8009758:	4638      	mov	r0, r7
 800975a:	6861      	ldr	r1, [r4, #4]
 800975c:	bfa6      	itte	ge
 800975e:	461d      	movge	r5, r3
 8009760:	2600      	movge	r6, #0
 8009762:	2601      	movlt	r6, #1
 8009764:	f7ff fcf4 	bl	8009150 <_Balloc>
 8009768:	4602      	mov	r2, r0
 800976a:	b918      	cbnz	r0, 8009774 <__mdiff+0x5c>
 800976c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009770:	4b2d      	ldr	r3, [pc, #180]	; (8009828 <__mdiff+0x110>)
 8009772:	e7e5      	b.n	8009740 <__mdiff+0x28>
 8009774:	f102 0814 	add.w	r8, r2, #20
 8009778:	46c2      	mov	sl, r8
 800977a:	f04f 0c00 	mov.w	ip, #0
 800977e:	6927      	ldr	r7, [r4, #16]
 8009780:	60c6      	str	r6, [r0, #12]
 8009782:	692e      	ldr	r6, [r5, #16]
 8009784:	f104 0014 	add.w	r0, r4, #20
 8009788:	f105 0914 	add.w	r9, r5, #20
 800978c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8009790:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009794:	3410      	adds	r4, #16
 8009796:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800979a:	f859 3b04 	ldr.w	r3, [r9], #4
 800979e:	fa1f f18b 	uxth.w	r1, fp
 80097a2:	448c      	add	ip, r1
 80097a4:	b299      	uxth	r1, r3
 80097a6:	0c1b      	lsrs	r3, r3, #16
 80097a8:	ebac 0101 	sub.w	r1, ip, r1
 80097ac:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80097b0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80097b4:	b289      	uxth	r1, r1
 80097b6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80097ba:	454e      	cmp	r6, r9
 80097bc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80097c0:	f84a 3b04 	str.w	r3, [sl], #4
 80097c4:	d8e7      	bhi.n	8009796 <__mdiff+0x7e>
 80097c6:	1b73      	subs	r3, r6, r5
 80097c8:	3b15      	subs	r3, #21
 80097ca:	f023 0303 	bic.w	r3, r3, #3
 80097ce:	3515      	adds	r5, #21
 80097d0:	3304      	adds	r3, #4
 80097d2:	42ae      	cmp	r6, r5
 80097d4:	bf38      	it	cc
 80097d6:	2304      	movcc	r3, #4
 80097d8:	4418      	add	r0, r3
 80097da:	4443      	add	r3, r8
 80097dc:	461e      	mov	r6, r3
 80097de:	4605      	mov	r5, r0
 80097e0:	4575      	cmp	r5, lr
 80097e2:	d30e      	bcc.n	8009802 <__mdiff+0xea>
 80097e4:	f10e 0103 	add.w	r1, lr, #3
 80097e8:	1a09      	subs	r1, r1, r0
 80097ea:	f021 0103 	bic.w	r1, r1, #3
 80097ee:	3803      	subs	r0, #3
 80097f0:	4586      	cmp	lr, r0
 80097f2:	bf38      	it	cc
 80097f4:	2100      	movcc	r1, #0
 80097f6:	4419      	add	r1, r3
 80097f8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80097fc:	b18b      	cbz	r3, 8009822 <__mdiff+0x10a>
 80097fe:	6117      	str	r7, [r2, #16]
 8009800:	e7a4      	b.n	800974c <__mdiff+0x34>
 8009802:	f855 8b04 	ldr.w	r8, [r5], #4
 8009806:	fa1f f188 	uxth.w	r1, r8
 800980a:	4461      	add	r1, ip
 800980c:	140c      	asrs	r4, r1, #16
 800980e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009812:	b289      	uxth	r1, r1
 8009814:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009818:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800981c:	f846 1b04 	str.w	r1, [r6], #4
 8009820:	e7de      	b.n	80097e0 <__mdiff+0xc8>
 8009822:	3f01      	subs	r7, #1
 8009824:	e7e8      	b.n	80097f8 <__mdiff+0xe0>
 8009826:	bf00      	nop
 8009828:	0800af79 	.word	0x0800af79
 800982c:	0800b004 	.word	0x0800b004

08009830 <__ulp>:
 8009830:	4b11      	ldr	r3, [pc, #68]	; (8009878 <__ulp+0x48>)
 8009832:	400b      	ands	r3, r1
 8009834:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009838:	2b00      	cmp	r3, #0
 800983a:	dd02      	ble.n	8009842 <__ulp+0x12>
 800983c:	2000      	movs	r0, #0
 800983e:	4619      	mov	r1, r3
 8009840:	4770      	bx	lr
 8009842:	425b      	negs	r3, r3
 8009844:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009848:	f04f 0000 	mov.w	r0, #0
 800984c:	f04f 0100 	mov.w	r1, #0
 8009850:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009854:	da04      	bge.n	8009860 <__ulp+0x30>
 8009856:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800985a:	fa43 f102 	asr.w	r1, r3, r2
 800985e:	4770      	bx	lr
 8009860:	f1a2 0314 	sub.w	r3, r2, #20
 8009864:	2b1e      	cmp	r3, #30
 8009866:	bfd6      	itet	le
 8009868:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800986c:	2301      	movgt	r3, #1
 800986e:	fa22 f303 	lsrle.w	r3, r2, r3
 8009872:	4618      	mov	r0, r3
 8009874:	4770      	bx	lr
 8009876:	bf00      	nop
 8009878:	7ff00000 	.word	0x7ff00000

0800987c <__b2d>:
 800987c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009880:	6907      	ldr	r7, [r0, #16]
 8009882:	f100 0914 	add.w	r9, r0, #20
 8009886:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800988a:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800988e:	f1a7 0804 	sub.w	r8, r7, #4
 8009892:	4630      	mov	r0, r6
 8009894:	f7ff fd4e 	bl	8009334 <__hi0bits>
 8009898:	f1c0 0320 	rsb	r3, r0, #32
 800989c:	280a      	cmp	r0, #10
 800989e:	600b      	str	r3, [r1, #0]
 80098a0:	491f      	ldr	r1, [pc, #124]	; (8009920 <__b2d+0xa4>)
 80098a2:	dc17      	bgt.n	80098d4 <__b2d+0x58>
 80098a4:	45c1      	cmp	r9, r8
 80098a6:	bf28      	it	cs
 80098a8:	2200      	movcs	r2, #0
 80098aa:	f1c0 0c0b 	rsb	ip, r0, #11
 80098ae:	fa26 f30c 	lsr.w	r3, r6, ip
 80098b2:	bf38      	it	cc
 80098b4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80098b8:	ea43 0501 	orr.w	r5, r3, r1
 80098bc:	f100 0315 	add.w	r3, r0, #21
 80098c0:	fa06 f303 	lsl.w	r3, r6, r3
 80098c4:	fa22 f20c 	lsr.w	r2, r2, ip
 80098c8:	ea43 0402 	orr.w	r4, r3, r2
 80098cc:	4620      	mov	r0, r4
 80098ce:	4629      	mov	r1, r5
 80098d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098d4:	45c1      	cmp	r9, r8
 80098d6:	bf2e      	itee	cs
 80098d8:	2200      	movcs	r2, #0
 80098da:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80098de:	f1a7 0808 	subcc.w	r8, r7, #8
 80098e2:	f1b0 030b 	subs.w	r3, r0, #11
 80098e6:	d016      	beq.n	8009916 <__b2d+0x9a>
 80098e8:	f1c3 0720 	rsb	r7, r3, #32
 80098ec:	fa22 f107 	lsr.w	r1, r2, r7
 80098f0:	45c8      	cmp	r8, r9
 80098f2:	fa06 f603 	lsl.w	r6, r6, r3
 80098f6:	ea46 0601 	orr.w	r6, r6, r1
 80098fa:	bf94      	ite	ls
 80098fc:	2100      	movls	r1, #0
 80098fe:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8009902:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8009906:	fa02 f003 	lsl.w	r0, r2, r3
 800990a:	40f9      	lsrs	r1, r7
 800990c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009910:	ea40 0401 	orr.w	r4, r0, r1
 8009914:	e7da      	b.n	80098cc <__b2d+0x50>
 8009916:	4614      	mov	r4, r2
 8009918:	ea46 0501 	orr.w	r5, r6, r1
 800991c:	e7d6      	b.n	80098cc <__b2d+0x50>
 800991e:	bf00      	nop
 8009920:	3ff00000 	.word	0x3ff00000

08009924 <__d2b>:
 8009924:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009928:	2101      	movs	r1, #1
 800992a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800992e:	4690      	mov	r8, r2
 8009930:	461d      	mov	r5, r3
 8009932:	f7ff fc0d 	bl	8009150 <_Balloc>
 8009936:	4604      	mov	r4, r0
 8009938:	b930      	cbnz	r0, 8009948 <__d2b+0x24>
 800993a:	4602      	mov	r2, r0
 800993c:	f240 310a 	movw	r1, #778	; 0x30a
 8009940:	4b24      	ldr	r3, [pc, #144]	; (80099d4 <__d2b+0xb0>)
 8009942:	4825      	ldr	r0, [pc, #148]	; (80099d8 <__d2b+0xb4>)
 8009944:	f7ff f854 	bl	80089f0 <__assert_func>
 8009948:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800994c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009950:	bb2d      	cbnz	r5, 800999e <__d2b+0x7a>
 8009952:	9301      	str	r3, [sp, #4]
 8009954:	f1b8 0300 	subs.w	r3, r8, #0
 8009958:	d026      	beq.n	80099a8 <__d2b+0x84>
 800995a:	4668      	mov	r0, sp
 800995c:	9300      	str	r3, [sp, #0]
 800995e:	f7ff fd09 	bl	8009374 <__lo0bits>
 8009962:	9900      	ldr	r1, [sp, #0]
 8009964:	b1f0      	cbz	r0, 80099a4 <__d2b+0x80>
 8009966:	9a01      	ldr	r2, [sp, #4]
 8009968:	f1c0 0320 	rsb	r3, r0, #32
 800996c:	fa02 f303 	lsl.w	r3, r2, r3
 8009970:	430b      	orrs	r3, r1
 8009972:	40c2      	lsrs	r2, r0
 8009974:	6163      	str	r3, [r4, #20]
 8009976:	9201      	str	r2, [sp, #4]
 8009978:	9b01      	ldr	r3, [sp, #4]
 800997a:	2b00      	cmp	r3, #0
 800997c:	bf14      	ite	ne
 800997e:	2102      	movne	r1, #2
 8009980:	2101      	moveq	r1, #1
 8009982:	61a3      	str	r3, [r4, #24]
 8009984:	6121      	str	r1, [r4, #16]
 8009986:	b1c5      	cbz	r5, 80099ba <__d2b+0x96>
 8009988:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800998c:	4405      	add	r5, r0
 800998e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009992:	603d      	str	r5, [r7, #0]
 8009994:	6030      	str	r0, [r6, #0]
 8009996:	4620      	mov	r0, r4
 8009998:	b002      	add	sp, #8
 800999a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800999e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80099a2:	e7d6      	b.n	8009952 <__d2b+0x2e>
 80099a4:	6161      	str	r1, [r4, #20]
 80099a6:	e7e7      	b.n	8009978 <__d2b+0x54>
 80099a8:	a801      	add	r0, sp, #4
 80099aa:	f7ff fce3 	bl	8009374 <__lo0bits>
 80099ae:	2101      	movs	r1, #1
 80099b0:	9b01      	ldr	r3, [sp, #4]
 80099b2:	6121      	str	r1, [r4, #16]
 80099b4:	6163      	str	r3, [r4, #20]
 80099b6:	3020      	adds	r0, #32
 80099b8:	e7e5      	b.n	8009986 <__d2b+0x62>
 80099ba:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80099be:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80099c2:	6038      	str	r0, [r7, #0]
 80099c4:	6918      	ldr	r0, [r3, #16]
 80099c6:	f7ff fcb5 	bl	8009334 <__hi0bits>
 80099ca:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80099ce:	6031      	str	r1, [r6, #0]
 80099d0:	e7e1      	b.n	8009996 <__d2b+0x72>
 80099d2:	bf00      	nop
 80099d4:	0800af79 	.word	0x0800af79
 80099d8:	0800b004 	.word	0x0800b004

080099dc <__ratio>:
 80099dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099e0:	4688      	mov	r8, r1
 80099e2:	4669      	mov	r1, sp
 80099e4:	4681      	mov	r9, r0
 80099e6:	f7ff ff49 	bl	800987c <__b2d>
 80099ea:	460f      	mov	r7, r1
 80099ec:	4604      	mov	r4, r0
 80099ee:	460d      	mov	r5, r1
 80099f0:	4640      	mov	r0, r8
 80099f2:	a901      	add	r1, sp, #4
 80099f4:	f7ff ff42 	bl	800987c <__b2d>
 80099f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80099fc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009a00:	468b      	mov	fp, r1
 8009a02:	eba3 0c02 	sub.w	ip, r3, r2
 8009a06:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009a0a:	1a9b      	subs	r3, r3, r2
 8009a0c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	bfd5      	itete	le
 8009a14:	460a      	movle	r2, r1
 8009a16:	462a      	movgt	r2, r5
 8009a18:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009a1c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009a20:	bfd8      	it	le
 8009a22:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009a26:	465b      	mov	r3, fp
 8009a28:	4602      	mov	r2, r0
 8009a2a:	4639      	mov	r1, r7
 8009a2c:	4620      	mov	r0, r4
 8009a2e:	f7f6 feed 	bl	800080c <__aeabi_ddiv>
 8009a32:	b003      	add	sp, #12
 8009a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009a38 <__copybits>:
 8009a38:	3901      	subs	r1, #1
 8009a3a:	b570      	push	{r4, r5, r6, lr}
 8009a3c:	1149      	asrs	r1, r1, #5
 8009a3e:	6914      	ldr	r4, [r2, #16]
 8009a40:	3101      	adds	r1, #1
 8009a42:	f102 0314 	add.w	r3, r2, #20
 8009a46:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009a4a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009a4e:	1f05      	subs	r5, r0, #4
 8009a50:	42a3      	cmp	r3, r4
 8009a52:	d30c      	bcc.n	8009a6e <__copybits+0x36>
 8009a54:	1aa3      	subs	r3, r4, r2
 8009a56:	3b11      	subs	r3, #17
 8009a58:	f023 0303 	bic.w	r3, r3, #3
 8009a5c:	3211      	adds	r2, #17
 8009a5e:	42a2      	cmp	r2, r4
 8009a60:	bf88      	it	hi
 8009a62:	2300      	movhi	r3, #0
 8009a64:	4418      	add	r0, r3
 8009a66:	2300      	movs	r3, #0
 8009a68:	4288      	cmp	r0, r1
 8009a6a:	d305      	bcc.n	8009a78 <__copybits+0x40>
 8009a6c:	bd70      	pop	{r4, r5, r6, pc}
 8009a6e:	f853 6b04 	ldr.w	r6, [r3], #4
 8009a72:	f845 6f04 	str.w	r6, [r5, #4]!
 8009a76:	e7eb      	b.n	8009a50 <__copybits+0x18>
 8009a78:	f840 3b04 	str.w	r3, [r0], #4
 8009a7c:	e7f4      	b.n	8009a68 <__copybits+0x30>

08009a7e <__any_on>:
 8009a7e:	f100 0214 	add.w	r2, r0, #20
 8009a82:	6900      	ldr	r0, [r0, #16]
 8009a84:	114b      	asrs	r3, r1, #5
 8009a86:	4298      	cmp	r0, r3
 8009a88:	b510      	push	{r4, lr}
 8009a8a:	db11      	blt.n	8009ab0 <__any_on+0x32>
 8009a8c:	dd0a      	ble.n	8009aa4 <__any_on+0x26>
 8009a8e:	f011 011f 	ands.w	r1, r1, #31
 8009a92:	d007      	beq.n	8009aa4 <__any_on+0x26>
 8009a94:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009a98:	fa24 f001 	lsr.w	r0, r4, r1
 8009a9c:	fa00 f101 	lsl.w	r1, r0, r1
 8009aa0:	428c      	cmp	r4, r1
 8009aa2:	d10b      	bne.n	8009abc <__any_on+0x3e>
 8009aa4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009aa8:	4293      	cmp	r3, r2
 8009aaa:	d803      	bhi.n	8009ab4 <__any_on+0x36>
 8009aac:	2000      	movs	r0, #0
 8009aae:	bd10      	pop	{r4, pc}
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	e7f7      	b.n	8009aa4 <__any_on+0x26>
 8009ab4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009ab8:	2900      	cmp	r1, #0
 8009aba:	d0f5      	beq.n	8009aa8 <__any_on+0x2a>
 8009abc:	2001      	movs	r0, #1
 8009abe:	e7f6      	b.n	8009aae <__any_on+0x30>

08009ac0 <_calloc_r>:
 8009ac0:	b570      	push	{r4, r5, r6, lr}
 8009ac2:	fba1 5402 	umull	r5, r4, r1, r2
 8009ac6:	b934      	cbnz	r4, 8009ad6 <_calloc_r+0x16>
 8009ac8:	4629      	mov	r1, r5
 8009aca:	f000 f875 	bl	8009bb8 <_malloc_r>
 8009ace:	4606      	mov	r6, r0
 8009ad0:	b928      	cbnz	r0, 8009ade <_calloc_r+0x1e>
 8009ad2:	4630      	mov	r0, r6
 8009ad4:	bd70      	pop	{r4, r5, r6, pc}
 8009ad6:	220c      	movs	r2, #12
 8009ad8:	2600      	movs	r6, #0
 8009ada:	6002      	str	r2, [r0, #0]
 8009adc:	e7f9      	b.n	8009ad2 <_calloc_r+0x12>
 8009ade:	462a      	mov	r2, r5
 8009ae0:	4621      	mov	r1, r4
 8009ae2:	f7fe f813 	bl	8007b0c <memset>
 8009ae6:	e7f4      	b.n	8009ad2 <_calloc_r+0x12>

08009ae8 <_free_r>:
 8009ae8:	b538      	push	{r3, r4, r5, lr}
 8009aea:	4605      	mov	r5, r0
 8009aec:	2900      	cmp	r1, #0
 8009aee:	d040      	beq.n	8009b72 <_free_r+0x8a>
 8009af0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009af4:	1f0c      	subs	r4, r1, #4
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	bfb8      	it	lt
 8009afa:	18e4      	addlt	r4, r4, r3
 8009afc:	f000 feec 	bl	800a8d8 <__malloc_lock>
 8009b00:	4a1c      	ldr	r2, [pc, #112]	; (8009b74 <_free_r+0x8c>)
 8009b02:	6813      	ldr	r3, [r2, #0]
 8009b04:	b933      	cbnz	r3, 8009b14 <_free_r+0x2c>
 8009b06:	6063      	str	r3, [r4, #4]
 8009b08:	6014      	str	r4, [r2, #0]
 8009b0a:	4628      	mov	r0, r5
 8009b0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b10:	f000 bee8 	b.w	800a8e4 <__malloc_unlock>
 8009b14:	42a3      	cmp	r3, r4
 8009b16:	d908      	bls.n	8009b2a <_free_r+0x42>
 8009b18:	6820      	ldr	r0, [r4, #0]
 8009b1a:	1821      	adds	r1, r4, r0
 8009b1c:	428b      	cmp	r3, r1
 8009b1e:	bf01      	itttt	eq
 8009b20:	6819      	ldreq	r1, [r3, #0]
 8009b22:	685b      	ldreq	r3, [r3, #4]
 8009b24:	1809      	addeq	r1, r1, r0
 8009b26:	6021      	streq	r1, [r4, #0]
 8009b28:	e7ed      	b.n	8009b06 <_free_r+0x1e>
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	685b      	ldr	r3, [r3, #4]
 8009b2e:	b10b      	cbz	r3, 8009b34 <_free_r+0x4c>
 8009b30:	42a3      	cmp	r3, r4
 8009b32:	d9fa      	bls.n	8009b2a <_free_r+0x42>
 8009b34:	6811      	ldr	r1, [r2, #0]
 8009b36:	1850      	adds	r0, r2, r1
 8009b38:	42a0      	cmp	r0, r4
 8009b3a:	d10b      	bne.n	8009b54 <_free_r+0x6c>
 8009b3c:	6820      	ldr	r0, [r4, #0]
 8009b3e:	4401      	add	r1, r0
 8009b40:	1850      	adds	r0, r2, r1
 8009b42:	4283      	cmp	r3, r0
 8009b44:	6011      	str	r1, [r2, #0]
 8009b46:	d1e0      	bne.n	8009b0a <_free_r+0x22>
 8009b48:	6818      	ldr	r0, [r3, #0]
 8009b4a:	685b      	ldr	r3, [r3, #4]
 8009b4c:	4401      	add	r1, r0
 8009b4e:	6011      	str	r1, [r2, #0]
 8009b50:	6053      	str	r3, [r2, #4]
 8009b52:	e7da      	b.n	8009b0a <_free_r+0x22>
 8009b54:	d902      	bls.n	8009b5c <_free_r+0x74>
 8009b56:	230c      	movs	r3, #12
 8009b58:	602b      	str	r3, [r5, #0]
 8009b5a:	e7d6      	b.n	8009b0a <_free_r+0x22>
 8009b5c:	6820      	ldr	r0, [r4, #0]
 8009b5e:	1821      	adds	r1, r4, r0
 8009b60:	428b      	cmp	r3, r1
 8009b62:	bf01      	itttt	eq
 8009b64:	6819      	ldreq	r1, [r3, #0]
 8009b66:	685b      	ldreq	r3, [r3, #4]
 8009b68:	1809      	addeq	r1, r1, r0
 8009b6a:	6021      	streq	r1, [r4, #0]
 8009b6c:	6063      	str	r3, [r4, #4]
 8009b6e:	6054      	str	r4, [r2, #4]
 8009b70:	e7cb      	b.n	8009b0a <_free_r+0x22>
 8009b72:	bd38      	pop	{r3, r4, r5, pc}
 8009b74:	20005e84 	.word	0x20005e84

08009b78 <sbrk_aligned>:
 8009b78:	b570      	push	{r4, r5, r6, lr}
 8009b7a:	4e0e      	ldr	r6, [pc, #56]	; (8009bb4 <sbrk_aligned+0x3c>)
 8009b7c:	460c      	mov	r4, r1
 8009b7e:	6831      	ldr	r1, [r6, #0]
 8009b80:	4605      	mov	r5, r0
 8009b82:	b911      	cbnz	r1, 8009b8a <sbrk_aligned+0x12>
 8009b84:	f000 fb80 	bl	800a288 <_sbrk_r>
 8009b88:	6030      	str	r0, [r6, #0]
 8009b8a:	4621      	mov	r1, r4
 8009b8c:	4628      	mov	r0, r5
 8009b8e:	f000 fb7b 	bl	800a288 <_sbrk_r>
 8009b92:	1c43      	adds	r3, r0, #1
 8009b94:	d00a      	beq.n	8009bac <sbrk_aligned+0x34>
 8009b96:	1cc4      	adds	r4, r0, #3
 8009b98:	f024 0403 	bic.w	r4, r4, #3
 8009b9c:	42a0      	cmp	r0, r4
 8009b9e:	d007      	beq.n	8009bb0 <sbrk_aligned+0x38>
 8009ba0:	1a21      	subs	r1, r4, r0
 8009ba2:	4628      	mov	r0, r5
 8009ba4:	f000 fb70 	bl	800a288 <_sbrk_r>
 8009ba8:	3001      	adds	r0, #1
 8009baa:	d101      	bne.n	8009bb0 <sbrk_aligned+0x38>
 8009bac:	f04f 34ff 	mov.w	r4, #4294967295
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	bd70      	pop	{r4, r5, r6, pc}
 8009bb4:	20005e88 	.word	0x20005e88

08009bb8 <_malloc_r>:
 8009bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bbc:	1ccd      	adds	r5, r1, #3
 8009bbe:	f025 0503 	bic.w	r5, r5, #3
 8009bc2:	3508      	adds	r5, #8
 8009bc4:	2d0c      	cmp	r5, #12
 8009bc6:	bf38      	it	cc
 8009bc8:	250c      	movcc	r5, #12
 8009bca:	2d00      	cmp	r5, #0
 8009bcc:	4607      	mov	r7, r0
 8009bce:	db01      	blt.n	8009bd4 <_malloc_r+0x1c>
 8009bd0:	42a9      	cmp	r1, r5
 8009bd2:	d905      	bls.n	8009be0 <_malloc_r+0x28>
 8009bd4:	230c      	movs	r3, #12
 8009bd6:	2600      	movs	r6, #0
 8009bd8:	603b      	str	r3, [r7, #0]
 8009bda:	4630      	mov	r0, r6
 8009bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009be0:	4e2e      	ldr	r6, [pc, #184]	; (8009c9c <_malloc_r+0xe4>)
 8009be2:	f000 fe79 	bl	800a8d8 <__malloc_lock>
 8009be6:	6833      	ldr	r3, [r6, #0]
 8009be8:	461c      	mov	r4, r3
 8009bea:	bb34      	cbnz	r4, 8009c3a <_malloc_r+0x82>
 8009bec:	4629      	mov	r1, r5
 8009bee:	4638      	mov	r0, r7
 8009bf0:	f7ff ffc2 	bl	8009b78 <sbrk_aligned>
 8009bf4:	1c43      	adds	r3, r0, #1
 8009bf6:	4604      	mov	r4, r0
 8009bf8:	d14d      	bne.n	8009c96 <_malloc_r+0xde>
 8009bfa:	6834      	ldr	r4, [r6, #0]
 8009bfc:	4626      	mov	r6, r4
 8009bfe:	2e00      	cmp	r6, #0
 8009c00:	d140      	bne.n	8009c84 <_malloc_r+0xcc>
 8009c02:	6823      	ldr	r3, [r4, #0]
 8009c04:	4631      	mov	r1, r6
 8009c06:	4638      	mov	r0, r7
 8009c08:	eb04 0803 	add.w	r8, r4, r3
 8009c0c:	f000 fb3c 	bl	800a288 <_sbrk_r>
 8009c10:	4580      	cmp	r8, r0
 8009c12:	d13a      	bne.n	8009c8a <_malloc_r+0xd2>
 8009c14:	6821      	ldr	r1, [r4, #0]
 8009c16:	3503      	adds	r5, #3
 8009c18:	1a6d      	subs	r5, r5, r1
 8009c1a:	f025 0503 	bic.w	r5, r5, #3
 8009c1e:	3508      	adds	r5, #8
 8009c20:	2d0c      	cmp	r5, #12
 8009c22:	bf38      	it	cc
 8009c24:	250c      	movcc	r5, #12
 8009c26:	4638      	mov	r0, r7
 8009c28:	4629      	mov	r1, r5
 8009c2a:	f7ff ffa5 	bl	8009b78 <sbrk_aligned>
 8009c2e:	3001      	adds	r0, #1
 8009c30:	d02b      	beq.n	8009c8a <_malloc_r+0xd2>
 8009c32:	6823      	ldr	r3, [r4, #0]
 8009c34:	442b      	add	r3, r5
 8009c36:	6023      	str	r3, [r4, #0]
 8009c38:	e00e      	b.n	8009c58 <_malloc_r+0xa0>
 8009c3a:	6822      	ldr	r2, [r4, #0]
 8009c3c:	1b52      	subs	r2, r2, r5
 8009c3e:	d41e      	bmi.n	8009c7e <_malloc_r+0xc6>
 8009c40:	2a0b      	cmp	r2, #11
 8009c42:	d916      	bls.n	8009c72 <_malloc_r+0xba>
 8009c44:	1961      	adds	r1, r4, r5
 8009c46:	42a3      	cmp	r3, r4
 8009c48:	6025      	str	r5, [r4, #0]
 8009c4a:	bf18      	it	ne
 8009c4c:	6059      	strne	r1, [r3, #4]
 8009c4e:	6863      	ldr	r3, [r4, #4]
 8009c50:	bf08      	it	eq
 8009c52:	6031      	streq	r1, [r6, #0]
 8009c54:	5162      	str	r2, [r4, r5]
 8009c56:	604b      	str	r3, [r1, #4]
 8009c58:	4638      	mov	r0, r7
 8009c5a:	f104 060b 	add.w	r6, r4, #11
 8009c5e:	f000 fe41 	bl	800a8e4 <__malloc_unlock>
 8009c62:	f026 0607 	bic.w	r6, r6, #7
 8009c66:	1d23      	adds	r3, r4, #4
 8009c68:	1af2      	subs	r2, r6, r3
 8009c6a:	d0b6      	beq.n	8009bda <_malloc_r+0x22>
 8009c6c:	1b9b      	subs	r3, r3, r6
 8009c6e:	50a3      	str	r3, [r4, r2]
 8009c70:	e7b3      	b.n	8009bda <_malloc_r+0x22>
 8009c72:	6862      	ldr	r2, [r4, #4]
 8009c74:	42a3      	cmp	r3, r4
 8009c76:	bf0c      	ite	eq
 8009c78:	6032      	streq	r2, [r6, #0]
 8009c7a:	605a      	strne	r2, [r3, #4]
 8009c7c:	e7ec      	b.n	8009c58 <_malloc_r+0xa0>
 8009c7e:	4623      	mov	r3, r4
 8009c80:	6864      	ldr	r4, [r4, #4]
 8009c82:	e7b2      	b.n	8009bea <_malloc_r+0x32>
 8009c84:	4634      	mov	r4, r6
 8009c86:	6876      	ldr	r6, [r6, #4]
 8009c88:	e7b9      	b.n	8009bfe <_malloc_r+0x46>
 8009c8a:	230c      	movs	r3, #12
 8009c8c:	4638      	mov	r0, r7
 8009c8e:	603b      	str	r3, [r7, #0]
 8009c90:	f000 fe28 	bl	800a8e4 <__malloc_unlock>
 8009c94:	e7a1      	b.n	8009bda <_malloc_r+0x22>
 8009c96:	6025      	str	r5, [r4, #0]
 8009c98:	e7de      	b.n	8009c58 <_malloc_r+0xa0>
 8009c9a:	bf00      	nop
 8009c9c:	20005e84 	.word	0x20005e84

08009ca0 <__sfputc_r>:
 8009ca0:	6893      	ldr	r3, [r2, #8]
 8009ca2:	b410      	push	{r4}
 8009ca4:	3b01      	subs	r3, #1
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	6093      	str	r3, [r2, #8]
 8009caa:	da07      	bge.n	8009cbc <__sfputc_r+0x1c>
 8009cac:	6994      	ldr	r4, [r2, #24]
 8009cae:	42a3      	cmp	r3, r4
 8009cb0:	db01      	blt.n	8009cb6 <__sfputc_r+0x16>
 8009cb2:	290a      	cmp	r1, #10
 8009cb4:	d102      	bne.n	8009cbc <__sfputc_r+0x1c>
 8009cb6:	bc10      	pop	{r4}
 8009cb8:	f000 bb0e 	b.w	800a2d8 <__swbuf_r>
 8009cbc:	6813      	ldr	r3, [r2, #0]
 8009cbe:	1c58      	adds	r0, r3, #1
 8009cc0:	6010      	str	r0, [r2, #0]
 8009cc2:	7019      	strb	r1, [r3, #0]
 8009cc4:	4608      	mov	r0, r1
 8009cc6:	bc10      	pop	{r4}
 8009cc8:	4770      	bx	lr

08009cca <__sfputs_r>:
 8009cca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ccc:	4606      	mov	r6, r0
 8009cce:	460f      	mov	r7, r1
 8009cd0:	4614      	mov	r4, r2
 8009cd2:	18d5      	adds	r5, r2, r3
 8009cd4:	42ac      	cmp	r4, r5
 8009cd6:	d101      	bne.n	8009cdc <__sfputs_r+0x12>
 8009cd8:	2000      	movs	r0, #0
 8009cda:	e007      	b.n	8009cec <__sfputs_r+0x22>
 8009cdc:	463a      	mov	r2, r7
 8009cde:	4630      	mov	r0, r6
 8009ce0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ce4:	f7ff ffdc 	bl	8009ca0 <__sfputc_r>
 8009ce8:	1c43      	adds	r3, r0, #1
 8009cea:	d1f3      	bne.n	8009cd4 <__sfputs_r+0xa>
 8009cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009cf0 <_vfiprintf_r>:
 8009cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf4:	460d      	mov	r5, r1
 8009cf6:	4614      	mov	r4, r2
 8009cf8:	4698      	mov	r8, r3
 8009cfa:	4606      	mov	r6, r0
 8009cfc:	b09d      	sub	sp, #116	; 0x74
 8009cfe:	b118      	cbz	r0, 8009d08 <_vfiprintf_r+0x18>
 8009d00:	6983      	ldr	r3, [r0, #24]
 8009d02:	b90b      	cbnz	r3, 8009d08 <_vfiprintf_r+0x18>
 8009d04:	f000 fcd4 	bl	800a6b0 <__sinit>
 8009d08:	4b89      	ldr	r3, [pc, #548]	; (8009f30 <_vfiprintf_r+0x240>)
 8009d0a:	429d      	cmp	r5, r3
 8009d0c:	d11b      	bne.n	8009d46 <_vfiprintf_r+0x56>
 8009d0e:	6875      	ldr	r5, [r6, #4]
 8009d10:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d12:	07d9      	lsls	r1, r3, #31
 8009d14:	d405      	bmi.n	8009d22 <_vfiprintf_r+0x32>
 8009d16:	89ab      	ldrh	r3, [r5, #12]
 8009d18:	059a      	lsls	r2, r3, #22
 8009d1a:	d402      	bmi.n	8009d22 <_vfiprintf_r+0x32>
 8009d1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d1e:	f000 fd65 	bl	800a7ec <__retarget_lock_acquire_recursive>
 8009d22:	89ab      	ldrh	r3, [r5, #12]
 8009d24:	071b      	lsls	r3, r3, #28
 8009d26:	d501      	bpl.n	8009d2c <_vfiprintf_r+0x3c>
 8009d28:	692b      	ldr	r3, [r5, #16]
 8009d2a:	b9eb      	cbnz	r3, 8009d68 <_vfiprintf_r+0x78>
 8009d2c:	4629      	mov	r1, r5
 8009d2e:	4630      	mov	r0, r6
 8009d30:	f000 fb32 	bl	800a398 <__swsetup_r>
 8009d34:	b1c0      	cbz	r0, 8009d68 <_vfiprintf_r+0x78>
 8009d36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d38:	07dc      	lsls	r4, r3, #31
 8009d3a:	d50e      	bpl.n	8009d5a <_vfiprintf_r+0x6a>
 8009d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d40:	b01d      	add	sp, #116	; 0x74
 8009d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d46:	4b7b      	ldr	r3, [pc, #492]	; (8009f34 <_vfiprintf_r+0x244>)
 8009d48:	429d      	cmp	r5, r3
 8009d4a:	d101      	bne.n	8009d50 <_vfiprintf_r+0x60>
 8009d4c:	68b5      	ldr	r5, [r6, #8]
 8009d4e:	e7df      	b.n	8009d10 <_vfiprintf_r+0x20>
 8009d50:	4b79      	ldr	r3, [pc, #484]	; (8009f38 <_vfiprintf_r+0x248>)
 8009d52:	429d      	cmp	r5, r3
 8009d54:	bf08      	it	eq
 8009d56:	68f5      	ldreq	r5, [r6, #12]
 8009d58:	e7da      	b.n	8009d10 <_vfiprintf_r+0x20>
 8009d5a:	89ab      	ldrh	r3, [r5, #12]
 8009d5c:	0598      	lsls	r0, r3, #22
 8009d5e:	d4ed      	bmi.n	8009d3c <_vfiprintf_r+0x4c>
 8009d60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d62:	f000 fd44 	bl	800a7ee <__retarget_lock_release_recursive>
 8009d66:	e7e9      	b.n	8009d3c <_vfiprintf_r+0x4c>
 8009d68:	2300      	movs	r3, #0
 8009d6a:	9309      	str	r3, [sp, #36]	; 0x24
 8009d6c:	2320      	movs	r3, #32
 8009d6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d72:	2330      	movs	r3, #48	; 0x30
 8009d74:	f04f 0901 	mov.w	r9, #1
 8009d78:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d7c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009f3c <_vfiprintf_r+0x24c>
 8009d80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d84:	4623      	mov	r3, r4
 8009d86:	469a      	mov	sl, r3
 8009d88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d8c:	b10a      	cbz	r2, 8009d92 <_vfiprintf_r+0xa2>
 8009d8e:	2a25      	cmp	r2, #37	; 0x25
 8009d90:	d1f9      	bne.n	8009d86 <_vfiprintf_r+0x96>
 8009d92:	ebba 0b04 	subs.w	fp, sl, r4
 8009d96:	d00b      	beq.n	8009db0 <_vfiprintf_r+0xc0>
 8009d98:	465b      	mov	r3, fp
 8009d9a:	4622      	mov	r2, r4
 8009d9c:	4629      	mov	r1, r5
 8009d9e:	4630      	mov	r0, r6
 8009da0:	f7ff ff93 	bl	8009cca <__sfputs_r>
 8009da4:	3001      	adds	r0, #1
 8009da6:	f000 80aa 	beq.w	8009efe <_vfiprintf_r+0x20e>
 8009daa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009dac:	445a      	add	r2, fp
 8009dae:	9209      	str	r2, [sp, #36]	; 0x24
 8009db0:	f89a 3000 	ldrb.w	r3, [sl]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	f000 80a2 	beq.w	8009efe <_vfiprintf_r+0x20e>
 8009dba:	2300      	movs	r3, #0
 8009dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8009dc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009dc4:	f10a 0a01 	add.w	sl, sl, #1
 8009dc8:	9304      	str	r3, [sp, #16]
 8009dca:	9307      	str	r3, [sp, #28]
 8009dcc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009dd0:	931a      	str	r3, [sp, #104]	; 0x68
 8009dd2:	4654      	mov	r4, sl
 8009dd4:	2205      	movs	r2, #5
 8009dd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dda:	4858      	ldr	r0, [pc, #352]	; (8009f3c <_vfiprintf_r+0x24c>)
 8009ddc:	f000 fd6e 	bl	800a8bc <memchr>
 8009de0:	9a04      	ldr	r2, [sp, #16]
 8009de2:	b9d8      	cbnz	r0, 8009e1c <_vfiprintf_r+0x12c>
 8009de4:	06d1      	lsls	r1, r2, #27
 8009de6:	bf44      	itt	mi
 8009de8:	2320      	movmi	r3, #32
 8009dea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009dee:	0713      	lsls	r3, r2, #28
 8009df0:	bf44      	itt	mi
 8009df2:	232b      	movmi	r3, #43	; 0x2b
 8009df4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009df8:	f89a 3000 	ldrb.w	r3, [sl]
 8009dfc:	2b2a      	cmp	r3, #42	; 0x2a
 8009dfe:	d015      	beq.n	8009e2c <_vfiprintf_r+0x13c>
 8009e00:	4654      	mov	r4, sl
 8009e02:	2000      	movs	r0, #0
 8009e04:	f04f 0c0a 	mov.w	ip, #10
 8009e08:	9a07      	ldr	r2, [sp, #28]
 8009e0a:	4621      	mov	r1, r4
 8009e0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e10:	3b30      	subs	r3, #48	; 0x30
 8009e12:	2b09      	cmp	r3, #9
 8009e14:	d94e      	bls.n	8009eb4 <_vfiprintf_r+0x1c4>
 8009e16:	b1b0      	cbz	r0, 8009e46 <_vfiprintf_r+0x156>
 8009e18:	9207      	str	r2, [sp, #28]
 8009e1a:	e014      	b.n	8009e46 <_vfiprintf_r+0x156>
 8009e1c:	eba0 0308 	sub.w	r3, r0, r8
 8009e20:	fa09 f303 	lsl.w	r3, r9, r3
 8009e24:	4313      	orrs	r3, r2
 8009e26:	46a2      	mov	sl, r4
 8009e28:	9304      	str	r3, [sp, #16]
 8009e2a:	e7d2      	b.n	8009dd2 <_vfiprintf_r+0xe2>
 8009e2c:	9b03      	ldr	r3, [sp, #12]
 8009e2e:	1d19      	adds	r1, r3, #4
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	9103      	str	r1, [sp, #12]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	bfbb      	ittet	lt
 8009e38:	425b      	neglt	r3, r3
 8009e3a:	f042 0202 	orrlt.w	r2, r2, #2
 8009e3e:	9307      	strge	r3, [sp, #28]
 8009e40:	9307      	strlt	r3, [sp, #28]
 8009e42:	bfb8      	it	lt
 8009e44:	9204      	strlt	r2, [sp, #16]
 8009e46:	7823      	ldrb	r3, [r4, #0]
 8009e48:	2b2e      	cmp	r3, #46	; 0x2e
 8009e4a:	d10c      	bne.n	8009e66 <_vfiprintf_r+0x176>
 8009e4c:	7863      	ldrb	r3, [r4, #1]
 8009e4e:	2b2a      	cmp	r3, #42	; 0x2a
 8009e50:	d135      	bne.n	8009ebe <_vfiprintf_r+0x1ce>
 8009e52:	9b03      	ldr	r3, [sp, #12]
 8009e54:	3402      	adds	r4, #2
 8009e56:	1d1a      	adds	r2, r3, #4
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	9203      	str	r2, [sp, #12]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	bfb8      	it	lt
 8009e60:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e64:	9305      	str	r3, [sp, #20]
 8009e66:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8009f40 <_vfiprintf_r+0x250>
 8009e6a:	2203      	movs	r2, #3
 8009e6c:	4650      	mov	r0, sl
 8009e6e:	7821      	ldrb	r1, [r4, #0]
 8009e70:	f000 fd24 	bl	800a8bc <memchr>
 8009e74:	b140      	cbz	r0, 8009e88 <_vfiprintf_r+0x198>
 8009e76:	2340      	movs	r3, #64	; 0x40
 8009e78:	eba0 000a 	sub.w	r0, r0, sl
 8009e7c:	fa03 f000 	lsl.w	r0, r3, r0
 8009e80:	9b04      	ldr	r3, [sp, #16]
 8009e82:	3401      	adds	r4, #1
 8009e84:	4303      	orrs	r3, r0
 8009e86:	9304      	str	r3, [sp, #16]
 8009e88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e8c:	2206      	movs	r2, #6
 8009e8e:	482d      	ldr	r0, [pc, #180]	; (8009f44 <_vfiprintf_r+0x254>)
 8009e90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e94:	f000 fd12 	bl	800a8bc <memchr>
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	d03f      	beq.n	8009f1c <_vfiprintf_r+0x22c>
 8009e9c:	4b2a      	ldr	r3, [pc, #168]	; (8009f48 <_vfiprintf_r+0x258>)
 8009e9e:	bb1b      	cbnz	r3, 8009ee8 <_vfiprintf_r+0x1f8>
 8009ea0:	9b03      	ldr	r3, [sp, #12]
 8009ea2:	3307      	adds	r3, #7
 8009ea4:	f023 0307 	bic.w	r3, r3, #7
 8009ea8:	3308      	adds	r3, #8
 8009eaa:	9303      	str	r3, [sp, #12]
 8009eac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009eae:	443b      	add	r3, r7
 8009eb0:	9309      	str	r3, [sp, #36]	; 0x24
 8009eb2:	e767      	b.n	8009d84 <_vfiprintf_r+0x94>
 8009eb4:	460c      	mov	r4, r1
 8009eb6:	2001      	movs	r0, #1
 8009eb8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ebc:	e7a5      	b.n	8009e0a <_vfiprintf_r+0x11a>
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	f04f 0c0a 	mov.w	ip, #10
 8009ec4:	4619      	mov	r1, r3
 8009ec6:	3401      	adds	r4, #1
 8009ec8:	9305      	str	r3, [sp, #20]
 8009eca:	4620      	mov	r0, r4
 8009ecc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ed0:	3a30      	subs	r2, #48	; 0x30
 8009ed2:	2a09      	cmp	r2, #9
 8009ed4:	d903      	bls.n	8009ede <_vfiprintf_r+0x1ee>
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d0c5      	beq.n	8009e66 <_vfiprintf_r+0x176>
 8009eda:	9105      	str	r1, [sp, #20]
 8009edc:	e7c3      	b.n	8009e66 <_vfiprintf_r+0x176>
 8009ede:	4604      	mov	r4, r0
 8009ee0:	2301      	movs	r3, #1
 8009ee2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ee6:	e7f0      	b.n	8009eca <_vfiprintf_r+0x1da>
 8009ee8:	ab03      	add	r3, sp, #12
 8009eea:	9300      	str	r3, [sp, #0]
 8009eec:	462a      	mov	r2, r5
 8009eee:	4630      	mov	r0, r6
 8009ef0:	4b16      	ldr	r3, [pc, #88]	; (8009f4c <_vfiprintf_r+0x25c>)
 8009ef2:	a904      	add	r1, sp, #16
 8009ef4:	f3af 8000 	nop.w
 8009ef8:	4607      	mov	r7, r0
 8009efa:	1c78      	adds	r0, r7, #1
 8009efc:	d1d6      	bne.n	8009eac <_vfiprintf_r+0x1bc>
 8009efe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f00:	07d9      	lsls	r1, r3, #31
 8009f02:	d405      	bmi.n	8009f10 <_vfiprintf_r+0x220>
 8009f04:	89ab      	ldrh	r3, [r5, #12]
 8009f06:	059a      	lsls	r2, r3, #22
 8009f08:	d402      	bmi.n	8009f10 <_vfiprintf_r+0x220>
 8009f0a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f0c:	f000 fc6f 	bl	800a7ee <__retarget_lock_release_recursive>
 8009f10:	89ab      	ldrh	r3, [r5, #12]
 8009f12:	065b      	lsls	r3, r3, #25
 8009f14:	f53f af12 	bmi.w	8009d3c <_vfiprintf_r+0x4c>
 8009f18:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f1a:	e711      	b.n	8009d40 <_vfiprintf_r+0x50>
 8009f1c:	ab03      	add	r3, sp, #12
 8009f1e:	9300      	str	r3, [sp, #0]
 8009f20:	462a      	mov	r2, r5
 8009f22:	4630      	mov	r0, r6
 8009f24:	4b09      	ldr	r3, [pc, #36]	; (8009f4c <_vfiprintf_r+0x25c>)
 8009f26:	a904      	add	r1, sp, #16
 8009f28:	f000 f882 	bl	800a030 <_printf_i>
 8009f2c:	e7e4      	b.n	8009ef8 <_vfiprintf_r+0x208>
 8009f2e:	bf00      	nop
 8009f30:	0800b1b0 	.word	0x0800b1b0
 8009f34:	0800b1d0 	.word	0x0800b1d0
 8009f38:	0800b190 	.word	0x0800b190
 8009f3c:	0800b15c 	.word	0x0800b15c
 8009f40:	0800b162 	.word	0x0800b162
 8009f44:	0800b166 	.word	0x0800b166
 8009f48:	00000000 	.word	0x00000000
 8009f4c:	08009ccb 	.word	0x08009ccb

08009f50 <_printf_common>:
 8009f50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f54:	4616      	mov	r6, r2
 8009f56:	4699      	mov	r9, r3
 8009f58:	688a      	ldr	r2, [r1, #8]
 8009f5a:	690b      	ldr	r3, [r1, #16]
 8009f5c:	4607      	mov	r7, r0
 8009f5e:	4293      	cmp	r3, r2
 8009f60:	bfb8      	it	lt
 8009f62:	4613      	movlt	r3, r2
 8009f64:	6033      	str	r3, [r6, #0]
 8009f66:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009f6a:	460c      	mov	r4, r1
 8009f6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009f70:	b10a      	cbz	r2, 8009f76 <_printf_common+0x26>
 8009f72:	3301      	adds	r3, #1
 8009f74:	6033      	str	r3, [r6, #0]
 8009f76:	6823      	ldr	r3, [r4, #0]
 8009f78:	0699      	lsls	r1, r3, #26
 8009f7a:	bf42      	ittt	mi
 8009f7c:	6833      	ldrmi	r3, [r6, #0]
 8009f7e:	3302      	addmi	r3, #2
 8009f80:	6033      	strmi	r3, [r6, #0]
 8009f82:	6825      	ldr	r5, [r4, #0]
 8009f84:	f015 0506 	ands.w	r5, r5, #6
 8009f88:	d106      	bne.n	8009f98 <_printf_common+0x48>
 8009f8a:	f104 0a19 	add.w	sl, r4, #25
 8009f8e:	68e3      	ldr	r3, [r4, #12]
 8009f90:	6832      	ldr	r2, [r6, #0]
 8009f92:	1a9b      	subs	r3, r3, r2
 8009f94:	42ab      	cmp	r3, r5
 8009f96:	dc28      	bgt.n	8009fea <_printf_common+0x9a>
 8009f98:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009f9c:	1e13      	subs	r3, r2, #0
 8009f9e:	6822      	ldr	r2, [r4, #0]
 8009fa0:	bf18      	it	ne
 8009fa2:	2301      	movne	r3, #1
 8009fa4:	0692      	lsls	r2, r2, #26
 8009fa6:	d42d      	bmi.n	800a004 <_printf_common+0xb4>
 8009fa8:	4649      	mov	r1, r9
 8009faa:	4638      	mov	r0, r7
 8009fac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009fb0:	47c0      	blx	r8
 8009fb2:	3001      	adds	r0, #1
 8009fb4:	d020      	beq.n	8009ff8 <_printf_common+0xa8>
 8009fb6:	6823      	ldr	r3, [r4, #0]
 8009fb8:	68e5      	ldr	r5, [r4, #12]
 8009fba:	f003 0306 	and.w	r3, r3, #6
 8009fbe:	2b04      	cmp	r3, #4
 8009fc0:	bf18      	it	ne
 8009fc2:	2500      	movne	r5, #0
 8009fc4:	6832      	ldr	r2, [r6, #0]
 8009fc6:	f04f 0600 	mov.w	r6, #0
 8009fca:	68a3      	ldr	r3, [r4, #8]
 8009fcc:	bf08      	it	eq
 8009fce:	1aad      	subeq	r5, r5, r2
 8009fd0:	6922      	ldr	r2, [r4, #16]
 8009fd2:	bf08      	it	eq
 8009fd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	bfc4      	itt	gt
 8009fdc:	1a9b      	subgt	r3, r3, r2
 8009fde:	18ed      	addgt	r5, r5, r3
 8009fe0:	341a      	adds	r4, #26
 8009fe2:	42b5      	cmp	r5, r6
 8009fe4:	d11a      	bne.n	800a01c <_printf_common+0xcc>
 8009fe6:	2000      	movs	r0, #0
 8009fe8:	e008      	b.n	8009ffc <_printf_common+0xac>
 8009fea:	2301      	movs	r3, #1
 8009fec:	4652      	mov	r2, sl
 8009fee:	4649      	mov	r1, r9
 8009ff0:	4638      	mov	r0, r7
 8009ff2:	47c0      	blx	r8
 8009ff4:	3001      	adds	r0, #1
 8009ff6:	d103      	bne.n	800a000 <_printf_common+0xb0>
 8009ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8009ffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a000:	3501      	adds	r5, #1
 800a002:	e7c4      	b.n	8009f8e <_printf_common+0x3e>
 800a004:	2030      	movs	r0, #48	; 0x30
 800a006:	18e1      	adds	r1, r4, r3
 800a008:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a00c:	1c5a      	adds	r2, r3, #1
 800a00e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a012:	4422      	add	r2, r4
 800a014:	3302      	adds	r3, #2
 800a016:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a01a:	e7c5      	b.n	8009fa8 <_printf_common+0x58>
 800a01c:	2301      	movs	r3, #1
 800a01e:	4622      	mov	r2, r4
 800a020:	4649      	mov	r1, r9
 800a022:	4638      	mov	r0, r7
 800a024:	47c0      	blx	r8
 800a026:	3001      	adds	r0, #1
 800a028:	d0e6      	beq.n	8009ff8 <_printf_common+0xa8>
 800a02a:	3601      	adds	r6, #1
 800a02c:	e7d9      	b.n	8009fe2 <_printf_common+0x92>
	...

0800a030 <_printf_i>:
 800a030:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a034:	7e0f      	ldrb	r7, [r1, #24]
 800a036:	4691      	mov	r9, r2
 800a038:	2f78      	cmp	r7, #120	; 0x78
 800a03a:	4680      	mov	r8, r0
 800a03c:	460c      	mov	r4, r1
 800a03e:	469a      	mov	sl, r3
 800a040:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a042:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a046:	d807      	bhi.n	800a058 <_printf_i+0x28>
 800a048:	2f62      	cmp	r7, #98	; 0x62
 800a04a:	d80a      	bhi.n	800a062 <_printf_i+0x32>
 800a04c:	2f00      	cmp	r7, #0
 800a04e:	f000 80d9 	beq.w	800a204 <_printf_i+0x1d4>
 800a052:	2f58      	cmp	r7, #88	; 0x58
 800a054:	f000 80a4 	beq.w	800a1a0 <_printf_i+0x170>
 800a058:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a05c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a060:	e03a      	b.n	800a0d8 <_printf_i+0xa8>
 800a062:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a066:	2b15      	cmp	r3, #21
 800a068:	d8f6      	bhi.n	800a058 <_printf_i+0x28>
 800a06a:	a101      	add	r1, pc, #4	; (adr r1, 800a070 <_printf_i+0x40>)
 800a06c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a070:	0800a0c9 	.word	0x0800a0c9
 800a074:	0800a0dd 	.word	0x0800a0dd
 800a078:	0800a059 	.word	0x0800a059
 800a07c:	0800a059 	.word	0x0800a059
 800a080:	0800a059 	.word	0x0800a059
 800a084:	0800a059 	.word	0x0800a059
 800a088:	0800a0dd 	.word	0x0800a0dd
 800a08c:	0800a059 	.word	0x0800a059
 800a090:	0800a059 	.word	0x0800a059
 800a094:	0800a059 	.word	0x0800a059
 800a098:	0800a059 	.word	0x0800a059
 800a09c:	0800a1eb 	.word	0x0800a1eb
 800a0a0:	0800a10d 	.word	0x0800a10d
 800a0a4:	0800a1cd 	.word	0x0800a1cd
 800a0a8:	0800a059 	.word	0x0800a059
 800a0ac:	0800a059 	.word	0x0800a059
 800a0b0:	0800a20d 	.word	0x0800a20d
 800a0b4:	0800a059 	.word	0x0800a059
 800a0b8:	0800a10d 	.word	0x0800a10d
 800a0bc:	0800a059 	.word	0x0800a059
 800a0c0:	0800a059 	.word	0x0800a059
 800a0c4:	0800a1d5 	.word	0x0800a1d5
 800a0c8:	682b      	ldr	r3, [r5, #0]
 800a0ca:	1d1a      	adds	r2, r3, #4
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	602a      	str	r2, [r5, #0]
 800a0d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a0d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a0d8:	2301      	movs	r3, #1
 800a0da:	e0a4      	b.n	800a226 <_printf_i+0x1f6>
 800a0dc:	6820      	ldr	r0, [r4, #0]
 800a0de:	6829      	ldr	r1, [r5, #0]
 800a0e0:	0606      	lsls	r6, r0, #24
 800a0e2:	f101 0304 	add.w	r3, r1, #4
 800a0e6:	d50a      	bpl.n	800a0fe <_printf_i+0xce>
 800a0e8:	680e      	ldr	r6, [r1, #0]
 800a0ea:	602b      	str	r3, [r5, #0]
 800a0ec:	2e00      	cmp	r6, #0
 800a0ee:	da03      	bge.n	800a0f8 <_printf_i+0xc8>
 800a0f0:	232d      	movs	r3, #45	; 0x2d
 800a0f2:	4276      	negs	r6, r6
 800a0f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0f8:	230a      	movs	r3, #10
 800a0fa:	485e      	ldr	r0, [pc, #376]	; (800a274 <_printf_i+0x244>)
 800a0fc:	e019      	b.n	800a132 <_printf_i+0x102>
 800a0fe:	680e      	ldr	r6, [r1, #0]
 800a100:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a104:	602b      	str	r3, [r5, #0]
 800a106:	bf18      	it	ne
 800a108:	b236      	sxthne	r6, r6
 800a10a:	e7ef      	b.n	800a0ec <_printf_i+0xbc>
 800a10c:	682b      	ldr	r3, [r5, #0]
 800a10e:	6820      	ldr	r0, [r4, #0]
 800a110:	1d19      	adds	r1, r3, #4
 800a112:	6029      	str	r1, [r5, #0]
 800a114:	0601      	lsls	r1, r0, #24
 800a116:	d501      	bpl.n	800a11c <_printf_i+0xec>
 800a118:	681e      	ldr	r6, [r3, #0]
 800a11a:	e002      	b.n	800a122 <_printf_i+0xf2>
 800a11c:	0646      	lsls	r6, r0, #25
 800a11e:	d5fb      	bpl.n	800a118 <_printf_i+0xe8>
 800a120:	881e      	ldrh	r6, [r3, #0]
 800a122:	2f6f      	cmp	r7, #111	; 0x6f
 800a124:	bf0c      	ite	eq
 800a126:	2308      	moveq	r3, #8
 800a128:	230a      	movne	r3, #10
 800a12a:	4852      	ldr	r0, [pc, #328]	; (800a274 <_printf_i+0x244>)
 800a12c:	2100      	movs	r1, #0
 800a12e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a132:	6865      	ldr	r5, [r4, #4]
 800a134:	2d00      	cmp	r5, #0
 800a136:	bfa8      	it	ge
 800a138:	6821      	ldrge	r1, [r4, #0]
 800a13a:	60a5      	str	r5, [r4, #8]
 800a13c:	bfa4      	itt	ge
 800a13e:	f021 0104 	bicge.w	r1, r1, #4
 800a142:	6021      	strge	r1, [r4, #0]
 800a144:	b90e      	cbnz	r6, 800a14a <_printf_i+0x11a>
 800a146:	2d00      	cmp	r5, #0
 800a148:	d04d      	beq.n	800a1e6 <_printf_i+0x1b6>
 800a14a:	4615      	mov	r5, r2
 800a14c:	fbb6 f1f3 	udiv	r1, r6, r3
 800a150:	fb03 6711 	mls	r7, r3, r1, r6
 800a154:	5dc7      	ldrb	r7, [r0, r7]
 800a156:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a15a:	4637      	mov	r7, r6
 800a15c:	42bb      	cmp	r3, r7
 800a15e:	460e      	mov	r6, r1
 800a160:	d9f4      	bls.n	800a14c <_printf_i+0x11c>
 800a162:	2b08      	cmp	r3, #8
 800a164:	d10b      	bne.n	800a17e <_printf_i+0x14e>
 800a166:	6823      	ldr	r3, [r4, #0]
 800a168:	07de      	lsls	r6, r3, #31
 800a16a:	d508      	bpl.n	800a17e <_printf_i+0x14e>
 800a16c:	6923      	ldr	r3, [r4, #16]
 800a16e:	6861      	ldr	r1, [r4, #4]
 800a170:	4299      	cmp	r1, r3
 800a172:	bfde      	ittt	le
 800a174:	2330      	movle	r3, #48	; 0x30
 800a176:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a17a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a17e:	1b52      	subs	r2, r2, r5
 800a180:	6122      	str	r2, [r4, #16]
 800a182:	464b      	mov	r3, r9
 800a184:	4621      	mov	r1, r4
 800a186:	4640      	mov	r0, r8
 800a188:	f8cd a000 	str.w	sl, [sp]
 800a18c:	aa03      	add	r2, sp, #12
 800a18e:	f7ff fedf 	bl	8009f50 <_printf_common>
 800a192:	3001      	adds	r0, #1
 800a194:	d14c      	bne.n	800a230 <_printf_i+0x200>
 800a196:	f04f 30ff 	mov.w	r0, #4294967295
 800a19a:	b004      	add	sp, #16
 800a19c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1a0:	4834      	ldr	r0, [pc, #208]	; (800a274 <_printf_i+0x244>)
 800a1a2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a1a6:	6829      	ldr	r1, [r5, #0]
 800a1a8:	6823      	ldr	r3, [r4, #0]
 800a1aa:	f851 6b04 	ldr.w	r6, [r1], #4
 800a1ae:	6029      	str	r1, [r5, #0]
 800a1b0:	061d      	lsls	r5, r3, #24
 800a1b2:	d514      	bpl.n	800a1de <_printf_i+0x1ae>
 800a1b4:	07df      	lsls	r7, r3, #31
 800a1b6:	bf44      	itt	mi
 800a1b8:	f043 0320 	orrmi.w	r3, r3, #32
 800a1bc:	6023      	strmi	r3, [r4, #0]
 800a1be:	b91e      	cbnz	r6, 800a1c8 <_printf_i+0x198>
 800a1c0:	6823      	ldr	r3, [r4, #0]
 800a1c2:	f023 0320 	bic.w	r3, r3, #32
 800a1c6:	6023      	str	r3, [r4, #0]
 800a1c8:	2310      	movs	r3, #16
 800a1ca:	e7af      	b.n	800a12c <_printf_i+0xfc>
 800a1cc:	6823      	ldr	r3, [r4, #0]
 800a1ce:	f043 0320 	orr.w	r3, r3, #32
 800a1d2:	6023      	str	r3, [r4, #0]
 800a1d4:	2378      	movs	r3, #120	; 0x78
 800a1d6:	4828      	ldr	r0, [pc, #160]	; (800a278 <_printf_i+0x248>)
 800a1d8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a1dc:	e7e3      	b.n	800a1a6 <_printf_i+0x176>
 800a1de:	0659      	lsls	r1, r3, #25
 800a1e0:	bf48      	it	mi
 800a1e2:	b2b6      	uxthmi	r6, r6
 800a1e4:	e7e6      	b.n	800a1b4 <_printf_i+0x184>
 800a1e6:	4615      	mov	r5, r2
 800a1e8:	e7bb      	b.n	800a162 <_printf_i+0x132>
 800a1ea:	682b      	ldr	r3, [r5, #0]
 800a1ec:	6826      	ldr	r6, [r4, #0]
 800a1ee:	1d18      	adds	r0, r3, #4
 800a1f0:	6961      	ldr	r1, [r4, #20]
 800a1f2:	6028      	str	r0, [r5, #0]
 800a1f4:	0635      	lsls	r5, r6, #24
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	d501      	bpl.n	800a1fe <_printf_i+0x1ce>
 800a1fa:	6019      	str	r1, [r3, #0]
 800a1fc:	e002      	b.n	800a204 <_printf_i+0x1d4>
 800a1fe:	0670      	lsls	r0, r6, #25
 800a200:	d5fb      	bpl.n	800a1fa <_printf_i+0x1ca>
 800a202:	8019      	strh	r1, [r3, #0]
 800a204:	2300      	movs	r3, #0
 800a206:	4615      	mov	r5, r2
 800a208:	6123      	str	r3, [r4, #16]
 800a20a:	e7ba      	b.n	800a182 <_printf_i+0x152>
 800a20c:	682b      	ldr	r3, [r5, #0]
 800a20e:	2100      	movs	r1, #0
 800a210:	1d1a      	adds	r2, r3, #4
 800a212:	602a      	str	r2, [r5, #0]
 800a214:	681d      	ldr	r5, [r3, #0]
 800a216:	6862      	ldr	r2, [r4, #4]
 800a218:	4628      	mov	r0, r5
 800a21a:	f000 fb4f 	bl	800a8bc <memchr>
 800a21e:	b108      	cbz	r0, 800a224 <_printf_i+0x1f4>
 800a220:	1b40      	subs	r0, r0, r5
 800a222:	6060      	str	r0, [r4, #4]
 800a224:	6863      	ldr	r3, [r4, #4]
 800a226:	6123      	str	r3, [r4, #16]
 800a228:	2300      	movs	r3, #0
 800a22a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a22e:	e7a8      	b.n	800a182 <_printf_i+0x152>
 800a230:	462a      	mov	r2, r5
 800a232:	4649      	mov	r1, r9
 800a234:	4640      	mov	r0, r8
 800a236:	6923      	ldr	r3, [r4, #16]
 800a238:	47d0      	blx	sl
 800a23a:	3001      	adds	r0, #1
 800a23c:	d0ab      	beq.n	800a196 <_printf_i+0x166>
 800a23e:	6823      	ldr	r3, [r4, #0]
 800a240:	079b      	lsls	r3, r3, #30
 800a242:	d413      	bmi.n	800a26c <_printf_i+0x23c>
 800a244:	68e0      	ldr	r0, [r4, #12]
 800a246:	9b03      	ldr	r3, [sp, #12]
 800a248:	4298      	cmp	r0, r3
 800a24a:	bfb8      	it	lt
 800a24c:	4618      	movlt	r0, r3
 800a24e:	e7a4      	b.n	800a19a <_printf_i+0x16a>
 800a250:	2301      	movs	r3, #1
 800a252:	4632      	mov	r2, r6
 800a254:	4649      	mov	r1, r9
 800a256:	4640      	mov	r0, r8
 800a258:	47d0      	blx	sl
 800a25a:	3001      	adds	r0, #1
 800a25c:	d09b      	beq.n	800a196 <_printf_i+0x166>
 800a25e:	3501      	adds	r5, #1
 800a260:	68e3      	ldr	r3, [r4, #12]
 800a262:	9903      	ldr	r1, [sp, #12]
 800a264:	1a5b      	subs	r3, r3, r1
 800a266:	42ab      	cmp	r3, r5
 800a268:	dcf2      	bgt.n	800a250 <_printf_i+0x220>
 800a26a:	e7eb      	b.n	800a244 <_printf_i+0x214>
 800a26c:	2500      	movs	r5, #0
 800a26e:	f104 0619 	add.w	r6, r4, #25
 800a272:	e7f5      	b.n	800a260 <_printf_i+0x230>
 800a274:	0800b16d 	.word	0x0800b16d
 800a278:	0800b17e 	.word	0x0800b17e

0800a27c <nan>:
 800a27c:	2000      	movs	r0, #0
 800a27e:	4901      	ldr	r1, [pc, #4]	; (800a284 <nan+0x8>)
 800a280:	4770      	bx	lr
 800a282:	bf00      	nop
 800a284:	7ff80000 	.word	0x7ff80000

0800a288 <_sbrk_r>:
 800a288:	b538      	push	{r3, r4, r5, lr}
 800a28a:	2300      	movs	r3, #0
 800a28c:	4d05      	ldr	r5, [pc, #20]	; (800a2a4 <_sbrk_r+0x1c>)
 800a28e:	4604      	mov	r4, r0
 800a290:	4608      	mov	r0, r1
 800a292:	602b      	str	r3, [r5, #0]
 800a294:	f7f8 fc60 	bl	8002b58 <_sbrk>
 800a298:	1c43      	adds	r3, r0, #1
 800a29a:	d102      	bne.n	800a2a2 <_sbrk_r+0x1a>
 800a29c:	682b      	ldr	r3, [r5, #0]
 800a29e:	b103      	cbz	r3, 800a2a2 <_sbrk_r+0x1a>
 800a2a0:	6023      	str	r3, [r4, #0]
 800a2a2:	bd38      	pop	{r3, r4, r5, pc}
 800a2a4:	20005e90 	.word	0x20005e90

0800a2a8 <nanf>:
 800a2a8:	4800      	ldr	r0, [pc, #0]	; (800a2ac <nanf+0x4>)
 800a2aa:	4770      	bx	lr
 800a2ac:	7fc00000 	.word	0x7fc00000

0800a2b0 <strncmp>:
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	b510      	push	{r4, lr}
 800a2b4:	b172      	cbz	r2, 800a2d4 <strncmp+0x24>
 800a2b6:	3901      	subs	r1, #1
 800a2b8:	1884      	adds	r4, r0, r2
 800a2ba:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a2be:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a2c2:	4290      	cmp	r0, r2
 800a2c4:	d101      	bne.n	800a2ca <strncmp+0x1a>
 800a2c6:	42a3      	cmp	r3, r4
 800a2c8:	d101      	bne.n	800a2ce <strncmp+0x1e>
 800a2ca:	1a80      	subs	r0, r0, r2
 800a2cc:	bd10      	pop	{r4, pc}
 800a2ce:	2800      	cmp	r0, #0
 800a2d0:	d1f3      	bne.n	800a2ba <strncmp+0xa>
 800a2d2:	e7fa      	b.n	800a2ca <strncmp+0x1a>
 800a2d4:	4610      	mov	r0, r2
 800a2d6:	e7f9      	b.n	800a2cc <strncmp+0x1c>

0800a2d8 <__swbuf_r>:
 800a2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2da:	460e      	mov	r6, r1
 800a2dc:	4614      	mov	r4, r2
 800a2de:	4605      	mov	r5, r0
 800a2e0:	b118      	cbz	r0, 800a2ea <__swbuf_r+0x12>
 800a2e2:	6983      	ldr	r3, [r0, #24]
 800a2e4:	b90b      	cbnz	r3, 800a2ea <__swbuf_r+0x12>
 800a2e6:	f000 f9e3 	bl	800a6b0 <__sinit>
 800a2ea:	4b21      	ldr	r3, [pc, #132]	; (800a370 <__swbuf_r+0x98>)
 800a2ec:	429c      	cmp	r4, r3
 800a2ee:	d12b      	bne.n	800a348 <__swbuf_r+0x70>
 800a2f0:	686c      	ldr	r4, [r5, #4]
 800a2f2:	69a3      	ldr	r3, [r4, #24]
 800a2f4:	60a3      	str	r3, [r4, #8]
 800a2f6:	89a3      	ldrh	r3, [r4, #12]
 800a2f8:	071a      	lsls	r2, r3, #28
 800a2fa:	d52f      	bpl.n	800a35c <__swbuf_r+0x84>
 800a2fc:	6923      	ldr	r3, [r4, #16]
 800a2fe:	b36b      	cbz	r3, 800a35c <__swbuf_r+0x84>
 800a300:	6923      	ldr	r3, [r4, #16]
 800a302:	6820      	ldr	r0, [r4, #0]
 800a304:	b2f6      	uxtb	r6, r6
 800a306:	1ac0      	subs	r0, r0, r3
 800a308:	6963      	ldr	r3, [r4, #20]
 800a30a:	4637      	mov	r7, r6
 800a30c:	4283      	cmp	r3, r0
 800a30e:	dc04      	bgt.n	800a31a <__swbuf_r+0x42>
 800a310:	4621      	mov	r1, r4
 800a312:	4628      	mov	r0, r5
 800a314:	f000 f938 	bl	800a588 <_fflush_r>
 800a318:	bb30      	cbnz	r0, 800a368 <__swbuf_r+0x90>
 800a31a:	68a3      	ldr	r3, [r4, #8]
 800a31c:	3001      	adds	r0, #1
 800a31e:	3b01      	subs	r3, #1
 800a320:	60a3      	str	r3, [r4, #8]
 800a322:	6823      	ldr	r3, [r4, #0]
 800a324:	1c5a      	adds	r2, r3, #1
 800a326:	6022      	str	r2, [r4, #0]
 800a328:	701e      	strb	r6, [r3, #0]
 800a32a:	6963      	ldr	r3, [r4, #20]
 800a32c:	4283      	cmp	r3, r0
 800a32e:	d004      	beq.n	800a33a <__swbuf_r+0x62>
 800a330:	89a3      	ldrh	r3, [r4, #12]
 800a332:	07db      	lsls	r3, r3, #31
 800a334:	d506      	bpl.n	800a344 <__swbuf_r+0x6c>
 800a336:	2e0a      	cmp	r6, #10
 800a338:	d104      	bne.n	800a344 <__swbuf_r+0x6c>
 800a33a:	4621      	mov	r1, r4
 800a33c:	4628      	mov	r0, r5
 800a33e:	f000 f923 	bl	800a588 <_fflush_r>
 800a342:	b988      	cbnz	r0, 800a368 <__swbuf_r+0x90>
 800a344:	4638      	mov	r0, r7
 800a346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a348:	4b0a      	ldr	r3, [pc, #40]	; (800a374 <__swbuf_r+0x9c>)
 800a34a:	429c      	cmp	r4, r3
 800a34c:	d101      	bne.n	800a352 <__swbuf_r+0x7a>
 800a34e:	68ac      	ldr	r4, [r5, #8]
 800a350:	e7cf      	b.n	800a2f2 <__swbuf_r+0x1a>
 800a352:	4b09      	ldr	r3, [pc, #36]	; (800a378 <__swbuf_r+0xa0>)
 800a354:	429c      	cmp	r4, r3
 800a356:	bf08      	it	eq
 800a358:	68ec      	ldreq	r4, [r5, #12]
 800a35a:	e7ca      	b.n	800a2f2 <__swbuf_r+0x1a>
 800a35c:	4621      	mov	r1, r4
 800a35e:	4628      	mov	r0, r5
 800a360:	f000 f81a 	bl	800a398 <__swsetup_r>
 800a364:	2800      	cmp	r0, #0
 800a366:	d0cb      	beq.n	800a300 <__swbuf_r+0x28>
 800a368:	f04f 37ff 	mov.w	r7, #4294967295
 800a36c:	e7ea      	b.n	800a344 <__swbuf_r+0x6c>
 800a36e:	bf00      	nop
 800a370:	0800b1b0 	.word	0x0800b1b0
 800a374:	0800b1d0 	.word	0x0800b1d0
 800a378:	0800b190 	.word	0x0800b190

0800a37c <__ascii_wctomb>:
 800a37c:	4603      	mov	r3, r0
 800a37e:	4608      	mov	r0, r1
 800a380:	b141      	cbz	r1, 800a394 <__ascii_wctomb+0x18>
 800a382:	2aff      	cmp	r2, #255	; 0xff
 800a384:	d904      	bls.n	800a390 <__ascii_wctomb+0x14>
 800a386:	228a      	movs	r2, #138	; 0x8a
 800a388:	f04f 30ff 	mov.w	r0, #4294967295
 800a38c:	601a      	str	r2, [r3, #0]
 800a38e:	4770      	bx	lr
 800a390:	2001      	movs	r0, #1
 800a392:	700a      	strb	r2, [r1, #0]
 800a394:	4770      	bx	lr
	...

0800a398 <__swsetup_r>:
 800a398:	4b32      	ldr	r3, [pc, #200]	; (800a464 <__swsetup_r+0xcc>)
 800a39a:	b570      	push	{r4, r5, r6, lr}
 800a39c:	681d      	ldr	r5, [r3, #0]
 800a39e:	4606      	mov	r6, r0
 800a3a0:	460c      	mov	r4, r1
 800a3a2:	b125      	cbz	r5, 800a3ae <__swsetup_r+0x16>
 800a3a4:	69ab      	ldr	r3, [r5, #24]
 800a3a6:	b913      	cbnz	r3, 800a3ae <__swsetup_r+0x16>
 800a3a8:	4628      	mov	r0, r5
 800a3aa:	f000 f981 	bl	800a6b0 <__sinit>
 800a3ae:	4b2e      	ldr	r3, [pc, #184]	; (800a468 <__swsetup_r+0xd0>)
 800a3b0:	429c      	cmp	r4, r3
 800a3b2:	d10f      	bne.n	800a3d4 <__swsetup_r+0x3c>
 800a3b4:	686c      	ldr	r4, [r5, #4]
 800a3b6:	89a3      	ldrh	r3, [r4, #12]
 800a3b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a3bc:	0719      	lsls	r1, r3, #28
 800a3be:	d42c      	bmi.n	800a41a <__swsetup_r+0x82>
 800a3c0:	06dd      	lsls	r5, r3, #27
 800a3c2:	d411      	bmi.n	800a3e8 <__swsetup_r+0x50>
 800a3c4:	2309      	movs	r3, #9
 800a3c6:	6033      	str	r3, [r6, #0]
 800a3c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a3cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a3d0:	81a3      	strh	r3, [r4, #12]
 800a3d2:	e03e      	b.n	800a452 <__swsetup_r+0xba>
 800a3d4:	4b25      	ldr	r3, [pc, #148]	; (800a46c <__swsetup_r+0xd4>)
 800a3d6:	429c      	cmp	r4, r3
 800a3d8:	d101      	bne.n	800a3de <__swsetup_r+0x46>
 800a3da:	68ac      	ldr	r4, [r5, #8]
 800a3dc:	e7eb      	b.n	800a3b6 <__swsetup_r+0x1e>
 800a3de:	4b24      	ldr	r3, [pc, #144]	; (800a470 <__swsetup_r+0xd8>)
 800a3e0:	429c      	cmp	r4, r3
 800a3e2:	bf08      	it	eq
 800a3e4:	68ec      	ldreq	r4, [r5, #12]
 800a3e6:	e7e6      	b.n	800a3b6 <__swsetup_r+0x1e>
 800a3e8:	0758      	lsls	r0, r3, #29
 800a3ea:	d512      	bpl.n	800a412 <__swsetup_r+0x7a>
 800a3ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a3ee:	b141      	cbz	r1, 800a402 <__swsetup_r+0x6a>
 800a3f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a3f4:	4299      	cmp	r1, r3
 800a3f6:	d002      	beq.n	800a3fe <__swsetup_r+0x66>
 800a3f8:	4630      	mov	r0, r6
 800a3fa:	f7ff fb75 	bl	8009ae8 <_free_r>
 800a3fe:	2300      	movs	r3, #0
 800a400:	6363      	str	r3, [r4, #52]	; 0x34
 800a402:	89a3      	ldrh	r3, [r4, #12]
 800a404:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a408:	81a3      	strh	r3, [r4, #12]
 800a40a:	2300      	movs	r3, #0
 800a40c:	6063      	str	r3, [r4, #4]
 800a40e:	6923      	ldr	r3, [r4, #16]
 800a410:	6023      	str	r3, [r4, #0]
 800a412:	89a3      	ldrh	r3, [r4, #12]
 800a414:	f043 0308 	orr.w	r3, r3, #8
 800a418:	81a3      	strh	r3, [r4, #12]
 800a41a:	6923      	ldr	r3, [r4, #16]
 800a41c:	b94b      	cbnz	r3, 800a432 <__swsetup_r+0x9a>
 800a41e:	89a3      	ldrh	r3, [r4, #12]
 800a420:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a424:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a428:	d003      	beq.n	800a432 <__swsetup_r+0x9a>
 800a42a:	4621      	mov	r1, r4
 800a42c:	4630      	mov	r0, r6
 800a42e:	f000 fa05 	bl	800a83c <__smakebuf_r>
 800a432:	89a0      	ldrh	r0, [r4, #12]
 800a434:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a438:	f010 0301 	ands.w	r3, r0, #1
 800a43c:	d00a      	beq.n	800a454 <__swsetup_r+0xbc>
 800a43e:	2300      	movs	r3, #0
 800a440:	60a3      	str	r3, [r4, #8]
 800a442:	6963      	ldr	r3, [r4, #20]
 800a444:	425b      	negs	r3, r3
 800a446:	61a3      	str	r3, [r4, #24]
 800a448:	6923      	ldr	r3, [r4, #16]
 800a44a:	b943      	cbnz	r3, 800a45e <__swsetup_r+0xc6>
 800a44c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a450:	d1ba      	bne.n	800a3c8 <__swsetup_r+0x30>
 800a452:	bd70      	pop	{r4, r5, r6, pc}
 800a454:	0781      	lsls	r1, r0, #30
 800a456:	bf58      	it	pl
 800a458:	6963      	ldrpl	r3, [r4, #20]
 800a45a:	60a3      	str	r3, [r4, #8]
 800a45c:	e7f4      	b.n	800a448 <__swsetup_r+0xb0>
 800a45e:	2000      	movs	r0, #0
 800a460:	e7f7      	b.n	800a452 <__swsetup_r+0xba>
 800a462:	bf00      	nop
 800a464:	2000002c 	.word	0x2000002c
 800a468:	0800b1b0 	.word	0x0800b1b0
 800a46c:	0800b1d0 	.word	0x0800b1d0
 800a470:	0800b190 	.word	0x0800b190

0800a474 <abort>:
 800a474:	2006      	movs	r0, #6
 800a476:	b508      	push	{r3, lr}
 800a478:	f000 fa62 	bl	800a940 <raise>
 800a47c:	2001      	movs	r0, #1
 800a47e:	f7f8 faf8 	bl	8002a72 <_exit>
	...

0800a484 <__sflush_r>:
 800a484:	898a      	ldrh	r2, [r1, #12]
 800a486:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a488:	4605      	mov	r5, r0
 800a48a:	0710      	lsls	r0, r2, #28
 800a48c:	460c      	mov	r4, r1
 800a48e:	d457      	bmi.n	800a540 <__sflush_r+0xbc>
 800a490:	684b      	ldr	r3, [r1, #4]
 800a492:	2b00      	cmp	r3, #0
 800a494:	dc04      	bgt.n	800a4a0 <__sflush_r+0x1c>
 800a496:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a498:	2b00      	cmp	r3, #0
 800a49a:	dc01      	bgt.n	800a4a0 <__sflush_r+0x1c>
 800a49c:	2000      	movs	r0, #0
 800a49e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a4a2:	2e00      	cmp	r6, #0
 800a4a4:	d0fa      	beq.n	800a49c <__sflush_r+0x18>
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a4ac:	682f      	ldr	r7, [r5, #0]
 800a4ae:	602b      	str	r3, [r5, #0]
 800a4b0:	d032      	beq.n	800a518 <__sflush_r+0x94>
 800a4b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a4b4:	89a3      	ldrh	r3, [r4, #12]
 800a4b6:	075a      	lsls	r2, r3, #29
 800a4b8:	d505      	bpl.n	800a4c6 <__sflush_r+0x42>
 800a4ba:	6863      	ldr	r3, [r4, #4]
 800a4bc:	1ac0      	subs	r0, r0, r3
 800a4be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a4c0:	b10b      	cbz	r3, 800a4c6 <__sflush_r+0x42>
 800a4c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a4c4:	1ac0      	subs	r0, r0, r3
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	4602      	mov	r2, r0
 800a4ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a4cc:	4628      	mov	r0, r5
 800a4ce:	6a21      	ldr	r1, [r4, #32]
 800a4d0:	47b0      	blx	r6
 800a4d2:	1c43      	adds	r3, r0, #1
 800a4d4:	89a3      	ldrh	r3, [r4, #12]
 800a4d6:	d106      	bne.n	800a4e6 <__sflush_r+0x62>
 800a4d8:	6829      	ldr	r1, [r5, #0]
 800a4da:	291d      	cmp	r1, #29
 800a4dc:	d82c      	bhi.n	800a538 <__sflush_r+0xb4>
 800a4de:	4a29      	ldr	r2, [pc, #164]	; (800a584 <__sflush_r+0x100>)
 800a4e0:	40ca      	lsrs	r2, r1
 800a4e2:	07d6      	lsls	r6, r2, #31
 800a4e4:	d528      	bpl.n	800a538 <__sflush_r+0xb4>
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	6062      	str	r2, [r4, #4]
 800a4ea:	6922      	ldr	r2, [r4, #16]
 800a4ec:	04d9      	lsls	r1, r3, #19
 800a4ee:	6022      	str	r2, [r4, #0]
 800a4f0:	d504      	bpl.n	800a4fc <__sflush_r+0x78>
 800a4f2:	1c42      	adds	r2, r0, #1
 800a4f4:	d101      	bne.n	800a4fa <__sflush_r+0x76>
 800a4f6:	682b      	ldr	r3, [r5, #0]
 800a4f8:	b903      	cbnz	r3, 800a4fc <__sflush_r+0x78>
 800a4fa:	6560      	str	r0, [r4, #84]	; 0x54
 800a4fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a4fe:	602f      	str	r7, [r5, #0]
 800a500:	2900      	cmp	r1, #0
 800a502:	d0cb      	beq.n	800a49c <__sflush_r+0x18>
 800a504:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a508:	4299      	cmp	r1, r3
 800a50a:	d002      	beq.n	800a512 <__sflush_r+0x8e>
 800a50c:	4628      	mov	r0, r5
 800a50e:	f7ff faeb 	bl	8009ae8 <_free_r>
 800a512:	2000      	movs	r0, #0
 800a514:	6360      	str	r0, [r4, #52]	; 0x34
 800a516:	e7c2      	b.n	800a49e <__sflush_r+0x1a>
 800a518:	6a21      	ldr	r1, [r4, #32]
 800a51a:	2301      	movs	r3, #1
 800a51c:	4628      	mov	r0, r5
 800a51e:	47b0      	blx	r6
 800a520:	1c41      	adds	r1, r0, #1
 800a522:	d1c7      	bne.n	800a4b4 <__sflush_r+0x30>
 800a524:	682b      	ldr	r3, [r5, #0]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d0c4      	beq.n	800a4b4 <__sflush_r+0x30>
 800a52a:	2b1d      	cmp	r3, #29
 800a52c:	d001      	beq.n	800a532 <__sflush_r+0xae>
 800a52e:	2b16      	cmp	r3, #22
 800a530:	d101      	bne.n	800a536 <__sflush_r+0xb2>
 800a532:	602f      	str	r7, [r5, #0]
 800a534:	e7b2      	b.n	800a49c <__sflush_r+0x18>
 800a536:	89a3      	ldrh	r3, [r4, #12]
 800a538:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a53c:	81a3      	strh	r3, [r4, #12]
 800a53e:	e7ae      	b.n	800a49e <__sflush_r+0x1a>
 800a540:	690f      	ldr	r7, [r1, #16]
 800a542:	2f00      	cmp	r7, #0
 800a544:	d0aa      	beq.n	800a49c <__sflush_r+0x18>
 800a546:	0793      	lsls	r3, r2, #30
 800a548:	bf18      	it	ne
 800a54a:	2300      	movne	r3, #0
 800a54c:	680e      	ldr	r6, [r1, #0]
 800a54e:	bf08      	it	eq
 800a550:	694b      	ldreq	r3, [r1, #20]
 800a552:	1bf6      	subs	r6, r6, r7
 800a554:	600f      	str	r7, [r1, #0]
 800a556:	608b      	str	r3, [r1, #8]
 800a558:	2e00      	cmp	r6, #0
 800a55a:	dd9f      	ble.n	800a49c <__sflush_r+0x18>
 800a55c:	4633      	mov	r3, r6
 800a55e:	463a      	mov	r2, r7
 800a560:	4628      	mov	r0, r5
 800a562:	6a21      	ldr	r1, [r4, #32]
 800a564:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800a568:	47e0      	blx	ip
 800a56a:	2800      	cmp	r0, #0
 800a56c:	dc06      	bgt.n	800a57c <__sflush_r+0xf8>
 800a56e:	89a3      	ldrh	r3, [r4, #12]
 800a570:	f04f 30ff 	mov.w	r0, #4294967295
 800a574:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a578:	81a3      	strh	r3, [r4, #12]
 800a57a:	e790      	b.n	800a49e <__sflush_r+0x1a>
 800a57c:	4407      	add	r7, r0
 800a57e:	1a36      	subs	r6, r6, r0
 800a580:	e7ea      	b.n	800a558 <__sflush_r+0xd4>
 800a582:	bf00      	nop
 800a584:	20400001 	.word	0x20400001

0800a588 <_fflush_r>:
 800a588:	b538      	push	{r3, r4, r5, lr}
 800a58a:	690b      	ldr	r3, [r1, #16]
 800a58c:	4605      	mov	r5, r0
 800a58e:	460c      	mov	r4, r1
 800a590:	b913      	cbnz	r3, 800a598 <_fflush_r+0x10>
 800a592:	2500      	movs	r5, #0
 800a594:	4628      	mov	r0, r5
 800a596:	bd38      	pop	{r3, r4, r5, pc}
 800a598:	b118      	cbz	r0, 800a5a2 <_fflush_r+0x1a>
 800a59a:	6983      	ldr	r3, [r0, #24]
 800a59c:	b90b      	cbnz	r3, 800a5a2 <_fflush_r+0x1a>
 800a59e:	f000 f887 	bl	800a6b0 <__sinit>
 800a5a2:	4b14      	ldr	r3, [pc, #80]	; (800a5f4 <_fflush_r+0x6c>)
 800a5a4:	429c      	cmp	r4, r3
 800a5a6:	d11b      	bne.n	800a5e0 <_fflush_r+0x58>
 800a5a8:	686c      	ldr	r4, [r5, #4]
 800a5aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d0ef      	beq.n	800a592 <_fflush_r+0xa>
 800a5b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a5b4:	07d0      	lsls	r0, r2, #31
 800a5b6:	d404      	bmi.n	800a5c2 <_fflush_r+0x3a>
 800a5b8:	0599      	lsls	r1, r3, #22
 800a5ba:	d402      	bmi.n	800a5c2 <_fflush_r+0x3a>
 800a5bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a5be:	f000 f915 	bl	800a7ec <__retarget_lock_acquire_recursive>
 800a5c2:	4628      	mov	r0, r5
 800a5c4:	4621      	mov	r1, r4
 800a5c6:	f7ff ff5d 	bl	800a484 <__sflush_r>
 800a5ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a5cc:	4605      	mov	r5, r0
 800a5ce:	07da      	lsls	r2, r3, #31
 800a5d0:	d4e0      	bmi.n	800a594 <_fflush_r+0xc>
 800a5d2:	89a3      	ldrh	r3, [r4, #12]
 800a5d4:	059b      	lsls	r3, r3, #22
 800a5d6:	d4dd      	bmi.n	800a594 <_fflush_r+0xc>
 800a5d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a5da:	f000 f908 	bl	800a7ee <__retarget_lock_release_recursive>
 800a5de:	e7d9      	b.n	800a594 <_fflush_r+0xc>
 800a5e0:	4b05      	ldr	r3, [pc, #20]	; (800a5f8 <_fflush_r+0x70>)
 800a5e2:	429c      	cmp	r4, r3
 800a5e4:	d101      	bne.n	800a5ea <_fflush_r+0x62>
 800a5e6:	68ac      	ldr	r4, [r5, #8]
 800a5e8:	e7df      	b.n	800a5aa <_fflush_r+0x22>
 800a5ea:	4b04      	ldr	r3, [pc, #16]	; (800a5fc <_fflush_r+0x74>)
 800a5ec:	429c      	cmp	r4, r3
 800a5ee:	bf08      	it	eq
 800a5f0:	68ec      	ldreq	r4, [r5, #12]
 800a5f2:	e7da      	b.n	800a5aa <_fflush_r+0x22>
 800a5f4:	0800b1b0 	.word	0x0800b1b0
 800a5f8:	0800b1d0 	.word	0x0800b1d0
 800a5fc:	0800b190 	.word	0x0800b190

0800a600 <std>:
 800a600:	2300      	movs	r3, #0
 800a602:	b510      	push	{r4, lr}
 800a604:	4604      	mov	r4, r0
 800a606:	e9c0 3300 	strd	r3, r3, [r0]
 800a60a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a60e:	6083      	str	r3, [r0, #8]
 800a610:	8181      	strh	r1, [r0, #12]
 800a612:	6643      	str	r3, [r0, #100]	; 0x64
 800a614:	81c2      	strh	r2, [r0, #14]
 800a616:	6183      	str	r3, [r0, #24]
 800a618:	4619      	mov	r1, r3
 800a61a:	2208      	movs	r2, #8
 800a61c:	305c      	adds	r0, #92	; 0x5c
 800a61e:	f7fd fa75 	bl	8007b0c <memset>
 800a622:	4b05      	ldr	r3, [pc, #20]	; (800a638 <std+0x38>)
 800a624:	6224      	str	r4, [r4, #32]
 800a626:	6263      	str	r3, [r4, #36]	; 0x24
 800a628:	4b04      	ldr	r3, [pc, #16]	; (800a63c <std+0x3c>)
 800a62a:	62a3      	str	r3, [r4, #40]	; 0x28
 800a62c:	4b04      	ldr	r3, [pc, #16]	; (800a640 <std+0x40>)
 800a62e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a630:	4b04      	ldr	r3, [pc, #16]	; (800a644 <std+0x44>)
 800a632:	6323      	str	r3, [r4, #48]	; 0x30
 800a634:	bd10      	pop	{r4, pc}
 800a636:	bf00      	nop
 800a638:	0800a979 	.word	0x0800a979
 800a63c:	0800a99b 	.word	0x0800a99b
 800a640:	0800a9d3 	.word	0x0800a9d3
 800a644:	0800a9f7 	.word	0x0800a9f7

0800a648 <_cleanup_r>:
 800a648:	4901      	ldr	r1, [pc, #4]	; (800a650 <_cleanup_r+0x8>)
 800a64a:	f000 b8af 	b.w	800a7ac <_fwalk_reent>
 800a64e:	bf00      	nop
 800a650:	0800a589 	.word	0x0800a589

0800a654 <__sfmoreglue>:
 800a654:	2268      	movs	r2, #104	; 0x68
 800a656:	b570      	push	{r4, r5, r6, lr}
 800a658:	1e4d      	subs	r5, r1, #1
 800a65a:	4355      	muls	r5, r2
 800a65c:	460e      	mov	r6, r1
 800a65e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a662:	f7ff faa9 	bl	8009bb8 <_malloc_r>
 800a666:	4604      	mov	r4, r0
 800a668:	b140      	cbz	r0, 800a67c <__sfmoreglue+0x28>
 800a66a:	2100      	movs	r1, #0
 800a66c:	e9c0 1600 	strd	r1, r6, [r0]
 800a670:	300c      	adds	r0, #12
 800a672:	60a0      	str	r0, [r4, #8]
 800a674:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a678:	f7fd fa48 	bl	8007b0c <memset>
 800a67c:	4620      	mov	r0, r4
 800a67e:	bd70      	pop	{r4, r5, r6, pc}

0800a680 <__sfp_lock_acquire>:
 800a680:	4801      	ldr	r0, [pc, #4]	; (800a688 <__sfp_lock_acquire+0x8>)
 800a682:	f000 b8b3 	b.w	800a7ec <__retarget_lock_acquire_recursive>
 800a686:	bf00      	nop
 800a688:	20005e8d 	.word	0x20005e8d

0800a68c <__sfp_lock_release>:
 800a68c:	4801      	ldr	r0, [pc, #4]	; (800a694 <__sfp_lock_release+0x8>)
 800a68e:	f000 b8ae 	b.w	800a7ee <__retarget_lock_release_recursive>
 800a692:	bf00      	nop
 800a694:	20005e8d 	.word	0x20005e8d

0800a698 <__sinit_lock_acquire>:
 800a698:	4801      	ldr	r0, [pc, #4]	; (800a6a0 <__sinit_lock_acquire+0x8>)
 800a69a:	f000 b8a7 	b.w	800a7ec <__retarget_lock_acquire_recursive>
 800a69e:	bf00      	nop
 800a6a0:	20005e8e 	.word	0x20005e8e

0800a6a4 <__sinit_lock_release>:
 800a6a4:	4801      	ldr	r0, [pc, #4]	; (800a6ac <__sinit_lock_release+0x8>)
 800a6a6:	f000 b8a2 	b.w	800a7ee <__retarget_lock_release_recursive>
 800a6aa:	bf00      	nop
 800a6ac:	20005e8e 	.word	0x20005e8e

0800a6b0 <__sinit>:
 800a6b0:	b510      	push	{r4, lr}
 800a6b2:	4604      	mov	r4, r0
 800a6b4:	f7ff fff0 	bl	800a698 <__sinit_lock_acquire>
 800a6b8:	69a3      	ldr	r3, [r4, #24]
 800a6ba:	b11b      	cbz	r3, 800a6c4 <__sinit+0x14>
 800a6bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6c0:	f7ff bff0 	b.w	800a6a4 <__sinit_lock_release>
 800a6c4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a6c8:	6523      	str	r3, [r4, #80]	; 0x50
 800a6ca:	4b13      	ldr	r3, [pc, #76]	; (800a718 <__sinit+0x68>)
 800a6cc:	4a13      	ldr	r2, [pc, #76]	; (800a71c <__sinit+0x6c>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	62a2      	str	r2, [r4, #40]	; 0x28
 800a6d2:	42a3      	cmp	r3, r4
 800a6d4:	bf08      	it	eq
 800a6d6:	2301      	moveq	r3, #1
 800a6d8:	4620      	mov	r0, r4
 800a6da:	bf08      	it	eq
 800a6dc:	61a3      	streq	r3, [r4, #24]
 800a6de:	f000 f81f 	bl	800a720 <__sfp>
 800a6e2:	6060      	str	r0, [r4, #4]
 800a6e4:	4620      	mov	r0, r4
 800a6e6:	f000 f81b 	bl	800a720 <__sfp>
 800a6ea:	60a0      	str	r0, [r4, #8]
 800a6ec:	4620      	mov	r0, r4
 800a6ee:	f000 f817 	bl	800a720 <__sfp>
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	2104      	movs	r1, #4
 800a6f6:	60e0      	str	r0, [r4, #12]
 800a6f8:	6860      	ldr	r0, [r4, #4]
 800a6fa:	f7ff ff81 	bl	800a600 <std>
 800a6fe:	2201      	movs	r2, #1
 800a700:	2109      	movs	r1, #9
 800a702:	68a0      	ldr	r0, [r4, #8]
 800a704:	f7ff ff7c 	bl	800a600 <std>
 800a708:	2202      	movs	r2, #2
 800a70a:	2112      	movs	r1, #18
 800a70c:	68e0      	ldr	r0, [r4, #12]
 800a70e:	f7ff ff77 	bl	800a600 <std>
 800a712:	2301      	movs	r3, #1
 800a714:	61a3      	str	r3, [r4, #24]
 800a716:	e7d1      	b.n	800a6bc <__sinit+0xc>
 800a718:	0800ad68 	.word	0x0800ad68
 800a71c:	0800a649 	.word	0x0800a649

0800a720 <__sfp>:
 800a720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a722:	4607      	mov	r7, r0
 800a724:	f7ff ffac 	bl	800a680 <__sfp_lock_acquire>
 800a728:	4b1e      	ldr	r3, [pc, #120]	; (800a7a4 <__sfp+0x84>)
 800a72a:	681e      	ldr	r6, [r3, #0]
 800a72c:	69b3      	ldr	r3, [r6, #24]
 800a72e:	b913      	cbnz	r3, 800a736 <__sfp+0x16>
 800a730:	4630      	mov	r0, r6
 800a732:	f7ff ffbd 	bl	800a6b0 <__sinit>
 800a736:	3648      	adds	r6, #72	; 0x48
 800a738:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a73c:	3b01      	subs	r3, #1
 800a73e:	d503      	bpl.n	800a748 <__sfp+0x28>
 800a740:	6833      	ldr	r3, [r6, #0]
 800a742:	b30b      	cbz	r3, 800a788 <__sfp+0x68>
 800a744:	6836      	ldr	r6, [r6, #0]
 800a746:	e7f7      	b.n	800a738 <__sfp+0x18>
 800a748:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a74c:	b9d5      	cbnz	r5, 800a784 <__sfp+0x64>
 800a74e:	4b16      	ldr	r3, [pc, #88]	; (800a7a8 <__sfp+0x88>)
 800a750:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a754:	60e3      	str	r3, [r4, #12]
 800a756:	6665      	str	r5, [r4, #100]	; 0x64
 800a758:	f000 f847 	bl	800a7ea <__retarget_lock_init_recursive>
 800a75c:	f7ff ff96 	bl	800a68c <__sfp_lock_release>
 800a760:	2208      	movs	r2, #8
 800a762:	4629      	mov	r1, r5
 800a764:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a768:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a76c:	6025      	str	r5, [r4, #0]
 800a76e:	61a5      	str	r5, [r4, #24]
 800a770:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a774:	f7fd f9ca 	bl	8007b0c <memset>
 800a778:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a77c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a780:	4620      	mov	r0, r4
 800a782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a784:	3468      	adds	r4, #104	; 0x68
 800a786:	e7d9      	b.n	800a73c <__sfp+0x1c>
 800a788:	2104      	movs	r1, #4
 800a78a:	4638      	mov	r0, r7
 800a78c:	f7ff ff62 	bl	800a654 <__sfmoreglue>
 800a790:	4604      	mov	r4, r0
 800a792:	6030      	str	r0, [r6, #0]
 800a794:	2800      	cmp	r0, #0
 800a796:	d1d5      	bne.n	800a744 <__sfp+0x24>
 800a798:	f7ff ff78 	bl	800a68c <__sfp_lock_release>
 800a79c:	230c      	movs	r3, #12
 800a79e:	603b      	str	r3, [r7, #0]
 800a7a0:	e7ee      	b.n	800a780 <__sfp+0x60>
 800a7a2:	bf00      	nop
 800a7a4:	0800ad68 	.word	0x0800ad68
 800a7a8:	ffff0001 	.word	0xffff0001

0800a7ac <_fwalk_reent>:
 800a7ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7b0:	4606      	mov	r6, r0
 800a7b2:	4688      	mov	r8, r1
 800a7b4:	2700      	movs	r7, #0
 800a7b6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a7ba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a7be:	f1b9 0901 	subs.w	r9, r9, #1
 800a7c2:	d505      	bpl.n	800a7d0 <_fwalk_reent+0x24>
 800a7c4:	6824      	ldr	r4, [r4, #0]
 800a7c6:	2c00      	cmp	r4, #0
 800a7c8:	d1f7      	bne.n	800a7ba <_fwalk_reent+0xe>
 800a7ca:	4638      	mov	r0, r7
 800a7cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7d0:	89ab      	ldrh	r3, [r5, #12]
 800a7d2:	2b01      	cmp	r3, #1
 800a7d4:	d907      	bls.n	800a7e6 <_fwalk_reent+0x3a>
 800a7d6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a7da:	3301      	adds	r3, #1
 800a7dc:	d003      	beq.n	800a7e6 <_fwalk_reent+0x3a>
 800a7de:	4629      	mov	r1, r5
 800a7e0:	4630      	mov	r0, r6
 800a7e2:	47c0      	blx	r8
 800a7e4:	4307      	orrs	r7, r0
 800a7e6:	3568      	adds	r5, #104	; 0x68
 800a7e8:	e7e9      	b.n	800a7be <_fwalk_reent+0x12>

0800a7ea <__retarget_lock_init_recursive>:
 800a7ea:	4770      	bx	lr

0800a7ec <__retarget_lock_acquire_recursive>:
 800a7ec:	4770      	bx	lr

0800a7ee <__retarget_lock_release_recursive>:
 800a7ee:	4770      	bx	lr

0800a7f0 <__swhatbuf_r>:
 800a7f0:	b570      	push	{r4, r5, r6, lr}
 800a7f2:	460e      	mov	r6, r1
 800a7f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7f8:	4614      	mov	r4, r2
 800a7fa:	2900      	cmp	r1, #0
 800a7fc:	461d      	mov	r5, r3
 800a7fe:	b096      	sub	sp, #88	; 0x58
 800a800:	da08      	bge.n	800a814 <__swhatbuf_r+0x24>
 800a802:	2200      	movs	r2, #0
 800a804:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a808:	602a      	str	r2, [r5, #0]
 800a80a:	061a      	lsls	r2, r3, #24
 800a80c:	d410      	bmi.n	800a830 <__swhatbuf_r+0x40>
 800a80e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a812:	e00e      	b.n	800a832 <__swhatbuf_r+0x42>
 800a814:	466a      	mov	r2, sp
 800a816:	f000 f915 	bl	800aa44 <_fstat_r>
 800a81a:	2800      	cmp	r0, #0
 800a81c:	dbf1      	blt.n	800a802 <__swhatbuf_r+0x12>
 800a81e:	9a01      	ldr	r2, [sp, #4]
 800a820:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a824:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a828:	425a      	negs	r2, r3
 800a82a:	415a      	adcs	r2, r3
 800a82c:	602a      	str	r2, [r5, #0]
 800a82e:	e7ee      	b.n	800a80e <__swhatbuf_r+0x1e>
 800a830:	2340      	movs	r3, #64	; 0x40
 800a832:	2000      	movs	r0, #0
 800a834:	6023      	str	r3, [r4, #0]
 800a836:	b016      	add	sp, #88	; 0x58
 800a838:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a83c <__smakebuf_r>:
 800a83c:	898b      	ldrh	r3, [r1, #12]
 800a83e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a840:	079d      	lsls	r5, r3, #30
 800a842:	4606      	mov	r6, r0
 800a844:	460c      	mov	r4, r1
 800a846:	d507      	bpl.n	800a858 <__smakebuf_r+0x1c>
 800a848:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a84c:	6023      	str	r3, [r4, #0]
 800a84e:	6123      	str	r3, [r4, #16]
 800a850:	2301      	movs	r3, #1
 800a852:	6163      	str	r3, [r4, #20]
 800a854:	b002      	add	sp, #8
 800a856:	bd70      	pop	{r4, r5, r6, pc}
 800a858:	466a      	mov	r2, sp
 800a85a:	ab01      	add	r3, sp, #4
 800a85c:	f7ff ffc8 	bl	800a7f0 <__swhatbuf_r>
 800a860:	9900      	ldr	r1, [sp, #0]
 800a862:	4605      	mov	r5, r0
 800a864:	4630      	mov	r0, r6
 800a866:	f7ff f9a7 	bl	8009bb8 <_malloc_r>
 800a86a:	b948      	cbnz	r0, 800a880 <__smakebuf_r+0x44>
 800a86c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a870:	059a      	lsls	r2, r3, #22
 800a872:	d4ef      	bmi.n	800a854 <__smakebuf_r+0x18>
 800a874:	f023 0303 	bic.w	r3, r3, #3
 800a878:	f043 0302 	orr.w	r3, r3, #2
 800a87c:	81a3      	strh	r3, [r4, #12]
 800a87e:	e7e3      	b.n	800a848 <__smakebuf_r+0xc>
 800a880:	4b0d      	ldr	r3, [pc, #52]	; (800a8b8 <__smakebuf_r+0x7c>)
 800a882:	62b3      	str	r3, [r6, #40]	; 0x28
 800a884:	89a3      	ldrh	r3, [r4, #12]
 800a886:	6020      	str	r0, [r4, #0]
 800a888:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a88c:	81a3      	strh	r3, [r4, #12]
 800a88e:	9b00      	ldr	r3, [sp, #0]
 800a890:	6120      	str	r0, [r4, #16]
 800a892:	6163      	str	r3, [r4, #20]
 800a894:	9b01      	ldr	r3, [sp, #4]
 800a896:	b15b      	cbz	r3, 800a8b0 <__smakebuf_r+0x74>
 800a898:	4630      	mov	r0, r6
 800a89a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a89e:	f000 f8e3 	bl	800aa68 <_isatty_r>
 800a8a2:	b128      	cbz	r0, 800a8b0 <__smakebuf_r+0x74>
 800a8a4:	89a3      	ldrh	r3, [r4, #12]
 800a8a6:	f023 0303 	bic.w	r3, r3, #3
 800a8aa:	f043 0301 	orr.w	r3, r3, #1
 800a8ae:	81a3      	strh	r3, [r4, #12]
 800a8b0:	89a0      	ldrh	r0, [r4, #12]
 800a8b2:	4305      	orrs	r5, r0
 800a8b4:	81a5      	strh	r5, [r4, #12]
 800a8b6:	e7cd      	b.n	800a854 <__smakebuf_r+0x18>
 800a8b8:	0800a649 	.word	0x0800a649

0800a8bc <memchr>:
 800a8bc:	4603      	mov	r3, r0
 800a8be:	b510      	push	{r4, lr}
 800a8c0:	b2c9      	uxtb	r1, r1
 800a8c2:	4402      	add	r2, r0
 800a8c4:	4293      	cmp	r3, r2
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	d101      	bne.n	800a8ce <memchr+0x12>
 800a8ca:	2000      	movs	r0, #0
 800a8cc:	e003      	b.n	800a8d6 <memchr+0x1a>
 800a8ce:	7804      	ldrb	r4, [r0, #0]
 800a8d0:	3301      	adds	r3, #1
 800a8d2:	428c      	cmp	r4, r1
 800a8d4:	d1f6      	bne.n	800a8c4 <memchr+0x8>
 800a8d6:	bd10      	pop	{r4, pc}

0800a8d8 <__malloc_lock>:
 800a8d8:	4801      	ldr	r0, [pc, #4]	; (800a8e0 <__malloc_lock+0x8>)
 800a8da:	f7ff bf87 	b.w	800a7ec <__retarget_lock_acquire_recursive>
 800a8de:	bf00      	nop
 800a8e0:	20005e8c 	.word	0x20005e8c

0800a8e4 <__malloc_unlock>:
 800a8e4:	4801      	ldr	r0, [pc, #4]	; (800a8ec <__malloc_unlock+0x8>)
 800a8e6:	f7ff bf82 	b.w	800a7ee <__retarget_lock_release_recursive>
 800a8ea:	bf00      	nop
 800a8ec:	20005e8c 	.word	0x20005e8c

0800a8f0 <_raise_r>:
 800a8f0:	291f      	cmp	r1, #31
 800a8f2:	b538      	push	{r3, r4, r5, lr}
 800a8f4:	4604      	mov	r4, r0
 800a8f6:	460d      	mov	r5, r1
 800a8f8:	d904      	bls.n	800a904 <_raise_r+0x14>
 800a8fa:	2316      	movs	r3, #22
 800a8fc:	6003      	str	r3, [r0, #0]
 800a8fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a902:	bd38      	pop	{r3, r4, r5, pc}
 800a904:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a906:	b112      	cbz	r2, 800a90e <_raise_r+0x1e>
 800a908:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a90c:	b94b      	cbnz	r3, 800a922 <_raise_r+0x32>
 800a90e:	4620      	mov	r0, r4
 800a910:	f000 f830 	bl	800a974 <_getpid_r>
 800a914:	462a      	mov	r2, r5
 800a916:	4601      	mov	r1, r0
 800a918:	4620      	mov	r0, r4
 800a91a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a91e:	f000 b817 	b.w	800a950 <_kill_r>
 800a922:	2b01      	cmp	r3, #1
 800a924:	d00a      	beq.n	800a93c <_raise_r+0x4c>
 800a926:	1c59      	adds	r1, r3, #1
 800a928:	d103      	bne.n	800a932 <_raise_r+0x42>
 800a92a:	2316      	movs	r3, #22
 800a92c:	6003      	str	r3, [r0, #0]
 800a92e:	2001      	movs	r0, #1
 800a930:	e7e7      	b.n	800a902 <_raise_r+0x12>
 800a932:	2400      	movs	r4, #0
 800a934:	4628      	mov	r0, r5
 800a936:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a93a:	4798      	blx	r3
 800a93c:	2000      	movs	r0, #0
 800a93e:	e7e0      	b.n	800a902 <_raise_r+0x12>

0800a940 <raise>:
 800a940:	4b02      	ldr	r3, [pc, #8]	; (800a94c <raise+0xc>)
 800a942:	4601      	mov	r1, r0
 800a944:	6818      	ldr	r0, [r3, #0]
 800a946:	f7ff bfd3 	b.w	800a8f0 <_raise_r>
 800a94a:	bf00      	nop
 800a94c:	2000002c 	.word	0x2000002c

0800a950 <_kill_r>:
 800a950:	b538      	push	{r3, r4, r5, lr}
 800a952:	2300      	movs	r3, #0
 800a954:	4d06      	ldr	r5, [pc, #24]	; (800a970 <_kill_r+0x20>)
 800a956:	4604      	mov	r4, r0
 800a958:	4608      	mov	r0, r1
 800a95a:	4611      	mov	r1, r2
 800a95c:	602b      	str	r3, [r5, #0]
 800a95e:	f7f8 f878 	bl	8002a52 <_kill>
 800a962:	1c43      	adds	r3, r0, #1
 800a964:	d102      	bne.n	800a96c <_kill_r+0x1c>
 800a966:	682b      	ldr	r3, [r5, #0]
 800a968:	b103      	cbz	r3, 800a96c <_kill_r+0x1c>
 800a96a:	6023      	str	r3, [r4, #0]
 800a96c:	bd38      	pop	{r3, r4, r5, pc}
 800a96e:	bf00      	nop
 800a970:	20005e90 	.word	0x20005e90

0800a974 <_getpid_r>:
 800a974:	f7f8 b866 	b.w	8002a44 <_getpid>

0800a978 <__sread>:
 800a978:	b510      	push	{r4, lr}
 800a97a:	460c      	mov	r4, r1
 800a97c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a980:	f000 f894 	bl	800aaac <_read_r>
 800a984:	2800      	cmp	r0, #0
 800a986:	bfab      	itete	ge
 800a988:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a98a:	89a3      	ldrhlt	r3, [r4, #12]
 800a98c:	181b      	addge	r3, r3, r0
 800a98e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a992:	bfac      	ite	ge
 800a994:	6563      	strge	r3, [r4, #84]	; 0x54
 800a996:	81a3      	strhlt	r3, [r4, #12]
 800a998:	bd10      	pop	{r4, pc}

0800a99a <__swrite>:
 800a99a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a99e:	461f      	mov	r7, r3
 800a9a0:	898b      	ldrh	r3, [r1, #12]
 800a9a2:	4605      	mov	r5, r0
 800a9a4:	05db      	lsls	r3, r3, #23
 800a9a6:	460c      	mov	r4, r1
 800a9a8:	4616      	mov	r6, r2
 800a9aa:	d505      	bpl.n	800a9b8 <__swrite+0x1e>
 800a9ac:	2302      	movs	r3, #2
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9b4:	f000 f868 	bl	800aa88 <_lseek_r>
 800a9b8:	89a3      	ldrh	r3, [r4, #12]
 800a9ba:	4632      	mov	r2, r6
 800a9bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a9c0:	81a3      	strh	r3, [r4, #12]
 800a9c2:	4628      	mov	r0, r5
 800a9c4:	463b      	mov	r3, r7
 800a9c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9ce:	f000 b817 	b.w	800aa00 <_write_r>

0800a9d2 <__sseek>:
 800a9d2:	b510      	push	{r4, lr}
 800a9d4:	460c      	mov	r4, r1
 800a9d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9da:	f000 f855 	bl	800aa88 <_lseek_r>
 800a9de:	1c43      	adds	r3, r0, #1
 800a9e0:	89a3      	ldrh	r3, [r4, #12]
 800a9e2:	bf15      	itete	ne
 800a9e4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a9e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a9ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a9ee:	81a3      	strheq	r3, [r4, #12]
 800a9f0:	bf18      	it	ne
 800a9f2:	81a3      	strhne	r3, [r4, #12]
 800a9f4:	bd10      	pop	{r4, pc}

0800a9f6 <__sclose>:
 800a9f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9fa:	f000 b813 	b.w	800aa24 <_close_r>
	...

0800aa00 <_write_r>:
 800aa00:	b538      	push	{r3, r4, r5, lr}
 800aa02:	4604      	mov	r4, r0
 800aa04:	4608      	mov	r0, r1
 800aa06:	4611      	mov	r1, r2
 800aa08:	2200      	movs	r2, #0
 800aa0a:	4d05      	ldr	r5, [pc, #20]	; (800aa20 <_write_r+0x20>)
 800aa0c:	602a      	str	r2, [r5, #0]
 800aa0e:	461a      	mov	r2, r3
 800aa10:	f7f8 f856 	bl	8002ac0 <_write>
 800aa14:	1c43      	adds	r3, r0, #1
 800aa16:	d102      	bne.n	800aa1e <_write_r+0x1e>
 800aa18:	682b      	ldr	r3, [r5, #0]
 800aa1a:	b103      	cbz	r3, 800aa1e <_write_r+0x1e>
 800aa1c:	6023      	str	r3, [r4, #0]
 800aa1e:	bd38      	pop	{r3, r4, r5, pc}
 800aa20:	20005e90 	.word	0x20005e90

0800aa24 <_close_r>:
 800aa24:	b538      	push	{r3, r4, r5, lr}
 800aa26:	2300      	movs	r3, #0
 800aa28:	4d05      	ldr	r5, [pc, #20]	; (800aa40 <_close_r+0x1c>)
 800aa2a:	4604      	mov	r4, r0
 800aa2c:	4608      	mov	r0, r1
 800aa2e:	602b      	str	r3, [r5, #0]
 800aa30:	f7f8 f862 	bl	8002af8 <_close>
 800aa34:	1c43      	adds	r3, r0, #1
 800aa36:	d102      	bne.n	800aa3e <_close_r+0x1a>
 800aa38:	682b      	ldr	r3, [r5, #0]
 800aa3a:	b103      	cbz	r3, 800aa3e <_close_r+0x1a>
 800aa3c:	6023      	str	r3, [r4, #0]
 800aa3e:	bd38      	pop	{r3, r4, r5, pc}
 800aa40:	20005e90 	.word	0x20005e90

0800aa44 <_fstat_r>:
 800aa44:	b538      	push	{r3, r4, r5, lr}
 800aa46:	2300      	movs	r3, #0
 800aa48:	4d06      	ldr	r5, [pc, #24]	; (800aa64 <_fstat_r+0x20>)
 800aa4a:	4604      	mov	r4, r0
 800aa4c:	4608      	mov	r0, r1
 800aa4e:	4611      	mov	r1, r2
 800aa50:	602b      	str	r3, [r5, #0]
 800aa52:	f7f8 f85c 	bl	8002b0e <_fstat>
 800aa56:	1c43      	adds	r3, r0, #1
 800aa58:	d102      	bne.n	800aa60 <_fstat_r+0x1c>
 800aa5a:	682b      	ldr	r3, [r5, #0]
 800aa5c:	b103      	cbz	r3, 800aa60 <_fstat_r+0x1c>
 800aa5e:	6023      	str	r3, [r4, #0]
 800aa60:	bd38      	pop	{r3, r4, r5, pc}
 800aa62:	bf00      	nop
 800aa64:	20005e90 	.word	0x20005e90

0800aa68 <_isatty_r>:
 800aa68:	b538      	push	{r3, r4, r5, lr}
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	4d05      	ldr	r5, [pc, #20]	; (800aa84 <_isatty_r+0x1c>)
 800aa6e:	4604      	mov	r4, r0
 800aa70:	4608      	mov	r0, r1
 800aa72:	602b      	str	r3, [r5, #0]
 800aa74:	f7f8 f85a 	bl	8002b2c <_isatty>
 800aa78:	1c43      	adds	r3, r0, #1
 800aa7a:	d102      	bne.n	800aa82 <_isatty_r+0x1a>
 800aa7c:	682b      	ldr	r3, [r5, #0]
 800aa7e:	b103      	cbz	r3, 800aa82 <_isatty_r+0x1a>
 800aa80:	6023      	str	r3, [r4, #0]
 800aa82:	bd38      	pop	{r3, r4, r5, pc}
 800aa84:	20005e90 	.word	0x20005e90

0800aa88 <_lseek_r>:
 800aa88:	b538      	push	{r3, r4, r5, lr}
 800aa8a:	4604      	mov	r4, r0
 800aa8c:	4608      	mov	r0, r1
 800aa8e:	4611      	mov	r1, r2
 800aa90:	2200      	movs	r2, #0
 800aa92:	4d05      	ldr	r5, [pc, #20]	; (800aaa8 <_lseek_r+0x20>)
 800aa94:	602a      	str	r2, [r5, #0]
 800aa96:	461a      	mov	r2, r3
 800aa98:	f7f8 f852 	bl	8002b40 <_lseek>
 800aa9c:	1c43      	adds	r3, r0, #1
 800aa9e:	d102      	bne.n	800aaa6 <_lseek_r+0x1e>
 800aaa0:	682b      	ldr	r3, [r5, #0]
 800aaa2:	b103      	cbz	r3, 800aaa6 <_lseek_r+0x1e>
 800aaa4:	6023      	str	r3, [r4, #0]
 800aaa6:	bd38      	pop	{r3, r4, r5, pc}
 800aaa8:	20005e90 	.word	0x20005e90

0800aaac <_read_r>:
 800aaac:	b538      	push	{r3, r4, r5, lr}
 800aaae:	4604      	mov	r4, r0
 800aab0:	4608      	mov	r0, r1
 800aab2:	4611      	mov	r1, r2
 800aab4:	2200      	movs	r2, #0
 800aab6:	4d05      	ldr	r5, [pc, #20]	; (800aacc <_read_r+0x20>)
 800aab8:	602a      	str	r2, [r5, #0]
 800aaba:	461a      	mov	r2, r3
 800aabc:	f7f7 ffe3 	bl	8002a86 <_read>
 800aac0:	1c43      	adds	r3, r0, #1
 800aac2:	d102      	bne.n	800aaca <_read_r+0x1e>
 800aac4:	682b      	ldr	r3, [r5, #0]
 800aac6:	b103      	cbz	r3, 800aaca <_read_r+0x1e>
 800aac8:	6023      	str	r3, [r4, #0]
 800aaca:	bd38      	pop	{r3, r4, r5, pc}
 800aacc:	20005e90 	.word	0x20005e90

0800aad0 <_init>:
 800aad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aad2:	bf00      	nop
 800aad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aad6:	bc08      	pop	{r3}
 800aad8:	469e      	mov	lr, r3
 800aada:	4770      	bx	lr

0800aadc <_fini>:
 800aadc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aade:	bf00      	nop
 800aae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aae2:	bc08      	pop	{r3}
 800aae4:	469e      	mov	lr, r3
 800aae6:	4770      	bx	lr
