// Seed: 3091714497
module module_0 (
    output wand id_0,
    output tri0 id_1,
    input wand id_2,
    output wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri id_9,
    output wire id_10,
    input uwire id_11
);
  logic id_13;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd67,
    parameter id_3 = 32'd47,
    parameter id_6 = 32'd53
) (
    input wire _id_0,
    output wor id_1,
    input supply0 id_2,
    output supply1 _id_3,
    input tri1 id_4,
    output wire id_5,
    input wire _id_6,
    output wand id_7,
    output uwire id_8
);
  assign id_1 = 1;
  wor id_10;
  ;
  bit [(  {  -1  ,  -1  ,  -1 'b0 +  1  ,  -  -1  ,  -1 'b0 ,  -1  -  id_0  }  ) : 1 'b0]
      id_11 = ~1;
  tri id_12;
  logic [id_3 : id_6  -  id_0] id_13;
  always begin : LABEL_0
    id_11 <= 1;
  end
  assign id_12 = 1;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_2,
      id_8,
      id_2,
      id_1,
      id_4,
      id_2,
      id_4,
      id_4,
      id_7,
      id_2
  );
  logic id_14 = id_11, id_15;
endmodule
