#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Sep 21 15:19:40 2016
# Process ID: 7757
# Current directory: /home/sabertazimi/Work/Source/dld/wm_components/wm_components.runs/impl_1
# Command line: vivado -log selector.vdi -applog -messageDb vivado.pb -mode batch -source selector.tcl -notrace
# Log file: /home/sabertazimi/Work/Source/dld/wm_components/wm_components.runs/impl_1/selector.vdi
# Journal file: /home/sabertazimi/Work/Source/dld/wm_components/wm_components.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source selector.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/weight_selector.xdc]
WARNING: [Vivado 12-584] No ports matched 'weight[0]'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/weight_selector.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/weight_selector.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'weight[0]'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/weight_selector.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/weight_selector.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'weight[1]'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/weight_selector.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/weight_selector.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'weight[1]'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/weight_selector.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/weight_selector.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'weight[2]'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/weight_selector.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/weight_selector.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'weight[2]'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/weight_selector.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/weight_selector.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/weight_selector.xdc]
Parsing XDC File [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc]
WARNING: [Vivado 12-507] No nets matched 'max_water_level_IBUF'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'max_water_level'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'max_water_level'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'inwater_flag_IBUF'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inwater_flag'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inwater_flag'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'outwater_flag_IBUF'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'outwater_flag'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'outwater_flag'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'water_level[0]'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'water_level[0]'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'water_level[1]'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'water_level[1]'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'water_level[2]'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'water_level[2]'. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sabertazimi/Work/Source/dld/wm_components/wm_components.srcs/constrs_1/new/water_let.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1291.953 ; gain = 36.016 ; free physical = 2592 ; free virtual = 12761
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: ea8d2fcd

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ea8d2fcd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1676.383 ; gain = 0.000 ; free physical = 2240 ; free virtual = 12424

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: ea8d2fcd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1676.383 ; gain = 0.000 ; free physical = 2240 ; free virtual = 12425

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 19 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 9750945f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1676.383 ; gain = 0.000 ; free physical = 2240 ; free virtual = 12425

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1676.383 ; gain = 0.000 ; free physical = 2240 ; free virtual = 12425
Ending Logic Optimization Task | Checksum: 9750945f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1676.383 ; gain = 0.000 ; free physical = 2240 ; free virtual = 12425

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9750945f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1676.383 ; gain = 0.000 ; free physical = 2240 ; free virtual = 12425
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1676.383 ; gain = 420.445 ; free physical = 2240 ; free virtual = 12425
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1708.398 ; gain = 0.000 ; free physical = 2239 ; free virtual = 12425
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sabertazimi/Work/Source/dld/wm_components/wm_components.runs/impl_1/selector_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1708.398 ; gain = 0.000 ; free physical = 2233 ; free virtual = 12421
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1708.398 ; gain = 0.000 ; free physical = 2233 ; free virtual = 12421

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 34d08dec

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1708.398 ; gain = 0.000 ; free physical = 2232 ; free virtual = 12421

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 34d08dec

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1708.398 ; gain = 0.000 ; free physical = 2232 ; free virtual = 12421
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 34d08dec

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1723.398 ; gain = 15.000 ; free physical = 2227 ; free virtual = 12421
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 34d08dec

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1723.398 ; gain = 15.000 ; free physical = 2227 ; free virtual = 12421

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 34d08dec

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1723.398 ; gain = 15.000 ; free physical = 2227 ; free virtual = 12421

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: dd51ba12

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1723.398 ; gain = 15.000 ; free physical = 2227 ; free virtual = 12421
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: dd51ba12

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1723.398 ; gain = 15.000 ; free physical = 2227 ; free virtual = 12421
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1149bac31

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1723.398 ; gain = 15.000 ; free physical = 2227 ; free virtual = 12421

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 180263cf2

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1723.398 ; gain = 15.000 ; free physical = 2226 ; free virtual = 12421
Phase 1.2.1 Place Init Design | Checksum: 188934160

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1723.398 ; gain = 15.000 ; free physical = 2226 ; free virtual = 12421
Phase 1.2 Build Placer Netlist Model | Checksum: 188934160

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1723.398 ; gain = 15.000 ; free physical = 2226 ; free virtual = 12421

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 188934160

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1723.398 ; gain = 15.000 ; free physical = 2226 ; free virtual = 12421
Phase 1 Placer Initialization | Checksum: 188934160

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1723.398 ; gain = 15.000 ; free physical = 2226 ; free virtual = 12421

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e45bf74c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1747.410 ; gain = 39.012 ; free physical = 2215 ; free virtual = 12412

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e45bf74c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1747.410 ; gain = 39.012 ; free physical = 2215 ; free virtual = 12412

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11657694e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1747.410 ; gain = 39.012 ; free physical = 2215 ; free virtual = 12412

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12bb6b83e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1747.410 ; gain = 39.012 ; free physical = 2215 ; free virtual = 12412

Phase 3.4 Small Shape Detail Placement
Phase 3.4 Small Shape Detail Placement | Checksum: ed703137

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1747.410 ; gain = 39.012 ; free physical = 2210 ; free virtual = 12408

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: ed703137

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1747.410 ; gain = 39.012 ; free physical = 2210 ; free virtual = 12408

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: ed703137

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1747.410 ; gain = 39.012 ; free physical = 2210 ; free virtual = 12408
Phase 3 Detail Placement | Checksum: ed703137

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1747.410 ; gain = 39.012 ; free physical = 2210 ; free virtual = 12408

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: ed703137

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1747.410 ; gain = 39.012 ; free physical = 2210 ; free virtual = 12408

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: ed703137

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1747.410 ; gain = 39.012 ; free physical = 2209 ; free virtual = 12408

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: ed703137

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1747.410 ; gain = 39.012 ; free physical = 2209 ; free virtual = 12408

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: ed703137

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1747.410 ; gain = 39.012 ; free physical = 2209 ; free virtual = 12408

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 125d4f710

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1747.410 ; gain = 39.012 ; free physical = 2209 ; free virtual = 12408
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 125d4f710

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1747.410 ; gain = 39.012 ; free physical = 2209 ; free virtual = 12408
Ending Placer Task | Checksum: c876e785

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1747.410 ; gain = 39.012 ; free physical = 2209 ; free virtual = 12408
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1747.410 ; gain = 0.000 ; free physical = 2208 ; free virtual = 12408
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1747.410 ; gain = 0.000 ; free physical = 2206 ; free virtual = 12405
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1747.410 ; gain = 0.000 ; free physical = 2205 ; free virtual = 12404
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1747.410 ; gain = 0.000 ; free physical = 2205 ; free virtual = 12404
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 58c82f8d ConstDB: 0 ShapeSum: 6faeb7f8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1491162ed

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1839.074 ; gain = 91.664 ; free physical = 2052 ; free virtual = 12259

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1491162ed

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1853.074 ; gain = 105.664 ; free physical = 2033 ; free virtual = 12241

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1491162ed

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1853.074 ; gain = 105.664 ; free physical = 2033 ; free virtual = 12241
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 14465f198

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1874.340 ; gain = 126.930 ; free physical = 2004 ; free virtual = 12218

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 4f5e4b30

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1874.340 ; gain = 126.930 ; free physical = 2004 ; free virtual = 12217

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: bdb5ef30

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1874.340 ; gain = 126.930 ; free physical = 2004 ; free virtual = 12217
Phase 4 Rip-up And Reroute | Checksum: bdb5ef30

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1874.340 ; gain = 126.930 ; free physical = 2004 ; free virtual = 12217

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: bdb5ef30

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1874.340 ; gain = 126.930 ; free physical = 2004 ; free virtual = 12217

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: bdb5ef30

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1874.340 ; gain = 126.930 ; free physical = 2004 ; free virtual = 12217
Phase 6 Post Hold Fix | Checksum: bdb5ef30

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1874.340 ; gain = 126.930 ; free physical = 2004 ; free virtual = 12217

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00169735 %
  Global Horizontal Routing Utilization  = 0.0110827 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 4.5045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.
Phase 7 Route finalize | Checksum: bdb5ef30

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1874.340 ; gain = 126.930 ; free physical = 2003 ; free virtual = 12217

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bdb5ef30

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1874.340 ; gain = 126.930 ; free physical = 2003 ; free virtual = 12217

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d9f0c701

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1874.340 ; gain = 126.930 ; free physical = 2003 ; free virtual = 12217
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1874.340 ; gain = 126.930 ; free physical = 2003 ; free virtual = 12217

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1874.496 ; gain = 127.086 ; free physical = 2001 ; free virtual = 12216
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1874.496 ; gain = 0.000 ; free physical = 2001 ; free virtual = 12216
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sabertazimi/Work/Source/dld/wm_components/wm_components.runs/impl_1/selector_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Sep 21 15:20:32 2016...
