# compile verilog/system verilog design source files
verilog xil_defaultlib  "fourBitAddSubSim_time_impl.v"
verilog xil_defaultlib  "../../../../project_5_P2.srcs/sim_1/new/5bitAddSubSim.v"

# Do not sort compile order
nosort
