0.7
v2020.2.2
Feb  9 2021
05:21:23
/home/hs/Desktop/git/benes_network_algorithm/rtl_code/network_module/network_module.sv,1695627318,systemVerilog,,/home/hs/Desktop/git/benes_network_algorithm/rtl_code/network_module/stage_module.sv,,network_module,,uvm,,,,,,
/home/hs/Desktop/git/benes_network_algorithm/rtl_code/network_module/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
/home/hs/Desktop/git/benes_network_algorithm/rtl_code/network_module/stage_module.sv,1695629100,systemVerilog,,/home/hs/Desktop/git/benes_network_algorithm/rtl_code/network_module/switch_module.sv,,stage_module,,uvm,,,,,,
/home/hs/Desktop/git/benes_network_algorithm/rtl_code/network_module/switch_module.sv,1695575120,systemVerilog,,/home/hs/Desktop/git/benes_network_algorithm/rtl_code/network_module/tb_network.sv,,switch_module,,uvm,,,,,,
/home/hs/Desktop/git/benes_network_algorithm/rtl_code/network_module/tb_network.sv,1695638984,systemVerilog,,,,tb_network,,uvm,,,,,,
