5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (rassign2.vcd) 2 -o (rassign2.cdd) 2 -v (rassign2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 rassign2.v 9 26 1 
2 1 11 11 11 8000b 1 0 21004 0 0 1 16 0 0
2 2 11 11 11 40004 0 1 1410 0 0 1 1 a
2 3 11 11 11 4000b 1 48 16 1 2
2 4 13 13 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 11 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 3 7 0 0 3
4 4 1 0 0 4
3 1 main.u$0 "main.u$0" 0 rassign2.v 13 15 1 
2 5 14 14 14 a000d 1 0 21008 0 0 1 16 1 0
2 6 14 14 14 60008 0 0 1010 0 0 64 20 1 1.0
2 7 14 14 14 50008 0 2c 9028 6 0 1 18 0 1 0 0 0 0
2 8 14 14 14 5000d 1 56 1010 5 7 1 18 0 1 0 0 0 0
2 9 14 14 14 10001 0 1 1410 0 0 1 1 a
2 10 14 14 14 1000d 2 55 12 8 9
4 10 11 0 0 10
3 1 main.u$1 "main.u$1" 0 rassign2.v 17 24 1 
