$date
	Sun Oct 23 01:27:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#861580
b10011 !
1"
#861582
b10011 &
b10011 %
1$
#861583
0"
#861586
b111010 &
b111010 %
#861590
b11101 &
b11101 %
#861594
b1011000 &
b1011000 %
#861598
b101100 &
b101100 %
#861602
b10110 &
b10110 %
#861606
b1011 &
b1011 %
#861610
b100010 &
b100010 %
#861614
b10001 &
b10001 %
#861618
b110100 &
b110100 %
#861622
b11010 &
b11010 %
#861626
b1101 &
b1101 %
#861630
b101000 &
b101000 %
#861634
b10100 &
b10100 %
#861638
b1010 &
b1010 %
#861642
b101 &
b101 %
#861646
b10000 &
b10000 %
#861650
b1000 &
b1000 %
#861654
b100 &
b100 %
#861658
b10 &
b10 %
#861662
b1 &
1#
b1 %
#861666
b0 &
b0 %
0#
0$
#1926030
b10101 &
b10101 %
1$
b10101 !
1"
#1926031
0"
#1926034
b1000000 &
b1000000 %
#1926038
b100000 &
b100000 %
#1926042
b10000 &
b10000 %
#1926046
b1000 &
b1000 %
#1926050
b100 &
b100 %
#1926054
b10 &
b10 %
#1926058
b1 &
b1 %
1#
#1926062
b0 &
0#
b0 %
0$
#2921746
b110 &
b110 %
1$
b110 !
1"
#2921747
0"
#2921750
b11 &
b11 %
#2921754
b1010 &
b1010 %
#2921758
b101 &
b101 %
#2921762
b10000 &
b10000 %
#2921766
b1000 &
b1000 %
#2921770
b100 &
b100 %
#2921774
b10 &
b10 %
#2921778
b1 &
b1 %
1#
#2921782
b0 &
0#
b0 %
0$
#4500012
