Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb 11 08:56:32 2026
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_stopwatch_watch_control_sets_placed.rpt
| Design       : top_stopwatch_watch
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |             181 |           57 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              88 |           37 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|             Clock Signal             |                           Enable Signal                          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                       |                                                                  |                  |                2 |              2 |         1.00 |
|  U_FND_CNTL/U_CLK_DIV/CLK            |                                                                  | reset_IBUF       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                       | U_WATCH_DATAPATH/min_counter/E[0]                                | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                       | U_UART_TOP/U_UART_RX/b_tick_cnt_next                             | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                       | U_STOPWATCH_DATAPATH/sec_counter/E[0]                            | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                       | U_WATCH_DATAPATH/msec_counter/E[0]                               | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                       | U_STOPWATCH_DATAPATH/msec_counter/E[0]                           | reset_IBUF       |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG                       | U_STOPWATCH_DATAPATH/sec_counter/FSM_onehot_current_st_reg[1][0] | reset_IBUF       |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG                       | U_CONTROL_UNIT/FSM_onehot_current_st[5]_i_1_n_0                  | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                       | U_CONTROL_UNIT/E[0]                                              | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                       | U_WATCH_DATAPATH/U_TICK/E[0]                                     | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                       | U_CONTROL_UNIT/FSM_onehot_current_st_reg[1]_0[0]                 | reset_IBUF       |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                       | U_UART_TOP/U_UART_RX/buf_next                                    | reset_IBUF       |                2 |              8 |         4.00 |
|  U_BD_CLEAR/clk_100khz_reg_reg_n_0   |                                                                  | reset_IBUF       |                1 |              8 |         8.00 |
|  U_BD_MIN_UP/clk_100khz_reg_reg_n_0  |                                                                  | reset_IBUF       |                3 |              8 |         2.67 |
|  U_BD_RUNSTOP/clk_100khz_reg_reg_n_0 |                                                                  | reset_IBUF       |                1 |              8 |         8.00 |
|  U_BD_SEC_UP/clk_100khz_reg_reg_n_0  |                                                                  | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                       | U_CONTROL_UNIT/Q[1]                                              | reset_IBUF       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                       |                                                                  | reset_IBUF       |               47 |            146 |         3.11 |
+--------------------------------------+------------------------------------------------------------------+------------------+------------------+----------------+--------------+


