// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dst_0,
        dst_0_ap_vld,
        dst_15,
        dst_15_ap_vld,
        dst_14,
        dst_14_ap_vld,
        dst_13,
        dst_13_ap_vld,
        dst_12,
        dst_12_ap_vld,
        dst_11,
        dst_11_ap_vld,
        dst_10,
        dst_10_ap_vld,
        dst_9,
        dst_9_ap_vld,
        dst_8,
        dst_8_ap_vld,
        dst_7,
        dst_7_ap_vld,
        dst_6,
        dst_6_ap_vld,
        dst_5,
        dst_5_ap_vld,
        dst_4,
        dst_4_ap_vld,
        dst_3,
        dst_3_ap_vld,
        dst_2,
        dst_2_ap_vld,
        dst_1,
        dst_1_ap_vld,
        src_0_val,
        src_1_val,
        src_2_val,
        src_3_val,
        src_4_val,
        src_5_val,
        src_6_val,
        src_7_val,
        src_8_val,
        src_9_val,
        src_10_val,
        src_11_val,
        src_12_val,
        src_13_val,
        src_14_val,
        src_15_val,
        conv3_i12_i_i,
        sh_prom_i9_i_i,
        sh_prom_i_i_i,
        empty_41,
        oMin,
        oMax,
        empty_42,
        cutoff,
        empty_43,
        empty_44,
        empty
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] dst_0;
output   dst_0_ap_vld;
output  [31:0] dst_15;
output   dst_15_ap_vld;
output  [31:0] dst_14;
output   dst_14_ap_vld;
output  [31:0] dst_13;
output   dst_13_ap_vld;
output  [31:0] dst_12;
output   dst_12_ap_vld;
output  [31:0] dst_11;
output   dst_11_ap_vld;
output  [31:0] dst_10;
output   dst_10_ap_vld;
output  [31:0] dst_9;
output   dst_9_ap_vld;
output  [31:0] dst_8;
output   dst_8_ap_vld;
output  [31:0] dst_7;
output   dst_7_ap_vld;
output  [31:0] dst_6;
output   dst_6_ap_vld;
output  [31:0] dst_5;
output   dst_5_ap_vld;
output  [31:0] dst_4;
output   dst_4_ap_vld;
output  [31:0] dst_3;
output   dst_3_ap_vld;
output  [31:0] dst_2;
output   dst_2_ap_vld;
output  [31:0] dst_1;
output   dst_1_ap_vld;
input  [31:0] src_0_val;
input  [31:0] src_1_val;
input  [31:0] src_2_val;
input  [31:0] src_3_val;
input  [31:0] src_4_val;
input  [31:0] src_5_val;
input  [31:0] src_6_val;
input  [31:0] src_7_val;
input  [31:0] src_8_val;
input  [31:0] src_9_val;
input  [31:0] src_10_val;
input  [31:0] src_11_val;
input  [31:0] src_12_val;
input  [31:0] src_13_val;
input  [31:0] src_14_val;
input  [31:0] src_15_val;
input  [31:0] conv3_i12_i_i;
input  [31:0] sh_prom_i9_i_i;
input  [31:0] sh_prom_i_i_i;
input  [0:0] empty_41;
input  [31:0] oMin;
input  [31:0] oMax;
input  [27:0] empty_42;
input  [31:0] cutoff;
input  [28:0] empty_43;
input  [29:0] empty_44;
input  [30:0] empty;

reg ap_idle;
reg dst_0_ap_vld;
reg dst_15_ap_vld;
reg dst_14_ap_vld;
reg dst_13_ap_vld;
reg dst_12_ap_vld;
reg dst_11_ap_vld;
reg dst_10_ap_vld;
reg dst_9_ap_vld;
reg dst_8_ap_vld;
reg dst_7_ap_vld;
reg dst_6_ap_vld;
reg dst_5_ap_vld;
reg dst_4_ap_vld;
reg dst_3_ap_vld;
reg dst_2_ap_vld;
reg dst_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln47_fu_890_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [3:0] p_ZL8idct8_16_0_address0;
wire   [6:0] p_ZL8idct8_16_0_q0;
wire   [3:0] p_ZL8idct8_16_1_address0;
wire   [7:0] p_ZL8idct8_16_1_q0;
wire   [3:0] p_ZL8idct8_16_2_address0;
wire   [7:0] p_ZL8idct8_16_2_q0;
wire   [3:0] p_ZL8idct8_16_3_address0;
wire   [7:0] p_ZL8idct8_16_3_q0;
wire   [3:0] p_ZL8idct8_16_4_address0;
wire   [7:0] p_ZL8idct8_16_4_q0;
wire   [3:0] p_ZL8idct8_16_5_address0;
wire   [7:0] p_ZL8idct8_16_5_q0;
wire   [3:0] p_ZL8idct8_16_6_address0;
wire   [7:0] p_ZL8idct8_16_6_q0;
wire   [3:0] p_ZL8idct8_16_7_address0;
wire   [7:0] p_ZL8idct8_16_7_q0;
wire   [3:0] p_ZL8idct8_16_8_address0;
wire   [7:0] p_ZL8idct8_16_8_q0;
wire   [3:0] p_ZL8idct8_16_9_address0;
wire   [7:0] p_ZL8idct8_16_9_q0;
wire   [3:0] p_ZL8idct8_16_10_address0;
wire   [7:0] p_ZL8idct8_16_10_q0;
wire   [3:0] p_ZL8idct8_16_11_address0;
wire   [7:0] p_ZL8idct8_16_11_q0;
wire   [3:0] p_ZL8idct8_16_12_address0;
wire   [7:0] p_ZL8idct8_16_12_q0;
wire   [3:0] p_ZL8idct8_16_13_address0;
wire   [7:0] p_ZL8idct8_16_13_q0;
wire   [3:0] p_ZL8idct8_16_14_address0;
wire   [7:0] p_ZL8idct8_16_14_q0;
wire   [3:0] p_ZL8idct8_16_15_address0;
wire   [7:0] p_ZL8idct8_16_15_q0;
wire    ap_block_pp0_stage0_11001;
wire   [32:0] sh_prom_i_i_i_cast_fu_768_p1;
reg   [32:0] sh_prom_i_i_i_cast_reg_1518;
wire   [32:0] sh_prom_i9_i_i_cast_fu_772_p1;
reg   [32:0] sh_prom_i9_i_i_cast_reg_1523;
wire  signed [32:0] conv3_i12_i_i_cast_fu_776_p1;
reg  signed [32:0] conv3_i12_i_i_cast_reg_1528;
wire   [0:0] icmp101_fu_780_p2;
reg   [0:0] icmp101_reg_1533;
wire   [0:0] cmp_i_i_14_fu_786_p2;
reg   [0:0] cmp_i_i_14_reg_1538;
wire   [0:0] cmp_i_i_13_fu_792_p2;
reg   [0:0] cmp_i_i_13_reg_1543;
wire   [0:0] cmp_i_i_12_fu_798_p2;
reg   [0:0] cmp_i_i_12_reg_1548;
wire   [0:0] cmp_i_i_11_fu_804_p2;
reg   [0:0] cmp_i_i_11_reg_1553;
wire   [0:0] cmp_i_i_10_fu_810_p2;
reg   [0:0] cmp_i_i_10_reg_1558;
wire   [0:0] cmp_i_i_9_fu_816_p2;
reg   [0:0] cmp_i_i_9_reg_1563;
wire   [0:0] cmp_i_i_8_fu_822_p2;
reg   [0:0] cmp_i_i_8_reg_1568;
wire   [0:0] icmp98_fu_828_p2;
reg   [0:0] icmp98_reg_1573;
wire   [0:0] cmp_i_i_6_fu_834_p2;
reg   [0:0] cmp_i_i_6_reg_1578;
wire   [0:0] cmp_i_i_5_fu_840_p2;
reg   [0:0] cmp_i_i_5_reg_1583;
wire   [0:0] cmp_i_i_4_fu_846_p2;
reg   [0:0] cmp_i_i_4_reg_1588;
wire   [0:0] icmp95_fu_852_p2;
reg   [0:0] icmp95_reg_1593;
wire   [0:0] cmp_i_i_2_fu_858_p2;
reg   [0:0] cmp_i_i_2_reg_1598;
wire   [0:0] icmp_fu_864_p2;
reg   [0:0] icmp_reg_1603;
wire   [0:0] cmp_i_i_fu_870_p2;
reg   [0:0] cmp_i_i_reg_1608;
wire   [63:0] zext_ln47_fu_896_p1;
reg   [63:0] zext_ln47_reg_1617;
reg   [63:0] zext_ln47_reg_1617_pp0_iter1_reg;
reg   [63:0] zext_ln47_reg_1617_pp0_iter2_reg;
reg   [63:0] zext_ln47_reg_1617_pp0_iter3_reg;
reg   [63:0] zext_ln47_reg_1617_pp0_iter4_reg;
wire   [3:0] trunc_ln47_fu_902_p1;
reg   [3:0] trunc_ln47_reg_1635;
reg   [3:0] trunc_ln47_reg_1635_pp0_iter1_reg;
reg   [3:0] trunc_ln47_reg_1635_pp0_iter2_reg;
reg   [3:0] trunc_ln47_reg_1635_pp0_iter3_reg;
reg   [3:0] trunc_ln47_reg_1635_pp0_iter4_reg;
reg   [3:0] trunc_ln47_reg_1635_pp0_iter5_reg;
reg   [3:0] trunc_ln47_reg_1635_pp0_iter6_reg;
reg   [3:0] trunc_ln47_reg_1635_pp0_iter7_reg;
reg   [3:0] trunc_ln47_reg_1635_pp0_iter8_reg;
reg   [3:0] trunc_ln47_reg_1635_pp0_iter9_reg;
reg   [3:0] trunc_ln47_reg_1635_pp0_iter10_reg;
reg   [3:0] trunc_ln47_reg_1635_pp0_iter11_reg;
reg   [3:0] trunc_ln47_reg_1635_pp0_iter12_reg;
reg   [3:0] trunc_ln47_reg_1635_pp0_iter13_reg;
wire   [31:0] zext_ln57_fu_919_p1;
wire  signed [31:0] sext_ln57_fu_930_p1;
wire  signed [31:0] sext_ln57_1_fu_949_p1;
wire  signed [31:0] sext_ln57_2_fu_960_p1;
wire   [31:0] sum_81_fu_988_p3;
reg   [31:0] sum_81_reg_1688;
wire  signed [31:0] sext_ln57_3_fu_995_p1;
wire   [31:0] sum_83_fu_1019_p3;
reg   [31:0] sum_83_reg_1710;
wire   [31:0] sum_84_fu_1025_p2;
reg   [31:0] sum_84_reg_1715;
wire  signed [31:0] sext_ln57_4_fu_1031_p1;
wire  signed [31:0] sext_ln57_5_fu_1042_p1;
wire   [31:0] sum_87_fu_1068_p3;
reg   [31:0] sum_87_reg_1737;
wire  signed [31:0] sext_ln57_6_fu_1075_p1;
wire   [31:0] sum_89_fu_1123_p3;
reg   [31:0] sum_89_reg_1789;
wire   [31:0] sum_90_fu_1129_p2;
reg   [31:0] sum_90_reg_1794;
wire  signed [31:0] sext_ln57_7_fu_1135_p1;
wire  signed [31:0] sext_ln57_8_fu_1146_p1;
reg   [7:0] p_ZL8idct8_16_10_load_reg_1811;
reg   [7:0] p_ZL8idct8_16_11_load_reg_1816;
reg   [7:0] p_ZL8idct8_16_11_load_reg_1816_pp0_iter7_reg;
reg   [7:0] p_ZL8idct8_16_12_load_reg_1821;
reg   [7:0] p_ZL8idct8_16_12_load_reg_1821_pp0_iter7_reg;
reg   [7:0] p_ZL8idct8_16_13_load_reg_1826;
reg   [7:0] p_ZL8idct8_16_13_load_reg_1826_pp0_iter7_reg;
reg   [7:0] p_ZL8idct8_16_13_load_reg_1826_pp0_iter8_reg;
reg   [7:0] p_ZL8idct8_16_14_load_reg_1831;
reg   [7:0] p_ZL8idct8_16_14_load_reg_1831_pp0_iter7_reg;
reg   [7:0] p_ZL8idct8_16_14_load_reg_1831_pp0_iter8_reg;
reg   [7:0] p_ZL8idct8_16_14_load_reg_1831_pp0_iter9_reg;
reg   [7:0] p_ZL8idct8_16_15_load_reg_1836;
reg   [7:0] p_ZL8idct8_16_15_load_reg_1836_pp0_iter7_reg;
reg   [7:0] p_ZL8idct8_16_15_load_reg_1836_pp0_iter8_reg;
reg   [7:0] p_ZL8idct8_16_15_load_reg_1836_pp0_iter9_reg;
wire   [31:0] sum_93_fu_1168_p3;
reg   [31:0] sum_93_reg_1841;
wire  signed [31:0] sext_ln57_9_fu_1175_p1;
wire   [31:0] sum_95_fu_1190_p3;
reg   [31:0] sum_95_reg_1853;
wire   [31:0] sum_96_fu_1196_p2;
reg   [31:0] sum_96_reg_1858;
wire  signed [31:0] sext_ln57_10_fu_1202_p1;
wire  signed [31:0] sext_ln57_11_fu_1212_p1;
wire   [31:0] sum_99_fu_1233_p3;
reg   [31:0] sum_99_reg_1875;
wire  signed [31:0] sext_ln57_12_fu_1240_p1;
wire   [31:0] sum_101_fu_1255_p3;
reg   [31:0] sum_101_reg_1887;
wire   [31:0] sum_102_fu_1261_p2;
reg   [31:0] sum_102_reg_1892;
wire  signed [31:0] sext_ln57_13_fu_1267_p1;
wire  signed [31:0] sext_ln57_14_fu_1277_p1;
wire   [31:0] sum_105_fu_1298_p3;
reg   [31:0] sum_105_reg_1909;
wire   [31:0] sum_107_fu_1310_p3;
reg   [31:0] sum_107_reg_1915;
wire   [31:0] sum_108_fu_1316_p2;
reg   [31:0] sum_108_reg_1920;
wire   [31:0] scaled_fu_1354_p3;
reg   [31:0] scaled_reg_1925;
wire    ap_block_pp0_stage0;
reg   [4:0] j_fu_218;
wire   [4:0] add_ln47_fu_884_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_j_3;
wire   [31:0] select_ln8_fu_1375_p3;
wire    ap_block_pp0_stage0_01001;
reg    p_ZL8idct8_16_0_ce0_local;
reg    p_ZL8idct8_16_1_ce0_local;
reg    p_ZL8idct8_16_2_ce0_local;
reg    p_ZL8idct8_16_3_ce0_local;
reg    p_ZL8idct8_16_4_ce0_local;
reg    p_ZL8idct8_16_5_ce0_local;
reg    p_ZL8idct8_16_6_ce0_local;
reg    p_ZL8idct8_16_7_ce0_local;
reg    p_ZL8idct8_16_8_ce0_local;
reg    p_ZL8idct8_16_9_ce0_local;
reg    p_ZL8idct8_16_10_ce0_local;
reg    p_ZL8idct8_16_11_ce0_local;
reg    p_ZL8idct8_16_12_ce0_local;
reg    p_ZL8idct8_16_13_ce0_local;
reg    p_ZL8idct8_16_14_ce0_local;
reg    p_ZL8idct8_16_15_ce0_local;
reg   [6:0] grp_fu_704_p0;
reg  signed [31:0] grp_fu_704_p1;
reg  signed [7:0] grp_fu_708_p0;
reg  signed [31:0] grp_fu_708_p1;
reg  signed [7:0] grp_fu_712_p0;
reg  signed [31:0] grp_fu_712_p1;
reg  signed [7:0] grp_fu_716_p0;
reg  signed [31:0] grp_fu_716_p1;
reg  signed [7:0] grp_fu_720_p0;
reg  signed [31:0] grp_fu_720_p1;
reg  signed [7:0] grp_fu_724_p0;
reg  signed [31:0] grp_fu_724_p1;
reg  signed [7:0] grp_fu_728_p0;
reg  signed [31:0] grp_fu_728_p1;
reg  signed [7:0] grp_fu_732_p0;
reg  signed [31:0] grp_fu_732_p1;
reg  signed [7:0] grp_fu_736_p0;
reg  signed [31:0] grp_fu_736_p1;
reg  signed [7:0] grp_fu_740_p0;
reg  signed [31:0] grp_fu_740_p1;
reg  signed [7:0] grp_fu_744_p0;
reg  signed [31:0] grp_fu_744_p1;
reg  signed [7:0] grp_fu_748_p0;
reg  signed [31:0] grp_fu_748_p1;
reg  signed [7:0] grp_fu_752_p0;
reg  signed [31:0] grp_fu_752_p1;
reg  signed [7:0] grp_fu_756_p0;
reg  signed [31:0] grp_fu_756_p1;
reg  signed [7:0] grp_fu_760_p0;
reg  signed [31:0] grp_fu_760_p1;
reg  signed [7:0] grp_fu_764_p0;
reg  signed [31:0] grp_fu_764_p1;
reg   [31:0] grp_fu_704_p2;
reg   [31:0] grp_fu_708_p2;
wire   [31:0] sum_79_fu_975_p3;
wire   [31:0] sum_80_fu_982_p2;
reg   [31:0] grp_fu_712_p2;
wire   [31:0] sum_82_fu_1014_p2;
reg   [31:0] grp_fu_716_p2;
reg   [31:0] grp_fu_720_p2;
wire   [31:0] sum_85_fu_1057_p3;
wire   [31:0] sum_86_fu_1062_p2;
reg   [31:0] grp_fu_724_p2;
wire   [31:0] sum_88_fu_1118_p2;
reg   [31:0] grp_fu_728_p2;
reg   [31:0] grp_fu_732_p2;
wire   [31:0] sum_91_fu_1157_p3;
wire   [31:0] sum_92_fu_1162_p2;
reg   [31:0] grp_fu_736_p2;
wire   [31:0] sum_94_fu_1185_p2;
reg   [31:0] grp_fu_740_p2;
reg   [31:0] grp_fu_744_p2;
wire   [31:0] sum_97_fu_1222_p3;
wire   [31:0] sum_98_fu_1227_p2;
reg   [31:0] grp_fu_748_p2;
wire   [31:0] sum_100_fu_1250_p2;
reg   [31:0] grp_fu_752_p2;
reg   [31:0] grp_fu_756_p2;
wire   [31:0] sum_103_fu_1287_p3;
wire   [31:0] sum_104_fu_1292_p2;
reg   [31:0] grp_fu_760_p2;
wire   [31:0] sum_106_fu_1305_p2;
reg   [31:0] grp_fu_764_p2;
wire   [31:0] sum_109_fu_1322_p3;
wire  signed [32:0] sext_ln61_fu_1327_p1;
wire   [32:0] add_ln61_fu_1331_p2;
wire   [32:0] shl_ln61_fu_1336_p2;
wire   [32:0] ashr_ln61_fu_1341_p2;
wire   [31:0] trunc_ln61_fu_1346_p1;
wire   [31:0] trunc_ln61_1_fu_1350_p1;
wire   [0:0] icmp_ln9_fu_1365_p2;
wire   [0:0] icmp_ln8_fu_1361_p2;
wire   [31:0] select_ln9_fu_1369_p3;
reg    grp_fu_704_ce;
wire   [31:0] pre_grp_fu_704_p2;
reg   [31:0] pre_grp_fu_704_p2_reg;
reg    grp_fu_708_ce;
wire   [31:0] pre_grp_fu_708_p2;
reg   [31:0] pre_grp_fu_708_p2_reg;
reg    grp_fu_712_ce;
wire   [31:0] pre_grp_fu_712_p2;
reg   [31:0] pre_grp_fu_712_p2_reg;
reg    grp_fu_716_ce;
wire   [31:0] pre_grp_fu_716_p2;
reg   [31:0] pre_grp_fu_716_p2_reg;
reg    grp_fu_720_ce;
wire   [31:0] pre_grp_fu_720_p2;
reg   [31:0] pre_grp_fu_720_p2_reg;
reg    grp_fu_724_ce;
wire   [31:0] pre_grp_fu_724_p2;
reg   [31:0] pre_grp_fu_724_p2_reg;
reg    grp_fu_728_ce;
wire   [31:0] pre_grp_fu_728_p2;
reg   [31:0] pre_grp_fu_728_p2_reg;
reg    grp_fu_732_ce;
wire   [31:0] pre_grp_fu_732_p2;
reg   [31:0] pre_grp_fu_732_p2_reg;
reg    grp_fu_736_ce;
wire   [31:0] pre_grp_fu_736_p2;
reg   [31:0] pre_grp_fu_736_p2_reg;
reg    grp_fu_740_ce;
wire   [31:0] pre_grp_fu_740_p2;
reg   [31:0] pre_grp_fu_740_p2_reg;
reg    grp_fu_744_ce;
wire   [31:0] pre_grp_fu_744_p2;
reg   [31:0] pre_grp_fu_744_p2_reg;
reg    grp_fu_748_ce;
wire   [31:0] pre_grp_fu_748_p2;
reg   [31:0] pre_grp_fu_748_p2_reg;
reg    grp_fu_752_ce;
wire   [31:0] pre_grp_fu_752_p2;
reg   [31:0] pre_grp_fu_752_p2_reg;
reg    grp_fu_756_ce;
wire   [31:0] pre_grp_fu_756_p2;
reg   [31:0] pre_grp_fu_756_p2_reg;
reg    grp_fu_760_ce;
wire   [31:0] pre_grp_fu_760_p2;
reg   [31:0] pre_grp_fu_760_p2_reg;
reg    grp_fu_764_ce;
wire   [31:0] pre_grp_fu_764_p2;
reg   [31:0] pre_grp_fu_764_p2_reg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 j_fu_218 = 5'd0;
#0 ap_done_reg = 1'b0;
end

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_0_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_0_address0),
    .ce0(p_ZL8idct8_16_0_ce0_local),
    .q0(p_ZL8idct8_16_0_q0)
);

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_1_address0),
    .ce0(p_ZL8idct8_16_1_ce0_local),
    .q0(p_ZL8idct8_16_1_q0)
);

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_2_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_2_address0),
    .ce0(p_ZL8idct8_16_2_ce0_local),
    .q0(p_ZL8idct8_16_2_q0)
);

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_3_address0),
    .ce0(p_ZL8idct8_16_3_ce0_local),
    .q0(p_ZL8idct8_16_3_q0)
);

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_4_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_4_address0),
    .ce0(p_ZL8idct8_16_4_ce0_local),
    .q0(p_ZL8idct8_16_4_q0)
);

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_5_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_5_address0),
    .ce0(p_ZL8idct8_16_5_ce0_local),
    .q0(p_ZL8idct8_16_5_q0)
);

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_6_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_6_address0),
    .ce0(p_ZL8idct8_16_6_ce0_local),
    .q0(p_ZL8idct8_16_6_q0)
);

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_7_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_7_address0),
    .ce0(p_ZL8idct8_16_7_ce0_local),
    .q0(p_ZL8idct8_16_7_q0)
);

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_8_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_8_address0),
    .ce0(p_ZL8idct8_16_8_ce0_local),
    .q0(p_ZL8idct8_16_8_q0)
);

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_9_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_9_address0),
    .ce0(p_ZL8idct8_16_9_ce0_local),
    .q0(p_ZL8idct8_16_9_q0)
);

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_10_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_10_address0),
    .ce0(p_ZL8idct8_16_10_ce0_local),
    .q0(p_ZL8idct8_16_10_q0)
);

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_11_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_11_address0),
    .ce0(p_ZL8idct8_16_11_ce0_local),
    .q0(p_ZL8idct8_16_11_q0)
);

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_12_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_12_address0),
    .ce0(p_ZL8idct8_16_12_ce0_local),
    .q0(p_ZL8idct8_16_12_q0)
);

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_13_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_13_address0),
    .ce0(p_ZL8idct8_16_13_ce0_local),
    .q0(p_ZL8idct8_16_13_q0)
);

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_14_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_14_address0),
    .ce0(p_ZL8idct8_16_14_ce0_local),
    .q0(p_ZL8idct8_16_14_q0)
);

IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_15_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL8idct8_16_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_16_15_address0),
    .ce0(p_ZL8idct8_16_15_ce0_local),
    .q0(p_ZL8idct8_16_15_q0)
);

IDCT8_mul_7ns_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_7ns_32s_32_2_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_704_p0),
    .din1(grp_fu_704_p1),
    .ce(grp_fu_704_ce),
    .dout(pre_grp_fu_704_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_708_p0),
    .din1(grp_fu_708_p1),
    .ce(grp_fu_708_ce),
    .dout(pre_grp_fu_708_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_712_p0),
    .din1(grp_fu_712_p1),
    .ce(grp_fu_712_ce),
    .dout(pre_grp_fu_712_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_716_p0),
    .din1(grp_fu_716_p1),
    .ce(grp_fu_716_ce),
    .dout(pre_grp_fu_716_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_720_p0),
    .din1(grp_fu_720_p1),
    .ce(grp_fu_720_ce),
    .dout(pre_grp_fu_720_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_724_p0),
    .din1(grp_fu_724_p1),
    .ce(grp_fu_724_ce),
    .dout(pre_grp_fu_724_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_728_p0),
    .din1(grp_fu_728_p1),
    .ce(grp_fu_728_ce),
    .dout(pre_grp_fu_728_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_732_p0),
    .din1(grp_fu_732_p1),
    .ce(grp_fu_732_ce),
    .dout(pre_grp_fu_732_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_736_p0),
    .din1(grp_fu_736_p1),
    .ce(grp_fu_736_ce),
    .dout(pre_grp_fu_736_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_740_p0),
    .din1(grp_fu_740_p1),
    .ce(grp_fu_740_ce),
    .dout(pre_grp_fu_740_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_744_p0),
    .din1(grp_fu_744_p1),
    .ce(grp_fu_744_ce),
    .dout(pre_grp_fu_744_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_748_p0),
    .din1(grp_fu_748_p1),
    .ce(grp_fu_748_ce),
    .dout(pre_grp_fu_748_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_752_p0),
    .din1(grp_fu_752_p1),
    .ce(grp_fu_752_ce),
    .dout(pre_grp_fu_752_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_756_p0),
    .din1(grp_fu_756_p1),
    .ce(grp_fu_756_ce),
    .dout(pre_grp_fu_756_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_760_p0),
    .din1(grp_fu_760_p1),
    .ce(grp_fu_760_ce),
    .dout(pre_grp_fu_760_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_764_p0),
    .din1(grp_fu_764_p1),
    .ce(grp_fu_764_ce),
    .dout(pre_grp_fu_764_p2)
);

IDCT8_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_704_ce <= 1'b1;
    end else begin
        grp_fu_704_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_708_ce <= 1'b1;
    end else begin
        grp_fu_708_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_712_ce <= 1'b1;
    end else begin
        grp_fu_712_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_716_ce <= 1'b1;
    end else begin
        grp_fu_716_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_720_ce <= 1'b1;
    end else begin
        grp_fu_720_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_724_ce <= 1'b1;
    end else begin
        grp_fu_724_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_728_ce <= 1'b1;
    end else begin
        grp_fu_728_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_732_ce <= 1'b1;
    end else begin
        grp_fu_732_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_736_ce <= 1'b1;
    end else begin
        grp_fu_736_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_740_ce <= 1'b1;
    end else begin
        grp_fu_740_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_744_ce <= 1'b1;
    end else begin
        grp_fu_744_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_748_ce <= 1'b1;
    end else begin
        grp_fu_748_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_752_ce <= 1'b1;
    end else begin
        grp_fu_752_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_756_ce <= 1'b1;
    end else begin
        grp_fu_756_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_760_ce <= 1'b1;
    end else begin
        grp_fu_760_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_764_ce <= 1'b1;
    end else begin
        grp_fu_764_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln47_fu_890_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_218 <= add_ln47_fu_884_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_218 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        p_ZL8idct8_16_10_load_reg_1811 <= p_ZL8idct8_16_10_q0;
        p_ZL8idct8_16_11_load_reg_1816 <= p_ZL8idct8_16_11_q0;
        p_ZL8idct8_16_11_load_reg_1816_pp0_iter7_reg <= p_ZL8idct8_16_11_load_reg_1816;
        p_ZL8idct8_16_12_load_reg_1821 <= p_ZL8idct8_16_12_q0;
        p_ZL8idct8_16_12_load_reg_1821_pp0_iter7_reg <= p_ZL8idct8_16_12_load_reg_1821;
        p_ZL8idct8_16_13_load_reg_1826 <= p_ZL8idct8_16_13_q0;
        p_ZL8idct8_16_13_load_reg_1826_pp0_iter7_reg <= p_ZL8idct8_16_13_load_reg_1826;
        p_ZL8idct8_16_13_load_reg_1826_pp0_iter8_reg <= p_ZL8idct8_16_13_load_reg_1826_pp0_iter7_reg;
        p_ZL8idct8_16_14_load_reg_1831 <= p_ZL8idct8_16_14_q0;
        p_ZL8idct8_16_14_load_reg_1831_pp0_iter7_reg <= p_ZL8idct8_16_14_load_reg_1831;
        p_ZL8idct8_16_14_load_reg_1831_pp0_iter8_reg <= p_ZL8idct8_16_14_load_reg_1831_pp0_iter7_reg;
        p_ZL8idct8_16_14_load_reg_1831_pp0_iter9_reg <= p_ZL8idct8_16_14_load_reg_1831_pp0_iter8_reg;
        p_ZL8idct8_16_15_load_reg_1836 <= p_ZL8idct8_16_15_q0;
        p_ZL8idct8_16_15_load_reg_1836_pp0_iter7_reg <= p_ZL8idct8_16_15_load_reg_1836;
        p_ZL8idct8_16_15_load_reg_1836_pp0_iter8_reg <= p_ZL8idct8_16_15_load_reg_1836_pp0_iter7_reg;
        p_ZL8idct8_16_15_load_reg_1836_pp0_iter9_reg <= p_ZL8idct8_16_15_load_reg_1836_pp0_iter8_reg;
        scaled_reg_1925 <= scaled_fu_1354_p3;
        sum_101_reg_1887 <= sum_101_fu_1255_p3;
        sum_102_reg_1892 <= sum_102_fu_1261_p2;
        sum_105_reg_1909 <= sum_105_fu_1298_p3;
        sum_107_reg_1915 <= sum_107_fu_1310_p3;
        sum_108_reg_1920 <= sum_108_fu_1316_p2;
        sum_81_reg_1688 <= sum_81_fu_988_p3;
        sum_83_reg_1710 <= sum_83_fu_1019_p3;
        sum_84_reg_1715 <= sum_84_fu_1025_p2;
        sum_87_reg_1737 <= sum_87_fu_1068_p3;
        sum_89_reg_1789 <= sum_89_fu_1123_p3;
        sum_90_reg_1794 <= sum_90_fu_1129_p2;
        sum_93_reg_1841 <= sum_93_fu_1168_p3;
        sum_95_reg_1853 <= sum_95_fu_1190_p3;
        sum_96_reg_1858 <= sum_96_fu_1196_p2;
        sum_99_reg_1875 <= sum_99_fu_1233_p3;
        trunc_ln47_reg_1635_pp0_iter10_reg <= trunc_ln47_reg_1635_pp0_iter9_reg;
        trunc_ln47_reg_1635_pp0_iter11_reg <= trunc_ln47_reg_1635_pp0_iter10_reg;
        trunc_ln47_reg_1635_pp0_iter12_reg <= trunc_ln47_reg_1635_pp0_iter11_reg;
        trunc_ln47_reg_1635_pp0_iter13_reg <= trunc_ln47_reg_1635_pp0_iter12_reg;
        trunc_ln47_reg_1635_pp0_iter2_reg <= trunc_ln47_reg_1635_pp0_iter1_reg;
        trunc_ln47_reg_1635_pp0_iter3_reg <= trunc_ln47_reg_1635_pp0_iter2_reg;
        trunc_ln47_reg_1635_pp0_iter4_reg <= trunc_ln47_reg_1635_pp0_iter3_reg;
        trunc_ln47_reg_1635_pp0_iter5_reg <= trunc_ln47_reg_1635_pp0_iter4_reg;
        trunc_ln47_reg_1635_pp0_iter6_reg <= trunc_ln47_reg_1635_pp0_iter5_reg;
        trunc_ln47_reg_1635_pp0_iter7_reg <= trunc_ln47_reg_1635_pp0_iter6_reg;
        trunc_ln47_reg_1635_pp0_iter8_reg <= trunc_ln47_reg_1635_pp0_iter7_reg;
        trunc_ln47_reg_1635_pp0_iter9_reg <= trunc_ln47_reg_1635_pp0_iter8_reg;
        zext_ln47_reg_1617_pp0_iter2_reg[4 : 0] <= zext_ln47_reg_1617_pp0_iter1_reg[4 : 0];
        zext_ln47_reg_1617_pp0_iter3_reg[4 : 0] <= zext_ln47_reg_1617_pp0_iter2_reg[4 : 0];
        zext_ln47_reg_1617_pp0_iter4_reg[4 : 0] <= zext_ln47_reg_1617_pp0_iter3_reg[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp_i_i_10_reg_1558 <= cmp_i_i_10_fu_810_p2;
        cmp_i_i_11_reg_1553 <= cmp_i_i_11_fu_804_p2;
        cmp_i_i_12_reg_1548 <= cmp_i_i_12_fu_798_p2;
        cmp_i_i_13_reg_1543 <= cmp_i_i_13_fu_792_p2;
        cmp_i_i_14_reg_1538 <= cmp_i_i_14_fu_786_p2;
        cmp_i_i_2_reg_1598 <= cmp_i_i_2_fu_858_p2;
        cmp_i_i_4_reg_1588 <= cmp_i_i_4_fu_846_p2;
        cmp_i_i_5_reg_1583 <= cmp_i_i_5_fu_840_p2;
        cmp_i_i_6_reg_1578 <= cmp_i_i_6_fu_834_p2;
        cmp_i_i_8_reg_1568 <= cmp_i_i_8_fu_822_p2;
        cmp_i_i_9_reg_1563 <= cmp_i_i_9_fu_816_p2;
        cmp_i_i_reg_1608 <= cmp_i_i_fu_870_p2;
        conv3_i12_i_i_cast_reg_1528 <= conv3_i12_i_i_cast_fu_776_p1;
        icmp101_reg_1533 <= icmp101_fu_780_p2;
        icmp95_reg_1593 <= icmp95_fu_852_p2;
        icmp98_reg_1573 <= icmp98_fu_828_p2;
        icmp_reg_1603 <= icmp_fu_864_p2;
        sh_prom_i9_i_i_cast_reg_1523[31 : 0] <= sh_prom_i9_i_i_cast_fu_772_p1[31 : 0];
        sh_prom_i_i_i_cast_reg_1518[31 : 0] <= sh_prom_i_i_i_cast_fu_768_p1[31 : 0];
        trunc_ln47_reg_1635 <= trunc_ln47_fu_902_p1;
        trunc_ln47_reg_1635_pp0_iter1_reg <= trunc_ln47_reg_1635;
        zext_ln47_reg_1617[4 : 0] <= zext_ln47_fu_896_p1[4 : 0];
        zext_ln47_reg_1617_pp0_iter1_reg[4 : 0] <= zext_ln47_reg_1617[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_704_p0 <= zext_ln57_fu_919_p1;
        grp_fu_704_p1 <= src_0_val;
        grp_fu_708_p0 <= sext_ln57_fu_930_p1;
        grp_fu_708_p1 <= src_1_val;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_712_p0 <= sext_ln57_1_fu_949_p1;
        grp_fu_712_p1 <= src_2_val;
        grp_fu_716_p0 <= sext_ln57_2_fu_960_p1;
        grp_fu_716_p1 <= src_3_val;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_720_p0 <= sext_ln57_3_fu_995_p1;
        grp_fu_720_p1 <= src_4_val;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_724_p0 <= sext_ln57_4_fu_1031_p1;
        grp_fu_724_p1 <= src_5_val;
        grp_fu_728_p0 <= sext_ln57_5_fu_1042_p1;
        grp_fu_728_p1 <= src_6_val;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_732_p0 <= sext_ln57_6_fu_1075_p1;
        grp_fu_732_p1 <= src_7_val;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_736_p0 <= sext_ln57_7_fu_1135_p1;
        grp_fu_736_p1 <= src_8_val;
        grp_fu_740_p0 <= sext_ln57_8_fu_1146_p1;
        grp_fu_740_p1 <= src_9_val;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_744_p0 <= sext_ln57_9_fu_1175_p1;
        grp_fu_744_p1 <= src_10_val;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_748_p0 <= sext_ln57_10_fu_1202_p1;
        grp_fu_748_p1 <= src_11_val;
        grp_fu_752_p0 <= sext_ln57_11_fu_1212_p1;
        grp_fu_752_p1 <= src_12_val;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_756_p0 <= sext_ln57_12_fu_1240_p1;
        grp_fu_756_p1 <= src_13_val;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grp_fu_760_p0 <= sext_ln57_13_fu_1267_p1;
        grp_fu_760_p1 <= src_14_val;
        grp_fu_764_p0 <= sext_ln57_14_fu_1277_p1;
        grp_fu_764_p1 <= src_15_val;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_704_ce == 1'b1)) begin
        pre_grp_fu_704_p2_reg <= pre_grp_fu_704_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_708_ce == 1'b1)) begin
        pre_grp_fu_708_p2_reg <= pre_grp_fu_708_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_712_ce == 1'b1)) begin
        pre_grp_fu_712_p2_reg <= pre_grp_fu_712_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_716_ce == 1'b1)) begin
        pre_grp_fu_716_p2_reg <= pre_grp_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_720_ce == 1'b1)) begin
        pre_grp_fu_720_p2_reg <= pre_grp_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_724_ce == 1'b1)) begin
        pre_grp_fu_724_p2_reg <= pre_grp_fu_724_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_728_ce == 1'b1)) begin
        pre_grp_fu_728_p2_reg <= pre_grp_fu_728_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_732_ce == 1'b1)) begin
        pre_grp_fu_732_p2_reg <= pre_grp_fu_732_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_736_ce == 1'b1)) begin
        pre_grp_fu_736_p2_reg <= pre_grp_fu_736_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_740_ce == 1'b1)) begin
        pre_grp_fu_740_p2_reg <= pre_grp_fu_740_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_744_ce == 1'b1)) begin
        pre_grp_fu_744_p2_reg <= pre_grp_fu_744_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_748_ce == 1'b1)) begin
        pre_grp_fu_748_p2_reg <= pre_grp_fu_748_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_752_ce == 1'b1)) begin
        pre_grp_fu_752_p2_reg <= pre_grp_fu_752_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_756_ce == 1'b1)) begin
        pre_grp_fu_756_p2_reg <= pre_grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_760_ce == 1'b1)) begin
        pre_grp_fu_760_p2_reg <= pre_grp_fu_760_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_764_ce == 1'b1)) begin
        pre_grp_fu_764_p2_reg <= pre_grp_fu_764_p2;
    end
end

always @ (*) begin
    if (((icmp_ln47_fu_890_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_3 = 5'd0;
    end else begin
        ap_sig_allocacmp_j_3 = j_fu_218;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd0) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_0_ap_vld = 1'b1;
    end else begin
        dst_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd10) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_10_ap_vld = 1'b1;
    end else begin
        dst_10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd11) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_11_ap_vld = 1'b1;
    end else begin
        dst_11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd12) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_12_ap_vld = 1'b1;
    end else begin
        dst_12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd13) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_13_ap_vld = 1'b1;
    end else begin
        dst_13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd14) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_14_ap_vld = 1'b1;
    end else begin
        dst_14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd15) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_15_ap_vld = 1'b1;
    end else begin
        dst_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd1) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_1_ap_vld = 1'b1;
    end else begin
        dst_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd2) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_2_ap_vld = 1'b1;
    end else begin
        dst_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd3) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_3_ap_vld = 1'b1;
    end else begin
        dst_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd4) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_4_ap_vld = 1'b1;
    end else begin
        dst_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd5) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_5_ap_vld = 1'b1;
    end else begin
        dst_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd6) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_6_ap_vld = 1'b1;
    end else begin
        dst_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd7) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_7_ap_vld = 1'b1;
    end else begin
        dst_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd8) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_8_ap_vld = 1'b1;
    end else begin
        dst_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1635_pp0_iter13_reg == 4'd9) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_9_ap_vld = 1'b1;
    end else begin
        dst_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fu_704_ce == 1'b1)) begin
        grp_fu_704_p2 = pre_grp_fu_704_p2;
    end else begin
        grp_fu_704_p2 = pre_grp_fu_704_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_708_ce == 1'b1)) begin
        grp_fu_708_p2 = pre_grp_fu_708_p2;
    end else begin
        grp_fu_708_p2 = pre_grp_fu_708_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_712_ce == 1'b1)) begin
        grp_fu_712_p2 = pre_grp_fu_712_p2;
    end else begin
        grp_fu_712_p2 = pre_grp_fu_712_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_716_ce == 1'b1)) begin
        grp_fu_716_p2 = pre_grp_fu_716_p2;
    end else begin
        grp_fu_716_p2 = pre_grp_fu_716_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_720_ce == 1'b1)) begin
        grp_fu_720_p2 = pre_grp_fu_720_p2;
    end else begin
        grp_fu_720_p2 = pre_grp_fu_720_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_724_ce == 1'b1)) begin
        grp_fu_724_p2 = pre_grp_fu_724_p2;
    end else begin
        grp_fu_724_p2 = pre_grp_fu_724_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_728_ce == 1'b1)) begin
        grp_fu_728_p2 = pre_grp_fu_728_p2;
    end else begin
        grp_fu_728_p2 = pre_grp_fu_728_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_732_ce == 1'b1)) begin
        grp_fu_732_p2 = pre_grp_fu_732_p2;
    end else begin
        grp_fu_732_p2 = pre_grp_fu_732_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_736_ce == 1'b1)) begin
        grp_fu_736_p2 = pre_grp_fu_736_p2;
    end else begin
        grp_fu_736_p2 = pre_grp_fu_736_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_740_ce == 1'b1)) begin
        grp_fu_740_p2 = pre_grp_fu_740_p2;
    end else begin
        grp_fu_740_p2 = pre_grp_fu_740_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_744_ce == 1'b1)) begin
        grp_fu_744_p2 = pre_grp_fu_744_p2;
    end else begin
        grp_fu_744_p2 = pre_grp_fu_744_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_748_ce == 1'b1)) begin
        grp_fu_748_p2 = pre_grp_fu_748_p2;
    end else begin
        grp_fu_748_p2 = pre_grp_fu_748_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_752_ce == 1'b1)) begin
        grp_fu_752_p2 = pre_grp_fu_752_p2;
    end else begin
        grp_fu_752_p2 = pre_grp_fu_752_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_756_ce == 1'b1)) begin
        grp_fu_756_p2 = pre_grp_fu_756_p2;
    end else begin
        grp_fu_756_p2 = pre_grp_fu_756_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_760_ce == 1'b1)) begin
        grp_fu_760_p2 = pre_grp_fu_760_p2;
    end else begin
        grp_fu_760_p2 = pre_grp_fu_760_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_764_ce == 1'b1)) begin
        grp_fu_764_p2 = pre_grp_fu_764_p2;
    end else begin
        grp_fu_764_p2 = pre_grp_fu_764_p2_reg;
    end
end

always @ (*) begin
    if (((icmp_ln47_fu_890_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i_fu_870_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8idct8_16_0_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i_10_reg_1558 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idct8_16_10_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i_11_reg_1553 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idct8_16_11_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i_12_reg_1548 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idct8_16_12_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i_13_reg_1543 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idct8_16_13_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i_14_reg_1538 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idct8_16_14_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp101_reg_1533 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idct8_16_15_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_fu_890_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_fu_864_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8idct8_16_1_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i_2_reg_1598 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8idct8_16_2_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp95_reg_1593 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8idct8_16_3_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i_4_reg_1588 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8idct8_16_4_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i_5_reg_1583 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8idct8_16_5_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i_6_reg_1578 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8idct8_16_6_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp98_reg_1573 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZL8idct8_16_7_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i_8_reg_1568 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idct8_16_8_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i_9_reg_1563 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idct8_16_9_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_16_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln47_fu_884_p2 = (ap_sig_allocacmp_j_3 + 5'd1);

assign add_ln61_fu_1331_p2 = ($signed(sext_ln61_fu_1327_p1) + $signed(conv3_i12_i_i_cast_reg_1528));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign ashr_ln61_fu_1341_p2 = $signed(add_ln61_fu_1331_p2) >>> sh_prom_i_i_i_cast_reg_1518;

assign cmp_i_i_10_fu_810_p2 = (($signed(cutoff) > $signed(32'd10)) ? 1'b1 : 1'b0);

assign cmp_i_i_11_fu_804_p2 = (($signed(cutoff) > $signed(32'd11)) ? 1'b1 : 1'b0);

assign cmp_i_i_12_fu_798_p2 = (($signed(cutoff) > $signed(32'd12)) ? 1'b1 : 1'b0);

assign cmp_i_i_13_fu_792_p2 = (($signed(cutoff) > $signed(32'd13)) ? 1'b1 : 1'b0);

assign cmp_i_i_14_fu_786_p2 = (($signed(cutoff) > $signed(32'd14)) ? 1'b1 : 1'b0);

assign cmp_i_i_2_fu_858_p2 = (($signed(cutoff) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign cmp_i_i_4_fu_846_p2 = (($signed(cutoff) > $signed(32'd4)) ? 1'b1 : 1'b0);

assign cmp_i_i_5_fu_840_p2 = (($signed(cutoff) > $signed(32'd5)) ? 1'b1 : 1'b0);

assign cmp_i_i_6_fu_834_p2 = (($signed(cutoff) > $signed(32'd6)) ? 1'b1 : 1'b0);

assign cmp_i_i_8_fu_822_p2 = (($signed(cutoff) > $signed(32'd8)) ? 1'b1 : 1'b0);

assign cmp_i_i_9_fu_816_p2 = (($signed(cutoff) > $signed(32'd9)) ? 1'b1 : 1'b0);

assign cmp_i_i_fu_870_p2 = (($signed(cutoff) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign conv3_i12_i_i_cast_fu_776_p1 = $signed(conv3_i12_i_i);

assign dst_0 = select_ln8_fu_1375_p3;

assign dst_1 = select_ln8_fu_1375_p3;

assign dst_10 = select_ln8_fu_1375_p3;

assign dst_11 = select_ln8_fu_1375_p3;

assign dst_12 = select_ln8_fu_1375_p3;

assign dst_13 = select_ln8_fu_1375_p3;

assign dst_14 = select_ln8_fu_1375_p3;

assign dst_15 = select_ln8_fu_1375_p3;

assign dst_2 = select_ln8_fu_1375_p3;

assign dst_3 = select_ln8_fu_1375_p3;

assign dst_4 = select_ln8_fu_1375_p3;

assign dst_5 = select_ln8_fu_1375_p3;

assign dst_6 = select_ln8_fu_1375_p3;

assign dst_7 = select_ln8_fu_1375_p3;

assign dst_8 = select_ln8_fu_1375_p3;

assign dst_9 = select_ln8_fu_1375_p3;

assign icmp101_fu_780_p2 = (($signed(empty_42) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp95_fu_852_p2 = (($signed(empty_44) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp98_fu_828_p2 = (($signed(empty_43) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp_fu_864_p2 = (($signed(empty) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_890_p2 = ((ap_sig_allocacmp_j_3 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_1361_p2 = (($signed(scaled_reg_1925) < $signed(oMin)) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_1365_p2 = (($signed(scaled_reg_1925) > $signed(oMax)) ? 1'b1 : 1'b0);

assign p_ZL8idct8_16_0_address0 = zext_ln47_fu_896_p1;

assign p_ZL8idct8_16_10_address0 = zext_ln47_reg_1617_pp0_iter4_reg;

assign p_ZL8idct8_16_11_address0 = zext_ln47_reg_1617_pp0_iter4_reg;

assign p_ZL8idct8_16_12_address0 = zext_ln47_reg_1617_pp0_iter4_reg;

assign p_ZL8idct8_16_13_address0 = zext_ln47_reg_1617_pp0_iter4_reg;

assign p_ZL8idct8_16_14_address0 = zext_ln47_reg_1617_pp0_iter4_reg;

assign p_ZL8idct8_16_15_address0 = zext_ln47_reg_1617_pp0_iter4_reg;

assign p_ZL8idct8_16_1_address0 = zext_ln47_fu_896_p1;

assign p_ZL8idct8_16_2_address0 = zext_ln47_reg_1617;

assign p_ZL8idct8_16_3_address0 = zext_ln47_reg_1617;

assign p_ZL8idct8_16_4_address0 = zext_ln47_reg_1617_pp0_iter1_reg;

assign p_ZL8idct8_16_5_address0 = zext_ln47_reg_1617_pp0_iter2_reg;

assign p_ZL8idct8_16_6_address0 = zext_ln47_reg_1617_pp0_iter2_reg;

assign p_ZL8idct8_16_7_address0 = zext_ln47_reg_1617_pp0_iter3_reg;

assign p_ZL8idct8_16_8_address0 = zext_ln47_reg_1617_pp0_iter4_reg;

assign p_ZL8idct8_16_9_address0 = zext_ln47_reg_1617_pp0_iter4_reg;

assign scaled_fu_1354_p3 = ((empty_41[0:0] == 1'b1) ? trunc_ln61_fu_1346_p1 : trunc_ln61_1_fu_1350_p1);

assign select_ln8_fu_1375_p3 = ((icmp_ln8_fu_1361_p2[0:0] == 1'b1) ? oMin : select_ln9_fu_1369_p3);

assign select_ln9_fu_1369_p3 = ((icmp_ln9_fu_1365_p2[0:0] == 1'b1) ? oMax : scaled_reg_1925);

assign sext_ln57_10_fu_1202_p1 = $signed(p_ZL8idct8_16_11_load_reg_1816_pp0_iter7_reg);

assign sext_ln57_11_fu_1212_p1 = $signed(p_ZL8idct8_16_12_load_reg_1821_pp0_iter7_reg);

assign sext_ln57_12_fu_1240_p1 = $signed(p_ZL8idct8_16_13_load_reg_1826_pp0_iter8_reg);

assign sext_ln57_13_fu_1267_p1 = $signed(p_ZL8idct8_16_14_load_reg_1831_pp0_iter9_reg);

assign sext_ln57_14_fu_1277_p1 = $signed(p_ZL8idct8_16_15_load_reg_1836_pp0_iter9_reg);

assign sext_ln57_1_fu_949_p1 = $signed(p_ZL8idct8_16_2_q0);

assign sext_ln57_2_fu_960_p1 = $signed(p_ZL8idct8_16_3_q0);

assign sext_ln57_3_fu_995_p1 = $signed(p_ZL8idct8_16_4_q0);

assign sext_ln57_4_fu_1031_p1 = $signed(p_ZL8idct8_16_5_q0);

assign sext_ln57_5_fu_1042_p1 = $signed(p_ZL8idct8_16_6_q0);

assign sext_ln57_6_fu_1075_p1 = $signed(p_ZL8idct8_16_7_q0);

assign sext_ln57_7_fu_1135_p1 = $signed(p_ZL8idct8_16_8_q0);

assign sext_ln57_8_fu_1146_p1 = $signed(p_ZL8idct8_16_9_q0);

assign sext_ln57_9_fu_1175_p1 = $signed(p_ZL8idct8_16_10_load_reg_1811);

assign sext_ln57_fu_930_p1 = $signed(p_ZL8idct8_16_1_q0);

assign sext_ln61_fu_1327_p1 = $signed(sum_109_fu_1322_p3);

assign sh_prom_i9_i_i_cast_fu_772_p1 = sh_prom_i9_i_i;

assign sh_prom_i_i_i_cast_fu_768_p1 = sh_prom_i_i_i;

assign shl_ln61_fu_1336_p2 = add_ln61_fu_1331_p2 << sh_prom_i9_i_i_cast_reg_1523;

assign sum_100_fu_1250_p2 = (grp_fu_748_p2 + sum_99_reg_1875);

assign sum_101_fu_1255_p3 = ((cmp_i_i_11_reg_1553[0:0] == 1'b1) ? sum_100_fu_1250_p2 : sum_99_reg_1875);

assign sum_102_fu_1261_p2 = (grp_fu_752_p2 + sum_101_fu_1255_p3);

assign sum_103_fu_1287_p3 = ((cmp_i_i_12_reg_1548[0:0] == 1'b1) ? sum_102_reg_1892 : sum_101_reg_1887);

assign sum_104_fu_1292_p2 = (grp_fu_756_p2 + sum_103_fu_1287_p3);

assign sum_105_fu_1298_p3 = ((cmp_i_i_13_reg_1543[0:0] == 1'b1) ? sum_104_fu_1292_p2 : sum_103_fu_1287_p3);

assign sum_106_fu_1305_p2 = (grp_fu_760_p2 + sum_105_reg_1909);

assign sum_107_fu_1310_p3 = ((cmp_i_i_14_reg_1538[0:0] == 1'b1) ? sum_106_fu_1305_p2 : sum_105_reg_1909);

assign sum_108_fu_1316_p2 = (grp_fu_764_p2 + sum_107_fu_1310_p3);

assign sum_109_fu_1322_p3 = ((icmp101_reg_1533[0:0] == 1'b1) ? sum_108_reg_1920 : sum_107_reg_1915);

assign sum_79_fu_975_p3 = ((cmp_i_i_reg_1608[0:0] == 1'b1) ? grp_fu_704_p2 : 32'd0);

assign sum_80_fu_982_p2 = (grp_fu_708_p2 + sum_79_fu_975_p3);

assign sum_81_fu_988_p3 = ((icmp_reg_1603[0:0] == 1'b1) ? sum_80_fu_982_p2 : sum_79_fu_975_p3);

assign sum_82_fu_1014_p2 = (grp_fu_712_p2 + sum_81_reg_1688);

assign sum_83_fu_1019_p3 = ((cmp_i_i_2_reg_1598[0:0] == 1'b1) ? sum_82_fu_1014_p2 : sum_81_reg_1688);

assign sum_84_fu_1025_p2 = (grp_fu_716_p2 + sum_83_fu_1019_p3);

assign sum_85_fu_1057_p3 = ((icmp95_reg_1593[0:0] == 1'b1) ? sum_84_reg_1715 : sum_83_reg_1710);

assign sum_86_fu_1062_p2 = (grp_fu_720_p2 + sum_85_fu_1057_p3);

assign sum_87_fu_1068_p3 = ((cmp_i_i_4_reg_1588[0:0] == 1'b1) ? sum_86_fu_1062_p2 : sum_85_fu_1057_p3);

assign sum_88_fu_1118_p2 = (grp_fu_724_p2 + sum_87_reg_1737);

assign sum_89_fu_1123_p3 = ((cmp_i_i_5_reg_1583[0:0] == 1'b1) ? sum_88_fu_1118_p2 : sum_87_reg_1737);

assign sum_90_fu_1129_p2 = (grp_fu_728_p2 + sum_89_fu_1123_p3);

assign sum_91_fu_1157_p3 = ((cmp_i_i_6_reg_1578[0:0] == 1'b1) ? sum_90_reg_1794 : sum_89_reg_1789);

assign sum_92_fu_1162_p2 = (grp_fu_732_p2 + sum_91_fu_1157_p3);

assign sum_93_fu_1168_p3 = ((icmp98_reg_1573[0:0] == 1'b1) ? sum_92_fu_1162_p2 : sum_91_fu_1157_p3);

assign sum_94_fu_1185_p2 = (grp_fu_736_p2 + sum_93_reg_1841);

assign sum_95_fu_1190_p3 = ((cmp_i_i_8_reg_1568[0:0] == 1'b1) ? sum_94_fu_1185_p2 : sum_93_reg_1841);

assign sum_96_fu_1196_p2 = (grp_fu_740_p2 + sum_95_fu_1190_p3);

assign sum_97_fu_1222_p3 = ((cmp_i_i_9_reg_1563[0:0] == 1'b1) ? sum_96_reg_1858 : sum_95_reg_1853);

assign sum_98_fu_1227_p2 = (grp_fu_744_p2 + sum_97_fu_1222_p3);

assign sum_99_fu_1233_p3 = ((cmp_i_i_10_reg_1558[0:0] == 1'b1) ? sum_98_fu_1227_p2 : sum_97_fu_1222_p3);

assign trunc_ln47_fu_902_p1 = ap_sig_allocacmp_j_3[3:0];

assign trunc_ln61_1_fu_1350_p1 = ashr_ln61_fu_1341_p2[31:0];

assign trunc_ln61_fu_1346_p1 = shl_ln61_fu_1336_p2[31:0];

assign zext_ln47_fu_896_p1 = ap_sig_allocacmp_j_3;

assign zext_ln57_fu_919_p1 = p_ZL8idct8_16_0_q0;

always @ (posedge ap_clk) begin
    sh_prom_i_i_i_cast_reg_1518[32] <= 1'b0;
    sh_prom_i9_i_i_cast_reg_1523[32] <= 1'b0;
    zext_ln47_reg_1617[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln47_reg_1617_pp0_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln47_reg_1617_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln47_reg_1617_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln47_reg_1617_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1
