// Seed: 1153225553
module module_0 (
    input  tri   id_0,
    input  tri   id_1,
    output wor   id_2,
    input  uwire id_3,
    output tri1  id_4
    , id_14,
    input  wor   id_5,
    output tri   id_6,
    input  tri1  id_7,
    input  tri0  id_8,
    input  tri   id_9,
    input  tri1  id_10,
    output tri1  id_11,
    input  wire  id_12
);
  wire id_15 = id_15;
  wire \id_16 ;
endmodule
module module_1 #(
    parameter id_11 = 32'd72,
    parameter id_4  = 32'd78
) (
    input wor id_0,
    output uwire id_1,
    input tri1 id_2,
    input wire id_3,
    input uwire _id_4,
    output wire id_5,
    input tri0 id_6,
    input wire id_7,
    output uwire id_8,
    input supply0 id_9,
    output wand id_10,
    output wor _id_11,
    output tri1 id_12,
    input supply0 id_13
);
  integer [-1 : id_4  -  id_11] id_15 = id_3;
  assign id_15 = id_15;
  parameter id_16 = 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_9,
      id_5,
      id_9,
      id_12,
      id_9,
      id_3,
      id_2,
      id_13,
      id_10,
      id_3
  );
endmodule
