-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pe is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_buffers_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_buffers_EN_A : OUT STD_LOGIC;
    input_buffers_WEN_A : OUT STD_LOGIC_VECTOR (0 downto 0);
    input_buffers_Din_A : OUT STD_LOGIC_VECTOR (7 downto 0);
    input_buffers_Dout_A : IN STD_LOGIC_VECTOR (7 downto 0);
    input_buffers_Clk_A : OUT STD_LOGIC;
    input_buffers_Rst_A : OUT STD_LOGIC;
    input_buffers_Addr_B : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_buffers_EN_B : OUT STD_LOGIC;
    input_buffers_WEN_B : OUT STD_LOGIC_VECTOR (0 downto 0);
    input_buffers_Din_B : OUT STD_LOGIC_VECTOR (7 downto 0);
    input_buffers_Dout_B : IN STD_LOGIC_VECTOR (7 downto 0);
    input_buffers_Clk_B : OUT STD_LOGIC;
    input_buffers_Rst_B : OUT STD_LOGIC;
    weight_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_stream_V_empty_n : IN STD_LOGIC;
    weight_stream_V_read : OUT STD_LOGIC;
    pe_input_stream_V_0_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_0_full_n : IN STD_LOGIC;
    pe_input_stream_V_0_write : OUT STD_LOGIC;
    pe_input_stream_V_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_1_full_n : IN STD_LOGIC;
    pe_input_stream_V_1_write : OUT STD_LOGIC;
    pe_input_stream_V_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_2_full_n : IN STD_LOGIC;
    pe_input_stream_V_2_write : OUT STD_LOGIC;
    pe_input_stream_V_3_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_3_full_n : IN STD_LOGIC;
    pe_input_stream_V_3_write : OUT STD_LOGIC;
    pe_input_stream_V_4_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_4_full_n : IN STD_LOGIC;
    pe_input_stream_V_4_write : OUT STD_LOGIC;
    pe_input_stream_V_5_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_5_full_n : IN STD_LOGIC;
    pe_input_stream_V_5_write : OUT STD_LOGIC;
    pe_input_stream_V_6_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_6_full_n : IN STD_LOGIC;
    pe_input_stream_V_6_write : OUT STD_LOGIC;
    pe_input_stream_V_7_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_7_full_n : IN STD_LOGIC;
    pe_input_stream_V_7_write : OUT STD_LOGIC;
    pe_input_stream_V_8_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_8_full_n : IN STD_LOGIC;
    pe_input_stream_V_8_write : OUT STD_LOGIC;
    pe_weight_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_weight_stream_V_full_n : IN STD_LOGIC;
    pe_weight_stream_V_write : OUT STD_LOGIC );
end;


architecture behav of pe is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "pe_pe,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu200-fsgd2104-2-e,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.867500,HLS_SYN_LAT=74,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=947,HLS_SYN_LUT=2369,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal weight_stream_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln25_reg_1972 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln27_2_reg_1993 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal pe_input_stream_V_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal cmp50_reg_2007 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal pe_input_stream_V_1_blk_n : STD_LOGIC;
    signal pe_input_stream_V_2_blk_n : STD_LOGIC;
    signal pe_input_stream_V_3_blk_n : STD_LOGIC;
    signal pe_input_stream_V_4_blk_n : STD_LOGIC;
    signal pe_input_stream_V_5_blk_n : STD_LOGIC;
    signal pe_input_stream_V_6_blk_n : STD_LOGIC;
    signal cmp98_reg_2015 : STD_LOGIC_VECTOR (0 downto 0);
    signal pe_input_stream_V_7_blk_n : STD_LOGIC;
    signal pe_input_stream_V_8_blk_n : STD_LOGIC;
    signal pe_weight_stream_V_blk_n : STD_LOGIC;
    signal indvar_flatten26_reg_497 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_x_reg_508 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten_reg_519 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_y_reg_530 : STD_LOGIC_VECTOR (1 downto 0);
    signal kernel_y_reg_541 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_lcssa611740_lcssa8311341_reg_552 : STD_LOGIC_VECTOR (3 downto 0);
    signal input_registers_0_1_V_reg_575 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_0_2_V_reg_587 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_1_2_V_reg_623 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_764 : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_1_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_1_V_V_full_n : STD_LOGIC;
    signal inner_fifos_0_1_V_V_write : STD_LOGIC;
    signal ap_predicate_op285_write_state5 : BOOLEAN;
    signal inner_fifos_0_2_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_2_V_V_full_n : STD_LOGIC;
    signal inner_fifos_0_2_V_V_write : STD_LOGIC;
    signal ap_predicate_op289_write_state5 : BOOLEAN;
    signal inner_fifos_1_1_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_1_1_V_V_full_n : STD_LOGIC;
    signal inner_fifos_1_1_V_V_write : STD_LOGIC;
    signal ap_predicate_op295_write_state5 : BOOLEAN;
    signal inner_fifos_1_2_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_1_2_V_V_full_n : STD_LOGIC;
    signal inner_fifos_1_2_V_V_write : STD_LOGIC;
    signal ap_predicate_op300_write_state5 : BOOLEAN;
    signal ap_predicate_op310_write_state5 : BOOLEAN;
    signal inner_fifos_1_0_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_1_0_V_V_empty_n : STD_LOGIC;
    signal inner_fifos_1_0_V_V_read : STD_LOGIC;
    signal ap_predicate_op316_read_state5 : BOOLEAN;
    signal ap_predicate_op333_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_predicate_op412_write_state7 : BOOLEAN;
    signal ap_predicate_op416_write_state7 : BOOLEAN;
    signal ap_predicate_op421_write_state7 : BOOLEAN;
    signal ap_predicate_op423_write_state7 : BOOLEAN;
    signal ap_predicate_op426_write_state7 : BOOLEAN;
    signal ap_predicate_op433_write_state7 : BOOLEAN;
    signal ap_predicate_op437_read_state7 : BOOLEAN;
    signal inner_fifos_1_1_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_1_1_V_V_empty_n : STD_LOGIC;
    signal inner_fifos_1_1_V_V_read : STD_LOGIC;
    signal ap_predicate_op440_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal weight_registers_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_770 : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_0_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_0_V_V_empty_n : STD_LOGIC;
    signal inner_fifos_0_0_V_V_read : STD_LOGIC;
    signal ap_predicate_op351_read_state6 : BOOLEAN;
    signal ap_predicate_op352_write_state6 : BOOLEAN;
    signal inner_fifos_0_1_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_1_V_V_empty_n : STD_LOGIC;
    signal inner_fifos_0_1_V_V_read : STD_LOGIC;
    signal ap_predicate_op353_read_state6 : BOOLEAN;
    signal inner_fifos_0_2_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_2_V_V_empty_n : STD_LOGIC;
    signal inner_fifos_0_2_V_V_read : STD_LOGIC;
    signal ap_predicate_op356_read_state6 : BOOLEAN;
    signal inner_fifos_0_0_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_0_V_V_full_n : STD_LOGIC;
    signal inner_fifos_0_0_V_V_write : STD_LOGIC;
    signal ap_predicate_op368_write_state6 : BOOLEAN;
    signal ap_predicate_op371_read_state6 : BOOLEAN;
    signal inner_fifos_1_2_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_1_2_V_V_empty_n : STD_LOGIC;
    signal inner_fifos_1_2_V_V_read : STD_LOGIC;
    signal ap_predicate_op374_read_state6 : BOOLEAN;
    signal inner_fifos_1_0_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_1_0_V_V_full_n : STD_LOGIC;
    signal inner_fifos_1_0_V_V_write : STD_LOGIC;
    signal ap_predicate_op382_write_state6 : BOOLEAN;
    signal ap_predicate_op383_write_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal weight_registers_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln25_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op455_read_state8 : BOOLEAN;
    signal ap_predicate_op456_write_state8 : BOOLEAN;
    signal ap_predicate_op457_read_state8 : BOOLEAN;
    signal ap_predicate_op460_read_state8 : BOOLEAN;
    signal ap_predicate_op473_read_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln25_fu_796_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln25_reg_1976 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln25_3_fu_860_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln25_3_reg_1981 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln27_fu_880_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln27_reg_1986 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln27_2_fu_906_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln27_3_fu_914_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln27_3_reg_1997 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul1_fu_950_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul1_reg_2002 : STD_LOGIC_VECTOR (1 downto 0);
    signal cmp50_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp98_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln216_fu_970_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln216_reg_2019 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln216_fu_990_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln216_reg_2030 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln874_1_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln874_1_reg_2046 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_1_fu_1088_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln695_1_reg_2051 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln27_4_fu_1100_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln27_4_reg_2056 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_15_fu_1118_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_15_reg_2061 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_predicate_op158_read_state3 : BOOLEAN;
    signal ap_predicate_op162_read_state3 : BOOLEAN;
    signal ap_predicate_op164_read_state3 : BOOLEAN;
    signal ap_predicate_op170_read_state3 : BOOLEAN;
    signal ap_predicate_op181_read_state3 : BOOLEAN;
    signal ap_predicate_op211_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal p_cast_fu_1124_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_2068 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln216_4_fu_1159_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln216_4_reg_2098 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln119_1_fu_1259_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln119_1_reg_2118 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln216_8_fu_1283_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln216_8_reg_2124 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln216_4_fu_1313_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_4_reg_2132 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_predicate_op223_write_state4 : BOOLEAN;
    signal ap_predicate_op226_read_state4 : BOOLEAN;
    signal ap_predicate_op230_read_state4 : BOOLEAN;
    signal ap_predicate_op269_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal add_ln216_9_fu_1349_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_9_reg_2157 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_14_fu_1460_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_14_reg_2172 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln119_2_fu_1475_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln119_2_reg_2177 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln119_3_fu_1505_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln119_3_reg_2188 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln216_14_fu_1513_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln216_14_reg_2195 : STD_LOGIC_VECTOR (2 downto 0);
    signal input_registers_2_2_V_1_reg_2210 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln216_12_fu_1544_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln216_12_reg_2217 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln216_14_fu_1560_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln216_14_reg_2222 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln216_16_fu_1600_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln216_16_reg_2232 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln119_5_fu_1618_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln119_5_reg_2238 : STD_LOGIC_VECTOR (3 downto 0);
    signal input_registers_0_3_V_1_fu_1641_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_1_3_V_1_fu_1648_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln216_18_fu_1741_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_18_reg_2289 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_19_fu_1771_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_19_reg_2294 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln119_7_fu_1807_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln119_7_reg_2299 : STD_LOGIC_VECTOR (3 downto 0);
    signal input_registers_0_3_V_3_fu_1825_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln155_fu_1875_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln155_reg_2335 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln30_fu_1883_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln30_reg_2340 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal weight_registers_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal weight_registers_V_ce0 : STD_LOGIC;
    signal weight_registers_V_we0 : STD_LOGIC;
    signal weight_registers_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal weight_registers_V_ce1 : STD_LOGIC;
    signal weight_registers_V_we1 : STD_LOGIC;
    signal ap_phi_mux_indvar_flatten26_phi_fu_501_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_output_x_phi_fu_512_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_indvar_flatten_phi_fu_523_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_output_y_phi_fu_534_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_kernel_y_phi_fu_545_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_p_lcssa611740_lcssa8311341_phi_fu_556_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_563 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_input_registers_0_1_V_2_phi_fu_698_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_695 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_0_1_V_2_reg_695 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_input_registers_0_2_V_2_phi_fu_710_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_707 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_0_2_V_2_reg_707 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_0_V_2_reg_718 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_1_V_2_reg_729 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_741 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_1_3_V_3_fu_1888_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln538_fu_1034_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_1_fu_1077_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_3_fu_1202_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_4_fu_1238_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_6_fu_1383_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_7_fu_1424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_fu_1488_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_2_fu_1517_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_5_fu_1521_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln125_fu_1631_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_1_fu_1636_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_8_fu_1655_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_9_fu_1705_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln125_1_fu_1815_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_10_fu_1837_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_11_fu_1841_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_registers_0_3_V_4_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_1_0_V_3_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_1_3_V_4_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_2_0_V_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_2_1_V_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal input_buffers_Addr_B_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buffers_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln27_fu_780_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln25_fu_776_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln25_1_fu_816_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln25_1_fu_822_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_13_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln30_fu_848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln25_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln25_fu_808_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln25_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln27_fu_874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_y_2_fu_868_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln27_1_fu_896_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln25_1_fu_826_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mid1_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln25_2_fu_834_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal kernel_y_cast1_fu_922_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_16_fu_926_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_fu_936_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_fu_936_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_fu_936_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_942_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln27_1_fu_888_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln216_fu_978_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln_fu_982_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln216_1_fu_974_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln216_fu_996_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln216_1_fu_1002_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_1_fu_1006_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln216_2_fu_1014_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln216_1_fu_1022_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_1_fu_1028_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_2_fu_1039_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln216_2_fu_1045_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_3_fu_1049_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln216_4_fu_1057_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln216_2_fu_1065_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_3_fu_1071_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln27_1_fu_1094_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl_fu_1111_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln30_fu_1108_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln119_fu_1137_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln216_4_fu_1147_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_7_fu_1151_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln216_2_fu_1143_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln216_5_fu_1165_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln216_5_fu_1171_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_8_fu_1175_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln216_9_fu_1183_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln216_5_fu_1191_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_6_fu_1197_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln216_6_fu_1207_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_s_fu_1211_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln216_10_fu_1219_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln216_6_fu_1227_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_7_fu_1233_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln874_2_fu_1247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_2_fu_1253_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln216_8_fu_1271_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_13_fu_1275_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln216_3_fu_1267_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln216_3_fu_1289_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_5_fu_1292_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln216_6_fu_1300_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln216_3_fu_1307_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_8_fu_1318_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln216_7_fu_1323_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_11_fu_1327_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln216_12_fu_1335_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln216_7_fu_1343_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln216_9_fu_1354_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_14_fu_1357_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln216_15_fu_1365_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln216_9_fu_1372_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_10_fu_1378_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_11_fu_1388_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln216_10_fu_1393_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_16_fu_1397_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln216_17_fu_1405_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln216_10_fu_1413_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_12_fu_1419_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_13_fu_1429_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln216_11_fu_1434_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_18_fu_1438_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln216_19_fu_1446_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln216_11_fu_1454_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln874_3_fu_1465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_3_fu_1470_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln38_fu_1483_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln874_4_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_4_fu_1499_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln216_12_fu_1533_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_20_fu_1536_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln216_5_fu_1530_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln216_23_fu_1553_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln216_6_fu_1550_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln874_5_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_5_fu_1571_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln119_4_fu_1576_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln216_16_fu_1588_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_26_fu_1592_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln216_7_fu_1584_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln874_6_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_6_fu_1612_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln125_fu_1626_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_753_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_i302_145_fu_1659_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln216_15_fu_1668_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln216_13_fu_1673_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_21_fu_1677_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln216_22_fu_1685_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln216_13_fu_1693_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln216_4_fu_1664_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_16_fu_1699_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_17_fu_1710_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln216_15_fu_1715_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_24_fu_1719_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln216_25_fu_1727_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln216_15_fu_1735_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln216_17_fu_1747_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln216_27_fu_1750_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln216_28_fu_1758_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln216_17_fu_1765_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln874_7_fu_1777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_7_fu_1782_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln119_6_fu_1787_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln874_8_fu_1795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_8_fu_1801_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln874_9_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_9_fu_1850_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln119_8_fu_1855_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln874_fu_1863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_fu_1869_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_fu_936_p10 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_condition_1816 : BOOLEAN;
    signal ap_condition_1820 : BOOLEAN;
    signal ap_condition_910 : BOOLEAN;
    signal ap_condition_472 : BOOLEAN;
    signal ap_condition_342 : BOOLEAN;
    signal ap_condition_1834 : BOOLEAN;
    signal ap_condition_548 : BOOLEAN;
    signal ap_condition_911 : BOOLEAN;
    signal ap_condition_392 : BOOLEAN;
    signal ap_condition_903 : BOOLEAN;
    signal ap_condition_945 : BOOLEAN;
    signal ap_condition_933 : BOOLEAN;
    signal ap_condition_920 : BOOLEAN;

    component pe_mul_5ns_3ns_7_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component pe_weight_registers_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component pe_fifo_w8_d6_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    weight_registers_V_U : component pe_weight_registers_V
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weight_registers_V_address0,
        ce0 => weight_registers_V_ce0,
        we0 => weight_registers_V_we0,
        d0 => weight_stream_V_dout,
        q0 => weight_registers_V_q0,
        address1 => weight_registers_V_address1,
        ce1 => weight_registers_V_ce1,
        we1 => weight_registers_V_we1,
        d1 => weight_stream_V_dout,
        q1 => weight_registers_V_q1);

    mul_5ns_3ns_7_1_1_U1 : component pe_mul_5ns_3ns_7_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 3,
        dout_WIDTH => 7)
    port map (
        din0 => mul_fu_936_p0,
        din1 => mul_fu_936_p1,
        dout => mul_fu_936_p2);

    inner_fifos_0_0_V_V_fifo_U : component pe_fifo_w8_d6_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inner_fifos_0_0_V_V_din,
        if_full_n => inner_fifos_0_0_V_V_full_n,
        if_write => inner_fifos_0_0_V_V_write,
        if_dout => inner_fifos_0_0_V_V_dout,
        if_empty_n => inner_fifos_0_0_V_V_empty_n,
        if_read => inner_fifos_0_0_V_V_read);

    inner_fifos_0_1_V_V_fifo_U : component pe_fifo_w8_d6_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inner_fifos_0_1_V_V_din,
        if_full_n => inner_fifos_0_1_V_V_full_n,
        if_write => inner_fifos_0_1_V_V_write,
        if_dout => inner_fifos_0_1_V_V_dout,
        if_empty_n => inner_fifos_0_1_V_V_empty_n,
        if_read => inner_fifos_0_1_V_V_read);

    inner_fifos_0_2_V_V_fifo_U : component pe_fifo_w8_d6_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inner_fifos_0_2_V_V_din,
        if_full_n => inner_fifos_0_2_V_V_full_n,
        if_write => inner_fifos_0_2_V_V_write,
        if_dout => inner_fifos_0_2_V_V_dout,
        if_empty_n => inner_fifos_0_2_V_V_empty_n,
        if_read => inner_fifos_0_2_V_V_read);

    inner_fifos_1_0_V_V_fifo_U : component pe_fifo_w8_d6_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inner_fifos_1_0_V_V_din,
        if_full_n => inner_fifos_1_0_V_V_full_n,
        if_write => inner_fifos_1_0_V_V_write,
        if_dout => inner_fifos_1_0_V_V_dout,
        if_empty_n => inner_fifos_1_0_V_V_empty_n,
        if_read => inner_fifos_1_0_V_V_read);

    inner_fifos_1_1_V_V_fifo_U : component pe_fifo_w8_d6_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inner_fifos_1_1_V_V_din,
        if_full_n => inner_fifos_1_1_V_V_full_n,
        if_write => inner_fifos_1_1_V_V_write,
        if_dout => inner_fifos_1_1_V_V_dout,
        if_empty_n => inner_fifos_1_1_V_V_empty_n,
        if_read => inner_fifos_1_1_V_V_read);

    inner_fifos_1_2_V_V_fifo_U : component pe_fifo_w8_d6_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inner_fifos_1_2_V_V_din,
        if_full_n => inner_fifos_1_2_V_V_full_n,
        if_write => inner_fifos_1_2_V_V_write,
        if_dout => inner_fifos_1_2_V_V_dout,
        if_empty_n => inner_fifos_1_2_V_V_empty_n,
        if_read => inner_fifos_1_2_V_V_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0))) then
                if ((ap_const_boolean_1 = ap_condition_1820)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647 <= input_registers_0_2_V_reg_587;
                elsif ((ap_const_boolean_1 = ap_condition_1816)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647 <= inner_fifos_0_1_V_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_910)) then
                if ((cmp50_reg_2007 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575 <= inner_fifos_0_1_V_V_dout;
                elsif ((cmp50_reg_2007 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575 <= input_buffers_Dout_B;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_472)) then
                if ((cmp50_reg_2007 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659 <= input_registers_0_3_V_1_fu_1641_p3;
                elsif ((cmp50_reg_2007 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659 <= inner_fifos_0_2_V_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_910)) then
                if ((cmp50_reg_2007 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587 <= inner_fifos_0_2_V_V_dout;
                elsif ((cmp50_reg_2007 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587 <= input_buffers_Dout_A;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_342)) then
                if ((cmp50_reg_2007 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635 <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611;
                elsif ((cmp50_reg_2007 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635 <= inner_fifos_1_0_V_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_548)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_1834)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598 <= inner_fifos_1_0_V_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_472)) then
                if ((cmp50_reg_2007 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670 <= input_registers_1_2_V_reg_623;
                elsif ((cmp50_reg_2007 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670 <= inner_fifos_1_1_V_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_911)) then
                if ((cmp50_reg_2007 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611 <= inner_fifos_1_1_V_V_dout;
                elsif ((cmp50_reg_2007 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611 <= input_buffers_Dout_B;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_472)) then
                if ((cmp50_reg_2007 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683 <= input_registers_1_3_V_1_fu_1648_p3;
                elsif ((cmp50_reg_2007 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683 <= inner_fifos_1_2_V_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_911)) then
                if ((cmp50_reg_2007 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623 <= inner_fifos_1_2_V_V_dout;
                elsif ((cmp50_reg_2007 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623 <= input_buffers_Dout_A;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_563_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_548)) then 
                    ap_phi_reg_pp0_iter0_storemerge_reg_563 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_1834)) then 
                    ap_phi_reg_pp0_iter0_storemerge_reg_563 <= inner_fifos_0_0_V_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_695_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_392)) then
                if (((cmp50_reg_2007 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_695 <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_695 <= ap_phi_reg_pp0_iter0_input_registers_0_1_V_2_reg_695;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_707_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_392)) then
                if (((cmp50_reg_2007 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_707 <= input_registers_0_3_V_3_fu_1825_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_707 <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_2_reg_707;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_392)) then
                if (((cmp50_reg_2007 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718 <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670;
                elsif (((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718 <= inner_fifos_1_0_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718 <= ap_phi_reg_pp0_iter0_input_registers_1_0_V_2_reg_718;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_392)) then
                if (((cmp50_reg_2007 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729 <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683;
                elsif (((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729 <= inner_fifos_1_1_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729 <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_2_reg_729;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten26_reg_497_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten26_reg_497 <= add_ln25_reg_1976;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten26_reg_497 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_519_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_519 <= select_ln27_4_reg_2056;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_519 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    kernel_y_reg_541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                kernel_y_reg_541 <= add_ln30_reg_2340;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                kernel_y_reg_541 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    output_x_reg_508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                output_x_reg_508 <= select_ln25_3_reg_1981;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                output_x_reg_508 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    output_y_reg_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                output_y_reg_530 <= select_ln27_3_reg_1997;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                output_y_reg_530 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    p_lcssa611740_lcssa8311341_reg_552_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_lcssa611740_lcssa8311341_reg_552 <= select_ln155_reg_2335;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                p_lcssa611740_lcssa8311341_reg_552 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    reg_770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0))) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then 
                    reg_770 <= weight_registers_V_q1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then 
                    reg_770 <= weight_registers_V_q0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                    add_ln216_14_reg_2172(5 downto 1) <= add_ln216_14_fu_1460_p2(5 downto 1);
                select_ln119_2_reg_2177 <= select_ln119_2_fu_1475_p3;
                select_ln119_3_reg_2188 <= select_ln119_3_fu_1505_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (cmp50_reg_2007 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                    add_ln216_18_reg_2289(5 downto 1) <= add_ln216_18_fu_1741_p2(5 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                    add_ln216_19_reg_2294(5 downto 1) <= add_ln216_19_fu_1771_p2(5 downto 1);
                select_ln119_7_reg_2299 <= select_ln119_7_fu_1807_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (cmp50_reg_2007 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                    add_ln216_4_reg_2132(5 downto 1) <= add_ln216_4_fu_1313_p2(5 downto 1);
                    add_ln216_9_reg_2157(5 downto 1) <= add_ln216_9_fu_1349_p2(5 downto 1);
                trunc_ln216_14_reg_2195 <= trunc_ln216_14_fu_1513_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln25_reg_1976 <= add_ln25_fu_796_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                add_ln30_reg_2340 <= add_ln30_fu_1883_p2;
                input_registers_0_3_V_4_fu_138 <= input_registers_0_3_V_3_fu_1825_p3;
                input_registers_2_1_V_fu_154 <= input_buffers_Dout_B;
                select_ln155_reg_2335 <= select_ln155_fu_1875_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln25_fu_790_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln695_1_reg_2051 <= add_ln695_1_fu_1088_p2;
                cmp50_reg_2007 <= cmp50_fu_958_p2;
                cmp98_reg_2015 <= cmp98_fu_964_p2;
                icmp_ln874_1_reg_2046 <= icmp_ln874_1_fu_1082_p2;
                    mul1_reg_2002(1) <= mul1_fu_950_p3(1);
                select_ln27_2_reg_1993 <= select_ln27_2_fu_906_p3;
                select_ln27_reg_1986 <= select_ln27_fu_880_p3;
                sub_ln216_reg_2030 <= sub_ln216_fu_990_p2;
                    zext_ln216_reg_2019(1) <= zext_ln216_fu_970_p1(1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                empty_15_reg_2061 <= empty_15_fu_1118_p2;
                    p_cast_reg_2068(3 downto 0) <= p_cast_fu_1124_p1(3 downto 0);
                select_ln119_1_reg_2118 <= select_ln119_1_fu_1259_p3;
                sub_ln216_4_reg_2098 <= sub_ln216_4_fu_1159_p2;
                sub_ln216_8_reg_2124 <= sub_ln216_8_fu_1283_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln25_reg_1972 <= icmp_ln25_fu_790_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                input_registers_0_1_V_reg_575 <= ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575;
                input_registers_0_2_V_reg_587 <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                input_registers_1_0_V_3_fu_142 <= ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                input_registers_1_2_V_reg_623 <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                input_registers_1_3_V_4_fu_146 <= input_registers_1_3_V_3_fu_1888_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                input_registers_2_0_V_fu_150 <= input_buffers_Dout_A;
                input_registers_2_2_V_1_reg_2210 <= input_buffers_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then
                reg_764 <= input_buffers_Dout_B;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                select_ln119_5_reg_2238 <= select_ln119_5_fu_1618_p3;
                sub_ln216_16_reg_2232 <= sub_ln216_16_fu_1600_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_fu_790_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln25_3_reg_1981 <= select_ln25_3_fu_860_p3;
                select_ln27_3_reg_1997 <= select_ln27_3_fu_914_p3;
                select_ln27_4_reg_2056 <= select_ln27_4_fu_1100_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (cmp50_reg_2007 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                sub_ln216_12_reg_2217 <= sub_ln216_12_fu_1544_p2;
                sub_ln216_14_reg_2222 <= sub_ln216_14_fu_1560_p2;
            end if;
        end if;
    end process;
    mul1_reg_2002(0) <= '0';
    zext_ln216_reg_2019(0) <= '0';
    zext_ln216_reg_2019(5 downto 2) <= "0000";
    p_cast_reg_2068(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln216_4_reg_2132(0) <= '0';
    add_ln216_9_reg_2157(0) <= '0';
    add_ln216_14_reg_2172(0) <= '0';
    add_ln216_18_reg_2289(0) <= '1';
    add_ln216_19_reg_2294(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, icmp_ln25_fu_790_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_fu_790_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_fu_790_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln125_fu_1626_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(empty_15_reg_2061));
    add_ln216_10_fu_1378_p2 <= std_logic_vector(unsigned(sub_ln216_9_fu_1372_p2) + unsigned(zext_ln216_reg_2019));
    add_ln216_11_fu_1388_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(sub_ln216_8_reg_2124));
    add_ln216_12_fu_1419_p2 <= std_logic_vector(unsigned(sub_ln216_10_fu_1413_p2) + unsigned(zext_ln216_reg_2019));
    add_ln216_13_fu_1429_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(sub_ln216_8_reg_2124));
    add_ln216_14_fu_1460_p2 <= std_logic_vector(unsigned(sub_ln216_11_fu_1454_p2) + unsigned(zext_ln216_reg_2019));
    add_ln216_15_fu_1668_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(sub_ln216_12_reg_2217));
    add_ln216_16_fu_1699_p2 <= std_logic_vector(unsigned(sub_ln216_13_fu_1693_p2) + unsigned(zext_ln216_4_fu_1664_p1));
    add_ln216_17_fu_1710_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(sub_ln216_14_reg_2222));
    add_ln216_18_fu_1741_p2 <= std_logic_vector(unsigned(sub_ln216_15_fu_1735_p2) + unsigned(zext_ln216_4_fu_1664_p1));
    add_ln216_19_fu_1771_p2 <= std_logic_vector(unsigned(sub_ln216_17_fu_1765_p2) + unsigned(zext_ln216_4_fu_1664_p1));
    add_ln216_1_fu_1028_p2 <= std_logic_vector(unsigned(sub_ln216_1_fu_1022_p2) + unsigned(zext_ln216_fu_970_p1));
    add_ln216_2_fu_1039_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(sub_ln216_fu_990_p2));
    add_ln216_3_fu_1071_p2 <= std_logic_vector(unsigned(sub_ln216_2_fu_1065_p2) + unsigned(zext_ln216_fu_970_p1));
    add_ln216_4_fu_1313_p2 <= std_logic_vector(unsigned(sub_ln216_3_fu_1307_p2) + unsigned(zext_ln216_reg_2019));
    add_ln216_5_fu_1165_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(sub_ln216_4_fu_1159_p2));
    add_ln216_6_fu_1197_p2 <= std_logic_vector(unsigned(sub_ln216_5_fu_1191_p2) + unsigned(zext_ln216_reg_2019));
    add_ln216_7_fu_1233_p2 <= std_logic_vector(unsigned(sub_ln216_6_fu_1227_p2) + unsigned(zext_ln216_reg_2019));
    add_ln216_8_fu_1318_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(sub_ln216_4_reg_2098));
    add_ln216_9_fu_1349_p2 <= std_logic_vector(unsigned(sub_ln216_7_fu_1343_p2) + unsigned(zext_ln216_reg_2019));
    add_ln216_fu_996_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(sub_ln216_fu_990_p2));
    add_ln25_1_fu_816_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(ap_phi_mux_output_x_phi_fu_512_p4));
    add_ln25_fu_796_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(ap_phi_mux_indvar_flatten26_phi_fu_501_p4));
    add_ln27_1_fu_1094_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten_phi_fu_523_p4) + unsigned(ap_const_lv4_1));
    add_ln30_fu_1883_p2 <= std_logic_vector(unsigned(select_ln27_reg_1986) + unsigned(ap_const_lv2_1));
    add_ln38_fu_1483_p2 <= std_logic_vector(unsigned(empty_15_reg_2061) + unsigned(ap_const_lv4_1));
    add_ln695_1_fu_1088_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(select_ln27_1_fu_888_p3));
    add_ln695_2_fu_1253_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(select_ln119_fu_1137_p3));
    add_ln695_3_fu_1470_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(select_ln119_1_reg_2118));
    add_ln695_4_fu_1499_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(select_ln119_2_fu_1475_p3));
    add_ln695_5_fu_1571_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(select_ln119_3_reg_2188));
    add_ln695_6_fu_1612_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(select_ln119_4_fu_1576_p3));
    add_ln695_7_fu_1782_p2 <= std_logic_vector(unsigned(select_ln119_5_reg_2238) + unsigned(ap_const_lv4_1));
    add_ln695_8_fu_1801_p2 <= std_logic_vector(unsigned(select_ln119_6_fu_1787_p3) + unsigned(ap_const_lv4_1));
    add_ln695_9_fu_1850_p2 <= std_logic_vector(unsigned(select_ln119_7_reg_2299) + unsigned(ap_const_lv4_1));
    add_ln695_fu_1869_p2 <= std_logic_vector(unsigned(select_ln119_8_fu_1855_p3) + unsigned(ap_const_lv4_1));
    and_ln25_fu_854_p2 <= (xor_ln25_fu_842_p2 and icmp_ln30_fu_848_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state9 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, icmp_ln25_reg_1972, ap_enable_reg_pp0_iter1, cmp98_reg_2015, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_1_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op455_read_state8, ap_predicate_op456_write_state8, ap_predicate_op457_read_state8, ap_predicate_op460_read_state8, ap_predicate_op473_read_state8)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((pe_input_stream_V_7_full_n = ap_const_logic_0) or ((ap_predicate_op473_read_state8 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op460_read_state8 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op457_read_state8 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op455_read_state8 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((inner_fifos_1_0_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((inner_fifos_0_0_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op456_write_state8 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((inner_fifos_1_2_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((inner_fifos_1_1_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((inner_fifos_0_2_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((inner_fifos_0_1_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, icmp_ln25_reg_1972, ap_enable_reg_pp0_iter1, cmp98_reg_2015, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_1_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op455_read_state8, ap_predicate_op456_write_state8, ap_predicate_op457_read_state8, ap_predicate_op460_read_state8, ap_predicate_op473_read_state8)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((pe_input_stream_V_7_full_n = ap_const_logic_0) or ((ap_predicate_op473_read_state8 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op460_read_state8 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op457_read_state8 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op455_read_state8 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((inner_fifos_1_0_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((inner_fifos_0_0_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op456_write_state8 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((inner_fifos_1_2_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((inner_fifos_1_1_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((inner_fifos_0_2_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((inner_fifos_0_1_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, icmp_ln25_reg_1972, ap_enable_reg_pp0_iter1, cmp98_reg_2015, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_1_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op455_read_state8, ap_predicate_op456_write_state8, ap_predicate_op457_read_state8, ap_predicate_op460_read_state8, ap_predicate_op473_read_state8)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((pe_input_stream_V_7_full_n = ap_const_logic_0) or ((ap_predicate_op473_read_state8 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op460_read_state8 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op457_read_state8 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op455_read_state8 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((inner_fifos_1_0_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((inner_fifos_0_0_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op456_write_state8 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((inner_fifos_1_2_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((inner_fifos_1_1_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((inner_fifos_0_2_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((inner_fifos_0_1_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_5_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, inner_fifos_1_0_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op158_read_state3, ap_predicate_op162_read_state3, ap_predicate_op164_read_state3, ap_predicate_op170_read_state3, ap_predicate_op181_read_state3, ap_predicate_op211_write_state3)
    begin
                ap_block_pp0_stage1_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op211_write_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op181_read_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op170_read_state3 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op164_read_state3 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op162_read_state3 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op158_read_state3 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_5_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, inner_fifos_1_0_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op158_read_state3, ap_predicate_op162_read_state3, ap_predicate_op164_read_state3, ap_predicate_op170_read_state3, ap_predicate_op181_read_state3, ap_predicate_op211_write_state3)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op211_write_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op181_read_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op170_read_state3 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op164_read_state3 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op162_read_state3 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op158_read_state3 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_5_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, inner_fifos_1_0_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op158_read_state3, ap_predicate_op162_read_state3, ap_predicate_op164_read_state3, ap_predicate_op170_read_state3, ap_predicate_op181_read_state3, ap_predicate_op211_write_state3)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op211_write_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op181_read_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op170_read_state3 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op164_read_state3 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op162_read_state3 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op158_read_state3 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_6_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, ap_predicate_op223_write_state4, ap_predicate_op226_read_state4, ap_predicate_op230_read_state4, ap_predicate_op269_read_state4)
    begin
                ap_block_pp0_stage2_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op269_read_state4 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op230_read_state4 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op226_read_state4 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op223_write_state4 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_6_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, ap_predicate_op223_write_state4, ap_predicate_op226_read_state4, ap_predicate_op230_read_state4, ap_predicate_op269_read_state4)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op269_read_state4 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op230_read_state4 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op226_read_state4 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op223_write_state4 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_6_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, ap_predicate_op223_write_state4, ap_predicate_op226_read_state4, ap_predicate_op230_read_state4, ap_predicate_op269_read_state4)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op269_read_state4 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op230_read_state4 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op226_read_state4 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op223_write_state4 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_5_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, inner_fifos_0_1_V_V_full_n, ap_predicate_op285_write_state5, inner_fifos_0_2_V_V_full_n, ap_predicate_op289_write_state5, inner_fifos_1_1_V_V_full_n, ap_predicate_op295_write_state5, inner_fifos_1_2_V_V_full_n, ap_predicate_op300_write_state5, ap_predicate_op310_write_state5, inner_fifos_1_0_V_V_empty_n, ap_predicate_op316_read_state5, ap_predicate_op333_read_state5)
    begin
                ap_block_pp0_stage3_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((weight_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op333_read_state5 = ap_const_boolean_1)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op316_read_state5 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op310_write_state5 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op300_write_state5 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op295_write_state5 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op289_write_state5 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op285_write_state5 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_5_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, inner_fifos_0_1_V_V_full_n, ap_predicate_op285_write_state5, inner_fifos_0_2_V_V_full_n, ap_predicate_op289_write_state5, inner_fifos_1_1_V_V_full_n, ap_predicate_op295_write_state5, inner_fifos_1_2_V_V_full_n, ap_predicate_op300_write_state5, ap_predicate_op310_write_state5, inner_fifos_1_0_V_V_empty_n, ap_predicate_op316_read_state5, ap_predicate_op333_read_state5)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((weight_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op333_read_state5 = ap_const_boolean_1)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op316_read_state5 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op310_write_state5 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op300_write_state5 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op295_write_state5 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op289_write_state5 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op285_write_state5 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_5_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, inner_fifos_0_1_V_V_full_n, ap_predicate_op285_write_state5, inner_fifos_0_2_V_V_full_n, ap_predicate_op289_write_state5, inner_fifos_1_1_V_V_full_n, ap_predicate_op295_write_state5, inner_fifos_1_2_V_V_full_n, ap_predicate_op300_write_state5, ap_predicate_op310_write_state5, inner_fifos_1_0_V_V_empty_n, ap_predicate_op316_read_state5, ap_predicate_op333_read_state5)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((weight_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op333_read_state5 = ap_const_boolean_1)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op316_read_state5 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op310_write_state5 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op300_write_state5 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op295_write_state5 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op289_write_state5 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op285_write_state5 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_5_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, inner_fifos_1_1_V_V_full_n, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, ap_predicate_op351_read_state6, ap_predicate_op352_write_state6, inner_fifos_0_1_V_V_empty_n, ap_predicate_op353_read_state6, inner_fifos_0_2_V_V_empty_n, ap_predicate_op356_read_state6, inner_fifos_0_0_V_V_full_n, ap_predicate_op368_write_state6, ap_predicate_op371_read_state6, inner_fifos_1_2_V_V_empty_n, ap_predicate_op374_read_state6, inner_fifos_1_0_V_V_full_n, ap_predicate_op382_write_state6, ap_predicate_op383_write_state6)
    begin
                ap_block_pp0_stage4_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op383_write_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op382_write_state6 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op374_read_state6 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op371_read_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op368_write_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op356_read_state6 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op353_read_state6 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op351_read_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op352_write_state6 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_5_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, inner_fifos_1_1_V_V_full_n, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, ap_predicate_op351_read_state6, ap_predicate_op352_write_state6, inner_fifos_0_1_V_V_empty_n, ap_predicate_op353_read_state6, inner_fifos_0_2_V_V_empty_n, ap_predicate_op356_read_state6, inner_fifos_0_0_V_V_full_n, ap_predicate_op368_write_state6, ap_predicate_op371_read_state6, inner_fifos_1_2_V_V_empty_n, ap_predicate_op374_read_state6, inner_fifos_1_0_V_V_full_n, ap_predicate_op382_write_state6, ap_predicate_op383_write_state6)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op383_write_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op382_write_state6 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op374_read_state6 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op371_read_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op368_write_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op356_read_state6 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op353_read_state6 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op351_read_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op352_write_state6 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_5_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, inner_fifos_1_1_V_V_full_n, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, ap_predicate_op351_read_state6, ap_predicate_op352_write_state6, inner_fifos_0_1_V_V_empty_n, ap_predicate_op353_read_state6, inner_fifos_0_2_V_V_empty_n, ap_predicate_op356_read_state6, inner_fifos_0_0_V_V_full_n, ap_predicate_op368_write_state6, ap_predicate_op371_read_state6, inner_fifos_1_2_V_V_empty_n, ap_predicate_op374_read_state6, inner_fifos_1_0_V_V_full_n, ap_predicate_op382_write_state6, ap_predicate_op383_write_state6)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op383_write_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op382_write_state6 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op374_read_state6 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op371_read_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op368_write_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op356_read_state6 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op353_read_state6 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op351_read_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op352_write_state6 = ap_const_boolean_1))));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_1_0_V_V_empty_n, ap_predicate_op412_write_state7, ap_predicate_op416_write_state7, ap_predicate_op421_write_state7, ap_predicate_op423_write_state7, ap_predicate_op426_write_state7, ap_predicate_op433_write_state7, ap_predicate_op437_read_state7, inner_fifos_1_1_V_V_empty_n, ap_predicate_op440_read_state7)
    begin
                ap_block_pp0_stage5_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op440_read_state7 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op437_read_state7 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op426_write_state7 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op423_write_state7 = ap_const_boolean_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op421_write_state7 = ap_const_boolean_1)) or ((ap_predicate_op416_write_state7 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op412_write_state7 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op433_write_state7 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_1_0_V_V_empty_n, ap_predicate_op412_write_state7, ap_predicate_op416_write_state7, ap_predicate_op421_write_state7, ap_predicate_op423_write_state7, ap_predicate_op426_write_state7, ap_predicate_op433_write_state7, ap_predicate_op437_read_state7, inner_fifos_1_1_V_V_empty_n, ap_predicate_op440_read_state7)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op440_read_state7 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op437_read_state7 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op426_write_state7 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op423_write_state7 = ap_const_boolean_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op421_write_state7 = ap_const_boolean_1)) or ((ap_predicate_op416_write_state7 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op412_write_state7 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op433_write_state7 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_1_0_V_V_empty_n, ap_predicate_op412_write_state7, ap_predicate_op416_write_state7, ap_predicate_op421_write_state7, ap_predicate_op423_write_state7, ap_predicate_op426_write_state7, ap_predicate_op433_write_state7, ap_predicate_op437_read_state7, inner_fifos_1_1_V_V_empty_n, ap_predicate_op440_read_state7)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op440_read_state7 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op437_read_state7 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op426_write_state7 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op423_write_state7 = ap_const_boolean_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op421_write_state7 = ap_const_boolean_1)) or ((ap_predicate_op416_write_state7 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op412_write_state7 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op433_write_state7 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0))));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage1_iter0_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_5_full_n, icmp_ln25_reg_1972, inner_fifos_1_0_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op158_read_state3, ap_predicate_op162_read_state3, ap_predicate_op164_read_state3, ap_predicate_op170_read_state3, ap_predicate_op181_read_state3, ap_predicate_op211_write_state3)
    begin
                ap_block_state3_pp0_stage1_iter0 <= (((ap_predicate_op211_write_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op181_read_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op170_read_state3 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op164_read_state3 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op162_read_state3 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op158_read_state3 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)));
    end process;


    ap_block_state4_pp0_stage2_iter0_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_6_full_n, icmp_ln25_reg_1972, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, ap_predicate_op223_write_state4, ap_predicate_op226_read_state4, ap_predicate_op230_read_state4, ap_predicate_op269_read_state4)
    begin
                ap_block_state4_pp0_stage2_iter0 <= (((ap_predicate_op269_read_state4 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op230_read_state4 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op226_read_state4 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op223_write_state4 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)));
    end process;


    ap_block_state5_pp0_stage3_iter0_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_5_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, icmp_ln25_reg_1972, inner_fifos_0_1_V_V_full_n, ap_predicate_op285_write_state5, inner_fifos_0_2_V_V_full_n, ap_predicate_op289_write_state5, inner_fifos_1_1_V_V_full_n, ap_predicate_op295_write_state5, inner_fifos_1_2_V_V_full_n, ap_predicate_op300_write_state5, ap_predicate_op310_write_state5, inner_fifos_1_0_V_V_empty_n, ap_predicate_op316_read_state5, ap_predicate_op333_read_state5)
    begin
                ap_block_state5_pp0_stage3_iter0 <= (((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((weight_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op333_read_state5 = ap_const_boolean_1)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op316_read_state5 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op310_write_state5 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op300_write_state5 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op295_write_state5 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op289_write_state5 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op285_write_state5 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0)));
    end process;


    ap_block_state6_pp0_stage4_iter0_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_5_full_n, icmp_ln25_reg_1972, inner_fifos_1_1_V_V_full_n, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, ap_predicate_op351_read_state6, ap_predicate_op352_write_state6, inner_fifos_0_1_V_V_empty_n, ap_predicate_op353_read_state6, inner_fifos_0_2_V_V_empty_n, ap_predicate_op356_read_state6, inner_fifos_0_0_V_V_full_n, ap_predicate_op368_write_state6, ap_predicate_op371_read_state6, inner_fifos_1_2_V_V_empty_n, ap_predicate_op374_read_state6, inner_fifos_1_0_V_V_full_n, ap_predicate_op382_write_state6, ap_predicate_op383_write_state6)
    begin
                ap_block_state6_pp0_stage4_iter0 <= (((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((ap_predicate_op383_write_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op382_write_state6 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op374_read_state6 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op371_read_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op368_write_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op356_read_state6 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op353_read_state6 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op351_read_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op352_write_state6 = ap_const_boolean_1)));
    end process;


    ap_block_state7_pp0_stage5_iter0_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, icmp_ln25_reg_1972, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_1_0_V_V_empty_n, ap_predicate_op412_write_state7, ap_predicate_op416_write_state7, ap_predicate_op421_write_state7, ap_predicate_op423_write_state7, ap_predicate_op426_write_state7, ap_predicate_op433_write_state7, ap_predicate_op437_read_state7, inner_fifos_1_1_V_V_empty_n, ap_predicate_op440_read_state7)
    begin
                ap_block_state7_pp0_stage5_iter0 <= (((ap_predicate_op440_read_state7 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op437_read_state7 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op426_write_state7 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op423_write_state7 = ap_const_boolean_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op421_write_state7 = ap_const_boolean_1)) or ((ap_predicate_op416_write_state7 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op412_write_state7 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op433_write_state7 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)));
    end process;


    ap_block_state8_pp0_stage0_iter1_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, icmp_ln25_reg_1972, cmp98_reg_2015, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_1_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op455_read_state8, ap_predicate_op456_write_state8, ap_predicate_op457_read_state8, ap_predicate_op460_read_state8, ap_predicate_op473_read_state8)
    begin
                ap_block_state8_pp0_stage0_iter1 <= ((pe_input_stream_V_7_full_n = ap_const_logic_0) or ((ap_predicate_op473_read_state8 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op460_read_state8 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op457_read_state8 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op455_read_state8 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((inner_fifos_1_0_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((inner_fifos_0_0_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op456_write_state8 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((inner_fifos_1_2_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((inner_fifos_1_1_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((inner_fifos_0_2_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0)) or ((inner_fifos_0_1_V_V_full_n = ap_const_logic_0) and (cmp98_reg_2015 = ap_const_lv1_1)));
    end process;


    ap_condition_1816_assign_proc : process(ap_CS_fsm_pp0_stage4, cmp50_reg_2007, ap_block_pp0_stage4_11001)
    begin
                ap_condition_1816 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (cmp50_reg_2007 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001));
    end process;


    ap_condition_1820_assign_proc : process(ap_CS_fsm_pp0_stage3, cmp50_reg_2007, ap_block_pp0_stage3_11001)
    begin
                ap_condition_1820 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (cmp50_reg_2007 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001));
    end process;


    ap_condition_1834_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln25_reg_1972, cmp50_reg_2007, ap_block_pp0_stage1_11001)
    begin
                ap_condition_1834 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001));
    end process;


    ap_condition_342_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_342 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001));
    end process;


    ap_condition_392_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_392 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001));
    end process;


    ap_condition_472_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_472 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001));
    end process;


    ap_condition_548_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln25_fu_790_p2, ap_block_pp0_stage0_11001, cmp50_fu_958_p2)
    begin
                ap_condition_548 <= ((cmp50_fu_958_p2 = ap_const_lv1_1) and (icmp_ln25_fu_790_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_903_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_01001)
    begin
                ap_condition_903 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001));
    end process;


    ap_condition_910_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_block_pp0_stage1_11001)
    begin
                ap_condition_910 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001));
    end process;


    ap_condition_911_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_911 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001));
    end process;


    ap_condition_920_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_01001)
    begin
                ap_condition_920 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001));
    end process;


    ap_condition_933_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_933 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_condition_945_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_01001)
    begin
                ap_condition_945 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln25_fu_790_p2)
    begin
        if ((icmp_ln25_fu_790_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten26_phi_fu_501_p4_assign_proc : process(icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, indvar_flatten26_reg_497, add_ln25_reg_1976)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_indvar_flatten26_phi_fu_501_p4 <= add_ln25_reg_1976;
        else 
            ap_phi_mux_indvar_flatten26_phi_fu_501_p4 <= indvar_flatten26_reg_497;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_523_p4_assign_proc : process(icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, indvar_flatten_reg_519, select_ln27_4_reg_2056)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_indvar_flatten_phi_fu_523_p4 <= select_ln27_4_reg_2056;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_523_p4 <= indvar_flatten_reg_519;
        end if; 
    end process;


    ap_phi_mux_input_registers_0_1_V_2_phi_fu_698_p4_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007, inner_fifos_0_1_V_V_dout, ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_695)
    begin
        if (((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0))) then 
            ap_phi_mux_input_registers_0_1_V_2_phi_fu_698_p4 <= inner_fifos_0_1_V_V_dout;
        else 
            ap_phi_mux_input_registers_0_1_V_2_phi_fu_698_p4 <= ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_695;
        end if; 
    end process;


    ap_phi_mux_input_registers_0_2_V_2_phi_fu_710_p4_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007, inner_fifos_0_2_V_V_dout, ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_707)
    begin
        if (((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0))) then 
            ap_phi_mux_input_registers_0_2_V_2_phi_fu_710_p4 <= inner_fifos_0_2_V_V_dout;
        else 
            ap_phi_mux_input_registers_0_2_V_2_phi_fu_710_p4 <= ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_707;
        end if; 
    end process;


    ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007, inner_fifos_1_2_V_V_dout, ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_741, input_registers_1_3_V_3_fu_1888_p3)
    begin
        if ((icmp_ln25_reg_1972 = ap_const_lv1_0)) then
            if ((cmp50_reg_2007 = ap_const_lv1_1)) then 
                ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4 <= input_registers_1_3_V_3_fu_1888_p3;
            elsif ((cmp50_reg_2007 = ap_const_lv1_0)) then 
                ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4 <= inner_fifos_1_2_V_V_dout;
            else 
                ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4 <= ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_741;
            end if;
        else 
            ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4 <= ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_741;
        end if; 
    end process;


    ap_phi_mux_kernel_y_phi_fu_545_p4_assign_proc : process(icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, kernel_y_reg_541, add_ln30_reg_2340)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_kernel_y_phi_fu_545_p4 <= add_ln30_reg_2340;
        else 
            ap_phi_mux_kernel_y_phi_fu_545_p4 <= kernel_y_reg_541;
        end if; 
    end process;


    ap_phi_mux_output_x_phi_fu_512_p4_assign_proc : process(icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, output_x_reg_508, select_ln25_3_reg_1981)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_output_x_phi_fu_512_p4 <= select_ln25_3_reg_1981;
        else 
            ap_phi_mux_output_x_phi_fu_512_p4 <= output_x_reg_508;
        end if; 
    end process;


    ap_phi_mux_output_y_phi_fu_534_p4_assign_proc : process(icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, output_y_reg_530, select_ln27_3_reg_1997)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_output_y_phi_fu_534_p4 <= select_ln27_3_reg_1997;
        else 
            ap_phi_mux_output_y_phi_fu_534_p4 <= output_y_reg_530;
        end if; 
    end process;


    ap_phi_mux_p_lcssa611740_lcssa8311341_phi_fu_556_p4_assign_proc : process(icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_lcssa611740_lcssa8311341_reg_552, select_ln155_reg_2335)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_p_lcssa611740_lcssa8311341_phi_fu_556_p4 <= select_ln155_reg_2335;
        else 
            ap_phi_mux_p_lcssa611740_lcssa8311341_phi_fu_556_p4 <= p_lcssa611740_lcssa8311341_reg_552;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_input_registers_0_1_V_2_reg_695 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_input_registers_0_2_V_2_reg_707 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_input_registers_1_0_V_2_reg_718 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_input_registers_1_1_V_2_reg_729 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_741 <= "XXXXXXXX";

    ap_predicate_op158_read_state3_assign_proc : process(icmp_ln25_reg_1972, select_ln27_2_reg_1993)
    begin
                ap_predicate_op158_read_state3 <= ((select_ln27_2_reg_1993 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op162_read_state3_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op162_read_state3 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op164_read_state3_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op164_read_state3 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op170_read_state3_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op170_read_state3 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op181_read_state3_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op181_read_state3 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op211_write_state3_assign_proc : process(icmp_ln25_reg_1972, cmp98_reg_2015)
    begin
                ap_predicate_op211_write_state3 <= ((cmp98_reg_2015 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op223_write_state4_assign_proc : process(icmp_ln25_reg_1972, cmp98_reg_2015)
    begin
                ap_predicate_op223_write_state4 <= ((cmp98_reg_2015 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op226_read_state4_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op226_read_state4 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op230_read_state4_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op230_read_state4 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op269_read_state4_assign_proc : process(icmp_ln25_reg_1972, select_ln27_2_reg_1993)
    begin
                ap_predicate_op269_read_state4 <= ((select_ln27_2_reg_1993 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op285_write_state5_assign_proc : process(icmp_ln25_reg_1972, cmp98_reg_2015)
    begin
                ap_predicate_op285_write_state5 <= ((cmp98_reg_2015 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op289_write_state5_assign_proc : process(icmp_ln25_reg_1972, cmp98_reg_2015)
    begin
                ap_predicate_op289_write_state5 <= ((cmp98_reg_2015 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op295_write_state5_assign_proc : process(icmp_ln25_reg_1972, cmp98_reg_2015)
    begin
                ap_predicate_op295_write_state5 <= ((cmp98_reg_2015 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op300_write_state5_assign_proc : process(icmp_ln25_reg_1972, cmp98_reg_2015)
    begin
                ap_predicate_op300_write_state5 <= ((cmp98_reg_2015 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op310_write_state5_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op310_write_state5 <= ((cmp50_reg_2007 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op316_read_state5_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op316_read_state5 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op333_read_state5_assign_proc : process(icmp_ln25_reg_1972, select_ln27_2_reg_1993)
    begin
                ap_predicate_op333_read_state5 <= ((select_ln27_2_reg_1993 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op351_read_state6_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op351_read_state6 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op352_write_state6_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op352_write_state6 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op353_read_state6_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op353_read_state6 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op356_read_state6_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op356_read_state6 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op368_write_state6_assign_proc : process(icmp_ln25_reg_1972, cmp98_reg_2015)
    begin
                ap_predicate_op368_write_state6 <= ((cmp98_reg_2015 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op371_read_state6_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op371_read_state6 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op374_read_state6_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op374_read_state6 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op382_write_state6_assign_proc : process(icmp_ln25_reg_1972, cmp98_reg_2015)
    begin
                ap_predicate_op382_write_state6 <= ((cmp98_reg_2015 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op383_write_state6_assign_proc : process(icmp_ln25_reg_1972, cmp98_reg_2015)
    begin
                ap_predicate_op383_write_state6 <= ((cmp98_reg_2015 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op412_write_state7_assign_proc : process(icmp_ln25_reg_1972, cmp98_reg_2015)
    begin
                ap_predicate_op412_write_state7 <= ((cmp98_reg_2015 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op416_write_state7_assign_proc : process(icmp_ln25_reg_1972, cmp98_reg_2015)
    begin
                ap_predicate_op416_write_state7 <= ((cmp98_reg_2015 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op421_write_state7_assign_proc : process(icmp_ln25_reg_1972, cmp98_reg_2015)
    begin
                ap_predicate_op421_write_state7 <= ((cmp98_reg_2015 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op423_write_state7_assign_proc : process(icmp_ln25_reg_1972, cmp98_reg_2015)
    begin
                ap_predicate_op423_write_state7 <= ((cmp98_reg_2015 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op426_write_state7_assign_proc : process(icmp_ln25_reg_1972, cmp98_reg_2015)
    begin
                ap_predicate_op426_write_state7 <= ((cmp98_reg_2015 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op433_write_state7_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op433_write_state7 <= ((cmp50_reg_2007 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op437_read_state7_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op437_read_state7 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op440_read_state7_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op440_read_state7 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op455_read_state8_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op455_read_state8 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op456_write_state8_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op456_write_state8 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op457_read_state8_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op457_read_state8 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op460_read_state8_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op460_read_state8 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_predicate_op473_read_state8_assign_proc : process(icmp_ln25_reg_1972, cmp50_reg_2007)
    begin
                ap_predicate_op473_read_state8 <= ((cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp50_fu_958_p2 <= "1" when (select_ln27_fu_880_p3 = ap_const_lv2_0) else "0";
    cmp98_fu_964_p2 <= "0" when (select_ln27_fu_880_p3 = ap_const_lv2_2) else "1";
    conv_i302_145_fu_1659_p2 <= (mul1_reg_2002 or ap_const_lv2_1);
    empty_13_fu_784_p2 <= (trunc_ln27_fu_780_p1 or trunc_ln25_fu_776_p1);
    empty_15_fu_1118_p2 <= std_logic_vector(unsigned(p_shl_fu_1111_p3) - unsigned(zext_ln30_fu_1108_p1));
    empty_16_fu_926_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(kernel_y_cast1_fu_922_p1));
    grp_fu_753_p2 <= std_logic_vector(unsigned(empty_15_reg_2061) + unsigned(ap_const_lv4_2));
    icmp_ln25_fu_790_p2 <= "1" when (ap_phi_mux_indvar_flatten26_phi_fu_501_p4 = ap_const_lv4_C) else "0";
    icmp_ln27_fu_802_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_523_p4 = ap_const_lv4_6) else "0";
    icmp_ln30_fu_848_p2 <= "1" when (ap_phi_mux_kernel_y_phi_fu_545_p4 = ap_const_lv2_3) else "0";
    icmp_ln874_1_fu_1082_p2 <= "1" when (select_ln27_1_fu_888_p3 = ap_const_lv4_2) else "0";
    icmp_ln874_2_fu_1247_p2 <= "1" when (select_ln119_fu_1137_p3 = ap_const_lv4_2) else "0";
    icmp_ln874_3_fu_1465_p2 <= "1" when (select_ln119_1_reg_2118 = ap_const_lv4_2) else "0";
    icmp_ln874_4_fu_1493_p2 <= "1" when (select_ln119_2_fu_1475_p3 = ap_const_lv4_2) else "0";
    icmp_ln874_5_fu_1566_p2 <= "1" when (select_ln119_3_reg_2188 = ap_const_lv4_2) else "0";
    icmp_ln874_6_fu_1606_p2 <= "1" when (select_ln119_4_fu_1576_p3 = ap_const_lv4_2) else "0";
    icmp_ln874_7_fu_1777_p2 <= "1" when (select_ln119_5_reg_2238 = ap_const_lv4_2) else "0";
    icmp_ln874_8_fu_1795_p2 <= "1" when (select_ln119_6_fu_1787_p3 = ap_const_lv4_2) else "0";
    icmp_ln874_9_fu_1845_p2 <= "1" when (select_ln119_7_reg_2299 = ap_const_lv4_2) else "0";
    icmp_ln874_fu_1863_p2 <= "1" when (select_ln119_8_fu_1855_p3 = ap_const_lv4_2) else "0";

    inner_fifos_0_0_V_V_din_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, cmp98_reg_2015, ap_predicate_op368_write_state6, ap_predicate_op223_write_state4, ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598, ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635, ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718, ap_block_pp0_stage2_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage0_01001)
    begin
        if (((cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            inner_fifos_0_0_V_V_din <= ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op368_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            inner_fifos_0_0_V_V_din <= ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op223_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            inner_fifos_0_0_V_V_din <= ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598;
        else 
            inner_fifos_0_0_V_V_din <= "XXXXXXXX";
        end if; 
    end process;


    inner_fifos_0_0_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op351_read_state6, ap_block_pp0_stage4_11001, ap_predicate_op455_read_state8, ap_block_pp0_stage0_11001, ap_predicate_op162_read_state3, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op162_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op351_read_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_predicate_op455_read_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_0_0_V_V_read <= ap_const_logic_1;
        else 
            inner_fifos_0_0_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_0_0_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, cmp98_reg_2015, ap_predicate_op368_write_state6, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_predicate_op223_write_state4, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op223_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op368_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_0_0_V_V_write <= ap_const_logic_1;
        else 
            inner_fifos_0_0_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_0_1_V_V_din_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, cmp98_reg_2015, ap_predicate_op285_write_state5, ap_predicate_op412_write_state7, ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611, ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670, ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if (((cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            inner_fifos_0_1_V_V_din <= ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op412_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            inner_fifos_0_1_V_V_din <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op285_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            inner_fifos_0_1_V_V_din <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611;
        else 
            inner_fifos_0_1_V_V_din <= "XXXXXXXX";
        end if; 
    end process;


    inner_fifos_0_1_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op353_read_state6, ap_block_pp0_stage4_11001, ap_predicate_op457_read_state8, ap_block_pp0_stage0_11001, ap_predicate_op164_read_state3, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op164_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op353_read_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_predicate_op457_read_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_0_1_V_V_read <= ap_const_logic_1;
        else 
            inner_fifos_0_1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_0_1_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, cmp98_reg_2015, ap_predicate_op285_write_state5, ap_block_pp0_stage3_11001, ap_predicate_op412_write_state7, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op412_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op285_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_0_1_V_V_write <= ap_const_logic_1;
        else 
            inner_fifos_0_1_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_0_2_V_V_din_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, cmp98_reg_2015, ap_predicate_op289_write_state5, ap_predicate_op416_write_state7, ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623, ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683, ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if (((cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            inner_fifos_0_2_V_V_din <= ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op416_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            inner_fifos_0_2_V_V_din <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op289_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            inner_fifos_0_2_V_V_din <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623;
        else 
            inner_fifos_0_2_V_V_din <= "XXXXXXXX";
        end if; 
    end process;


    inner_fifos_0_2_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op356_read_state6, ap_block_pp0_stage4_11001, ap_predicate_op460_read_state8, ap_block_pp0_stage0_11001, ap_predicate_op170_read_state3, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op170_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op356_read_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_predicate_op460_read_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_0_2_V_V_read <= ap_const_logic_1;
        else 
            inner_fifos_0_2_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_0_2_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, cmp98_reg_2015, ap_predicate_op289_write_state5, ap_block_pp0_stage3_11001, ap_predicate_op416_write_state7, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op416_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op289_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_0_2_V_V_write <= ap_const_logic_1;
        else 
            inner_fifos_0_2_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_1_0_V_V_din_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, cmp98_reg_2015, reg_764, ap_predicate_op382_write_state6, ap_predicate_op211_write_state3, input_registers_2_2_V_1_reg_2210, ap_block_pp0_stage1_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage0_01001)
    begin
        if (((cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            inner_fifos_1_0_V_V_din <= input_registers_2_2_V_1_reg_2210;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op382_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            inner_fifos_1_0_V_V_din <= reg_764;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op211_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            inner_fifos_1_0_V_V_din <= ap_const_lv8_0;
        else 
            inner_fifos_1_0_V_V_din <= "XXXXXXXX";
        end if; 
    end process;


    inner_fifos_1_0_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_predicate_op316_read_state5, ap_block_pp0_stage3_11001, ap_predicate_op437_read_state7, ap_block_pp0_stage5_11001, ap_predicate_op181_read_state3, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op181_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op437_read_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op316_read_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            inner_fifos_1_0_V_V_read <= ap_const_logic_1;
        else 
            inner_fifos_1_0_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_1_0_V_V_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, cmp98_reg_2015, ap_predicate_op382_write_state6, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_predicate_op211_write_state3, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op211_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op382_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_1_0_V_V_write <= ap_const_logic_1;
        else 
            inner_fifos_1_0_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_1_1_V_V_din_assign_proc : process(input_buffers_Dout_B, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, cmp98_reg_2015, reg_764, ap_predicate_op295_write_state5, ap_predicate_op383_write_state6, input_registers_2_2_V_1_reg_2210, ap_block_pp0_stage4_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001)
    begin
        if (((cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            inner_fifos_1_1_V_V_din <= reg_764;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op383_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            inner_fifos_1_1_V_V_din <= input_registers_2_2_V_1_reg_2210;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op295_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            inner_fifos_1_1_V_V_din <= input_buffers_Dout_B;
        else 
            inner_fifos_1_1_V_V_din <= "XXXXXXXX";
        end if; 
    end process;


    inner_fifos_1_1_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_predicate_op440_read_state7, ap_block_pp0_stage5_11001, ap_predicate_op371_read_state6, ap_block_pp0_stage4_11001, ap_predicate_op226_read_state4, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op226_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op371_read_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op440_read_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)))) then 
            inner_fifos_1_1_V_V_read <= ap_const_logic_1;
        else 
            inner_fifos_1_1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_1_1_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, cmp98_reg_2015, ap_predicate_op295_write_state5, ap_block_pp0_stage3_11001, ap_predicate_op383_write_state6, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op383_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op295_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_1_1_V_V_write <= ap_const_logic_1;
        else 
            inner_fifos_1_1_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_1_2_V_V_din_assign_proc : process(input_buffers_Dout_A, input_buffers_Dout_B, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, cmp98_reg_2015, ap_predicate_op300_write_state5, ap_predicate_op426_write_state7, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op426_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            inner_fifos_1_2_V_V_din <= input_buffers_Dout_B;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op300_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001)) or ((cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            inner_fifos_1_2_V_V_din <= input_buffers_Dout_A;
        else 
            inner_fifos_1_2_V_V_din <= "XXXXXXXX";
        end if; 
    end process;


    inner_fifos_1_2_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op374_read_state6, ap_block_pp0_stage4_11001, ap_predicate_op473_read_state8, ap_block_pp0_stage0_11001, ap_predicate_op230_read_state4, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op230_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op374_read_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_predicate_op473_read_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_1_2_V_V_read <= ap_const_logic_1;
        else 
            inner_fifos_1_2_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_1_2_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, cmp98_reg_2015, ap_predicate_op300_write_state5, ap_block_pp0_stage3_11001, ap_predicate_op426_write_state7, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op426_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op300_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_1_2_V_V_write <= ap_const_logic_1;
        else 
            inner_fifos_1_2_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    input_buffers_Addr_A <= std_logic_vector(shift_left(unsigned(input_buffers_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_0(31-1 downto 0)))));

    input_buffers_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, zext_ln538_1_fu_1077_p1, zext_ln538_4_fu_1238_p1, zext_ln538_7_fu_1424_p1, zext_ln538_5_fu_1521_p1, zext_ln538_9_fu_1705_p1, zext_ln538_11_fu_1841_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                input_buffers_Addr_A_orig <= zext_ln538_11_fu_1841_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                input_buffers_Addr_A_orig <= zext_ln538_9_fu_1705_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                input_buffers_Addr_A_orig <= zext_ln538_5_fu_1521_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                input_buffers_Addr_A_orig <= zext_ln538_7_fu_1424_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                input_buffers_Addr_A_orig <= zext_ln538_4_fu_1238_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                input_buffers_Addr_A_orig <= zext_ln538_1_fu_1077_p1(32 - 1 downto 0);
            else 
                input_buffers_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            input_buffers_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    input_buffers_Addr_B <= std_logic_vector(shift_left(unsigned(input_buffers_Addr_B_orig),to_integer(unsigned('0' & ap_const_lv32_0(31-1 downto 0)))));

    input_buffers_Addr_B_orig_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, zext_ln538_fu_1034_p1, zext_ln538_3_fu_1202_p1, zext_ln538_6_fu_1383_p1, zext_ln538_2_fu_1517_p1, zext_ln538_8_fu_1655_p1, zext_ln538_10_fu_1837_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                input_buffers_Addr_B_orig <= zext_ln538_10_fu_1837_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                input_buffers_Addr_B_orig <= zext_ln538_8_fu_1655_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                input_buffers_Addr_B_orig <= zext_ln538_2_fu_1517_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                input_buffers_Addr_B_orig <= zext_ln538_6_fu_1383_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                input_buffers_Addr_B_orig <= zext_ln538_3_fu_1202_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                input_buffers_Addr_B_orig <= zext_ln538_fu_1034_p1(32 - 1 downto 0);
            else 
                input_buffers_Addr_B_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            input_buffers_Addr_B_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    input_buffers_Clk_A <= ap_clk;
    input_buffers_Clk_B <= ap_clk;
    input_buffers_Din_A <= ap_const_lv8_0;
    input_buffers_Din_B <= ap_const_lv8_0;

    input_buffers_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            input_buffers_EN_A <= ap_const_logic_1;
        else 
            input_buffers_EN_A <= ap_const_logic_0;
        end if; 
    end process;


    input_buffers_EN_B_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            input_buffers_EN_B <= ap_const_logic_1;
        else 
            input_buffers_EN_B <= ap_const_logic_0;
        end if; 
    end process;

    input_buffers_Rst_A <= ap_rst;
    input_buffers_Rst_B <= ap_rst;
    input_buffers_WEN_A <= ap_const_lv1_0;
    input_buffers_WEN_B <= ap_const_lv1_0;
    input_registers_0_3_V_1_fu_1641_p3 <= 
        input_buffers_Dout_B when (cmp50_reg_2007(0) = '1') else 
        input_registers_0_3_V_4_fu_138;
    input_registers_0_3_V_3_fu_1825_p3 <= 
        input_buffers_Dout_A when (cmp50_reg_2007(0) = '1') else 
        input_registers_0_3_V_4_fu_138;
    input_registers_1_3_V_1_fu_1648_p3 <= 
        input_buffers_Dout_A when (cmp50_reg_2007(0) = '1') else 
        input_registers_1_3_V_4_fu_146;
    input_registers_1_3_V_3_fu_1888_p3 <= 
        input_buffers_Dout_B when (cmp50_reg_2007(0) = '1') else 
        input_registers_1_3_V_4_fu_146;
    kernel_y_cast1_fu_922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln27_fu_880_p3),3));
    mul1_fu_950_p3 <= (tmp_fu_942_p3 & ap_const_lv1_0);
    mul_fu_936_p0 <= ap_const_lv7_B(5 - 1 downto 0);
    mul_fu_936_p1 <= mul_fu_936_p10(3 - 1 downto 0);
    mul_fu_936_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_16_fu_926_p2),7));
    or_ln27_fu_874_p2 <= (icmp_ln27_fu_802_p2 or and_ln25_fu_854_p2);
    output_y_2_fu_868_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(select_ln25_fu_808_p3));
    p_cast_fu_1124_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_15_fu_1118_p2),64));
    p_mid1_fu_900_p2 <= (trunc_ln27_1_fu_896_p1 or select_ln25_1_fu_826_p3);
    p_shl_fu_1111_p3 <= (select_ln27_reg_1986 & ap_const_lv2_0);

    pe_input_stream_V_0_blk_n_assign_proc : process(pe_input_stream_V_0_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, cmp50_reg_2007, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (cmp50_reg_2007 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (cmp50_reg_2007 = ap_const_lv1_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (cmp50_reg_2007 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            pe_input_stream_V_0_blk_n <= pe_input_stream_V_0_full_n;
        else 
            pe_input_stream_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_0_din_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, input_registers_0_1_V_reg_575, ap_predicate_op310_write_state5, ap_predicate_op433_write_state7, inner_fifos_0_0_V_V_dout, ap_predicate_op352_write_state6, ap_predicate_op456_write_state8, ap_phi_reg_pp0_iter0_storemerge_reg_563, ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647, ap_block_pp0_stage2_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op433_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            pe_input_stream_V_0_din <= ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op352_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001)) or ((ap_predicate_op456_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            pe_input_stream_V_0_din <= inner_fifos_0_0_V_V_dout;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op310_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            pe_input_stream_V_0_din <= input_registers_0_1_V_reg_575;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            pe_input_stream_V_0_din <= ap_phi_reg_pp0_iter0_storemerge_reg_563;
        else 
            pe_input_stream_V_0_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_0_write_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_predicate_op310_write_state5, ap_block_pp0_stage3_11001, ap_predicate_op433_write_state7, ap_block_pp0_stage5_11001, ap_predicate_op352_write_state6, ap_block_pp0_stage4_11001, ap_predicate_op456_write_state8, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op352_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op433_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op310_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_predicate_op456_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            pe_input_stream_V_0_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_1_blk_n_assign_proc : process(pe_input_stream_V_1_full_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            pe_input_stream_V_1_blk_n <= pe_input_stream_V_1_full_n;
        else 
            pe_input_stream_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_1_din_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598, ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635, input_registers_1_0_V_3_fu_142, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage4_01001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0))) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
                pe_input_stream_V_1_din <= ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
                pe_input_stream_V_1_din <= ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
                pe_input_stream_V_1_din <= input_registers_1_0_V_3_fu_142;
            else 
                pe_input_stream_V_1_din <= "XXXXXXXX";
            end if;
        else 
            pe_input_stream_V_1_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_1_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            pe_input_stream_V_1_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_2_blk_n_assign_proc : process(pe_input_stream_V_2_full_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            pe_input_stream_V_2_blk_n <= pe_input_stream_V_2_full_n;
        else 
            pe_input_stream_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_2_din_assign_proc : process(input_buffers_Dout_B, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, input_registers_2_0_V_fu_150, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0))) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
                pe_input_stream_V_2_din <= input_buffers_Dout_B;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
                pe_input_stream_V_2_din <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
                pe_input_stream_V_2_din <= input_registers_2_0_V_fu_150;
            else 
                pe_input_stream_V_2_din <= "XXXXXXXX";
            end if;
        else 
            pe_input_stream_V_2_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_2_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            pe_input_stream_V_2_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_2_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_3_blk_n_assign_proc : process(pe_input_stream_V_3_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            pe_input_stream_V_3_blk_n <= pe_input_stream_V_3_full_n;
        else 
            pe_input_stream_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_3_din_assign_proc : process(icmp_ln25_reg_1972, ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575, ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647, ap_phi_mux_input_registers_0_1_V_2_phi_fu_698_p4, ap_condition_903, ap_condition_945, ap_condition_933)
    begin
        if ((icmp_ln25_reg_1972 = ap_const_lv1_0)) then
            if ((ap_const_boolean_1 = ap_condition_933)) then 
                pe_input_stream_V_3_din <= ap_phi_mux_input_registers_0_1_V_2_phi_fu_698_p4;
            elsif ((ap_const_boolean_1 = ap_condition_945)) then 
                pe_input_stream_V_3_din <= ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647;
            elsif ((ap_const_boolean_1 = ap_condition_903)) then 
                pe_input_stream_V_3_din <= ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575;
            else 
                pe_input_stream_V_3_din <= "XXXXXXXX";
            end if;
        else 
            pe_input_stream_V_3_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_3_write_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            pe_input_stream_V_3_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_3_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_4_blk_n_assign_proc : process(pe_input_stream_V_4_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            pe_input_stream_V_4_blk_n <= pe_input_stream_V_4_full_n;
        else 
            pe_input_stream_V_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_4_din_assign_proc : process(icmp_ln25_reg_1972, ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611, ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670, ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729, ap_condition_945, ap_condition_933, ap_condition_920)
    begin
        if ((icmp_ln25_reg_1972 = ap_const_lv1_0)) then
            if ((ap_const_boolean_1 = ap_condition_933)) then 
                pe_input_stream_V_4_din <= ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729;
            elsif ((ap_const_boolean_1 = ap_condition_945)) then 
                pe_input_stream_V_4_din <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670;
            elsif ((ap_const_boolean_1 = ap_condition_920)) then 
                pe_input_stream_V_4_din <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611;
            else 
                pe_input_stream_V_4_din <= "XXXXXXXX";
            end if;
        else 
            pe_input_stream_V_4_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_4_write_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            pe_input_stream_V_4_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_4_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_5_blk_n_assign_proc : process(pe_input_stream_V_5_full_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)))) then 
            pe_input_stream_V_5_blk_n <= pe_input_stream_V_5_full_n;
        else 
            pe_input_stream_V_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_5_din_assign_proc : process(input_buffers_Dout_B, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, input_registers_2_2_V_1_reg_2210, input_registers_2_1_V_fu_154, ap_block_pp0_stage1_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage3_01001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0))) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
                pe_input_stream_V_5_din <= input_registers_2_2_V_1_reg_2210;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
                pe_input_stream_V_5_din <= input_buffers_Dout_B;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
                pe_input_stream_V_5_din <= input_registers_2_1_V_fu_154;
            else 
                pe_input_stream_V_5_din <= "XXXXXXXX";
            end if;
        else 
            pe_input_stream_V_5_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_5_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            pe_input_stream_V_5_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_5_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_6_blk_n_assign_proc : process(pe_input_stream_V_6_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, cmp98_reg_2015)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (cmp98_reg_2015 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((cmp98_reg_2015 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            pe_input_stream_V_6_blk_n <= pe_input_stream_V_6_full_n;
        else 
            pe_input_stream_V_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_6_din_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, cmp98_reg_2015, ap_predicate_op421_write_state7, ap_predicate_op423_write_state7, ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587, ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659, ap_phi_mux_input_registers_0_2_V_2_phi_fu_710_p4, ap_block_pp0_stage2_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if ((((cmp98_reg_2015 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            pe_input_stream_V_6_din <= ap_phi_mux_input_registers_0_2_V_2_phi_fu_710_p4;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op423_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op421_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001)))) then 
            pe_input_stream_V_6_din <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            pe_input_stream_V_6_din <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587;
        else 
            pe_input_stream_V_6_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_6_write_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, cmp98_reg_2015, ap_predicate_op421_write_state7, ap_predicate_op423_write_state7, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op423_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op421_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((cmp98_reg_2015 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp98_reg_2015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            pe_input_stream_V_6_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_6_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_7_blk_n_assign_proc : process(pe_input_stream_V_7_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            pe_input_stream_V_7_blk_n <= pe_input_stream_V_7_full_n;
        else 
            pe_input_stream_V_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_7_din_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623, ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683, ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            pe_input_stream_V_7_din <= ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            pe_input_stream_V_7_din <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            pe_input_stream_V_7_din <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623;
        else 
            pe_input_stream_V_7_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_7_write_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            pe_input_stream_V_7_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_7_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_8_blk_n_assign_proc : process(pe_input_stream_V_8_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            pe_input_stream_V_8_blk_n <= pe_input_stream_V_8_full_n;
        else 
            pe_input_stream_V_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_8_din_assign_proc : process(input_buffers_Dout_A, input_buffers_Dout_B, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            pe_input_stream_V_8_din <= input_buffers_Dout_B;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            pe_input_stream_V_8_din <= input_buffers_Dout_A;
        else 
            pe_input_stream_V_8_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_8_write_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            pe_input_stream_V_8_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_8_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_weight_stream_V_blk_n_assign_proc : process(pe_weight_stream_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            pe_weight_stream_V_blk_n <= pe_weight_stream_V_full_n;
        else 
            pe_weight_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_weight_stream_V_din_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, reg_770, weight_registers_V_q1, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            pe_weight_stream_V_din <= reg_770;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            pe_weight_stream_V_din <= weight_registers_V_q1;
        else 
            pe_weight_stream_V_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_weight_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            pe_weight_stream_V_write <= ap_const_logic_1;
        else 
            pe_weight_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln119_1_fu_1259_p3 <= 
        ap_const_lv4_0 when (icmp_ln874_2_fu_1247_p2(0) = '1') else 
        add_ln695_2_fu_1253_p2;
    select_ln119_2_fu_1475_p3 <= 
        ap_const_lv4_0 when (icmp_ln874_3_fu_1465_p2(0) = '1') else 
        add_ln695_3_fu_1470_p2;
    select_ln119_3_fu_1505_p3 <= 
        ap_const_lv4_0 when (icmp_ln874_4_fu_1493_p2(0) = '1') else 
        add_ln695_4_fu_1499_p2;
    select_ln119_4_fu_1576_p3 <= 
        ap_const_lv4_0 when (icmp_ln874_5_fu_1566_p2(0) = '1') else 
        add_ln695_5_fu_1571_p2;
    select_ln119_5_fu_1618_p3 <= 
        ap_const_lv4_0 when (icmp_ln874_6_fu_1606_p2(0) = '1') else 
        add_ln695_6_fu_1612_p2;
    select_ln119_6_fu_1787_p3 <= 
        ap_const_lv4_0 when (icmp_ln874_7_fu_1777_p2(0) = '1') else 
        add_ln695_7_fu_1782_p2;
    select_ln119_7_fu_1807_p3 <= 
        ap_const_lv4_0 when (icmp_ln874_8_fu_1795_p2(0) = '1') else 
        add_ln695_8_fu_1801_p2;
    select_ln119_8_fu_1855_p3 <= 
        ap_const_lv4_0 when (icmp_ln874_9_fu_1845_p2(0) = '1') else 
        add_ln695_9_fu_1850_p2;
    select_ln119_fu_1137_p3 <= 
        ap_const_lv4_0 when (icmp_ln874_1_reg_2046(0) = '1') else 
        add_ln695_1_reg_2051;
    select_ln155_fu_1875_p3 <= 
        ap_const_lv4_0 when (icmp_ln874_fu_1863_p2(0) = '1') else 
        add_ln695_fu_1869_p2;
    select_ln25_1_fu_826_p3 <= 
        trunc_ln25_1_fu_822_p1 when (icmp_ln27_fu_802_p2(0) = '1') else 
        trunc_ln25_fu_776_p1;
    select_ln25_2_fu_834_p3 <= 
        trunc_ln25_1_fu_822_p1 when (icmp_ln27_fu_802_p2(0) = '1') else 
        empty_13_fu_784_p2;
    select_ln25_3_fu_860_p3 <= 
        add_ln25_1_fu_816_p2 when (icmp_ln27_fu_802_p2(0) = '1') else 
        ap_phi_mux_output_x_phi_fu_512_p4;
    select_ln25_fu_808_p3 <= 
        ap_const_lv2_0 when (icmp_ln27_fu_802_p2(0) = '1') else 
        ap_phi_mux_output_y_phi_fu_534_p4;
    select_ln27_1_fu_888_p3 <= 
        ap_const_lv4_0 when (or_ln27_fu_874_p2(0) = '1') else 
        ap_phi_mux_p_lcssa611740_lcssa8311341_phi_fu_556_p4;
    select_ln27_2_fu_906_p3 <= 
        p_mid1_fu_900_p2 when (and_ln25_fu_854_p2(0) = '1') else 
        select_ln25_2_fu_834_p3;
    select_ln27_3_fu_914_p3 <= 
        output_y_2_fu_868_p2 when (and_ln25_fu_854_p2(0) = '1') else 
        select_ln25_fu_808_p3;
    select_ln27_4_fu_1100_p3 <= 
        ap_const_lv4_1 when (icmp_ln27_fu_802_p2(0) = '1') else 
        add_ln27_1_fu_1094_p2;
    select_ln27_fu_880_p3 <= 
        ap_const_lv2_0 when (or_ln27_fu_874_p2(0) = '1') else 
        ap_phi_mux_kernel_y_phi_fu_545_p4;
    shl_ln216_10_fu_1219_p3 <= (sub_ln216_4_fu_1159_p2 & ap_const_lv1_0);
    shl_ln216_11_fu_1327_p3 <= (trunc_ln216_7_fu_1323_p1 & ap_const_lv3_0);
    shl_ln216_12_fu_1335_p3 <= (add_ln216_8_fu_1318_p2 & ap_const_lv1_0);
    shl_ln216_13_fu_1275_p3 <= (trunc_ln216_8_fu_1271_p1 & ap_const_lv2_0);
    shl_ln216_14_fu_1357_p3 <= (trunc_ln216_9_fu_1354_p1 & ap_const_lv3_0);
    shl_ln216_15_fu_1365_p3 <= (sub_ln216_8_reg_2124 & ap_const_lv1_0);
    shl_ln216_16_fu_1397_p3 <= (trunc_ln216_10_fu_1393_p1 & ap_const_lv3_0);
    shl_ln216_17_fu_1405_p3 <= (add_ln216_11_fu_1388_p2 & ap_const_lv1_0);
    shl_ln216_18_fu_1438_p3 <= (trunc_ln216_11_fu_1434_p1 & ap_const_lv3_0);
    shl_ln216_19_fu_1446_p3 <= (add_ln216_13_fu_1429_p2 & ap_const_lv1_0);
    shl_ln216_1_fu_1006_p3 <= (trunc_ln216_1_fu_1002_p1 & ap_const_lv3_0);
    shl_ln216_20_fu_1536_p3 <= (trunc_ln216_12_fu_1533_p1 & ap_const_lv2_0);
    shl_ln216_21_fu_1677_p3 <= (trunc_ln216_13_fu_1673_p1 & ap_const_lv3_0);
    shl_ln216_22_fu_1685_p3 <= (add_ln216_15_fu_1668_p2 & ap_const_lv1_0);
    shl_ln216_23_fu_1553_p3 <= (trunc_ln216_14_reg_2195 & ap_const_lv2_0);
    shl_ln216_24_fu_1719_p3 <= (trunc_ln216_15_fu_1715_p1 & ap_const_lv3_0);
    shl_ln216_25_fu_1727_p3 <= (add_ln216_17_fu_1710_p2 & ap_const_lv1_0);
    shl_ln216_26_fu_1592_p3 <= (trunc_ln216_16_fu_1588_p1 & ap_const_lv2_0);
    shl_ln216_27_fu_1750_p3 <= (trunc_ln216_17_fu_1747_p1 & ap_const_lv3_0);
    shl_ln216_28_fu_1758_p3 <= (sub_ln216_16_reg_2232 & ap_const_lv1_0);
    shl_ln216_2_fu_1014_p3 <= (add_ln216_fu_996_p2 & ap_const_lv1_0);
    shl_ln216_3_fu_1049_p3 <= (trunc_ln216_2_fu_1045_p1 & ap_const_lv3_0);
    shl_ln216_4_fu_1057_p3 <= (add_ln216_2_fu_1039_p2 & ap_const_lv1_0);
    shl_ln216_5_fu_1292_p3 <= (trunc_ln216_3_fu_1289_p1 & ap_const_lv3_0);
    shl_ln216_6_fu_1300_p3 <= (sub_ln216_reg_2030 & ap_const_lv1_0);
    shl_ln216_7_fu_1151_p3 <= (trunc_ln216_4_fu_1147_p1 & ap_const_lv2_0);
    shl_ln216_8_fu_1175_p3 <= (trunc_ln216_5_fu_1171_p1 & ap_const_lv3_0);
    shl_ln216_9_fu_1183_p3 <= (add_ln216_5_fu_1165_p2 & ap_const_lv1_0);
    shl_ln216_s_fu_1211_p3 <= (trunc_ln216_6_fu_1207_p1 & ap_const_lv3_0);
    shl_ln_fu_982_p3 <= (trunc_ln216_fu_978_p1 & ap_const_lv2_0);
    sub_ln216_10_fu_1413_p2 <= std_logic_vector(unsigned(shl_ln216_16_fu_1397_p3) - unsigned(shl_ln216_17_fu_1405_p3));
    sub_ln216_11_fu_1454_p2 <= std_logic_vector(unsigned(shl_ln216_18_fu_1438_p3) - unsigned(shl_ln216_19_fu_1446_p3));
    sub_ln216_12_fu_1544_p2 <= std_logic_vector(unsigned(shl_ln216_20_fu_1536_p3) - unsigned(zext_ln216_5_fu_1530_p1));
    sub_ln216_13_fu_1693_p2 <= std_logic_vector(unsigned(shl_ln216_21_fu_1677_p3) - unsigned(shl_ln216_22_fu_1685_p3));
    sub_ln216_14_fu_1560_p2 <= std_logic_vector(unsigned(shl_ln216_23_fu_1553_p3) - unsigned(zext_ln216_6_fu_1550_p1));
    sub_ln216_15_fu_1735_p2 <= std_logic_vector(unsigned(shl_ln216_24_fu_1719_p3) - unsigned(shl_ln216_25_fu_1727_p3));
    sub_ln216_16_fu_1600_p2 <= std_logic_vector(unsigned(shl_ln216_26_fu_1592_p3) - unsigned(zext_ln216_7_fu_1584_p1));
    sub_ln216_17_fu_1765_p2 <= std_logic_vector(unsigned(shl_ln216_27_fu_1750_p3) - unsigned(shl_ln216_28_fu_1758_p3));
    sub_ln216_1_fu_1022_p2 <= std_logic_vector(unsigned(shl_ln216_1_fu_1006_p3) - unsigned(shl_ln216_2_fu_1014_p3));
    sub_ln216_2_fu_1065_p2 <= std_logic_vector(unsigned(shl_ln216_3_fu_1049_p3) - unsigned(shl_ln216_4_fu_1057_p3));
    sub_ln216_3_fu_1307_p2 <= std_logic_vector(unsigned(shl_ln216_5_fu_1292_p3) - unsigned(shl_ln216_6_fu_1300_p3));
    sub_ln216_4_fu_1159_p2 <= std_logic_vector(unsigned(shl_ln216_7_fu_1151_p3) - unsigned(zext_ln216_2_fu_1143_p1));
    sub_ln216_5_fu_1191_p2 <= std_logic_vector(unsigned(shl_ln216_8_fu_1175_p3) - unsigned(shl_ln216_9_fu_1183_p3));
    sub_ln216_6_fu_1227_p2 <= std_logic_vector(unsigned(shl_ln216_s_fu_1211_p3) - unsigned(shl_ln216_10_fu_1219_p3));
    sub_ln216_7_fu_1343_p2 <= std_logic_vector(unsigned(shl_ln216_11_fu_1327_p3) - unsigned(shl_ln216_12_fu_1335_p3));
    sub_ln216_8_fu_1283_p2 <= std_logic_vector(unsigned(shl_ln216_13_fu_1275_p3) - unsigned(zext_ln216_3_fu_1267_p1));
    sub_ln216_9_fu_1372_p2 <= std_logic_vector(unsigned(shl_ln216_14_fu_1357_p3) - unsigned(shl_ln216_15_fu_1365_p3));
    sub_ln216_fu_990_p2 <= std_logic_vector(unsigned(shl_ln_fu_982_p3) - unsigned(zext_ln216_1_fu_974_p1));
    tmp_fu_942_p3 <= mul_fu_936_p2(5 downto 5);
    trunc_ln216_10_fu_1393_p1 <= add_ln216_11_fu_1388_p2(3 - 1 downto 0);
    trunc_ln216_11_fu_1434_p1 <= add_ln216_13_fu_1429_p2(3 - 1 downto 0);
    trunc_ln216_12_fu_1533_p1 <= select_ln119_2_reg_2177(3 - 1 downto 0);
    trunc_ln216_13_fu_1673_p1 <= add_ln216_15_fu_1668_p2(3 - 1 downto 0);
    trunc_ln216_14_fu_1513_p1 <= select_ln119_3_fu_1505_p3(3 - 1 downto 0);
    trunc_ln216_15_fu_1715_p1 <= add_ln216_17_fu_1710_p2(3 - 1 downto 0);
    trunc_ln216_16_fu_1588_p1 <= select_ln119_4_fu_1576_p3(3 - 1 downto 0);
    trunc_ln216_17_fu_1747_p1 <= sub_ln216_16_reg_2232(3 - 1 downto 0);
    trunc_ln216_1_fu_1002_p1 <= add_ln216_fu_996_p2(3 - 1 downto 0);
    trunc_ln216_2_fu_1045_p1 <= add_ln216_2_fu_1039_p2(3 - 1 downto 0);
    trunc_ln216_3_fu_1289_p1 <= sub_ln216_reg_2030(3 - 1 downto 0);
    trunc_ln216_4_fu_1147_p1 <= select_ln119_fu_1137_p3(3 - 1 downto 0);
    trunc_ln216_5_fu_1171_p1 <= add_ln216_5_fu_1165_p2(3 - 1 downto 0);
    trunc_ln216_6_fu_1207_p1 <= sub_ln216_4_fu_1159_p2(3 - 1 downto 0);
    trunc_ln216_7_fu_1323_p1 <= add_ln216_8_fu_1318_p2(3 - 1 downto 0);
    trunc_ln216_8_fu_1271_p1 <= select_ln119_1_fu_1259_p3(3 - 1 downto 0);
    trunc_ln216_9_fu_1354_p1 <= sub_ln216_8_reg_2124(3 - 1 downto 0);
    trunc_ln216_fu_978_p1 <= select_ln27_1_fu_888_p3(3 - 1 downto 0);
    trunc_ln25_1_fu_822_p1 <= add_ln25_1_fu_816_p2(1 - 1 downto 0);
    trunc_ln25_fu_776_p1 <= ap_phi_mux_output_x_phi_fu_512_p4(1 - 1 downto 0);
    trunc_ln27_1_fu_896_p1 <= output_y_2_fu_868_p2(1 - 1 downto 0);
    trunc_ln27_fu_780_p1 <= ap_phi_mux_output_y_phi_fu_534_p4(1 - 1 downto 0);

    weight_registers_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, p_cast_fu_1124_p1, zext_ln38_fu_1488_p1, zext_ln125_fu_1631_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                weight_registers_V_address0 <= zext_ln125_fu_1631_p1(4 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                weight_registers_V_address0 <= zext_ln38_fu_1488_p1(4 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                weight_registers_V_address0 <= p_cast_fu_1124_p1(4 - 1 downto 0);
            else 
                weight_registers_V_address0 <= "XXXX";
            end if;
        else 
            weight_registers_V_address0 <= "XXXX";
        end if; 
    end process;


    weight_registers_V_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, p_cast_reg_2068, zext_ln38_1_fu_1636_p1, zext_ln125_1_fu_1815_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                weight_registers_V_address1 <= zext_ln125_1_fu_1815_p1(4 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                weight_registers_V_address1 <= zext_ln38_1_fu_1636_p1(4 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                weight_registers_V_address1 <= p_cast_reg_2068(4 - 1 downto 0);
            else 
                weight_registers_V_address1 <= "XXXX";
            end if;
        else 
            weight_registers_V_address1 <= "XXXX";
        end if; 
    end process;


    weight_registers_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            weight_registers_V_ce0 <= ap_const_logic_1;
        else 
            weight_registers_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_registers_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            weight_registers_V_ce1 <= ap_const_logic_1;
        else 
            weight_registers_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    weight_registers_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, select_ln27_2_reg_1993, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (select_ln27_2_reg_1993 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (select_ln27_2_reg_1993 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            weight_registers_V_we0 <= ap_const_logic_1;
        else 
            weight_registers_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_registers_V_we1_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1972, select_ln27_2_reg_1993, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (select_ln27_2_reg_1993 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            weight_registers_V_we1 <= ap_const_logic_1;
        else 
            weight_registers_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    weight_stream_V_blk_n_assign_proc : process(weight_stream_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln25_reg_1972, select_ln27_2_reg_1993, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (select_ln27_2_reg_1993 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (select_ln27_2_reg_1993 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (select_ln27_2_reg_1993 = ap_const_lv1_0) and (icmp_ln25_reg_1972 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            weight_stream_V_blk_n <= weight_stream_V_empty_n;
        else 
            weight_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    weight_stream_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_predicate_op333_read_state5, ap_block_pp0_stage3_11001, ap_predicate_op158_read_state3, ap_block_pp0_stage1_11001, ap_predicate_op269_read_state4, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op269_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op158_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op333_read_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            weight_stream_V_read <= ap_const_logic_1;
        else 
            weight_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln25_fu_842_p2 <= (icmp_ln27_fu_802_p2 xor ap_const_lv1_1);
    zext_ln125_1_fu_1815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_753_p2),64));
    zext_ln125_fu_1631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln125_fu_1626_p2),64));
    zext_ln216_1_fu_974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln27_1_fu_888_p3),5));
    zext_ln216_2_fu_1143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_fu_1137_p3),5));
    zext_ln216_3_fu_1267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_1_fu_1259_p3),5));
    zext_ln216_4_fu_1664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv_i302_145_fu_1659_p2),6));
    zext_ln216_5_fu_1530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_2_reg_2177),5));
    zext_ln216_6_fu_1550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_3_reg_2188),5));
    zext_ln216_7_fu_1584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_4_fu_1576_p3),5));
    zext_ln216_fu_970_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul1_fu_950_p3),6));
    zext_ln30_fu_1108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln27_reg_1986),4));
    zext_ln38_1_fu_1636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_753_p2),64));
    zext_ln38_fu_1488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln38_fu_1483_p2),64));
    zext_ln538_10_fu_1837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln216_18_reg_2289),64));
    zext_ln538_11_fu_1841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln216_19_reg_2294),64));
    zext_ln538_1_fu_1077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln216_3_fu_1071_p2),64));
    zext_ln538_2_fu_1517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln216_4_reg_2132),64));
    zext_ln538_3_fu_1202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln216_6_fu_1197_p2),64));
    zext_ln538_4_fu_1238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln216_7_fu_1233_p2),64));
    zext_ln538_5_fu_1521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln216_9_reg_2157),64));
    zext_ln538_6_fu_1383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln216_10_fu_1378_p2),64));
    zext_ln538_7_fu_1424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln216_12_fu_1419_p2),64));
    zext_ln538_8_fu_1655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln216_14_reg_2172),64));
    zext_ln538_9_fu_1705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln216_16_fu_1699_p2),64));
    zext_ln538_fu_1034_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln216_1_fu_1028_p2),64));
end behav;
