
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf3_readInputs'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf3_readInputs
Automatically selected td_fused_top_tdf3_readInputs as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf3_readInputs

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf3_readInputs
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:458$311 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:450$296 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:442$281 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:434$274 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:426$267 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:418$252 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:410$237 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:402$230 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:394$223 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:386$217 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:378$201 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:370$185 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:360$174 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:350$163 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:342$151 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:334$139 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:324$128 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:314$117 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:306$115 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:298$107 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:290$103 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:282$99 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:274$97 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:266$95 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:231$53 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:219$28 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:207$7 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:195$3 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:187$1 in module td_fused_top_tdf3_readInputs.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 29 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:0$378'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:0$378'.
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:516$342'.
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:458$311'.
     1/5: $5\ap_NS_fsm[3:0]
     2/5: $4\ap_NS_fsm[3:0]
     3/5: $3\ap_NS_fsm[3:0]
     4/5: $2\ap_NS_fsm[3:0]
     5/5: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:450$296'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:442$281'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:434$274'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:426$267'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:418$252'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:410$237'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:402$230'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:394$223'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:386$217'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:378$201'.
     1/1: $1\ifmap_vec_0_0_we1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:370$185'.
     1/1: $1\ifmap_vec_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:360$174'.
     1/2: $2\ifmap_vec_0_0_d1[15:0]
     2/2: $1\ifmap_vec_0_0_d1[15:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:350$163'.
     1/2: $2\ifmap_vec_0_0_d0[15:0]
     2/2: $1\ifmap_vec_0_0_d0[15:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:342$151'.
     1/1: $1\ifmap_vec_0_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:334$139'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:324$128'.
     1/2: $2\ifmap_vec_0_0_address1[4:0]
     2/2: $1\ifmap_vec_0_0_address1[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:314$117'.
     1/2: $2\ifmap_vec_0_0_address0[4:0]
     2/2: $1\ifmap_vec_0_0_address0[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:306$115'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:298$107'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_182_p4[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:290$103'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:282$99'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:274$97'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:266$95'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:260$91'.
     1/1: $0\icmp_ln24_reg_449[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:252$85'.
     1/3: $0\select_ln32_41_reg_474[15:0]
     2/3: $0\select_ln32_40_reg_469[15:0]
     3/3: $0\empty_142_reg_463[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:245$83'.
     1/2: $0\add_ln31_reg_444[13:0]
     2/2: $0\is_padding_reg_436[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:239$75'.
     1/1: $0\add_ln24_reg_458[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:231$53'.
     1/1: $0\kk_0_i_i_reg_178[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:219$28'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:207$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:195$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:187$1'.
     1/1: $0\ap_CS_fsm[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_block_state1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:516$342'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_NS_fsm' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:458$311'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_read' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:450$296'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_out_write' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:442$281'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_out_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:434$274'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:426$267'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_read' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:418$252'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_out_write' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:410$237'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_out_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:402$230'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:394$223'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\in_data_ce0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:386$217'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_we1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:378$201'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_we0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:370$185'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_d1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:360$174'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_d0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:350$163'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_ce1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:342$151'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:334$139'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_address1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:324$128'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_address0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:314$117'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_ready' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:306$115'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_phi_mux_kk_0_i_i_phi_fu_182_p4' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:298$107'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_idle_pp0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:290$103'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_idle' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:282$99'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_done' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:274$97'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:266$95'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf3_readInputs.\icmp_ln24_reg_449' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:260$91'.
  created $dff cell `$procdff$559' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\empty_142_reg_463' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:252$85'.
  created $dff cell `$procdff$560' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\select_ln32_40_reg_469' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:252$85'.
  created $dff cell `$procdff$561' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\select_ln32_41_reg_474' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:252$85'.
  created $dff cell `$procdff$562' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\is_padding_reg_436' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:245$83'.
  created $dff cell `$procdff$563' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\add_ln31_reg_444' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:245$83'.
  created $dff cell `$procdff$564' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\add_ln24_reg_458' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:239$75'.
  created $dff cell `$procdff$565' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\kk_0_i_i_reg_178' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:231$53'.
  created $dff cell `$procdff$566' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:219$28'.
  created $dff cell `$procdff$567' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:207$7'.
  created $dff cell `$procdff$568' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_done_reg' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:195$3'.
  created $dff cell `$procdff$569' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_CS_fsm' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:187$1'.
  created $dff cell `$procdff$570' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:0$378'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:516$342'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:458$311'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:458$311'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:450$296'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:450$296'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:442$281'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:442$281'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:434$274'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:434$274'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:426$267'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:426$267'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:418$252'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:418$252'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:410$237'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:410$237'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:402$230'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:402$230'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:394$223'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:394$223'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:386$217'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:386$217'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:378$201'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:378$201'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:370$185'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:370$185'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:360$174'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:360$174'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:350$163'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:350$163'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:342$151'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:342$151'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:334$139'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:334$139'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:324$128'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:324$128'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:314$117'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:314$117'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:306$115'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:306$115'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:298$107'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:298$107'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:290$103'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:290$103'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:282$99'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:282$99'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:274$97'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:274$97'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:266$95'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:266$95'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:260$91'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:260$91'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:252$85'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:252$85'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:245$83'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:245$83'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:239$75'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:239$75'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:231$53'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:231$53'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:219$28'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:219$28'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:207$7'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:207$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:195$3'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:195$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:187$1'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:187$1'.
Cleaned up 48 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_readInputs.
<suppressed ~243 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_readInputs.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
<suppressed ~429 debug messages>
Removed a total of 143 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$403.
    dead port 1/2 on $mux $procmux$490.
    dead port 2/2 on $mux $procmux$390.
    dead port 1/2 on $mux $procmux$481.
    dead port 2/2 on $mux $procmux$412.
    dead port 2/2 on $mux $procmux$393.
    dead port 1/2 on $mux $procmux$466.
    dead port 1/2 on $mux $procmux$457.
    dead port 2/2 on $mux $procmux$395.
    dead port 1/2 on $mux $procmux$430.
    dead port 2/2 on $mux $procmux$430.
    dead port 2/2 on $mux $procmux$384.
    dead port 1/2 on $mux $procmux$439.
    dead port 2/2 on $mux $procmux$439.
    dead port 1/2 on $mux $procmux$427.
    dead port 2/2 on $mux $procmux$427.
    dead port 1/2 on $mux $procmux$442.
    dead port 2/2 on $mux $procmux$442.
Removed 18 multiplexer ports.
<suppressed ~36 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$570 ($dff) from module td_fused_top_tdf3_readInputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$569 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$548_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$568 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$540_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$577 ($sdff) from module td_fused_top_tdf3_readInputs (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$567 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$535_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$581 ($sdff) from module td_fused_top_tdf3_readInputs (D = $procmux$535_Y, Q = \ap_enable_reg_pp0_iter1).
Adding EN signal on $procdff$566 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$530_Y, Q = \kk_0_i_i_reg_178).
Adding EN signal on $procdff$565 ($dff) from module td_fused_top_tdf3_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:492$340_Y, Q = \add_ln24_reg_458).
Adding EN signal on $procdff$561 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:570$372_Y, Q = \select_ln32_40_reg_469).
Adding SRST signal on $auto$ff.cc:262:slice$589 ($dffe) from module td_fused_top_tdf3_readInputs (D = \bitcast_ln31_23_fu_384_p1, Q = \select_ln32_40_reg_469, rval = 16'0000000000000000).
Adding EN signal on $procdff$560 ($dff) from module td_fused_top_tdf3_readInputs (D = \kk_0_i_i_reg_178 [4:0], Q = \empty_142_reg_463).
Adding EN signal on $procdff$559 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:546$362_Y, Q = \icmp_ln24_reg_449).
Adding EN signal on $procdff$562 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:572$374_Y, Q = \select_ln32_41_reg_474).
Adding SRST signal on $auto$ff.cc:262:slice$593 ($dffe) from module td_fused_top_tdf3_readInputs (D = \bitcast_ln31_24_fu_405_p1, Q = \select_ln32_41_reg_474, rval = 16'0000000000000000).
Adding EN signal on $procdff$564 ($dff) from module td_fused_top_tdf3_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:494$341_Y, Q = \add_ln31_reg_444).
Adding EN signal on $procdff$563 ($dff) from module td_fused_top_tdf3_readInputs (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v:554$363_Y, Q = \is_padding_reg_436).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Removed 24 unused cells and 504 unused wires.
<suppressed ~34 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_readInputs.
<suppressed ~2 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_readInputs.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf3_readInputs ===

   Number of wires:                146
   Number of wire bits:           1047
   Number of public wires:          97
   Number of public wire bits:     944
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 90
     $add                           20
     $and                           13
     $dffe                          33
     $eq                            22
     $gt                            32
     $mux                          167
     $not                            8
     $or                            24
     $pmux                           4
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           5
     $sdffce                        32
     $sdffe                          2
     $sub                           13

End of script. Logfile hash: 3f088e2e42, CPU: user 0.15s system 0.01s, MEM: 14.98 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 37% 2x read_verilog (0 sec), 24% 4x opt_expr (0 sec), ...
