
TLB == page table cache


TLB hit is a good thing.  Because you have direct access to address you need and address translation.

TLB miss doesn't tell you anything.  Then the system has to go into main memory and look at the page table entry in main memory to try and find the instruction.


