{
  "module_name": "gaudi2_fw_if.h",
  "hash_id": "781b02177ed14aba47a5803fcfc8940ed5c9bcf9d25fa7846cb30ce527005c21",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/gaudi2_fw_if.h",
  "human_readable_source": " \n\n#ifndef GAUDI2_FW_IF_H\n#define GAUDI2_FW_IF_H\n\n#define GAUDI2_EVENT_QUEUE_MSIX_IDX\t0\n\n#define UBOOT_FW_OFFSET\t\t\t0x100000\t \n#define LINUX_FW_OFFSET\t\t\t0x800000\t \n\n#define GAUDI2_PLL_FREQ_LOW\t\t200000000  \n\n#define GAUDI2_SP_SRAM_BASE_ADDR\t0x27FE0000\n#define GAUDI2_MAILBOX_BASE_ADDR\t0x27FE1800\n\n#define GAUDI2_NUM_MME\t\t\t4\n\n#define NUM_OF_GPIOS_PER_PORT\t\t16\n#define GAUDI2_WD_GPIO\t\t\t(62 % NUM_OF_GPIOS_PER_PORT)\n\n#define GAUDI2_ARCPID_TX_MB_SIZE\t0x1000\n#define GAUDI2_ARCPID_RX_MB_SIZE\t0x400\n#define GAUDI2_ARM_TX_MB_SIZE\t\t0x400\n#define GAUDI2_ARM_RX_MB_SIZE\t\t0x1800\n\n#define GAUDI2_DCCM_BASE_ADDR\t\t0x27020000\n\n#define GAUDI2_ARM_TX_MB_ADDR\t\tGAUDI2_MAILBOX_BASE_ADDR\n\n#define GAUDI2_ARM_RX_MB_ADDR\t\t(GAUDI2_ARM_TX_MB_ADDR + \\\n\t\t\t\t\tGAUDI2_ARM_TX_MB_SIZE)\n\n#define GAUDI2_ARCPID_TX_MB_ADDR\t(GAUDI2_ARM_RX_MB_ADDR + GAUDI2_ARM_RX_MB_SIZE)\n\n#define GAUDI2_ARCPID_RX_MB_ADDR\t(GAUDI2_ARCPID_TX_MB_ADDR + GAUDI2_ARCPID_TX_MB_SIZE)\n\n#define GAUDI2_ARM_TX_MB_OFFSET\t\t(GAUDI2_ARM_TX_MB_ADDR - \\\n\t\t\t\t\tGAUDI2_SP_SRAM_BASE_ADDR)\n\n#define GAUDI2_ARM_RX_MB_OFFSET\t\t(GAUDI2_ARM_RX_MB_ADDR - \\\n\t\t\t\t\tGAUDI2_SP_SRAM_BASE_ADDR)\n\nenum gaudi2_fw_status {\n\tGAUDI2_PID_STATUS_UP = 0x1,\t \n\tGAUDI2_ARM_STATUS_UP = 0x2,\t \n\tGAUDI2_MGMT_STATUS_UP = 0x3,\t \n\tGAUDI2_STATUS_LAST = 0xFF\n};\n\nstruct gaudi2_cold_rst_data {\n\tunion {\n\t\tstruct {\n\t\t\tu32 recovery_flag: 1;\n\t\t\tu32 validation_flag: 1;\n\t\t\tu32 efuse_read_flag: 1;\n\t\t\tu32 spsram_init_done : 1;\n\t\t\tu32 fake_security_enable : 1;\n\t\t\tu32 fake_sig_validation_en : 1;\n\t\t\tu32 bist_skip_enable : 1;\n\t\t\tu32 reserved1 : 1;\n\t\t\tu32 fake_bis_compliant : 1;\n\t\t\tu32 wd_rst_cause_arm : 1;\n\t\t\tu32 wd_rst_cause_arcpid : 1;\n\t\t\tu32 reserved : 21;\n\t\t};\n\t\t__le32 data;\n\t};\n};\n\nenum gaudi2_rst_src {\n\tHL_COLD_RST = 1,\n\tHL_MANUAL_RST = 2,\n\tHL_PRSTN_RST = 4,\n\tHL_SOFT_RST = 8,\n\tHL_WD_RST = 16,\n\tHL_FW_ALL_RST = 32,\n\tHL_SW_ALL_RST = 64,\n\tHL_FLR_RST = 128,\n\tHL_ECC_DERR_RST = 256\n};\n\nstruct gaudi2_redundancy_ctx {\n\t__le32 redundant_hbm;\n\t__le32 redundant_edma;\n\t__le32 redundant_tpc;\n\t__le32 redundant_vdec;\n\t__le64 hbm_mask;\n\t__le64 edma_mask;\n\t__le64 tpc_mask;\n\t__le64 vdec_mask;\n\t__le64 mme_mask;\n\t__le64 nic_mask;\n\t__le64 rtr_mask;\n\t__le64 hmmu_hif_iso;\n\t__le64 xbar_edge_iso;\n\t__le64 hmmu_hif_mask;\n\t__le64 xbar_edge_mask;\n\t__u8 mme_pe_iso[GAUDI2_NUM_MME];\n\t__le32 full_hbm_mode;\t \n} __packed;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}