// Seed: 3984246585
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [1 : 1] id_4;
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd58
) (
    output tri0 id_0,
    input uwire id_1,
    input wire id_2,
    output tri id_3,
    output supply1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input wire id_7,
    input wire id_8,
    output wor id_9,
    input tri0 id_10,
    input tri _id_11,
    input tri id_12
);
  logic [-1 : 1] id_14;
  ;
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
  assign id_14[1 : id_11] = -1;
  assign id_4 = id_11;
endmodule
