
TrabajoMICROS_SI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ab4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001514  08005c54  08005c54  00006c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007168  08007168  0000907c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007168  08007168  00008168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007170  08007170  0000907c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007170  08007170  00008170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007174  08007174  00008174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08007178  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000634  2000007c  080071f4  0000907c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006b0  080071f4  000096b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000907c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cc48  00000000  00000000  000090ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ea0  00000000  00000000  00015cf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d60  00000000  00000000  00017b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a5e  00000000  00000000  000188f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017a50  00000000  00000000  00019356  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f467  00000000  00000000  00030da6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a279  00000000  00000000  0004020d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da486  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003da4  00000000  00000000  000da4cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000de270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005c3c 	.word	0x08005c3c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	08005c3c 	.word	0x08005c3c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <ST7796_Cmd>:
extern SPI_HandleTypeDef hspi1;
extern TIM_HandleTypeDef htim2;
extern ADC_HandleTypeDef hadc1;

// --- 2. FUNCIONES BASE PANTALLA ---
void ST7796_Cmd(uint8_t cmd) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
    LCD_DC_CMD(); LCD_CS_LOW(); HAL_SPI_Transmit(&hspi1, &cmd, 1, 10); LCD_CS_HIGH();
 80005b6:	2200      	movs	r2, #0
 80005b8:	2108      	movs	r1, #8
 80005ba:	480b      	ldr	r0, [pc, #44]	@ (80005e8 <ST7796_Cmd+0x3c>)
 80005bc:	f003 faaa 	bl	8003b14 <HAL_GPIO_WritePin>
 80005c0:	2200      	movs	r2, #0
 80005c2:	2110      	movs	r1, #16
 80005c4:	4808      	ldr	r0, [pc, #32]	@ (80005e8 <ST7796_Cmd+0x3c>)
 80005c6:	f003 faa5 	bl	8003b14 <HAL_GPIO_WritePin>
 80005ca:	1df9      	adds	r1, r7, #7
 80005cc:	230a      	movs	r3, #10
 80005ce:	2201      	movs	r2, #1
 80005d0:	4806      	ldr	r0, [pc, #24]	@ (80005ec <ST7796_Cmd+0x40>)
 80005d2:	f003 ffa6 	bl	8004522 <HAL_SPI_Transmit>
 80005d6:	2201      	movs	r2, #1
 80005d8:	2110      	movs	r1, #16
 80005da:	4803      	ldr	r0, [pc, #12]	@ (80005e8 <ST7796_Cmd+0x3c>)
 80005dc:	f003 fa9a 	bl	8003b14 <HAL_GPIO_WritePin>
}
 80005e0:	bf00      	nop
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	40020000 	.word	0x40020000
 80005ec:	200000e0 	.word	0x200000e0

080005f0 <ST7796_Data>:

void ST7796_Data(uint8_t data) {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	71fb      	strb	r3, [r7, #7]
    LCD_DC_DATA(); LCD_CS_LOW(); HAL_SPI_Transmit(&hspi1, &data, 1, 10); LCD_CS_HIGH();
 80005fa:	2201      	movs	r2, #1
 80005fc:	2108      	movs	r1, #8
 80005fe:	480b      	ldr	r0, [pc, #44]	@ (800062c <ST7796_Data+0x3c>)
 8000600:	f003 fa88 	bl	8003b14 <HAL_GPIO_WritePin>
 8000604:	2200      	movs	r2, #0
 8000606:	2110      	movs	r1, #16
 8000608:	4808      	ldr	r0, [pc, #32]	@ (800062c <ST7796_Data+0x3c>)
 800060a:	f003 fa83 	bl	8003b14 <HAL_GPIO_WritePin>
 800060e:	1df9      	adds	r1, r7, #7
 8000610:	230a      	movs	r3, #10
 8000612:	2201      	movs	r2, #1
 8000614:	4806      	ldr	r0, [pc, #24]	@ (8000630 <ST7796_Data+0x40>)
 8000616:	f003 ff84 	bl	8004522 <HAL_SPI_Transmit>
 800061a:	2201      	movs	r2, #1
 800061c:	2110      	movs	r1, #16
 800061e:	4803      	ldr	r0, [pc, #12]	@ (800062c <ST7796_Data+0x3c>)
 8000620:	f003 fa78 	bl	8003b14 <HAL_GPIO_WritePin>
}
 8000624:	bf00      	nop
 8000626:	3708      	adds	r7, #8
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	40020000 	.word	0x40020000
 8000630:	200000e0 	.word	0x200000e0

08000634 <ST7796_Init>:

void ST7796_Init(void) {
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
    LCD_CS_HIGH(); LCD_RST_LOW(); HAL_Delay(100); LCD_RST_HIGH(); HAL_Delay(100);
 8000638:	2201      	movs	r2, #1
 800063a:	2110      	movs	r1, #16
 800063c:	4819      	ldr	r0, [pc, #100]	@ (80006a4 <ST7796_Init+0x70>)
 800063e:	f003 fa69 	bl	8003b14 <HAL_GPIO_WritePin>
 8000642:	2200      	movs	r2, #0
 8000644:	2104      	movs	r1, #4
 8000646:	4817      	ldr	r0, [pc, #92]	@ (80006a4 <ST7796_Init+0x70>)
 8000648:	f003 fa64 	bl	8003b14 <HAL_GPIO_WritePin>
 800064c:	2064      	movs	r0, #100	@ 0x64
 800064e:	f002 f8e7 	bl	8002820 <HAL_Delay>
 8000652:	2201      	movs	r2, #1
 8000654:	2104      	movs	r1, #4
 8000656:	4813      	ldr	r0, [pc, #76]	@ (80006a4 <ST7796_Init+0x70>)
 8000658:	f003 fa5c 	bl	8003b14 <HAL_GPIO_WritePin>
 800065c:	2064      	movs	r0, #100	@ 0x64
 800065e:	f002 f8df 	bl	8002820 <HAL_Delay>
    ST7796_Cmd(0x01); HAL_Delay(120);
 8000662:	2001      	movs	r0, #1
 8000664:	f7ff ffa2 	bl	80005ac <ST7796_Cmd>
 8000668:	2078      	movs	r0, #120	@ 0x78
 800066a:	f002 f8d9 	bl	8002820 <HAL_Delay>
    ST7796_Cmd(0x11); HAL_Delay(120);
 800066e:	2011      	movs	r0, #17
 8000670:	f7ff ff9c 	bl	80005ac <ST7796_Cmd>
 8000674:	2078      	movs	r0, #120	@ 0x78
 8000676:	f002 f8d3 	bl	8002820 <HAL_Delay>
    ST7796_Cmd(0x3A); ST7796_Data(0x55);
 800067a:	203a      	movs	r0, #58	@ 0x3a
 800067c:	f7ff ff96 	bl	80005ac <ST7796_Cmd>
 8000680:	2055      	movs	r0, #85	@ 0x55
 8000682:	f7ff ffb5 	bl	80005f0 <ST7796_Data>
    ST7796_Cmd(0x36); ST7796_Data(0x48);
 8000686:	2036      	movs	r0, #54	@ 0x36
 8000688:	f7ff ff90 	bl	80005ac <ST7796_Cmd>
 800068c:	2048      	movs	r0, #72	@ 0x48
 800068e:	f7ff ffaf 	bl	80005f0 <ST7796_Data>
    ST7796_Cmd(0x29); HAL_Delay(10);
 8000692:	2029      	movs	r0, #41	@ 0x29
 8000694:	f7ff ff8a 	bl	80005ac <ST7796_Cmd>
 8000698:	200a      	movs	r0, #10
 800069a:	f002 f8c1 	bl	8002820 <HAL_Delay>
}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	40020000 	.word	0x40020000

080006a8 <ST7796_SetWindow>:

void ST7796_SetWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 80006a8:	b590      	push	{r4, r7, lr}
 80006aa:	b085      	sub	sp, #20
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	4604      	mov	r4, r0
 80006b0:	4608      	mov	r0, r1
 80006b2:	4611      	mov	r1, r2
 80006b4:	461a      	mov	r2, r3
 80006b6:	4623      	mov	r3, r4
 80006b8:	80fb      	strh	r3, [r7, #6]
 80006ba:	4603      	mov	r3, r0
 80006bc:	80bb      	strh	r3, [r7, #4]
 80006be:	460b      	mov	r3, r1
 80006c0:	807b      	strh	r3, [r7, #2]
 80006c2:	4613      	mov	r3, r2
 80006c4:	803b      	strh	r3, [r7, #0]
    ST7796_Cmd(0x2A);
 80006c6:	202a      	movs	r0, #42	@ 0x2a
 80006c8:	f7ff ff70 	bl	80005ac <ST7796_Cmd>
    uint8_t dataX[] = {x0 >> 8, x0 & 0xFF, x1 >> 8, x1 & 0xFF};
 80006cc:	88fb      	ldrh	r3, [r7, #6]
 80006ce:	0a1b      	lsrs	r3, r3, #8
 80006d0:	b29b      	uxth	r3, r3
 80006d2:	b2db      	uxtb	r3, r3
 80006d4:	733b      	strb	r3, [r7, #12]
 80006d6:	88fb      	ldrh	r3, [r7, #6]
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	737b      	strb	r3, [r7, #13]
 80006dc:	887b      	ldrh	r3, [r7, #2]
 80006de:	0a1b      	lsrs	r3, r3, #8
 80006e0:	b29b      	uxth	r3, r3
 80006e2:	b2db      	uxtb	r3, r3
 80006e4:	73bb      	strb	r3, [r7, #14]
 80006e6:	887b      	ldrh	r3, [r7, #2]
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	73fb      	strb	r3, [r7, #15]
    LCD_DC_DATA(); LCD_CS_LOW(); HAL_SPI_Transmit(&hspi1, dataX, 4, 10); LCD_CS_HIGH();
 80006ec:	2201      	movs	r2, #1
 80006ee:	2108      	movs	r1, #8
 80006f0:	4821      	ldr	r0, [pc, #132]	@ (8000778 <ST7796_SetWindow+0xd0>)
 80006f2:	f003 fa0f 	bl	8003b14 <HAL_GPIO_WritePin>
 80006f6:	2200      	movs	r2, #0
 80006f8:	2110      	movs	r1, #16
 80006fa:	481f      	ldr	r0, [pc, #124]	@ (8000778 <ST7796_SetWindow+0xd0>)
 80006fc:	f003 fa0a 	bl	8003b14 <HAL_GPIO_WritePin>
 8000700:	f107 010c 	add.w	r1, r7, #12
 8000704:	230a      	movs	r3, #10
 8000706:	2204      	movs	r2, #4
 8000708:	481c      	ldr	r0, [pc, #112]	@ (800077c <ST7796_SetWindow+0xd4>)
 800070a:	f003 ff0a 	bl	8004522 <HAL_SPI_Transmit>
 800070e:	2201      	movs	r2, #1
 8000710:	2110      	movs	r1, #16
 8000712:	4819      	ldr	r0, [pc, #100]	@ (8000778 <ST7796_SetWindow+0xd0>)
 8000714:	f003 f9fe 	bl	8003b14 <HAL_GPIO_WritePin>

    ST7796_Cmd(0x2B);
 8000718:	202b      	movs	r0, #43	@ 0x2b
 800071a:	f7ff ff47 	bl	80005ac <ST7796_Cmd>
    uint8_t dataY[] = {y0 >> 8, y0 & 0xFF, y1 >> 8, y1 & 0xFF};
 800071e:	88bb      	ldrh	r3, [r7, #4]
 8000720:	0a1b      	lsrs	r3, r3, #8
 8000722:	b29b      	uxth	r3, r3
 8000724:	b2db      	uxtb	r3, r3
 8000726:	723b      	strb	r3, [r7, #8]
 8000728:	88bb      	ldrh	r3, [r7, #4]
 800072a:	b2db      	uxtb	r3, r3
 800072c:	727b      	strb	r3, [r7, #9]
 800072e:	883b      	ldrh	r3, [r7, #0]
 8000730:	0a1b      	lsrs	r3, r3, #8
 8000732:	b29b      	uxth	r3, r3
 8000734:	b2db      	uxtb	r3, r3
 8000736:	72bb      	strb	r3, [r7, #10]
 8000738:	883b      	ldrh	r3, [r7, #0]
 800073a:	b2db      	uxtb	r3, r3
 800073c:	72fb      	strb	r3, [r7, #11]
    LCD_DC_DATA(); LCD_CS_LOW(); HAL_SPI_Transmit(&hspi1, dataY, 4, 10); LCD_CS_HIGH();
 800073e:	2201      	movs	r2, #1
 8000740:	2108      	movs	r1, #8
 8000742:	480d      	ldr	r0, [pc, #52]	@ (8000778 <ST7796_SetWindow+0xd0>)
 8000744:	f003 f9e6 	bl	8003b14 <HAL_GPIO_WritePin>
 8000748:	2200      	movs	r2, #0
 800074a:	2110      	movs	r1, #16
 800074c:	480a      	ldr	r0, [pc, #40]	@ (8000778 <ST7796_SetWindow+0xd0>)
 800074e:	f003 f9e1 	bl	8003b14 <HAL_GPIO_WritePin>
 8000752:	f107 0108 	add.w	r1, r7, #8
 8000756:	230a      	movs	r3, #10
 8000758:	2204      	movs	r2, #4
 800075a:	4808      	ldr	r0, [pc, #32]	@ (800077c <ST7796_SetWindow+0xd4>)
 800075c:	f003 fee1 	bl	8004522 <HAL_SPI_Transmit>
 8000760:	2201      	movs	r2, #1
 8000762:	2110      	movs	r1, #16
 8000764:	4804      	ldr	r0, [pc, #16]	@ (8000778 <ST7796_SetWindow+0xd0>)
 8000766:	f003 f9d5 	bl	8003b14 <HAL_GPIO_WritePin>
    ST7796_Cmd(0x2C);
 800076a:	202c      	movs	r0, #44	@ 0x2c
 800076c:	f7ff ff1e 	bl	80005ac <ST7796_Cmd>
}
 8000770:	bf00      	nop
 8000772:	3714      	adds	r7, #20
 8000774:	46bd      	mov	sp, r7
 8000776:	bd90      	pop	{r4, r7, pc}
 8000778:	40020000 	.word	0x40020000
 800077c:	200000e0 	.word	0x200000e0

08000780 <ST7796_Fill>:

void ST7796_Fill(uint16_t color) {
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	80fb      	strh	r3, [r7, #6]
    ST7796_SetWindow(0, 0, 319, 479);
 800078a:	f240 13df 	movw	r3, #479	@ 0x1df
 800078e:	f240 123f 	movw	r2, #319	@ 0x13f
 8000792:	2100      	movs	r1, #0
 8000794:	2000      	movs	r0, #0
 8000796:	f7ff ff87 	bl	80006a8 <ST7796_SetWindow>
    uint8_t colorBytes[2] = {color >> 8, color & 0xFF};
 800079a:	88fb      	ldrh	r3, [r7, #6]
 800079c:	0a1b      	lsrs	r3, r3, #8
 800079e:	b29b      	uxth	r3, r3
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	723b      	strb	r3, [r7, #8]
 80007a4:	88fb      	ldrh	r3, [r7, #6]
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	727b      	strb	r3, [r7, #9]
    LCD_DC_DATA(); LCD_CS_LOW();
 80007aa:	2201      	movs	r2, #1
 80007ac:	2108      	movs	r1, #8
 80007ae:	4811      	ldr	r0, [pc, #68]	@ (80007f4 <ST7796_Fill+0x74>)
 80007b0:	f003 f9b0 	bl	8003b14 <HAL_GPIO_WritePin>
 80007b4:	2200      	movs	r2, #0
 80007b6:	2110      	movs	r1, #16
 80007b8:	480e      	ldr	r0, [pc, #56]	@ (80007f4 <ST7796_Fill+0x74>)
 80007ba:	f003 f9ab 	bl	8003b14 <HAL_GPIO_WritePin>
    for(long i = 0; i < (320 * 480); i++) HAL_SPI_Transmit(&hspi1, colorBytes, 2, 10);
 80007be:	2300      	movs	r3, #0
 80007c0:	60fb      	str	r3, [r7, #12]
 80007c2:	e009      	b.n	80007d8 <ST7796_Fill+0x58>
 80007c4:	f107 0108 	add.w	r1, r7, #8
 80007c8:	230a      	movs	r3, #10
 80007ca:	2202      	movs	r2, #2
 80007cc:	480a      	ldr	r0, [pc, #40]	@ (80007f8 <ST7796_Fill+0x78>)
 80007ce:	f003 fea8 	bl	8004522 <HAL_SPI_Transmit>
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	3301      	adds	r3, #1
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	f5b3 3f16 	cmp.w	r3, #153600	@ 0x25800
 80007de:	dbf1      	blt.n	80007c4 <ST7796_Fill+0x44>
    LCD_CS_HIGH();
 80007e0:	2201      	movs	r2, #1
 80007e2:	2110      	movs	r1, #16
 80007e4:	4803      	ldr	r0, [pc, #12]	@ (80007f4 <ST7796_Fill+0x74>)
 80007e6:	f003 f995 	bl	8003b14 <HAL_GPIO_WritePin>
}
 80007ea:	bf00      	nop
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	40020000 	.word	0x40020000
 80007f8:	200000e0 	.word	0x200000e0

080007fc <ST7796_DrawRect>:

void ST7796_DrawRect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80007fc:	b590      	push	{r4, r7, lr}
 80007fe:	b085      	sub	sp, #20
 8000800:	af00      	add	r7, sp, #0
 8000802:	4604      	mov	r4, r0
 8000804:	4608      	mov	r0, r1
 8000806:	4611      	mov	r1, r2
 8000808:	461a      	mov	r2, r3
 800080a:	4623      	mov	r3, r4
 800080c:	80fb      	strh	r3, [r7, #6]
 800080e:	4603      	mov	r3, r0
 8000810:	80bb      	strh	r3, [r7, #4]
 8000812:	460b      	mov	r3, r1
 8000814:	807b      	strh	r3, [r7, #2]
 8000816:	4613      	mov	r3, r2
 8000818:	803b      	strh	r3, [r7, #0]
    if((x+w) > 320 || (y+h) > 480) return;
 800081a:	88fa      	ldrh	r2, [r7, #6]
 800081c:	887b      	ldrh	r3, [r7, #2]
 800081e:	4413      	add	r3, r2
 8000820:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000824:	dc43      	bgt.n	80008ae <ST7796_DrawRect+0xb2>
 8000826:	88ba      	ldrh	r2, [r7, #4]
 8000828:	883b      	ldrh	r3, [r7, #0]
 800082a:	4413      	add	r3, r2
 800082c:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000830:	dc3d      	bgt.n	80008ae <ST7796_DrawRect+0xb2>
    ST7796_SetWindow(x, y, x + w - 1, y + h - 1);
 8000832:	88fa      	ldrh	r2, [r7, #6]
 8000834:	887b      	ldrh	r3, [r7, #2]
 8000836:	4413      	add	r3, r2
 8000838:	b29b      	uxth	r3, r3
 800083a:	3b01      	subs	r3, #1
 800083c:	b29c      	uxth	r4, r3
 800083e:	88ba      	ldrh	r2, [r7, #4]
 8000840:	883b      	ldrh	r3, [r7, #0]
 8000842:	4413      	add	r3, r2
 8000844:	b29b      	uxth	r3, r3
 8000846:	3b01      	subs	r3, #1
 8000848:	b29b      	uxth	r3, r3
 800084a:	88b9      	ldrh	r1, [r7, #4]
 800084c:	88f8      	ldrh	r0, [r7, #6]
 800084e:	4622      	mov	r2, r4
 8000850:	f7ff ff2a 	bl	80006a8 <ST7796_SetWindow>
    uint8_t colorBytes[2] = {color >> 8, color & 0xFF};
 8000854:	8c3b      	ldrh	r3, [r7, #32]
 8000856:	0a1b      	lsrs	r3, r3, #8
 8000858:	b29b      	uxth	r3, r3
 800085a:	b2db      	uxtb	r3, r3
 800085c:	723b      	strb	r3, [r7, #8]
 800085e:	8c3b      	ldrh	r3, [r7, #32]
 8000860:	b2db      	uxtb	r3, r3
 8000862:	727b      	strb	r3, [r7, #9]
    LCD_DC_DATA(); LCD_CS_LOW();
 8000864:	2201      	movs	r2, #1
 8000866:	2108      	movs	r1, #8
 8000868:	4813      	ldr	r0, [pc, #76]	@ (80008b8 <ST7796_DrawRect+0xbc>)
 800086a:	f003 f953 	bl	8003b14 <HAL_GPIO_WritePin>
 800086e:	2200      	movs	r2, #0
 8000870:	2110      	movs	r1, #16
 8000872:	4811      	ldr	r0, [pc, #68]	@ (80008b8 <ST7796_DrawRect+0xbc>)
 8000874:	f003 f94e 	bl	8003b14 <HAL_GPIO_WritePin>
    for(uint32_t i = 0; i < (w * h); i++) HAL_SPI_Transmit(&hspi1, colorBytes, 2, 10);
 8000878:	2300      	movs	r3, #0
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	e009      	b.n	8000892 <ST7796_DrawRect+0x96>
 800087e:	f107 0108 	add.w	r1, r7, #8
 8000882:	230a      	movs	r3, #10
 8000884:	2202      	movs	r2, #2
 8000886:	480d      	ldr	r0, [pc, #52]	@ (80008bc <ST7796_DrawRect+0xc0>)
 8000888:	f003 fe4b 	bl	8004522 <HAL_SPI_Transmit>
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	3301      	adds	r3, #1
 8000890:	60fb      	str	r3, [r7, #12]
 8000892:	887b      	ldrh	r3, [r7, #2]
 8000894:	883a      	ldrh	r2, [r7, #0]
 8000896:	fb02 f303 	mul.w	r3, r2, r3
 800089a:	461a      	mov	r2, r3
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	4293      	cmp	r3, r2
 80008a0:	d3ed      	bcc.n	800087e <ST7796_DrawRect+0x82>
    LCD_CS_HIGH();
 80008a2:	2201      	movs	r2, #1
 80008a4:	2110      	movs	r1, #16
 80008a6:	4804      	ldr	r0, [pc, #16]	@ (80008b8 <ST7796_DrawRect+0xbc>)
 80008a8:	f003 f934 	bl	8003b14 <HAL_GPIO_WritePin>
 80008ac:	e000      	b.n	80008b0 <ST7796_DrawRect+0xb4>
    if((x+w) > 320 || (y+h) > 480) return;
 80008ae:	bf00      	nop
}
 80008b0:	3714      	adds	r7, #20
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd90      	pop	{r4, r7, pc}
 80008b6:	bf00      	nop
 80008b8:	40020000 	.word	0x40020000
 80008bc:	200000e0 	.word	0x200000e0

080008c0 <ST7796_DrawBitmap>:

void ST7796_DrawBitmap(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t *bitmap) {
 80008c0:	b590      	push	{r4, r7, lr}
 80008c2:	b085      	sub	sp, #20
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	4604      	mov	r4, r0
 80008c8:	4608      	mov	r0, r1
 80008ca:	4611      	mov	r1, r2
 80008cc:	461a      	mov	r2, r3
 80008ce:	4623      	mov	r3, r4
 80008d0:	80fb      	strh	r3, [r7, #6]
 80008d2:	4603      	mov	r3, r0
 80008d4:	80bb      	strh	r3, [r7, #4]
 80008d6:	460b      	mov	r3, r1
 80008d8:	807b      	strh	r3, [r7, #2]
 80008da:	4613      	mov	r3, r2
 80008dc:	803b      	strh	r3, [r7, #0]
    if((x+w) > 320 || (y+h) > 480) return;
 80008de:	88fa      	ldrh	r2, [r7, #6]
 80008e0:	887b      	ldrh	r3, [r7, #2]
 80008e2:	4413      	add	r3, r2
 80008e4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80008e8:	dc49      	bgt.n	800097e <ST7796_DrawBitmap+0xbe>
 80008ea:	88ba      	ldrh	r2, [r7, #4]
 80008ec:	883b      	ldrh	r3, [r7, #0]
 80008ee:	4413      	add	r3, r2
 80008f0:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80008f4:	dc43      	bgt.n	800097e <ST7796_DrawBitmap+0xbe>
    ST7796_SetWindow(x, y, x + w - 1, y + h - 1);
 80008f6:	88fa      	ldrh	r2, [r7, #6]
 80008f8:	887b      	ldrh	r3, [r7, #2]
 80008fa:	4413      	add	r3, r2
 80008fc:	b29b      	uxth	r3, r3
 80008fe:	3b01      	subs	r3, #1
 8000900:	b29c      	uxth	r4, r3
 8000902:	88ba      	ldrh	r2, [r7, #4]
 8000904:	883b      	ldrh	r3, [r7, #0]
 8000906:	4413      	add	r3, r2
 8000908:	b29b      	uxth	r3, r3
 800090a:	3b01      	subs	r3, #1
 800090c:	b29b      	uxth	r3, r3
 800090e:	88b9      	ldrh	r1, [r7, #4]
 8000910:	88f8      	ldrh	r0, [r7, #6]
 8000912:	4622      	mov	r2, r4
 8000914:	f7ff fec8 	bl	80006a8 <ST7796_SetWindow>
    LCD_DC_DATA(); LCD_CS_LOW();
 8000918:	2201      	movs	r2, #1
 800091a:	2108      	movs	r1, #8
 800091c:	481a      	ldr	r0, [pc, #104]	@ (8000988 <ST7796_DrawBitmap+0xc8>)
 800091e:	f003 f8f9 	bl	8003b14 <HAL_GPIO_WritePin>
 8000922:	2200      	movs	r2, #0
 8000924:	2110      	movs	r1, #16
 8000926:	4818      	ldr	r0, [pc, #96]	@ (8000988 <ST7796_DrawBitmap+0xc8>)
 8000928:	f003 f8f4 	bl	8003b14 <HAL_GPIO_WritePin>
    for(uint32_t i = 0; i < (w * h); i++) {
 800092c:	2300      	movs	r3, #0
 800092e:	60fb      	str	r3, [r7, #12]
 8000930:	e017      	b.n	8000962 <ST7796_DrawBitmap+0xa2>
        uint16_t color = bitmap[i];
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	005b      	lsls	r3, r3, #1
 8000936:	6a3a      	ldr	r2, [r7, #32]
 8000938:	4413      	add	r3, r2
 800093a:	881b      	ldrh	r3, [r3, #0]
 800093c:	817b      	strh	r3, [r7, #10]
        uint8_t colorBytes[2] = {color >> 8, color & 0xFF};
 800093e:	897b      	ldrh	r3, [r7, #10]
 8000940:	0a1b      	lsrs	r3, r3, #8
 8000942:	b29b      	uxth	r3, r3
 8000944:	b2db      	uxtb	r3, r3
 8000946:	723b      	strb	r3, [r7, #8]
 8000948:	897b      	ldrh	r3, [r7, #10]
 800094a:	b2db      	uxtb	r3, r3
 800094c:	727b      	strb	r3, [r7, #9]
        HAL_SPI_Transmit(&hspi1, colorBytes, 2, 10);
 800094e:	f107 0108 	add.w	r1, r7, #8
 8000952:	230a      	movs	r3, #10
 8000954:	2202      	movs	r2, #2
 8000956:	480d      	ldr	r0, [pc, #52]	@ (800098c <ST7796_DrawBitmap+0xcc>)
 8000958:	f003 fde3 	bl	8004522 <HAL_SPI_Transmit>
    for(uint32_t i = 0; i < (w * h); i++) {
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	3301      	adds	r3, #1
 8000960:	60fb      	str	r3, [r7, #12]
 8000962:	887b      	ldrh	r3, [r7, #2]
 8000964:	883a      	ldrh	r2, [r7, #0]
 8000966:	fb02 f303 	mul.w	r3, r2, r3
 800096a:	461a      	mov	r2, r3
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	4293      	cmp	r3, r2
 8000970:	d3df      	bcc.n	8000932 <ST7796_DrawBitmap+0x72>
    }
    LCD_CS_HIGH();
 8000972:	2201      	movs	r2, #1
 8000974:	2110      	movs	r1, #16
 8000976:	4804      	ldr	r0, [pc, #16]	@ (8000988 <ST7796_DrawBitmap+0xc8>)
 8000978:	f003 f8cc 	bl	8003b14 <HAL_GPIO_WritePin>
 800097c:	e000      	b.n	8000980 <ST7796_DrawBitmap+0xc0>
    if((x+w) > 320 || (y+h) > 480) return;
 800097e:	bf00      	nop
}
 8000980:	3714      	adds	r7, #20
 8000982:	46bd      	mov	sp, r7
 8000984:	bd90      	pop	{r4, r7, pc}
 8000986:	bf00      	nop
 8000988:	40020000 	.word	0x40020000
 800098c:	200000e0 	.word	0x200000e0

08000990 <ST7796_DrawChar>:

// --- 3. FUNCIONES DE TEXTO (FONTS) ---
void ST7796_DrawChar(uint16_t x, uint16_t y, char c, uint16_t color, uint16_t bg, uint8_t size) {
 8000990:	b590      	push	{r4, r7, lr}
 8000992:	b08b      	sub	sp, #44	@ 0x2c
 8000994:	af00      	add	r7, sp, #0
 8000996:	4604      	mov	r4, r0
 8000998:	4608      	mov	r0, r1
 800099a:	4611      	mov	r1, r2
 800099c:	461a      	mov	r2, r3
 800099e:	4623      	mov	r3, r4
 80009a0:	80fb      	strh	r3, [r7, #6]
 80009a2:	4603      	mov	r3, r0
 80009a4:	80bb      	strh	r3, [r7, #4]
 80009a6:	460b      	mov	r3, r1
 80009a8:	70fb      	strb	r3, [r7, #3]
 80009aa:	4613      	mov	r3, r2
 80009ac:	803b      	strh	r3, [r7, #0]
    if((x+7*size) > 320 || (y+10*size) > 480) return;
 80009ae:	88f9      	ldrh	r1, [r7, #6]
 80009b0:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80009b4:	4613      	mov	r3, r2
 80009b6:	00db      	lsls	r3, r3, #3
 80009b8:	1a9b      	subs	r3, r3, r2
 80009ba:	440b      	add	r3, r1
 80009bc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80009c0:	f300 8098 	bgt.w	8000af4 <ST7796_DrawChar+0x164>
 80009c4:	88b9      	ldrh	r1, [r7, #4]
 80009c6:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80009ca:	4613      	mov	r3, r2
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	4413      	add	r3, r2
 80009d0:	005b      	lsls	r3, r3, #1
 80009d2:	440b      	add	r3, r1
 80009d4:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80009d8:	f300 808c 	bgt.w	8000af4 <ST7796_DrawChar+0x164>
    if(c < 32 || c > 127) return;
 80009dc:	78fb      	ldrb	r3, [r7, #3]
 80009de:	2b1f      	cmp	r3, #31
 80009e0:	f240 808a 	bls.w	8000af8 <ST7796_DrawChar+0x168>
 80009e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	f2c0 8085 	blt.w	8000af8 <ST7796_DrawChar+0x168>
    const uint16_t *pChar = &Font7x10[(c - 32) * 10];
 80009ee:	78fb      	ldrb	r3, [r7, #3]
 80009f0:	f1a3 0220 	sub.w	r2, r3, #32
 80009f4:	4613      	mov	r3, r2
 80009f6:	009b      	lsls	r3, r3, #2
 80009f8:	4413      	add	r3, r2
 80009fa:	005b      	lsls	r3, r3, #1
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	4a40      	ldr	r2, [pc, #256]	@ (8000b00 <ST7796_DrawChar+0x170>)
 8000a00:	4413      	add	r3, r2
 8000a02:	617b      	str	r3, [r7, #20]

    ST7796_SetWindow(x, y, x + (7*size) - 1, y + (10*size) - 1);
 8000a04:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8000a08:	b29b      	uxth	r3, r3
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	00d2      	lsls	r2, r2, #3
 8000a0e:	1ad3      	subs	r3, r2, r3
 8000a10:	b29a      	uxth	r2, r3
 8000a12:	88fb      	ldrh	r3, [r7, #6]
 8000a14:	4413      	add	r3, r2
 8000a16:	b29b      	uxth	r3, r3
 8000a18:	3b01      	subs	r3, #1
 8000a1a:	b29c      	uxth	r4, r3
 8000a1c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8000a20:	b29b      	uxth	r3, r3
 8000a22:	461a      	mov	r2, r3
 8000a24:	0092      	lsls	r2, r2, #2
 8000a26:	4413      	add	r3, r2
 8000a28:	005b      	lsls	r3, r3, #1
 8000a2a:	b29a      	uxth	r2, r3
 8000a2c:	88bb      	ldrh	r3, [r7, #4]
 8000a2e:	4413      	add	r3, r2
 8000a30:	b29b      	uxth	r3, r3
 8000a32:	3b01      	subs	r3, #1
 8000a34:	b29b      	uxth	r3, r3
 8000a36:	88b9      	ldrh	r1, [r7, #4]
 8000a38:	88f8      	ldrh	r0, [r7, #6]
 8000a3a:	4622      	mov	r2, r4
 8000a3c:	f7ff fe34 	bl	80006a8 <ST7796_SetWindow>
    LCD_DC_DATA(); LCD_CS_LOW();
 8000a40:	2201      	movs	r2, #1
 8000a42:	2108      	movs	r1, #8
 8000a44:	482f      	ldr	r0, [pc, #188]	@ (8000b04 <ST7796_DrawChar+0x174>)
 8000a46:	f003 f865 	bl	8003b14 <HAL_GPIO_WritePin>
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2110      	movs	r1, #16
 8000a4e:	482d      	ldr	r0, [pc, #180]	@ (8000b04 <ST7796_DrawChar+0x174>)
 8000a50:	f003 f860 	bl	8003b14 <HAL_GPIO_WritePin>

    for(int i=0; i<10; i++) {
 8000a54:	2300      	movs	r3, #0
 8000a56:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a58:	e043      	b.n	8000ae2 <ST7796_DrawChar+0x152>
        uint16_t line = pChar[i];
 8000a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a5c:	005b      	lsls	r3, r3, #1
 8000a5e:	697a      	ldr	r2, [r7, #20]
 8000a60:	4413      	add	r3, r2
 8000a62:	881b      	ldrh	r3, [r3, #0]
 8000a64:	827b      	strh	r3, [r7, #18]
        for(int r=0; r<size; r++) {
 8000a66:	2300      	movs	r3, #0
 8000a68:	623b      	str	r3, [r7, #32]
 8000a6a:	e032      	b.n	8000ad2 <ST7796_DrawChar+0x142>
            for(int j=0; j<7; j++) {
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	61fb      	str	r3, [r7, #28]
 8000a70:	e029      	b.n	8000ac6 <ST7796_DrawChar+0x136>
                uint16_t pixelColor = (line & (0x8000 >> j)) ? color : bg;
 8000a72:	8a7a      	ldrh	r2, [r7, #18]
 8000a74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a78:	69fb      	ldr	r3, [r7, #28]
 8000a7a:	fa41 f303 	asr.w	r3, r1, r3
 8000a7e:	4013      	ands	r3, r2
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <ST7796_DrawChar+0xf8>
 8000a84:	883b      	ldrh	r3, [r7, #0]
 8000a86:	e000      	b.n	8000a8a <ST7796_DrawChar+0xfa>
 8000a88:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000a8a:	823b      	strh	r3, [r7, #16]
                uint8_t colorBytes[2] = {pixelColor >> 8, pixelColor & 0xFF};
 8000a8c:	8a3b      	ldrh	r3, [r7, #16]
 8000a8e:	0a1b      	lsrs	r3, r3, #8
 8000a90:	b29b      	uxth	r3, r3
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	733b      	strb	r3, [r7, #12]
 8000a96:	8a3b      	ldrh	r3, [r7, #16]
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	737b      	strb	r3, [r7, #13]
                for(int k=0; k<size; k++) {
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61bb      	str	r3, [r7, #24]
 8000aa0:	e009      	b.n	8000ab6 <ST7796_DrawChar+0x126>
                   HAL_SPI_Transmit(&hspi1, colorBytes, 2, 10);
 8000aa2:	f107 010c 	add.w	r1, r7, #12
 8000aa6:	230a      	movs	r3, #10
 8000aa8:	2202      	movs	r2, #2
 8000aaa:	4817      	ldr	r0, [pc, #92]	@ (8000b08 <ST7796_DrawChar+0x178>)
 8000aac:	f003 fd39 	bl	8004522 <HAL_SPI_Transmit>
                for(int k=0; k<size; k++) {
 8000ab0:	69bb      	ldr	r3, [r7, #24]
 8000ab2:	3301      	adds	r3, #1
 8000ab4:	61bb      	str	r3, [r7, #24]
 8000ab6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8000aba:	69ba      	ldr	r2, [r7, #24]
 8000abc:	429a      	cmp	r2, r3
 8000abe:	dbf0      	blt.n	8000aa2 <ST7796_DrawChar+0x112>
            for(int j=0; j<7; j++) {
 8000ac0:	69fb      	ldr	r3, [r7, #28]
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	61fb      	str	r3, [r7, #28]
 8000ac6:	69fb      	ldr	r3, [r7, #28]
 8000ac8:	2b06      	cmp	r3, #6
 8000aca:	ddd2      	ble.n	8000a72 <ST7796_DrawChar+0xe2>
        for(int r=0; r<size; r++) {
 8000acc:	6a3b      	ldr	r3, [r7, #32]
 8000ace:	3301      	adds	r3, #1
 8000ad0:	623b      	str	r3, [r7, #32]
 8000ad2:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8000ad6:	6a3a      	ldr	r2, [r7, #32]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	dbc7      	blt.n	8000a6c <ST7796_DrawChar+0xdc>
    for(int i=0; i<10; i++) {
 8000adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ade:	3301      	adds	r3, #1
 8000ae0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ae4:	2b09      	cmp	r3, #9
 8000ae6:	ddb8      	ble.n	8000a5a <ST7796_DrawChar+0xca>
                }
            }
        }
    }
    LCD_CS_HIGH();
 8000ae8:	2201      	movs	r2, #1
 8000aea:	2110      	movs	r1, #16
 8000aec:	4805      	ldr	r0, [pc, #20]	@ (8000b04 <ST7796_DrawChar+0x174>)
 8000aee:	f003 f811 	bl	8003b14 <HAL_GPIO_WritePin>
 8000af2:	e002      	b.n	8000afa <ST7796_DrawChar+0x16a>
    if((x+7*size) > 320 || (y+10*size) > 480) return;
 8000af4:	bf00      	nop
 8000af6:	e000      	b.n	8000afa <ST7796_DrawChar+0x16a>
    if(c < 32 || c > 127) return;
 8000af8:	bf00      	nop
}
 8000afa:	372c      	adds	r7, #44	@ 0x2c
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd90      	pop	{r4, r7, pc}
 8000b00:	080069b0 	.word	0x080069b0
 8000b04:	40020000 	.word	0x40020000
 8000b08:	200000e0 	.word	0x200000e0

08000b0c <ST7796_WriteString>:

void ST7796_WriteString(uint16_t x, uint16_t y, char *str, uint16_t color, uint16_t bg, uint8_t size) {
 8000b0c:	b590      	push	{r4, r7, lr}
 8000b0e:	b087      	sub	sp, #28
 8000b10:	af02      	add	r7, sp, #8
 8000b12:	60ba      	str	r2, [r7, #8]
 8000b14:	461a      	mov	r2, r3
 8000b16:	4603      	mov	r3, r0
 8000b18:	81fb      	strh	r3, [r7, #14]
 8000b1a:	460b      	mov	r3, r1
 8000b1c:	81bb      	strh	r3, [r7, #12]
 8000b1e:	4613      	mov	r3, r2
 8000b20:	80fb      	strh	r3, [r7, #6]
    while(*str) {
 8000b22:	e019      	b.n	8000b58 <ST7796_WriteString+0x4c>
        ST7796_DrawChar(x, y, *str, color, bg, size);
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	781a      	ldrb	r2, [r3, #0]
 8000b28:	88fc      	ldrh	r4, [r7, #6]
 8000b2a:	89b9      	ldrh	r1, [r7, #12]
 8000b2c:	89f8      	ldrh	r0, [r7, #14]
 8000b2e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000b32:	9301      	str	r3, [sp, #4]
 8000b34:	8c3b      	ldrh	r3, [r7, #32]
 8000b36:	9300      	str	r3, [sp, #0]
 8000b38:	4623      	mov	r3, r4
 8000b3a:	f7ff ff29 	bl	8000990 <ST7796_DrawChar>
        x += 7 * size;
 8000b3e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	461a      	mov	r2, r3
 8000b46:	00d2      	lsls	r2, r2, #3
 8000b48:	1ad3      	subs	r3, r2, r3
 8000b4a:	b29a      	uxth	r2, r3
 8000b4c:	89fb      	ldrh	r3, [r7, #14]
 8000b4e:	4413      	add	r3, r2
 8000b50:	81fb      	strh	r3, [r7, #14]
        str++;
 8000b52:	68bb      	ldr	r3, [r7, #8]
 8000b54:	3301      	adds	r3, #1
 8000b56:	60bb      	str	r3, [r7, #8]
    while(*str) {
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d1e1      	bne.n	8000b24 <ST7796_WriteString+0x18>
    }
}
 8000b60:	bf00      	nop
 8000b62:	bf00      	nop
 8000b64:	3714      	adds	r7, #20
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd90      	pop	{r4, r7, pc}
	...

08000b6c <Beep>:

// --- 4. SONIDO ---
void Beep(uint16_t frecuencia, uint16_t duracion) {
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b084      	sub	sp, #16
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	460a      	mov	r2, r1
 8000b76:	80fb      	strh	r3, [r7, #6]
 8000b78:	4613      	mov	r3, r2
 8000b7a:	80bb      	strh	r3, [r7, #4]
    if(frecuencia == 0) return;
 8000b7c:	88fb      	ldrh	r3, [r7, #6]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d01d      	beq.n	8000bbe <Beep+0x52>
    uint32_t periodo = 1000000 / frecuencia;
 8000b82:	88fb      	ldrh	r3, [r7, #6]
 8000b84:	4a10      	ldr	r2, [pc, #64]	@ (8000bc8 <Beep+0x5c>)
 8000b86:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b8a:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim2, periodo);
 8000b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bcc <Beep+0x60>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	68fa      	ldr	r2, [r7, #12]
 8000b92:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b94:	4a0d      	ldr	r2, [pc, #52]	@ (8000bcc <Beep+0x60>)
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, periodo / 2);
 8000b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bcc <Beep+0x60>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	68fa      	ldr	r2, [r7, #12]
 8000ba0:	0852      	lsrs	r2, r2, #1
 8000ba2:	63da      	str	r2, [r3, #60]	@ 0x3c

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000ba4:	2108      	movs	r1, #8
 8000ba6:	4809      	ldr	r0, [pc, #36]	@ (8000bcc <Beep+0x60>)
 8000ba8:	f003 ff2c 	bl	8004a04 <HAL_TIM_PWM_Start>
    HAL_Delay(duracion);
 8000bac:	88bb      	ldrh	r3, [r7, #4]
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f001 fe36 	bl	8002820 <HAL_Delay>
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8000bb4:	2108      	movs	r1, #8
 8000bb6:	4805      	ldr	r0, [pc, #20]	@ (8000bcc <Beep+0x60>)
 8000bb8:	f003 ffd4 	bl	8004b64 <HAL_TIM_PWM_Stop>
 8000bbc:	e000      	b.n	8000bc0 <Beep+0x54>
    if(frecuencia == 0) return;
 8000bbe:	bf00      	nop
}
 8000bc0:	3710      	adds	r7, #16
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	000f4240 	.word	0x000f4240
 8000bcc:	20000198 	.word	0x20000198

08000bd0 <PlayTone>:

// --- SISTEMA DE SONIDO NO BLOQUEANTE (REFORZADO) ---
uint32_t tiempoFinSonido = 0;
uint8_t buzzerActivo = 0;

void PlayTone(uint16_t frecuencia, uint16_t duracion) {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	460a      	mov	r2, r1
 8000bda:	80fb      	strh	r3, [r7, #6]
 8000bdc:	4613      	mov	r3, r2
 8000bde:	80bb      	strh	r3, [r7, #4]
    if(frecuencia == 0) return;
 8000be0:	88fb      	ldrh	r3, [r7, #6]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d027      	beq.n	8000c36 <PlayTone+0x66>

    // 1. Parar PWM para configurar
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8000be6:	2108      	movs	r1, #8
 8000be8:	4815      	ldr	r0, [pc, #84]	@ (8000c40 <PlayTone+0x70>)
 8000bea:	f003 ffbb 	bl	8004b64 <HAL_TIM_PWM_Stop>

    // 2. Calcular periodo (Reloj 1MHz)
    uint32_t periodo = 1000000 / frecuencia;
 8000bee:	88fb      	ldrh	r3, [r7, #6]
 8000bf0:	4a14      	ldr	r2, [pc, #80]	@ (8000c44 <PlayTone+0x74>)
 8000bf2:	fb92 f3f3 	sdiv	r3, r2, r3
 8000bf6:	60fb      	str	r3, [r7, #12]

    // 3. Aplicar configuracin
    __HAL_TIM_SET_AUTORELOAD(&htim2, periodo);
 8000bf8:	4b11      	ldr	r3, [pc, #68]	@ (8000c40 <PlayTone+0x70>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	68fa      	ldr	r2, [r7, #12]
 8000bfe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c00:	4a0f      	ldr	r2, [pc, #60]	@ (8000c40 <PlayTone+0x70>)
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, periodo / 2); // 50% Duty Cycle
 8000c06:	4b0e      	ldr	r3, [pc, #56]	@ (8000c40 <PlayTone+0x70>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	68fa      	ldr	r2, [r7, #12]
 8000c0c:	0852      	lsrs	r2, r2, #1
 8000c0e:	63da      	str	r2, [r3, #60]	@ 0x3c
    // Forzar actualizacin de registros sombra (Importante para STM32)
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000c10:	4b0b      	ldr	r3, [pc, #44]	@ (8000c40 <PlayTone+0x70>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2200      	movs	r2, #0
 8000c16:	625a      	str	r2, [r3, #36]	@ 0x24

    // 4. Arrancar de nuevo
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000c18:	2108      	movs	r1, #8
 8000c1a:	4809      	ldr	r0, [pc, #36]	@ (8000c40 <PlayTone+0x70>)
 8000c1c:	f003 fef2 	bl	8004a04 <HAL_TIM_PWM_Start>

    // 5. Programar apagado
    tiempoFinSonido = HAL_GetTick() + duracion;
 8000c20:	f001 fdf2 	bl	8002808 <HAL_GetTick>
 8000c24:	4602      	mov	r2, r0
 8000c26:	88bb      	ldrh	r3, [r7, #4]
 8000c28:	4413      	add	r3, r2
 8000c2a:	4a07      	ldr	r2, [pc, #28]	@ (8000c48 <PlayTone+0x78>)
 8000c2c:	6013      	str	r3, [r2, #0]
    buzzerActivo = 1;
 8000c2e:	4b07      	ldr	r3, [pc, #28]	@ (8000c4c <PlayTone+0x7c>)
 8000c30:	2201      	movs	r2, #1
 8000c32:	701a      	strb	r2, [r3, #0]
 8000c34:	e000      	b.n	8000c38 <PlayTone+0x68>
    if(frecuencia == 0) return;
 8000c36:	bf00      	nop
}
 8000c38:	3710      	adds	r7, #16
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	20000198 	.word	0x20000198
 8000c44:	000f4240 	.word	0x000f4240
 8000c48:	2000053c 	.word	0x2000053c
 8000c4c:	20000540 	.word	0x20000540

08000c50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c50:	b5b0      	push	{r4, r5, r7, lr}
 8000c52:	b09a      	sub	sp, #104	@ 0x68
 8000c54:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c56:	f001 fd71 	bl	800273c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c5a:	f001 f93b 	bl	8001ed4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c5e:	f001 faa1 	bl	80021a4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c62:	f001 fa7f 	bl	8002164 <MX_DMA_Init>
  MX_SPI1_Init();
 8000c66:	f001 f9ef 	bl	8002048 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000c6a:	f001 f99b 	bl	8001fa4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000c6e:	f001 fa21 	bl	80020b4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

    // 1. Inicializamos hardware
    ST7796_Init();
 8000c72:	f7ff fcdf 	bl	8000634 <ST7796_Init>
    ST7796_Fill(0x0000); // Fondo negro
 8000c76:	2000      	movs	r0, #0
 8000c78:	f7ff fd82 	bl	8000780 <ST7796_Fill>

        Beep(1500, 100);
 8000c7c:	2164      	movs	r1, #100	@ 0x64
 8000c7e:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000c82:	f7ff ff73 	bl	8000b6c <Beep>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	      uint32_t tiempoActual = HAL_GetTick();
 8000c86:	f001 fdbf 	bl	8002808 <HAL_GetTick>
 8000c8a:	62b8      	str	r0, [r7, #40]	@ 0x28

	      if (tiempoActual - ultimoTiempoRefresco >= TIEMPO_ENTRE_FRAMES) {
 8000c8c:	4b99      	ldr	r3, [pc, #612]	@ (8000ef4 <main+0x2a4>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c92:	1ad3      	subs	r3, r2, r3
 8000c94:	2221      	movs	r2, #33	@ 0x21
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d3f5      	bcc.n	8000c86 <main+0x36>

	          ultimoTiempoRefresco = tiempoActual;
 8000c9a:	4a96      	ldr	r2, [pc, #600]	@ (8000ef4 <main+0x2a4>)
 8000c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c9e:	6013      	str	r3, [r2, #0]

	          // MQUINA DE ESTADOS
	          switch (estadoActual) {
 8000ca0:	4b95      	ldr	r3, [pc, #596]	@ (8000ef8 <main+0x2a8>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	2b04      	cmp	r3, #4
 8000ca6:	f201 80d9 	bhi.w	8001e5c <main+0x120c>
 8000caa:	a201      	add	r2, pc, #4	@ (adr r2, 8000cb0 <main+0x60>)
 8000cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cb0:	08000cc5 	.word	0x08000cc5
 8000cb4:	08000d97 	.word	0x08000d97
 8000cb8:	08000fd7 	.word	0x08000fd7
 8000cbc:	08001e5d 	.word	0x08001e5d
 8000cc0:	08001e5d 	.word	0x08001e5d
	          case ESTADO_MENU:

	                          static uint8_t menuPintado = 0;

	                          // 1. DIBUJAR
	                          if (menuPintado == 0) {
 8000cc4:	4b8d      	ldr	r3, [pc, #564]	@ (8000efc <main+0x2ac>)
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d148      	bne.n	8000d5e <main+0x10e>
	                              ST7796_Fill(0x0000); // Limpiar pantalla a negro
 8000ccc:	2000      	movs	r0, #0
 8000cce:	f7ff fd57 	bl	8000780 <ST7796_Fill>

	                              // Ttulo Grande (Size 2) - Color Verde Matrix
	                              ST7796_WriteString(40, 50, "SPACE INVADERS", 0x07E0, 0x0000, 2);
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	9301      	str	r3, [sp, #4]
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	9300      	str	r3, [sp, #0]
 8000cda:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000cde:	4a88      	ldr	r2, [pc, #544]	@ (8000f00 <main+0x2b0>)
 8000ce0:	2132      	movs	r1, #50	@ 0x32
 8000ce2:	2028      	movs	r0, #40	@ 0x28
 8000ce4:	f7ff ff12 	bl	8000b0c <ST7796_WriteString>

	                              // Nombres (Size 1) - Color Blanco
	                              ST7796_WriteString(50, 150, "Desarrollado por:", 0xFFFF, 0x0000, 1);
 8000ce8:	2301      	movs	r3, #1
 8000cea:	9301      	str	r3, [sp, #4]
 8000cec:	2300      	movs	r3, #0
 8000cee:	9300      	str	r3, [sp, #0]
 8000cf0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cf4:	4a83      	ldr	r2, [pc, #524]	@ (8000f04 <main+0x2b4>)
 8000cf6:	2196      	movs	r1, #150	@ 0x96
 8000cf8:	2032      	movs	r0, #50	@ 0x32
 8000cfa:	f7ff ff07 	bl	8000b0c <ST7796_WriteString>
	                              ST7796_WriteString(50, 180, "- TU NOMBRE", 0xFFFF, 0x0000, 1);
 8000cfe:	2301      	movs	r3, #1
 8000d00:	9301      	str	r3, [sp, #4]
 8000d02:	2300      	movs	r3, #0
 8000d04:	9300      	str	r3, [sp, #0]
 8000d06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d0a:	4a7f      	ldr	r2, [pc, #508]	@ (8000f08 <main+0x2b8>)
 8000d0c:	21b4      	movs	r1, #180	@ 0xb4
 8000d0e:	2032      	movs	r0, #50	@ 0x32
 8000d10:	f7ff fefc 	bl	8000b0c <ST7796_WriteString>
	                              ST7796_WriteString(50, 200, "- COMPI 1", 0xFFFF, 0x0000, 1);
 8000d14:	2301      	movs	r3, #1
 8000d16:	9301      	str	r3, [sp, #4]
 8000d18:	2300      	movs	r3, #0
 8000d1a:	9300      	str	r3, [sp, #0]
 8000d1c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d20:	4a7a      	ldr	r2, [pc, #488]	@ (8000f0c <main+0x2bc>)
 8000d22:	21c8      	movs	r1, #200	@ 0xc8
 8000d24:	2032      	movs	r0, #50	@ 0x32
 8000d26:	f7ff fef1 	bl	8000b0c <ST7796_WriteString>
	                              ST7796_WriteString(50, 220, "- COMPI 2", 0xFFFF, 0x0000, 1);
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	9301      	str	r3, [sp, #4]
 8000d2e:	2300      	movs	r3, #0
 8000d30:	9300      	str	r3, [sp, #0]
 8000d32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d36:	4a76      	ldr	r2, [pc, #472]	@ (8000f10 <main+0x2c0>)
 8000d38:	21dc      	movs	r1, #220	@ 0xdc
 8000d3a:	2032      	movs	r0, #50	@ 0x32
 8000d3c:	f7ff fee6 	bl	8000b0c <ST7796_WriteString>

	                              // Instruccin parpadeante (Amarillo)
	                              ST7796_WriteString(60, 350, "PULSA START", 0xFFE0, 0x0000, 2);
 8000d40:	2302      	movs	r3, #2
 8000d42:	9301      	str	r3, [sp, #4]
 8000d44:	2300      	movs	r3, #0
 8000d46:	9300      	str	r3, [sp, #0]
 8000d48:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000d4c:	4a71      	ldr	r2, [pc, #452]	@ (8000f14 <main+0x2c4>)
 8000d4e:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8000d52:	203c      	movs	r0, #60	@ 0x3c
 8000d54:	f7ff feda 	bl	8000b0c <ST7796_WriteString>

	                              menuPintado = 1;
 8000d58:	4b68      	ldr	r3, [pc, #416]	@ (8000efc <main+0x2ac>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
	                          }

	                          // 2. LOGICA (Esperar botn START - PB0)
	                          if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8000d5e:	2101      	movs	r1, #1
 8000d60:	486d      	ldr	r0, [pc, #436]	@ (8000f18 <main+0x2c8>)
 8000d62:	f002 febf 	bl	8003ae4 <HAL_GPIO_ReadPin>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	f041 8072 	bne.w	8001e52 <main+0x1202>
	                              Beep(1000, 100);       // Sonido de aceptacin
 8000d6e:	2164      	movs	r1, #100	@ 0x64
 8000d70:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d74:	f7ff fefa 	bl	8000b6c <Beep>
	                              ST7796_Fill(0x0000);   // Borrar men antes de salir
 8000d78:	2000      	movs	r0, #0
 8000d7a:	f7ff fd01 	bl	8000780 <ST7796_Fill>
	                              menuPintado = 0;       // Resetear para la prxima vez que vengamos
 8000d7e:	4b5f      	ldr	r3, [pc, #380]	@ (8000efc <main+0x2ac>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]
	                              estadoActual = ESTADO_SELECCION; // CAMBIO DE ESTADO  Ir a elegir nave
 8000d84:	4b5c      	ldr	r3, [pc, #368]	@ (8000ef8 <main+0x2a8>)
 8000d86:	2201      	movs	r2, #1
 8000d88:	701a      	strb	r2, [r3, #0]
	                              HAL_Delay(300);        // Pequea pausa para que no detecte el botn dos veces
 8000d8a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000d8e:	f001 fd47 	bl	8002820 <HAL_Delay>
	                          }
	                          break;
 8000d92:	f001 b85e 	b.w	8001e52 <main+0x1202>
	                              static uint8_t uiSeleccionPintada = 0;
	                              static int ultimaNaveDibujada = -1; // -1 para forzar que se pinte la primera vez
	                              static uint32_t timerJoystick = 0;  // Para no cambiar de nave a la velocidad de la luz

	                              // 1. DIBUJAR LA INTERFAZ FIJA (Solo una vez)
	                              if (uiSeleccionPintada == 0) {
 8000d96:	4b61      	ldr	r3, [pc, #388]	@ (8000f1c <main+0x2cc>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d128      	bne.n	8000df0 <main+0x1a0>
	                                  ST7796_Fill(0x0000); // Fondo negro
 8000d9e:	2000      	movs	r0, #0
 8000da0:	f7ff fcee 	bl	8000780 <ST7796_Fill>
	                                  ST7796_WriteString(80, 50, "ELIGE NAVE", 0x07E0, 0x0000, 2); // Ttulo verde
 8000da4:	2302      	movs	r3, #2
 8000da6:	9301      	str	r3, [sp, #4]
 8000da8:	2300      	movs	r3, #0
 8000daa:	9300      	str	r3, [sp, #0]
 8000dac:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000db0:	4a5b      	ldr	r2, [pc, #364]	@ (8000f20 <main+0x2d0>)
 8000db2:	2132      	movs	r1, #50	@ 0x32
 8000db4:	2050      	movs	r0, #80	@ 0x50
 8000db6:	f7ff fea9 	bl	8000b0c <ST7796_WriteString>
	                                  ST7796_WriteString(40, 400, "< JOYSTICK >", 0xFFFF, 0x0000, 2); // Instrucciones
 8000dba:	2302      	movs	r3, #2
 8000dbc:	9301      	str	r3, [sp, #4]
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	9300      	str	r3, [sp, #0]
 8000dc2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000dc6:	4a57      	ldr	r2, [pc, #348]	@ (8000f24 <main+0x2d4>)
 8000dc8:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000dcc:	2028      	movs	r0, #40	@ 0x28
 8000dce:	f7ff fe9d 	bl	8000b0c <ST7796_WriteString>
	                                  ST7796_WriteString(60, 440, "PULSA START", 0xFFE0, 0x0000, 1);
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	9301      	str	r3, [sp, #4]
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	9300      	str	r3, [sp, #0]
 8000dda:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000dde:	4a4d      	ldr	r2, [pc, #308]	@ (8000f14 <main+0x2c4>)
 8000de0:	f44f 71dc 	mov.w	r1, #440	@ 0x1b8
 8000de4:	203c      	movs	r0, #60	@ 0x3c
 8000de6:	f7ff fe91 	bl	8000b0c <ST7796_WriteString>
	                                  uiSeleccionPintada = 1; // Ya est pintado
 8000dea:	4b4c      	ldr	r3, [pc, #304]	@ (8000f1c <main+0x2cc>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	701a      	strb	r2, [r3, #0]
	                              }

	                              // 2. LEER JOYSTICK (ADC)
	                              // Usamos un timer simple para evitar que cambie 50 veces por segundo
	                              if (HAL_GetTick() - timerJoystick > 200) {
 8000df0:	f001 fd0a 	bl	8002808 <HAL_GetTick>
 8000df4:	4602      	mov	r2, r0
 8000df6:	4b4c      	ldr	r3, [pc, #304]	@ (8000f28 <main+0x2d8>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	1ad3      	subs	r3, r2, r3
 8000dfc:	2bc8      	cmp	r3, #200	@ 0xc8
 8000dfe:	d93a      	bls.n	8000e76 <main+0x226>
	                                  HAL_ADC_Start(&hadc1);
 8000e00:	484a      	ldr	r0, [pc, #296]	@ (8000f2c <main+0x2dc>)
 8000e02:	f001 fd75 	bl	80028f0 <HAL_ADC_Start>
	                                  HAL_ADC_PollForConversion(&hadc1, 10);
 8000e06:	210a      	movs	r1, #10
 8000e08:	4848      	ldr	r0, [pc, #288]	@ (8000f2c <main+0x2dc>)
 8000e0a:	f001 fe25 	bl	8002a58 <HAL_ADC_PollForConversion>
	                                  uint32_t valJoy = HAL_ADC_GetValue(&hadc1);
 8000e0e:	4847      	ldr	r0, [pc, #284]	@ (8000f2c <main+0x2dc>)
 8000e10:	f001 fead 	bl	8002b6e <HAL_ADC_GetValue>
 8000e14:	61b8      	str	r0, [r7, #24]

	                                  // Mover Izquierda (Bajar ndice)
	                                  if (valJoy < 1000 && naveSeleccionada > 0) {
 8000e16:	69bb      	ldr	r3, [r7, #24]
 8000e18:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e1c:	d213      	bcs.n	8000e46 <main+0x1f6>
 8000e1e:	4b44      	ldr	r3, [pc, #272]	@ (8000f30 <main+0x2e0>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	dd0f      	ble.n	8000e46 <main+0x1f6>
	                                      naveSeleccionada--;
 8000e26:	4b42      	ldr	r3, [pc, #264]	@ (8000f30 <main+0x2e0>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	3b01      	subs	r3, #1
 8000e2c:	4a40      	ldr	r2, [pc, #256]	@ (8000f30 <main+0x2e0>)
 8000e2e:	6013      	str	r3, [r2, #0]
	                                      timerJoystick = HAL_GetTick(); // Resetear timer
 8000e30:	f001 fcea 	bl	8002808 <HAL_GetTick>
 8000e34:	4603      	mov	r3, r0
 8000e36:	4a3c      	ldr	r2, [pc, #240]	@ (8000f28 <main+0x2d8>)
 8000e38:	6013      	str	r3, [r2, #0]
	                                      Beep(600, 20); // Sonido "tic"
 8000e3a:	2114      	movs	r1, #20
 8000e3c:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000e40:	f7ff fe94 	bl	8000b6c <Beep>
 8000e44:	e017      	b.n	8000e76 <main+0x226>
	                                  }
	                                  // Mover Derecha (Subir ndice) - Tenemos naves 0, 1 y 2
	                                  else if (valJoy > 3000 && naveSeleccionada < 2) {
 8000e46:	69bb      	ldr	r3, [r7, #24]
 8000e48:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d912      	bls.n	8000e76 <main+0x226>
 8000e50:	4b37      	ldr	r3, [pc, #220]	@ (8000f30 <main+0x2e0>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	dc0e      	bgt.n	8000e76 <main+0x226>
	                                      naveSeleccionada++;
 8000e58:	4b35      	ldr	r3, [pc, #212]	@ (8000f30 <main+0x2e0>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	4a34      	ldr	r2, [pc, #208]	@ (8000f30 <main+0x2e0>)
 8000e60:	6013      	str	r3, [r2, #0]
	                                      timerJoystick = HAL_GetTick(); // Resetear timer
 8000e62:	f001 fcd1 	bl	8002808 <HAL_GetTick>
 8000e66:	4603      	mov	r3, r0
 8000e68:	4a2f      	ldr	r2, [pc, #188]	@ (8000f28 <main+0x2d8>)
 8000e6a:	6013      	str	r3, [r2, #0]
	                                      Beep(600, 20); // Sonido "tic"
 8000e6c:	2114      	movs	r1, #20
 8000e6e:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000e72:	f7ff fe7b 	bl	8000b6c <Beep>
	                                  }
	                              }

	                              // 3. DIBUJAR LA NAVE (Solo si ha cambiado)
	                              if (naveSeleccionada != ultimaNaveDibujada) {
 8000e76:	4b2e      	ldr	r3, [pc, #184]	@ (8000f30 <main+0x2e0>)
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	4b2e      	ldr	r3, [pc, #184]	@ (8000f34 <main+0x2e4>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d07d      	beq.n	8000f7e <main+0x32e>

	                                  // A. Borrar la zona donde estaba la nave vieja (Rectngulo negro)
	                                  // Borramos un rea generosa en el centro para limpiar cualquier rastro
	                                  ST7796_DrawRect(50, 180, 220, 100, 0x0000);
 8000e82:	2300      	movs	r3, #0
 8000e84:	9300      	str	r3, [sp, #0]
 8000e86:	2364      	movs	r3, #100	@ 0x64
 8000e88:	22dc      	movs	r2, #220	@ 0xdc
 8000e8a:	21b4      	movs	r1, #180	@ 0xb4
 8000e8c:	2032      	movs	r0, #50	@ 0x32
 8000e8e:	f7ff fcb5 	bl	80007fc <ST7796_DrawRect>

	                                  // B. Pintar la nueva nave (y su nombre)
	                                  if (naveSeleccionada == 0) {
 8000e92:	4b27      	ldr	r3, [pc, #156]	@ (8000f30 <main+0x2e0>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d113      	bne.n	8000ec2 <main+0x272>
	                                      // Nave Estndar (La hacemos un poco ms grande dibujndola 2 veces o centrada)
	                                      ST7796_DrawBitmap(152, 200, 16, 8, nave_16x8);
 8000e9a:	4b27      	ldr	r3, [pc, #156]	@ (8000f38 <main+0x2e8>)
 8000e9c:	9300      	str	r3, [sp, #0]
 8000e9e:	2308      	movs	r3, #8
 8000ea0:	2210      	movs	r2, #16
 8000ea2:	21c8      	movs	r1, #200	@ 0xc8
 8000ea4:	2098      	movs	r0, #152	@ 0x98
 8000ea6:	f7ff fd0b 	bl	80008c0 <ST7796_DrawBitmap>
	                                      ST7796_WriteString(110, 250, "ESTANDAR", 0xFFFF, 0x0000, 2);
 8000eaa:	2302      	movs	r3, #2
 8000eac:	9301      	str	r3, [sp, #4]
 8000eae:	2300      	movs	r3, #0
 8000eb0:	9300      	str	r3, [sp, #0]
 8000eb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000eb6:	4a21      	ldr	r2, [pc, #132]	@ (8000f3c <main+0x2ec>)
 8000eb8:	21fa      	movs	r1, #250	@ 0xfa
 8000eba:	206e      	movs	r0, #110	@ 0x6e
 8000ebc:	f7ff fe26 	bl	8000b0c <ST7796_WriteString>
 8000ec0:	e059      	b.n	8000f76 <main+0x326>
	                                  }
	                                  else if (naveSeleccionada == 1) {
 8000ec2:	4b1b      	ldr	r3, [pc, #108]	@ (8000f30 <main+0x2e0>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d13e      	bne.n	8000f48 <main+0x2f8>
	                                      // Nave Delta
	                                      ST7796_DrawBitmap(150, 200, 20, 10, nave_delta_20x10);
 8000eca:	4b1d      	ldr	r3, [pc, #116]	@ (8000f40 <main+0x2f0>)
 8000ecc:	9300      	str	r3, [sp, #0]
 8000ece:	230a      	movs	r3, #10
 8000ed0:	2214      	movs	r2, #20
 8000ed2:	21c8      	movs	r1, #200	@ 0xc8
 8000ed4:	2096      	movs	r0, #150	@ 0x96
 8000ed6:	f7ff fcf3 	bl	80008c0 <ST7796_DrawBitmap>
	                                      ST7796_WriteString(130, 250, "DELTA", 0xFFFF, 0x0000, 2);
 8000eda:	2302      	movs	r3, #2
 8000edc:	9301      	str	r3, [sp, #4]
 8000ede:	2300      	movs	r3, #0
 8000ee0:	9300      	str	r3, [sp, #0]
 8000ee2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ee6:	4a17      	ldr	r2, [pc, #92]	@ (8000f44 <main+0x2f4>)
 8000ee8:	21fa      	movs	r1, #250	@ 0xfa
 8000eea:	2082      	movs	r0, #130	@ 0x82
 8000eec:	f7ff fe0e 	bl	8000b0c <ST7796_WriteString>
 8000ef0:	e041      	b.n	8000f76 <main+0x326>
 8000ef2:	bf00      	nop
 8000ef4:	200001e4 	.word	0x200001e4
 8000ef8:	200001e0 	.word	0x200001e0
 8000efc:	20000541 	.word	0x20000541
 8000f00:	08005c54 	.word	0x08005c54
 8000f04:	08005c64 	.word	0x08005c64
 8000f08:	08005c78 	.word	0x08005c78
 8000f0c:	08005c84 	.word	0x08005c84
 8000f10:	08005c90 	.word	0x08005c90
 8000f14:	08005c9c 	.word	0x08005c9c
 8000f18:	40020400 	.word	0x40020400
 8000f1c:	20000542 	.word	0x20000542
 8000f20:	08005ca8 	.word	0x08005ca8
 8000f24:	08005cb4 	.word	0x08005cb4
 8000f28:	20000544 	.word	0x20000544
 8000f2c:	20000098 	.word	0x20000098
 8000f30:	200001e8 	.word	0x200001e8
 8000f34:	20000014 	.word	0x20000014
 8000f38:	08005d10 	.word	0x08005d10
 8000f3c:	08005cc4 	.word	0x08005cc4
 8000f40:	08005e10 	.word	0x08005e10
 8000f44:	08005cd0 	.word	0x08005cd0
	                                  }
	                                  else if (naveSeleccionada == 2) {
 8000f48:	4bae      	ldr	r3, [pc, #696]	@ (8001204 <main+0x5b4>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2b02      	cmp	r3, #2
 8000f4e:	d112      	bne.n	8000f76 <main+0x326>
	                                      // Nave Interceptor
	                                      ST7796_DrawBitmap(152, 200, 16, 10, nave_interceptor_16x10);
 8000f50:	4bad      	ldr	r3, [pc, #692]	@ (8001208 <main+0x5b8>)
 8000f52:	9300      	str	r3, [sp, #0]
 8000f54:	230a      	movs	r3, #10
 8000f56:	2210      	movs	r2, #16
 8000f58:	21c8      	movs	r1, #200	@ 0xc8
 8000f5a:	2098      	movs	r0, #152	@ 0x98
 8000f5c:	f7ff fcb0 	bl	80008c0 <ST7796_DrawBitmap>
	                                      ST7796_WriteString(90, 250, "INTERCEPTOR", 0xFFFF, 0x0000, 2);
 8000f60:	2302      	movs	r3, #2
 8000f62:	9301      	str	r3, [sp, #4]
 8000f64:	2300      	movs	r3, #0
 8000f66:	9300      	str	r3, [sp, #0]
 8000f68:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f6c:	4aa7      	ldr	r2, [pc, #668]	@ (800120c <main+0x5bc>)
 8000f6e:	21fa      	movs	r1, #250	@ 0xfa
 8000f70:	205a      	movs	r0, #90	@ 0x5a
 8000f72:	f7ff fdcb 	bl	8000b0c <ST7796_WriteString>
	                                  }

	                                  // Actualizamos la memoria
	                                  ultimaNaveDibujada = naveSeleccionada;
 8000f76:	4ba3      	ldr	r3, [pc, #652]	@ (8001204 <main+0x5b4>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4aa5      	ldr	r2, [pc, #660]	@ (8001210 <main+0x5c0>)
 8000f7c:	6013      	str	r3, [r2, #0]
	                              }

	                              // 4. CONFIRMAR Y JUGAR (Botn START - PB0)
	                              if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8000f7e:	2101      	movs	r1, #1
 8000f80:	48a4      	ldr	r0, [pc, #656]	@ (8001214 <main+0x5c4>)
 8000f82:	f002 fdaf 	bl	8003ae4 <HAL_GPIO_ReadPin>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	f040 8764 	bne.w	8001e56 <main+0x1206>
	                                  Beep(1000, 50);
 8000f8e:	2132      	movs	r1, #50	@ 0x32
 8000f90:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f94:	f7ff fdea 	bl	8000b6c <Beep>
	                                  Beep(2000, 150); // Sonido de "ALL VOY!"
 8000f98:	2196      	movs	r1, #150	@ 0x96
 8000f9a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000f9e:	f7ff fde5 	bl	8000b6c <Beep>

	                                  // Limpieza antes de irnos
	                                  uiSeleccionPintada = 0;       // Resetear UI
 8000fa2:	4b9d      	ldr	r3, [pc, #628]	@ (8001218 <main+0x5c8>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	701a      	strb	r2, [r3, #0]
	                                  ultimaNaveDibujada = -1;      // Resetear memoria de dibujo
 8000fa8:	4b99      	ldr	r3, [pc, #612]	@ (8001210 <main+0x5c0>)
 8000faa:	f04f 32ff 	mov.w	r2, #4294967295
 8000fae:	601a      	str	r2, [r3, #0]
	                                  ST7796_Fill(0x0000);          // Limpiar pantalla
 8000fb0:	2000      	movs	r0, #0
 8000fb2:	f7ff fbe5 	bl	8000780 <ST7796_Fill>

	                                  // Preparar variables para el juego
	                                  naveX = 152; // Centrar nave
 8000fb6:	4b99      	ldr	r3, [pc, #612]	@ (800121c <main+0x5cc>)
 8000fb8:	2298      	movs	r2, #152	@ 0x98
 8000fba:	601a      	str	r2, [r3, #0]
	                                  naveY = 420; // Altura de juego
 8000fbc:	4b98      	ldr	r3, [pc, #608]	@ (8001220 <main+0x5d0>)
 8000fbe:	f44f 72d2 	mov.w	r2, #420	@ 0x1a4
 8000fc2:	601a      	str	r2, [r3, #0]

	                                  // CAMBIO DE ESTADO  A JUGAR!
	                                  estadoActual = ESTADO_JUEGO;
 8000fc4:	4b97      	ldr	r3, [pc, #604]	@ (8001224 <main+0x5d4>)
 8000fc6:	2202      	movs	r2, #2
 8000fc8:	701a      	strb	r2, [r3, #0]
	                                  HAL_Delay(500); // Pausa para no disparar nada ms entrar
 8000fca:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000fce:	f001 fc27 	bl	8002820 <HAL_Delay>
	                              }
	                              break;
 8000fd2:	f000 bf40 	b.w	8001e56 <main+0x1206>
	                              static uint32_t ultimoDisparo = 0;
	                              static uint32_t ultimoMovMarcianos = 0;
	                              static int marcianosVivos = 0;

	                              // --- 1. INICIALIZACIN
	                              if (juegoIniciado == 0) {
 8000fd6:	4b94      	ldr	r3, [pc, #592]	@ (8001228 <main+0x5d8>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	f040 81a2 	bne.w	8001324 <main+0x6d4>
	                                  ST7796_Fill(0x0000);
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	f7ff fbcd 	bl	8000780 <ST7796_Fill>

	                                  // Configurar nave
	                                  if (naveSeleccionada == 0) { anchoNave = 16; altoNave = 8; }
 8000fe6:	4b87      	ldr	r3, [pc, #540]	@ (8001204 <main+0x5b4>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d106      	bne.n	8000ffc <main+0x3ac>
 8000fee:	4b8f      	ldr	r3, [pc, #572]	@ (800122c <main+0x5dc>)
 8000ff0:	2210      	movs	r2, #16
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	4b8e      	ldr	r3, [pc, #568]	@ (8001230 <main+0x5e0>)
 8000ff6:	2208      	movs	r2, #8
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	e014      	b.n	8001026 <main+0x3d6>
	                                  else if (naveSeleccionada == 1) { anchoNave = 20; altoNave = 10; }
 8000ffc:	4b81      	ldr	r3, [pc, #516]	@ (8001204 <main+0x5b4>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d106      	bne.n	8001012 <main+0x3c2>
 8001004:	4b89      	ldr	r3, [pc, #548]	@ (800122c <main+0x5dc>)
 8001006:	2214      	movs	r2, #20
 8001008:	601a      	str	r2, [r3, #0]
 800100a:	4b89      	ldr	r3, [pc, #548]	@ (8001230 <main+0x5e0>)
 800100c:	220a      	movs	r2, #10
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	e009      	b.n	8001026 <main+0x3d6>
	                                  else if (naveSeleccionada == 2) { anchoNave = 16; altoNave = 10; }
 8001012:	4b7c      	ldr	r3, [pc, #496]	@ (8001204 <main+0x5b4>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	2b02      	cmp	r3, #2
 8001018:	d105      	bne.n	8001026 <main+0x3d6>
 800101a:	4b84      	ldr	r3, [pc, #528]	@ (800122c <main+0x5dc>)
 800101c:	2210      	movs	r2, #16
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	4b83      	ldr	r3, [pc, #524]	@ (8001230 <main+0x5e0>)
 8001022:	220a      	movs	r2, #10
 8001024:	601a      	str	r2, [r3, #0]

	                                  naveX = 152;
 8001026:	4b7d      	ldr	r3, [pc, #500]	@ (800121c <main+0x5cc>)
 8001028:	2298      	movs	r2, #152	@ 0x98
 800102a:	601a      	str	r2, [r3, #0]
	                                  naveY = 420;
 800102c:	4b7c      	ldr	r3, [pc, #496]	@ (8001220 <main+0x5d0>)
 800102e:	f44f 72d2 	mov.w	r2, #420	@ 0x1a4
 8001032:	601a      	str	r2, [r3, #0]

	                                  // Resetear variables
	                                  for(int i=0; i<MAX_BALAS; i++) balas[i].activa = 0;
 8001034:	2300      	movs	r3, #0
 8001036:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001038:	e00c      	b.n	8001054 <main+0x404>
 800103a:	497e      	ldr	r1, [pc, #504]	@ (8001234 <main+0x5e4>)
 800103c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800103e:	4613      	mov	r3, r2
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	4413      	add	r3, r2
 8001044:	009b      	lsls	r3, r3, #2
 8001046:	440b      	add	r3, r1
 8001048:	3308      	adds	r3, #8
 800104a:	2200      	movs	r2, #0
 800104c:	701a      	strb	r2, [r3, #0]
 800104e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001050:	3301      	adds	r3, #1
 8001052:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001054:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001056:	2b09      	cmp	r3, #9
 8001058:	ddef      	ble.n	800103a <main+0x3ea>
	                                  calorArma = 0;
 800105a:	4b77      	ldr	r3, [pc, #476]	@ (8001238 <main+0x5e8>)
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
	                                  armaSobrecalentada = 0;
 8001060:	4b76      	ldr	r3, [pc, #472]	@ (800123c <main+0x5ec>)
 8001062:	2200      	movs	r2, #0
 8001064:	701a      	strb	r2, [r3, #0]

	                                  // INICIALIZAR MARCIANOS
	                                  int idx = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	65bb      	str	r3, [r7, #88]	@ 0x58
	                                  velocidadMarcianos = 4;
 800106a:	4b75      	ldr	r3, [pc, #468]	@ (8001240 <main+0x5f0>)
 800106c:	2204      	movs	r2, #4
 800106e:	601a      	str	r2, [r3, #0]
	                                  direccionMarcianos = 1;
 8001070:	4b74      	ldr	r3, [pc, #464]	@ (8001244 <main+0x5f4>)
 8001072:	2201      	movs	r2, #1
 8001074:	601a      	str	r2, [r3, #0]
	                                  marcianosVivos = TOTAL_MARCIANOS;
 8001076:	4b74      	ldr	r3, [pc, #464]	@ (8001248 <main+0x5f8>)
 8001078:	221e      	movs	r2, #30
 800107a:	601a      	str	r2, [r3, #0]

	                                  for(int fila=0; fila < FILAS_MARCIANOS; fila++) {
 800107c:	2300      	movs	r3, #0
 800107e:	657b      	str	r3, [r7, #84]	@ 0x54
 8001080:	e0b7      	b.n	80011f2 <main+0x5a2>
	                                      for(int col=0; col < COLS_MARCIANOS; col++) {
 8001082:	2300      	movs	r3, #0
 8001084:	653b      	str	r3, [r7, #80]	@ 0x50
 8001086:	e0ad      	b.n	80011e4 <main+0x594>
	                                          marcianos[idx].vivo = 1;
 8001088:	4970      	ldr	r1, [pc, #448]	@ (800124c <main+0x5fc>)
 800108a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800108c:	4613      	mov	r3, r2
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	4413      	add	r3, r2
 8001092:	00db      	lsls	r3, r3, #3
 8001094:	440b      	add	r3, r1
 8001096:	3314      	adds	r3, #20
 8001098:	2201      	movs	r2, #1
 800109a:	701a      	strb	r2, [r3, #0]
	                                          marcianos[idx].x = 30 + (col * 45);
 800109c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800109e:	4613      	mov	r3, r2
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	4413      	add	r3, r2
 80010a4:	011a      	lsls	r2, r3, #4
 80010a6:	1ad3      	subs	r3, r2, r3
 80010a8:	f103 011e 	add.w	r1, r3, #30
 80010ac:	4867      	ldr	r0, [pc, #412]	@ (800124c <main+0x5fc>)
 80010ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80010b0:	4613      	mov	r3, r2
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	4413      	add	r3, r2
 80010b6:	00db      	lsls	r3, r3, #3
 80010b8:	4403      	add	r3, r0
 80010ba:	6019      	str	r1, [r3, #0]
	                                          marcianos[idx].y = 40 + (fila * 30);
 80010bc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80010be:	4613      	mov	r3, r2
 80010c0:	011b      	lsls	r3, r3, #4
 80010c2:	1a9b      	subs	r3, r3, r2
 80010c4:	005b      	lsls	r3, r3, #1
 80010c6:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 80010ca:	4860      	ldr	r0, [pc, #384]	@ (800124c <main+0x5fc>)
 80010cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80010ce:	4613      	mov	r3, r2
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	4413      	add	r3, r2
 80010d4:	00db      	lsls	r3, r3, #3
 80010d6:	4403      	add	r3, r0
 80010d8:	3304      	adds	r3, #4
 80010da:	6019      	str	r1, [r3, #0]
	                                          marcianos[idx].tipo = fila;
 80010dc:	495b      	ldr	r1, [pc, #364]	@ (800124c <main+0x5fc>)
 80010de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80010e0:	4613      	mov	r3, r2
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	4413      	add	r3, r2
 80010e6:	00db      	lsls	r3, r3, #3
 80010e8:	440b      	add	r3, r1
 80010ea:	3308      	adds	r3, #8
 80010ec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80010ee:	601a      	str	r2, [r3, #0]

	                                          if(fila==0) { marcianos[idx].ancho=16; marcianos[idx].alto=11; }
 80010f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d114      	bne.n	8001120 <main+0x4d0>
 80010f6:	4955      	ldr	r1, [pc, #340]	@ (800124c <main+0x5fc>)
 80010f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80010fa:	4613      	mov	r3, r2
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	4413      	add	r3, r2
 8001100:	00db      	lsls	r3, r3, #3
 8001102:	440b      	add	r3, r1
 8001104:	330c      	adds	r3, #12
 8001106:	2210      	movs	r2, #16
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	4950      	ldr	r1, [pc, #320]	@ (800124c <main+0x5fc>)
 800110c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800110e:	4613      	mov	r3, r2
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	4413      	add	r3, r2
 8001114:	00db      	lsls	r3, r3, #3
 8001116:	440b      	add	r3, r1
 8001118:	3310      	adds	r3, #16
 800111a:	220b      	movs	r2, #11
 800111c:	601a      	str	r2, [r3, #0]
 800111e:	e05b      	b.n	80011d8 <main+0x588>
	                                          else if(fila==1) { marcianos[idx].ancho=16; marcianos[idx].alto=11; }
 8001120:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001122:	2b01      	cmp	r3, #1
 8001124:	d114      	bne.n	8001150 <main+0x500>
 8001126:	4949      	ldr	r1, [pc, #292]	@ (800124c <main+0x5fc>)
 8001128:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800112a:	4613      	mov	r3, r2
 800112c:	005b      	lsls	r3, r3, #1
 800112e:	4413      	add	r3, r2
 8001130:	00db      	lsls	r3, r3, #3
 8001132:	440b      	add	r3, r1
 8001134:	330c      	adds	r3, #12
 8001136:	2210      	movs	r2, #16
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	4944      	ldr	r1, [pc, #272]	@ (800124c <main+0x5fc>)
 800113c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800113e:	4613      	mov	r3, r2
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	4413      	add	r3, r2
 8001144:	00db      	lsls	r3, r3, #3
 8001146:	440b      	add	r3, r1
 8001148:	3310      	adds	r3, #16
 800114a:	220b      	movs	r2, #11
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	e043      	b.n	80011d8 <main+0x588>
	                                          else if(fila==2) { marcianos[idx].ancho=16; marcianos[idx].alto=11; }
 8001150:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001152:	2b02      	cmp	r3, #2
 8001154:	d114      	bne.n	8001180 <main+0x530>
 8001156:	493d      	ldr	r1, [pc, #244]	@ (800124c <main+0x5fc>)
 8001158:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800115a:	4613      	mov	r3, r2
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	4413      	add	r3, r2
 8001160:	00db      	lsls	r3, r3, #3
 8001162:	440b      	add	r3, r1
 8001164:	330c      	adds	r3, #12
 8001166:	2210      	movs	r2, #16
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	4938      	ldr	r1, [pc, #224]	@ (800124c <main+0x5fc>)
 800116c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800116e:	4613      	mov	r3, r2
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	4413      	add	r3, r2
 8001174:	00db      	lsls	r3, r3, #3
 8001176:	440b      	add	r3, r1
 8001178:	3310      	adds	r3, #16
 800117a:	220b      	movs	r2, #11
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	e02b      	b.n	80011d8 <main+0x588>
	                                          else if(fila==3) { marcianos[idx].ancho=18; marcianos[idx].alto=12; }
 8001180:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001182:	2b03      	cmp	r3, #3
 8001184:	d114      	bne.n	80011b0 <main+0x560>
 8001186:	4931      	ldr	r1, [pc, #196]	@ (800124c <main+0x5fc>)
 8001188:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800118a:	4613      	mov	r3, r2
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	4413      	add	r3, r2
 8001190:	00db      	lsls	r3, r3, #3
 8001192:	440b      	add	r3, r1
 8001194:	330c      	adds	r3, #12
 8001196:	2212      	movs	r2, #18
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	492c      	ldr	r1, [pc, #176]	@ (800124c <main+0x5fc>)
 800119c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800119e:	4613      	mov	r3, r2
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	4413      	add	r3, r2
 80011a4:	00db      	lsls	r3, r3, #3
 80011a6:	440b      	add	r3, r1
 80011a8:	3310      	adds	r3, #16
 80011aa:	220c      	movs	r2, #12
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	e013      	b.n	80011d8 <main+0x588>
	                                          else { marcianos[idx].ancho=24; marcianos[idx].alto=16; }
 80011b0:	4926      	ldr	r1, [pc, #152]	@ (800124c <main+0x5fc>)
 80011b2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80011b4:	4613      	mov	r3, r2
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	4413      	add	r3, r2
 80011ba:	00db      	lsls	r3, r3, #3
 80011bc:	440b      	add	r3, r1
 80011be:	330c      	adds	r3, #12
 80011c0:	2218      	movs	r2, #24
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	4921      	ldr	r1, [pc, #132]	@ (800124c <main+0x5fc>)
 80011c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80011c8:	4613      	mov	r3, r2
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	4413      	add	r3, r2
 80011ce:	00db      	lsls	r3, r3, #3
 80011d0:	440b      	add	r3, r1
 80011d2:	3310      	adds	r3, #16
 80011d4:	2210      	movs	r2, #16
 80011d6:	601a      	str	r2, [r3, #0]
	                                          idx++;
 80011d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80011da:	3301      	adds	r3, #1
 80011dc:	65bb      	str	r3, [r7, #88]	@ 0x58
	                                      for(int col=0; col < COLS_MARCIANOS; col++) {
 80011de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80011e0:	3301      	adds	r3, #1
 80011e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80011e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80011e6:	2b05      	cmp	r3, #5
 80011e8:	f77f af4e 	ble.w	8001088 <main+0x438>
	                                  for(int fila=0; fila < FILAS_MARCIANOS; fila++) {
 80011ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80011ee:	3301      	adds	r3, #1
 80011f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80011f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80011f4:	2b04      	cmp	r3, #4
 80011f6:	f77f af44 	ble.w	8001082 <main+0x432>
	                                      }
	                                  }

	                                  // Animacin entrada
	                                  for (int y = 480; y >= 420; y -= 4) {
 80011fa:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80011fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001200:	e06d      	b.n	80012de <main+0x68e>
 8001202:	bf00      	nop
 8001204:	200001e8 	.word	0x200001e8
 8001208:	08005fa0 	.word	0x08005fa0
 800120c:	08005cd8 	.word	0x08005cd8
 8001210:	20000014 	.word	0x20000014
 8001214:	40020400 	.word	0x40020400
 8001218:	20000542 	.word	0x20000542
 800121c:	20000000 	.word	0x20000000
 8001220:	20000004 	.word	0x20000004
 8001224:	200001e0 	.word	0x200001e0
 8001228:	20000548 	.word	0x20000548
 800122c:	20000018 	.word	0x20000018
 8001230:	2000001c 	.word	0x2000001c
 8001234:	200004bc 	.word	0x200004bc
 8001238:	20000534 	.word	0x20000534
 800123c:	20000538 	.word	0x20000538
 8001240:	2000000c 	.word	0x2000000c
 8001244:	20000010 	.word	0x20000010
 8001248:	2000054c 	.word	0x2000054c
 800124c:	200001ec 	.word	0x200001ec
	                                      ST7796_DrawRect(naveX, y + 4, anchoNave, altoNave, 0x0000);
 8001250:	4b9f      	ldr	r3, [pc, #636]	@ (80014d0 <main+0x880>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	b298      	uxth	r0, r3
 8001256:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001258:	b29b      	uxth	r3, r3
 800125a:	3304      	adds	r3, #4
 800125c:	b299      	uxth	r1, r3
 800125e:	4b9d      	ldr	r3, [pc, #628]	@ (80014d4 <main+0x884>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	b29a      	uxth	r2, r3
 8001264:	4b9c      	ldr	r3, [pc, #624]	@ (80014d8 <main+0x888>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	b29b      	uxth	r3, r3
 800126a:	2400      	movs	r4, #0
 800126c:	9400      	str	r4, [sp, #0]
 800126e:	f7ff fac5 	bl	80007fc <ST7796_DrawRect>
	                                      if (naveSeleccionada == 0) ST7796_DrawBitmap(naveX, y, 16, 8, nave_16x8);
 8001272:	4b9a      	ldr	r3, [pc, #616]	@ (80014dc <main+0x88c>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d10b      	bne.n	8001292 <main+0x642>
 800127a:	4b95      	ldr	r3, [pc, #596]	@ (80014d0 <main+0x880>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	b298      	uxth	r0, r3
 8001280:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001282:	b299      	uxth	r1, r3
 8001284:	4b96      	ldr	r3, [pc, #600]	@ (80014e0 <main+0x890>)
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	2308      	movs	r3, #8
 800128a:	2210      	movs	r2, #16
 800128c:	f7ff fb18 	bl	80008c0 <ST7796_DrawBitmap>
 8001290:	e01f      	b.n	80012d2 <main+0x682>
	                                      else if (naveSeleccionada == 1) ST7796_DrawBitmap(naveX, y, 20, 10, nave_delta_20x10);
 8001292:	4b92      	ldr	r3, [pc, #584]	@ (80014dc <main+0x88c>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d10b      	bne.n	80012b2 <main+0x662>
 800129a:	4b8d      	ldr	r3, [pc, #564]	@ (80014d0 <main+0x880>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	b298      	uxth	r0, r3
 80012a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80012a2:	b299      	uxth	r1, r3
 80012a4:	4b8f      	ldr	r3, [pc, #572]	@ (80014e4 <main+0x894>)
 80012a6:	9300      	str	r3, [sp, #0]
 80012a8:	230a      	movs	r3, #10
 80012aa:	2214      	movs	r2, #20
 80012ac:	f7ff fb08 	bl	80008c0 <ST7796_DrawBitmap>
 80012b0:	e00f      	b.n	80012d2 <main+0x682>
	                                      else if (naveSeleccionada == 2) ST7796_DrawBitmap(naveX, naveY, 16, 10, nave_interceptor_16x10);
 80012b2:	4b8a      	ldr	r3, [pc, #552]	@ (80014dc <main+0x88c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	d10b      	bne.n	80012d2 <main+0x682>
 80012ba:	4b85      	ldr	r3, [pc, #532]	@ (80014d0 <main+0x880>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	b298      	uxth	r0, r3
 80012c0:	4b89      	ldr	r3, [pc, #548]	@ (80014e8 <main+0x898>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	b299      	uxth	r1, r3
 80012c6:	4b89      	ldr	r3, [pc, #548]	@ (80014ec <main+0x89c>)
 80012c8:	9300      	str	r3, [sp, #0]
 80012ca:	230a      	movs	r3, #10
 80012cc:	2210      	movs	r2, #16
 80012ce:	f7ff faf7 	bl	80008c0 <ST7796_DrawBitmap>
	                                      HAL_Delay(5);
 80012d2:	2005      	movs	r0, #5
 80012d4:	f001 faa4 	bl	8002820 <HAL_Delay>
	                                  for (int y = 480; y >= 420; y -= 4) {
 80012d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80012da:	3b04      	subs	r3, #4
 80012dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80012de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80012e0:	f5b3 7fd2 	cmp.w	r3, #420	@ 0x1a4
 80012e4:	dab4      	bge.n	8001250 <main+0x600>
	                                  }
	                                  oldNaveX = naveX;
 80012e6:	4b7a      	ldr	r3, [pc, #488]	@ (80014d0 <main+0x880>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a81      	ldr	r2, [pc, #516]	@ (80014f0 <main+0x8a0>)
 80012ec:	6013      	str	r3, [r2, #0]
	                                  oldNaveY = naveY;
 80012ee:	4b7e      	ldr	r3, [pc, #504]	@ (80014e8 <main+0x898>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a80      	ldr	r2, [pc, #512]	@ (80014f4 <main+0x8a4>)
 80012f4:	6013      	str	r3, [r2, #0]

	                                  char bufferVidas[10];
	                                  sprintf(bufferVidas, "VIDAS: %d", vidas);
 80012f6:	4b80      	ldr	r3, [pc, #512]	@ (80014f8 <main+0x8a8>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	f107 030c 	add.w	r3, r7, #12
 80012fe:	497f      	ldr	r1, [pc, #508]	@ (80014fc <main+0x8ac>)
 8001300:	4618      	mov	r0, r3
 8001302:	f003 fffb 	bl	80052fc <siprintf>
	                                  ST7796_WriteString(10, 10, bufferVidas, 0xFFFF, 0x0000, 1);
 8001306:	f107 020c 	add.w	r2, r7, #12
 800130a:	2301      	movs	r3, #1
 800130c:	9301      	str	r3, [sp, #4]
 800130e:	2300      	movs	r3, #0
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001316:	210a      	movs	r1, #10
 8001318:	200a      	movs	r0, #10
 800131a:	f7ff fbf7 	bl	8000b0c <ST7796_WriteString>

	                                  juegoIniciado = 1;
 800131e:	4b78      	ldr	r3, [pc, #480]	@ (8001500 <main+0x8b0>)
 8001320:	2201      	movs	r2, #1
 8001322:	701a      	strb	r2, [r3, #0]
	                              }

	                              // --- 2. LOGICA DE ENFRIAMIENTO
	                              if (calorArma > 0) {
 8001324:	4b77      	ldr	r3, [pc, #476]	@ (8001504 <main+0x8b4>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	dd0b      	ble.n	8001344 <main+0x6f4>
	                                  calorArma -= ENFRIAMIENTO_FRAME;
 800132c:	4b75      	ldr	r3, [pc, #468]	@ (8001504 <main+0x8b4>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	3b21      	subs	r3, #33	@ 0x21
 8001332:	4a74      	ldr	r2, [pc, #464]	@ (8001504 <main+0x8b4>)
 8001334:	6013      	str	r3, [r2, #0]
	                                  if (calorArma < 0) calorArma = 0;
 8001336:	4b73      	ldr	r3, [pc, #460]	@ (8001504 <main+0x8b4>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2b00      	cmp	r3, #0
 800133c:	da02      	bge.n	8001344 <main+0x6f4>
 800133e:	4b71      	ldr	r3, [pc, #452]	@ (8001504 <main+0x8b4>)
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
	                              }

	                              if (armaSobrecalentada && calorArma == 0) {
 8001344:	4b70      	ldr	r3, [pc, #448]	@ (8001508 <main+0x8b8>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d015      	beq.n	8001378 <main+0x728>
 800134c:	4b6d      	ldr	r3, [pc, #436]	@ (8001504 <main+0x8b4>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d111      	bne.n	8001378 <main+0x728>
	                                  armaSobrecalentada = 0;
 8001354:	4b6c      	ldr	r3, [pc, #432]	@ (8001508 <main+0x8b8>)
 8001356:	2200      	movs	r2, #0
 8001358:	701a      	strb	r2, [r3, #0]
	                                  // Borramos el mensaje largo (12 espacios)
	                                  ST7796_WriteString(200, 10, "            ", 0x0000, 0x0000, 1);
 800135a:	2301      	movs	r3, #1
 800135c:	9301      	str	r3, [sp, #4]
 800135e:	2300      	movs	r3, #0
 8001360:	9300      	str	r3, [sp, #0]
 8001362:	2300      	movs	r3, #0
 8001364:	4a69      	ldr	r2, [pc, #420]	@ (800150c <main+0x8bc>)
 8001366:	210a      	movs	r1, #10
 8001368:	20c8      	movs	r0, #200	@ 0xc8
 800136a:	f7ff fbcf 	bl	8000b0c <ST7796_WriteString>
	                                  PlayTone(1000, 50); // Sonido "Listo"
 800136e:	2132      	movs	r1, #50	@ 0x32
 8001370:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001374:	f7ff fc2c 	bl	8000bd0 <PlayTone>
	                              }

	                              // --- 3. MOVER NAVE
	                              HAL_ADC_Start(&hadc1);
 8001378:	4865      	ldr	r0, [pc, #404]	@ (8001510 <main+0x8c0>)
 800137a:	f001 fab9 	bl	80028f0 <HAL_ADC_Start>
	                              HAL_ADC_PollForConversion(&hadc1, 10);
 800137e:	210a      	movs	r1, #10
 8001380:	4863      	ldr	r0, [pc, #396]	@ (8001510 <main+0x8c0>)
 8001382:	f001 fb69 	bl	8002a58 <HAL_ADC_PollForConversion>
	                              uint32_t valJoy = HAL_ADC_GetValue(&hadc1);
 8001386:	4862      	ldr	r0, [pc, #392]	@ (8001510 <main+0x8c0>)
 8001388:	f001 fbf1 	bl	8002b6e <HAL_ADC_GetValue>
 800138c:	6278      	str	r0, [r7, #36]	@ 0x24

	                              if (valJoy < 1000) {
 800138e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001390:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001394:	d20c      	bcs.n	80013b0 <main+0x760>
	                                  naveX -= 8;
 8001396:	4b4e      	ldr	r3, [pc, #312]	@ (80014d0 <main+0x880>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	3b08      	subs	r3, #8
 800139c:	4a4c      	ldr	r2, [pc, #304]	@ (80014d0 <main+0x880>)
 800139e:	6013      	str	r3, [r2, #0]
	                                  if (naveX < 0) naveX = 0;
 80013a0:	4b4b      	ldr	r3, [pc, #300]	@ (80014d0 <main+0x880>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	da1b      	bge.n	80013e0 <main+0x790>
 80013a8:	4b49      	ldr	r3, [pc, #292]	@ (80014d0 <main+0x880>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	e017      	b.n	80013e0 <main+0x790>
	                              }
	                              else if (valJoy > 3000) {
 80013b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b2:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d912      	bls.n	80013e0 <main+0x790>
	                                  naveX += 8;
 80013ba:	4b45      	ldr	r3, [pc, #276]	@ (80014d0 <main+0x880>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	3308      	adds	r3, #8
 80013c0:	4a43      	ldr	r2, [pc, #268]	@ (80014d0 <main+0x880>)
 80013c2:	6013      	str	r3, [r2, #0]
	                                  if (naveX > (320 - anchoNave)) naveX = 320 - anchoNave;
 80013c4:	4b43      	ldr	r3, [pc, #268]	@ (80014d4 <main+0x884>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f5c3 72a0 	rsb	r2, r3, #320	@ 0x140
 80013cc:	4b40      	ldr	r3, [pc, #256]	@ (80014d0 <main+0x880>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	da05      	bge.n	80013e0 <main+0x790>
 80013d4:	4b3f      	ldr	r3, [pc, #252]	@ (80014d4 <main+0x884>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80013dc:	4a3c      	ldr	r2, [pc, #240]	@ (80014d0 <main+0x880>)
 80013de:	6013      	str	r3, [r2, #0]
	                              }

	                              // --- 4. DISPAROS
	                              if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == GPIO_PIN_RESET) {
 80013e0:	2102      	movs	r1, #2
 80013e2:	484c      	ldr	r0, [pc, #304]	@ (8001514 <main+0x8c4>)
 80013e4:	f002 fb7e 	bl	8003ae4 <HAL_GPIO_ReadPin>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	f040 80a1 	bne.w	8001532 <main+0x8e2>
	                                  if (!armaSobrecalentada) {
 80013f0:	4b45      	ldr	r3, [pc, #276]	@ (8001508 <main+0x8b8>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	f040 809c 	bne.w	8001532 <main+0x8e2>
	                                      if (HAL_GetTick() - ultimoDisparo > COOLDOWN_DISPARO) {
 80013fa:	f001 fa05 	bl	8002808 <HAL_GetTick>
 80013fe:	4602      	mov	r2, r0
 8001400:	4b45      	ldr	r3, [pc, #276]	@ (8001518 <main+0x8c8>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	2b96      	cmp	r3, #150	@ 0x96
 8001408:	f240 8093 	bls.w	8001532 <main+0x8e2>
	                                          for (int i = 0; i < MAX_BALAS; i++) {
 800140c:	2300      	movs	r3, #0
 800140e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001410:	e08b      	b.n	800152a <main+0x8da>
	                                              if (balas[i].activa == 0) {
 8001412:	4942      	ldr	r1, [pc, #264]	@ (800151c <main+0x8cc>)
 8001414:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001416:	4613      	mov	r3, r2
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	4413      	add	r3, r2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	440b      	add	r3, r1
 8001420:	3308      	adds	r3, #8
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d17d      	bne.n	8001524 <main+0x8d4>
	                                                  balas[i].activa = 1;
 8001428:	493c      	ldr	r1, [pc, #240]	@ (800151c <main+0x8cc>)
 800142a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800142c:	4613      	mov	r3, r2
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	4413      	add	r3, r2
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	440b      	add	r3, r1
 8001436:	3308      	adds	r3, #8
 8001438:	2201      	movs	r2, #1
 800143a:	701a      	strb	r2, [r3, #0]
	                                                  balas[i].x = naveX + (anchoNave / 2) - 1;
 800143c:	4b25      	ldr	r3, [pc, #148]	@ (80014d4 <main+0x884>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	0fda      	lsrs	r2, r3, #31
 8001442:	4413      	add	r3, r2
 8001444:	105b      	asrs	r3, r3, #1
 8001446:	461a      	mov	r2, r3
 8001448:	4b21      	ldr	r3, [pc, #132]	@ (80014d0 <main+0x880>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4413      	add	r3, r2
 800144e:	1e59      	subs	r1, r3, #1
 8001450:	4832      	ldr	r0, [pc, #200]	@ (800151c <main+0x8cc>)
 8001452:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001454:	4613      	mov	r3, r2
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	4413      	add	r3, r2
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	4403      	add	r3, r0
 800145e:	6019      	str	r1, [r3, #0]
	                                                  balas[i].y = naveY - 4;
 8001460:	4b21      	ldr	r3, [pc, #132]	@ (80014e8 <main+0x898>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	1f19      	subs	r1, r3, #4
 8001466:	482d      	ldr	r0, [pc, #180]	@ (800151c <main+0x8cc>)
 8001468:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800146a:	4613      	mov	r3, r2
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	4413      	add	r3, r2
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	4403      	add	r3, r0
 8001474:	3304      	adds	r3, #4
 8001476:	6019      	str	r1, [r3, #0]

	                                                  PlayTone(5000, 30); // Piu!
 8001478:	211e      	movs	r1, #30
 800147a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800147e:	f7ff fba7 	bl	8000bd0 <PlayTone>

	                                                  calorArma += CALOR_POR_DISPARO;
 8001482:	4b20      	ldr	r3, [pc, #128]	@ (8001504 <main+0x8b4>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 800148a:	4a1e      	ldr	r2, [pc, #120]	@ (8001504 <main+0x8b4>)
 800148c:	6013      	str	r3, [r2, #0]
	                                                  if (calorArma >= MAX_CALOR) {
 800148e:	4b1d      	ldr	r3, [pc, #116]	@ (8001504 <main+0x8b4>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8001496:	db15      	blt.n	80014c4 <main+0x874>
	                                                      armaSobrecalentada = 1;
 8001498:	4b1b      	ldr	r3, [pc, #108]	@ (8001508 <main+0x8b8>)
 800149a:	2201      	movs	r2, #1
 800149c:	701a      	strb	r2, [r3, #0]
	                                                      calorArma = MAX_CALOR;
 800149e:	4b19      	ldr	r3, [pc, #100]	@ (8001504 <main+0x8b4>)
 80014a0:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 80014a4:	601a      	str	r2, [r3, #0]
	                                                      // Mensaje nuevo en X=200 para que quepa
	                                                      ST7796_WriteString(200, 10, "ENFRIANDO...", 0xF800, 0x0000, 1);
 80014a6:	2301      	movs	r3, #1
 80014a8:	9301      	str	r3, [sp, #4]
 80014aa:	2300      	movs	r3, #0
 80014ac:	9300      	str	r3, [sp, #0]
 80014ae:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80014b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001520 <main+0x8d0>)
 80014b4:	210a      	movs	r1, #10
 80014b6:	20c8      	movs	r0, #200	@ 0xc8
 80014b8:	f7ff fb28 	bl	8000b0c <ST7796_WriteString>
	                                                      PlayTone(100, 100);
 80014bc:	2164      	movs	r1, #100	@ 0x64
 80014be:	2064      	movs	r0, #100	@ 0x64
 80014c0:	f7ff fb86 	bl	8000bd0 <PlayTone>
	                                                  }

	                                                  ultimoDisparo = HAL_GetTick();
 80014c4:	f001 f9a0 	bl	8002808 <HAL_GetTick>
 80014c8:	4603      	mov	r3, r0
 80014ca:	4a13      	ldr	r2, [pc, #76]	@ (8001518 <main+0x8c8>)
 80014cc:	6013      	str	r3, [r2, #0]
	                                                  break;
 80014ce:	e030      	b.n	8001532 <main+0x8e2>
 80014d0:	20000000 	.word	0x20000000
 80014d4:	20000018 	.word	0x20000018
 80014d8:	2000001c 	.word	0x2000001c
 80014dc:	200001e8 	.word	0x200001e8
 80014e0:	08005d10 	.word	0x08005d10
 80014e4:	08005e10 	.word	0x08005e10
 80014e8:	20000004 	.word	0x20000004
 80014ec:	08005fa0 	.word	0x08005fa0
 80014f0:	20000550 	.word	0x20000550
 80014f4:	20000554 	.word	0x20000554
 80014f8:	20000008 	.word	0x20000008
 80014fc:	08005ce4 	.word	0x08005ce4
 8001500:	20000548 	.word	0x20000548
 8001504:	20000534 	.word	0x20000534
 8001508:	20000538 	.word	0x20000538
 800150c:	08005cf0 	.word	0x08005cf0
 8001510:	20000098 	.word	0x20000098
 8001514:	40020400 	.word	0x40020400
 8001518:	20000558 	.word	0x20000558
 800151c:	200004bc 	.word	0x200004bc
 8001520:	08005d00 	.word	0x08005d00
	                                          for (int i = 0; i < MAX_BALAS; i++) {
 8001524:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001526:	3301      	adds	r3, #1
 8001528:	64bb      	str	r3, [r7, #72]	@ 0x48
 800152a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800152c:	2b09      	cmp	r3, #9
 800152e:	f77f af70 	ble.w	8001412 <main+0x7c2>
	                                      }
	                                  }
	                              }

	                              // --- 5. ACTUALIZAR BALAS
	                              for (int i = 0; i < MAX_BALAS; i++) {
 8001532:	2300      	movs	r3, #0
 8001534:	647b      	str	r3, [r7, #68]	@ 0x44
 8001536:	e136      	b.n	80017a6 <main+0xb56>
	                                  if (balas[i].activa == 1) {
 8001538:	49a8      	ldr	r1, [pc, #672]	@ (80017dc <main+0xb8c>)
 800153a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800153c:	4613      	mov	r3, r2
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	4413      	add	r3, r2
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	440b      	add	r3, r1
 8001546:	3308      	adds	r3, #8
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b01      	cmp	r3, #1
 800154c:	f040 8128 	bne.w	80017a0 <main+0xb50>
	                                      ST7796_DrawRect(balas[i].x, balas[i].y, 2, 5, 0x0000);
 8001550:	49a2      	ldr	r1, [pc, #648]	@ (80017dc <main+0xb8c>)
 8001552:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001554:	4613      	mov	r3, r2
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	4413      	add	r3, r2
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	440b      	add	r3, r1
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	b298      	uxth	r0, r3
 8001562:	499e      	ldr	r1, [pc, #632]	@ (80017dc <main+0xb8c>)
 8001564:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001566:	4613      	mov	r3, r2
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	4413      	add	r3, r2
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	440b      	add	r3, r1
 8001570:	3304      	adds	r3, #4
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	b299      	uxth	r1, r3
 8001576:	2300      	movs	r3, #0
 8001578:	9300      	str	r3, [sp, #0]
 800157a:	2305      	movs	r3, #5
 800157c:	2202      	movs	r2, #2
 800157e:	f7ff f93d 	bl	80007fc <ST7796_DrawRect>
	                                      balas[i].y -= VELOCIDAD_BALA;
 8001582:	4996      	ldr	r1, [pc, #600]	@ (80017dc <main+0xb8c>)
 8001584:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001586:	4613      	mov	r3, r2
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	4413      	add	r3, r2
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	440b      	add	r3, r1
 8001590:	3304      	adds	r3, #4
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f1a3 010c 	sub.w	r1, r3, #12
 8001598:	4890      	ldr	r0, [pc, #576]	@ (80017dc <main+0xb8c>)
 800159a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800159c:	4613      	mov	r3, r2
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	4413      	add	r3, r2
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	4403      	add	r3, r0
 80015a6:	3304      	adds	r3, #4
 80015a8:	6019      	str	r1, [r3, #0]

	                                      if (balas[i].y < 0) {
 80015aa:	498c      	ldr	r1, [pc, #560]	@ (80017dc <main+0xb8c>)
 80015ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80015ae:	4613      	mov	r3, r2
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	4413      	add	r3, r2
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	440b      	add	r3, r1
 80015b8:	3304      	adds	r3, #4
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	da0a      	bge.n	80015d6 <main+0x986>
	                                          balas[i].activa = 0;
 80015c0:	4986      	ldr	r1, [pc, #536]	@ (80017dc <main+0xb8c>)
 80015c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80015c4:	4613      	mov	r3, r2
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	4413      	add	r3, r2
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	440b      	add	r3, r1
 80015ce:	3308      	adds	r3, #8
 80015d0:	2200      	movs	r2, #0
 80015d2:	701a      	strb	r2, [r3, #0]
 80015d4:	e0e4      	b.n	80017a0 <main+0xb50>
	                                      } else {
	                                          uint8_t impacto = 0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	                                          for(int m=0; m < TOTAL_MARCIANOS; m++) {
 80015dc:	2300      	movs	r3, #0
 80015de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015e0:	e0bc      	b.n	800175c <main+0xb0c>
	                                              if(marcianos[m].vivo) {
 80015e2:	497f      	ldr	r1, [pc, #508]	@ (80017e0 <main+0xb90>)
 80015e4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80015e6:	4613      	mov	r3, r2
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	4413      	add	r3, r2
 80015ec:	00db      	lsls	r3, r3, #3
 80015ee:	440b      	add	r3, r1
 80015f0:	3314      	adds	r3, #20
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	f000 80ae 	beq.w	8001756 <main+0xb06>
	                                                  if(balas[i].x >= marcianos[m].x &&
 80015fa:	4978      	ldr	r1, [pc, #480]	@ (80017dc <main+0xb8c>)
 80015fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80015fe:	4613      	mov	r3, r2
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	4413      	add	r3, r2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	440b      	add	r3, r1
 8001608:	6819      	ldr	r1, [r3, #0]
 800160a:	4875      	ldr	r0, [pc, #468]	@ (80017e0 <main+0xb90>)
 800160c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800160e:	4613      	mov	r3, r2
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	4413      	add	r3, r2
 8001614:	00db      	lsls	r3, r3, #3
 8001616:	4403      	add	r3, r0
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4299      	cmp	r1, r3
 800161c:	f2c0 809b 	blt.w	8001756 <main+0xb06>
	                                                     balas[i].x <= (marcianos[m].x + marcianos[m].ancho) &&
 8001620:	496e      	ldr	r1, [pc, #440]	@ (80017dc <main+0xb8c>)
 8001622:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001624:	4613      	mov	r3, r2
 8001626:	005b      	lsls	r3, r3, #1
 8001628:	4413      	add	r3, r2
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	440b      	add	r3, r1
 800162e:	6819      	ldr	r1, [r3, #0]
 8001630:	486b      	ldr	r0, [pc, #428]	@ (80017e0 <main+0xb90>)
 8001632:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001634:	4613      	mov	r3, r2
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	4413      	add	r3, r2
 800163a:	00db      	lsls	r3, r3, #3
 800163c:	4403      	add	r3, r0
 800163e:	6818      	ldr	r0, [r3, #0]
 8001640:	4c67      	ldr	r4, [pc, #412]	@ (80017e0 <main+0xb90>)
 8001642:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001644:	4613      	mov	r3, r2
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	4413      	add	r3, r2
 800164a:	00db      	lsls	r3, r3, #3
 800164c:	4423      	add	r3, r4
 800164e:	330c      	adds	r3, #12
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4403      	add	r3, r0
	                                                  if(balas[i].x >= marcianos[m].x &&
 8001654:	4299      	cmp	r1, r3
 8001656:	dc7e      	bgt.n	8001756 <main+0xb06>
	                                                     balas[i].y >= marcianos[m].y &&
 8001658:	4960      	ldr	r1, [pc, #384]	@ (80017dc <main+0xb8c>)
 800165a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800165c:	4613      	mov	r3, r2
 800165e:	005b      	lsls	r3, r3, #1
 8001660:	4413      	add	r3, r2
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	440b      	add	r3, r1
 8001666:	3304      	adds	r3, #4
 8001668:	6819      	ldr	r1, [r3, #0]
 800166a:	485d      	ldr	r0, [pc, #372]	@ (80017e0 <main+0xb90>)
 800166c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800166e:	4613      	mov	r3, r2
 8001670:	005b      	lsls	r3, r3, #1
 8001672:	4413      	add	r3, r2
 8001674:	00db      	lsls	r3, r3, #3
 8001676:	4403      	add	r3, r0
 8001678:	3304      	adds	r3, #4
 800167a:	681b      	ldr	r3, [r3, #0]
	                                                     balas[i].x <= (marcianos[m].x + marcianos[m].ancho) &&
 800167c:	4299      	cmp	r1, r3
 800167e:	db6a      	blt.n	8001756 <main+0xb06>
	                                                     balas[i].y <= (marcianos[m].y + marcianos[m].alto)) {
 8001680:	4956      	ldr	r1, [pc, #344]	@ (80017dc <main+0xb8c>)
 8001682:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001684:	4613      	mov	r3, r2
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	4413      	add	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	440b      	add	r3, r1
 800168e:	3304      	adds	r3, #4
 8001690:	6819      	ldr	r1, [r3, #0]
 8001692:	4853      	ldr	r0, [pc, #332]	@ (80017e0 <main+0xb90>)
 8001694:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001696:	4613      	mov	r3, r2
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	4413      	add	r3, r2
 800169c:	00db      	lsls	r3, r3, #3
 800169e:	4403      	add	r3, r0
 80016a0:	3304      	adds	r3, #4
 80016a2:	6818      	ldr	r0, [r3, #0]
 80016a4:	4c4e      	ldr	r4, [pc, #312]	@ (80017e0 <main+0xb90>)
 80016a6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80016a8:	4613      	mov	r3, r2
 80016aa:	005b      	lsls	r3, r3, #1
 80016ac:	4413      	add	r3, r2
 80016ae:	00db      	lsls	r3, r3, #3
 80016b0:	4423      	add	r3, r4
 80016b2:	3310      	adds	r3, #16
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4403      	add	r3, r0
	                                                     balas[i].y >= marcianos[m].y &&
 80016b8:	4299      	cmp	r1, r3
 80016ba:	dc4c      	bgt.n	8001756 <main+0xb06>

	                                                      marcianos[m].vivo = 0;
 80016bc:	4948      	ldr	r1, [pc, #288]	@ (80017e0 <main+0xb90>)
 80016be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80016c0:	4613      	mov	r3, r2
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	4413      	add	r3, r2
 80016c6:	00db      	lsls	r3, r3, #3
 80016c8:	440b      	add	r3, r1
 80016ca:	3314      	adds	r3, #20
 80016cc:	2200      	movs	r2, #0
 80016ce:	701a      	strb	r2, [r3, #0]
	                                                      ST7796_DrawRect(marcianos[m].x, marcianos[m].y, marcianos[m].ancho, marcianos[m].alto, 0x0000);
 80016d0:	4943      	ldr	r1, [pc, #268]	@ (80017e0 <main+0xb90>)
 80016d2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80016d4:	4613      	mov	r3, r2
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	4413      	add	r3, r2
 80016da:	00db      	lsls	r3, r3, #3
 80016dc:	440b      	add	r3, r1
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	b298      	uxth	r0, r3
 80016e2:	493f      	ldr	r1, [pc, #252]	@ (80017e0 <main+0xb90>)
 80016e4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80016e6:	4613      	mov	r3, r2
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	4413      	add	r3, r2
 80016ec:	00db      	lsls	r3, r3, #3
 80016ee:	440b      	add	r3, r1
 80016f0:	3304      	adds	r3, #4
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	b299      	uxth	r1, r3
 80016f6:	4c3a      	ldr	r4, [pc, #232]	@ (80017e0 <main+0xb90>)
 80016f8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80016fa:	4613      	mov	r3, r2
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	4413      	add	r3, r2
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	4423      	add	r3, r4
 8001704:	330c      	adds	r3, #12
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	b29c      	uxth	r4, r3
 800170a:	4d35      	ldr	r5, [pc, #212]	@ (80017e0 <main+0xb90>)
 800170c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800170e:	4613      	mov	r3, r2
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	4413      	add	r3, r2
 8001714:	00db      	lsls	r3, r3, #3
 8001716:	442b      	add	r3, r5
 8001718:	3310      	adds	r3, #16
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	b29b      	uxth	r3, r3
 800171e:	2200      	movs	r2, #0
 8001720:	9200      	str	r2, [sp, #0]
 8001722:	4622      	mov	r2, r4
 8001724:	f7ff f86a 	bl	80007fc <ST7796_DrawRect>
	                                                      balas[i].activa = 0;
 8001728:	492c      	ldr	r1, [pc, #176]	@ (80017dc <main+0xb8c>)
 800172a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800172c:	4613      	mov	r3, r2
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	4413      	add	r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	440b      	add	r3, r1
 8001736:	3308      	adds	r3, #8
 8001738:	2200      	movs	r2, #0
 800173a:	701a      	strb	r2, [r3, #0]
	                                                      impacto = 1;
 800173c:	2301      	movs	r3, #1
 800173e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	                                                      marcianosVivos--;
 8001742:	4b28      	ldr	r3, [pc, #160]	@ (80017e4 <main+0xb94>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	3b01      	subs	r3, #1
 8001748:	4a26      	ldr	r2, [pc, #152]	@ (80017e4 <main+0xb94>)
 800174a:	6013      	str	r3, [r2, #0]

	                                                      PlayTone(100, 40); // Golpe seco
 800174c:	2128      	movs	r1, #40	@ 0x28
 800174e:	2064      	movs	r0, #100	@ 0x64
 8001750:	f7ff fa3e 	bl	8000bd0 <PlayTone>
	                                                      break;
 8001754:	e006      	b.n	8001764 <main+0xb14>
	                                          for(int m=0; m < TOTAL_MARCIANOS; m++) {
 8001756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001758:	3301      	adds	r3, #1
 800175a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800175c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800175e:	2b1d      	cmp	r3, #29
 8001760:	f77f af3f 	ble.w	80015e2 <main+0x992>
	                                                  }
	                                              }
	                                          }

	                                          if(!impacto) {
 8001764:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001768:	2b00      	cmp	r3, #0
 800176a:	d119      	bne.n	80017a0 <main+0xb50>
	                                              ST7796_DrawRect(balas[i].x, balas[i].y, 2, 5, 0xFFFF);
 800176c:	491b      	ldr	r1, [pc, #108]	@ (80017dc <main+0xb8c>)
 800176e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001770:	4613      	mov	r3, r2
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	4413      	add	r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	440b      	add	r3, r1
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	b298      	uxth	r0, r3
 800177e:	4917      	ldr	r1, [pc, #92]	@ (80017dc <main+0xb8c>)
 8001780:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001782:	4613      	mov	r3, r2
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	4413      	add	r3, r2
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	440b      	add	r3, r1
 800178c:	3304      	adds	r3, #4
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	b299      	uxth	r1, r3
 8001792:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001796:	9300      	str	r3, [sp, #0]
 8001798:	2305      	movs	r3, #5
 800179a:	2202      	movs	r2, #2
 800179c:	f7ff f82e 	bl	80007fc <ST7796_DrawRect>
	                              for (int i = 0; i < MAX_BALAS; i++) {
 80017a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80017a2:	3301      	adds	r3, #1
 80017a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80017a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80017a8:	2b09      	cmp	r3, #9
 80017aa:	f77f aec5 	ble.w	8001538 <main+0x8e8>
	                                      }
	                                  }
	                              }

	                              // --- 6. MOVER MARCIANOS Y COLISIN JUGADOR
	                              if (HAL_GetTick() - ultimoMovMarcianos > 50) {
 80017ae:	f001 f82b 	bl	8002808 <HAL_GetTick>
 80017b2:	4602      	mov	r2, r0
 80017b4:	4b0c      	ldr	r3, [pc, #48]	@ (80017e8 <main+0xb98>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	2b32      	cmp	r3, #50	@ 0x32
 80017bc:	f240 82d4 	bls.w	8001d68 <main+0x1118>
	                                  ultimoMovMarcianos = HAL_GetTick();
 80017c0:	f001 f822 	bl	8002808 <HAL_GetTick>
 80017c4:	4603      	mov	r3, r0
 80017c6:	4a08      	ldr	r2, [pc, #32]	@ (80017e8 <main+0xb98>)
 80017c8:	6013      	str	r3, [r2, #0]
	                                  uint8_t tocarBorde = 0;
 80017ca:	2300      	movs	r3, #0
 80017cc:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	                                  uint8_t muerteJugador = 0;
 80017d0:	2300      	movs	r3, #0
 80017d2:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	                                  for (int i = 0; i < TOTAL_MARCIANOS; i++) {
 80017d6:	2300      	movs	r3, #0
 80017d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80017da:	e075      	b.n	80018c8 <main+0xc78>
 80017dc:	200004bc 	.word	0x200004bc
 80017e0:	200001ec 	.word	0x200001ec
 80017e4:	2000054c 	.word	0x2000054c
 80017e8:	2000055c 	.word	0x2000055c
	                                      if (marcianos[i].vivo) {
 80017ec:	498b      	ldr	r1, [pc, #556]	@ (8001a1c <main+0xdcc>)
 80017ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80017f0:	4613      	mov	r3, r2
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	4413      	add	r3, r2
 80017f6:	00db      	lsls	r3, r3, #3
 80017f8:	440b      	add	r3, r1
 80017fa:	3314      	adds	r3, #20
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d05f      	beq.n	80018c2 <main+0xc72>
	                                          if ((direccionMarcianos == 1 && marcianos[i].x > 290) ||
 8001802:	4b87      	ldr	r3, [pc, #540]	@ (8001a20 <main+0xdd0>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d10a      	bne.n	8001820 <main+0xbd0>
 800180a:	4984      	ldr	r1, [pc, #528]	@ (8001a1c <main+0xdcc>)
 800180c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800180e:	4613      	mov	r3, r2
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	4413      	add	r3, r2
 8001814:	00db      	lsls	r3, r3, #3
 8001816:	440b      	add	r3, r1
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f5b3 7f91 	cmp.w	r3, #290	@ 0x122
 800181e:	dc0e      	bgt.n	800183e <main+0xbee>
	                                              (direccionMarcianos == -1 && marcianos[i].x < 10)) {
 8001820:	4b7f      	ldr	r3, [pc, #508]	@ (8001a20 <main+0xdd0>)
 8001822:	681b      	ldr	r3, [r3, #0]
	                                          if ((direccionMarcianos == 1 && marcianos[i].x > 290) ||
 8001824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001828:	d10c      	bne.n	8001844 <main+0xbf4>
	                                              (direccionMarcianos == -1 && marcianos[i].x < 10)) {
 800182a:	497c      	ldr	r1, [pc, #496]	@ (8001a1c <main+0xdcc>)
 800182c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800182e:	4613      	mov	r3, r2
 8001830:	005b      	lsls	r3, r3, #1
 8001832:	4413      	add	r3, r2
 8001834:	00db      	lsls	r3, r3, #3
 8001836:	440b      	add	r3, r1
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	2b09      	cmp	r3, #9
 800183c:	dc02      	bgt.n	8001844 <main+0xbf4>
	                                              tocarBorde = 1;
 800183e:	2301      	movs	r3, #1
 8001840:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	                                          }
	                                          if (marcianos[i].y + marcianos[i].alto >= naveY &&
 8001844:	4975      	ldr	r1, [pc, #468]	@ (8001a1c <main+0xdcc>)
 8001846:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001848:	4613      	mov	r3, r2
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	4413      	add	r3, r2
 800184e:	00db      	lsls	r3, r3, #3
 8001850:	440b      	add	r3, r1
 8001852:	3304      	adds	r3, #4
 8001854:	6819      	ldr	r1, [r3, #0]
 8001856:	4871      	ldr	r0, [pc, #452]	@ (8001a1c <main+0xdcc>)
 8001858:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800185a:	4613      	mov	r3, r2
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	4413      	add	r3, r2
 8001860:	00db      	lsls	r3, r3, #3
 8001862:	4403      	add	r3, r0
 8001864:	3310      	adds	r3, #16
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	18ca      	adds	r2, r1, r3
 800186a:	4b6e      	ldr	r3, [pc, #440]	@ (8001a24 <main+0xdd4>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	429a      	cmp	r2, r3
 8001870:	db27      	blt.n	80018c2 <main+0xc72>
	                                              marcianos[i].x + marcianos[i].ancho >= naveX &&
 8001872:	496a      	ldr	r1, [pc, #424]	@ (8001a1c <main+0xdcc>)
 8001874:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001876:	4613      	mov	r3, r2
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	4413      	add	r3, r2
 800187c:	00db      	lsls	r3, r3, #3
 800187e:	440b      	add	r3, r1
 8001880:	6819      	ldr	r1, [r3, #0]
 8001882:	4866      	ldr	r0, [pc, #408]	@ (8001a1c <main+0xdcc>)
 8001884:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001886:	4613      	mov	r3, r2
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	4413      	add	r3, r2
 800188c:	00db      	lsls	r3, r3, #3
 800188e:	4403      	add	r3, r0
 8001890:	330c      	adds	r3, #12
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	18ca      	adds	r2, r1, r3
 8001896:	4b64      	ldr	r3, [pc, #400]	@ (8001a28 <main+0xdd8>)
 8001898:	681b      	ldr	r3, [r3, #0]
	                                          if (marcianos[i].y + marcianos[i].alto >= naveY &&
 800189a:	429a      	cmp	r2, r3
 800189c:	db11      	blt.n	80018c2 <main+0xc72>
	                                              marcianos[i].x <= naveX + anchoNave) {
 800189e:	495f      	ldr	r1, [pc, #380]	@ (8001a1c <main+0xdcc>)
 80018a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018a2:	4613      	mov	r3, r2
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	4413      	add	r3, r2
 80018a8:	00db      	lsls	r3, r3, #3
 80018aa:	440b      	add	r3, r1
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	4b5e      	ldr	r3, [pc, #376]	@ (8001a28 <main+0xdd8>)
 80018b0:	6819      	ldr	r1, [r3, #0]
 80018b2:	4b5e      	ldr	r3, [pc, #376]	@ (8001a2c <main+0xddc>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	440b      	add	r3, r1
	                                              marcianos[i].x + marcianos[i].ancho >= naveX &&
 80018b8:	429a      	cmp	r2, r3
 80018ba:	dc02      	bgt.n	80018c2 <main+0xc72>
	                                              muerteJugador = 1;
 80018bc:	2301      	movs	r3, #1
 80018be:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	                                  for (int i = 0; i < TOTAL_MARCIANOS; i++) {
 80018c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018c4:	3301      	adds	r3, #1
 80018c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80018c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018ca:	2b1d      	cmp	r3, #29
 80018cc:	dd8e      	ble.n	80017ec <main+0xb9c>
	                                          }
	                                      }
	                                  }

	                                  // MUERTE DEL JUGADOR (Ajustado)
	                                  if (muerteJugador) {
 80018ce:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f000 8095 	beq.w	8001a02 <main+0xdb2>
	                                      PlayTone(300, 300); // Tono grave (300Hz) y ms corto (300ms)
 80018d8:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80018dc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80018e0:	f7ff f976 	bl	8000bd0 <PlayTone>
	                                      vidas--;
 80018e4:	4b52      	ldr	r3, [pc, #328]	@ (8001a30 <main+0xde0>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	3b01      	subs	r3, #1
 80018ea:	4a51      	ldr	r2, [pc, #324]	@ (8001a30 <main+0xde0>)
 80018ec:	6013      	str	r3, [r2, #0]

	                                      char bufferVidas[10];
	                                      sprintf(bufferVidas, "VIDAS: %d", vidas);
 80018ee:	4b50      	ldr	r3, [pc, #320]	@ (8001a30 <main+0xde0>)
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	463b      	mov	r3, r7
 80018f4:	494f      	ldr	r1, [pc, #316]	@ (8001a34 <main+0xde4>)
 80018f6:	4618      	mov	r0, r3
 80018f8:	f003 fd00 	bl	80052fc <siprintf>
	                                      ST7796_WriteString(10, 10, bufferVidas, 0xFFFF, 0x0000, 1);
 80018fc:	463a      	mov	r2, r7
 80018fe:	2301      	movs	r3, #1
 8001900:	9301      	str	r3, [sp, #4]
 8001902:	2300      	movs	r3, #0
 8001904:	9300      	str	r3, [sp, #0]
 8001906:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800190a:	210a      	movs	r1, #10
 800190c:	200a      	movs	r0, #10
 800190e:	f7ff f8fd 	bl	8000b0c <ST7796_WriteString>

	                                      ST7796_DrawRect(naveX, naveY, anchoNave, altoNave, 0x0000);
 8001912:	4b45      	ldr	r3, [pc, #276]	@ (8001a28 <main+0xdd8>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	b298      	uxth	r0, r3
 8001918:	4b42      	ldr	r3, [pc, #264]	@ (8001a24 <main+0xdd4>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	b299      	uxth	r1, r3
 800191e:	4b43      	ldr	r3, [pc, #268]	@ (8001a2c <main+0xddc>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	b29a      	uxth	r2, r3
 8001924:	4b44      	ldr	r3, [pc, #272]	@ (8001a38 <main+0xde8>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	b29b      	uxth	r3, r3
 800192a:	2400      	movs	r4, #0
 800192c:	9400      	str	r4, [sp, #0]
 800192e:	f7fe ff65 	bl	80007fc <ST7796_DrawRect>
	                                      ST7796_DrawRect(oldNaveX, oldNaveY, anchoNave, altoNave, 0x0000);
 8001932:	4b42      	ldr	r3, [pc, #264]	@ (8001a3c <main+0xdec>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	b298      	uxth	r0, r3
 8001938:	4b41      	ldr	r3, [pc, #260]	@ (8001a40 <main+0xdf0>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	b299      	uxth	r1, r3
 800193e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a2c <main+0xddc>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	b29a      	uxth	r2, r3
 8001944:	4b3c      	ldr	r3, [pc, #240]	@ (8001a38 <main+0xde8>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	b29b      	uxth	r3, r3
 800194a:	2400      	movs	r4, #0
 800194c:	9400      	str	r4, [sp, #0]
 800194e:	f7fe ff55 	bl	80007fc <ST7796_DrawRect>

	                                      if (vidas == 0) {
 8001952:	4b37      	ldr	r3, [pc, #220]	@ (8001a30 <main+0xde0>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d103      	bne.n	8001962 <main+0xd12>
	                                          estadoActual = ESTADO_DERROTA;
 800195a:	4b3a      	ldr	r3, [pc, #232]	@ (8001a44 <main+0xdf4>)
 800195c:	2204      	movs	r2, #4
 800195e:	701a      	strb	r2, [r3, #0]
 8001960:	e202      	b.n	8001d68 <main+0x1118>
	                                      } else {
	                                          naveX = 152;
 8001962:	4b31      	ldr	r3, [pc, #196]	@ (8001a28 <main+0xdd8>)
 8001964:	2298      	movs	r2, #152	@ 0x98
 8001966:	601a      	str	r2, [r3, #0]
	                                          oldNaveX = 152;
 8001968:	4b34      	ldr	r3, [pc, #208]	@ (8001a3c <main+0xdec>)
 800196a:	2298      	movs	r2, #152	@ 0x98
 800196c:	601a      	str	r2, [r3, #0]
	                                          oldNaveY = 420;
 800196e:	4b34      	ldr	r3, [pc, #208]	@ (8001a40 <main+0xdf0>)
 8001970:	f44f 72d2 	mov.w	r2, #420	@ 0x1a4
 8001974:	601a      	str	r2, [r3, #0]

	                                          calorArma = 0;
 8001976:	4b34      	ldr	r3, [pc, #208]	@ (8001a48 <main+0xdf8>)
 8001978:	2200      	movs	r2, #0
 800197a:	601a      	str	r2, [r3, #0]
	                                          armaSobrecalentada = 0;
 800197c:	4b33      	ldr	r3, [pc, #204]	@ (8001a4c <main+0xdfc>)
 800197e:	2200      	movs	r2, #0
 8001980:	701a      	strb	r2, [r3, #0]
	                                          ST7796_WriteString(200, 10, "            ", 0x0000, 0x0000, 1); // Borrar mensaje calor
 8001982:	2301      	movs	r3, #1
 8001984:	9301      	str	r3, [sp, #4]
 8001986:	2300      	movs	r3, #0
 8001988:	9300      	str	r3, [sp, #0]
 800198a:	2300      	movs	r3, #0
 800198c:	4a30      	ldr	r2, [pc, #192]	@ (8001a50 <main+0xe00>)
 800198e:	210a      	movs	r1, #10
 8001990:	20c8      	movs	r0, #200	@ 0xc8
 8001992:	f7ff f8bb 	bl	8000b0c <ST7796_WriteString>

	                                          if (naveSeleccionada == 0) ST7796_DrawBitmap(naveX, naveY, 16, 8, nave_16x8);
 8001996:	4b2f      	ldr	r3, [pc, #188]	@ (8001a54 <main+0xe04>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d10c      	bne.n	80019b8 <main+0xd68>
 800199e:	4b22      	ldr	r3, [pc, #136]	@ (8001a28 <main+0xdd8>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	b298      	uxth	r0, r3
 80019a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001a24 <main+0xdd4>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	b299      	uxth	r1, r3
 80019aa:	4b2b      	ldr	r3, [pc, #172]	@ (8001a58 <main+0xe08>)
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	2308      	movs	r3, #8
 80019b0:	2210      	movs	r2, #16
 80019b2:	f7fe ff85 	bl	80008c0 <ST7796_DrawBitmap>
 80019b6:	e020      	b.n	80019fa <main+0xdaa>
	                                          else if (naveSeleccionada == 1) ST7796_DrawBitmap(naveX, naveY, 20, 10, nave_delta_20x10);
 80019b8:	4b26      	ldr	r3, [pc, #152]	@ (8001a54 <main+0xe04>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d10c      	bne.n	80019da <main+0xd8a>
 80019c0:	4b19      	ldr	r3, [pc, #100]	@ (8001a28 <main+0xdd8>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	b298      	uxth	r0, r3
 80019c6:	4b17      	ldr	r3, [pc, #92]	@ (8001a24 <main+0xdd4>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	b299      	uxth	r1, r3
 80019cc:	4b23      	ldr	r3, [pc, #140]	@ (8001a5c <main+0xe0c>)
 80019ce:	9300      	str	r3, [sp, #0]
 80019d0:	230a      	movs	r3, #10
 80019d2:	2214      	movs	r2, #20
 80019d4:	f7fe ff74 	bl	80008c0 <ST7796_DrawBitmap>
 80019d8:	e00f      	b.n	80019fa <main+0xdaa>
	                                          else if (naveSeleccionada == 2) ST7796_DrawBitmap(naveX, naveY, 16, 10, nave_interceptor_16x10);
 80019da:	4b1e      	ldr	r3, [pc, #120]	@ (8001a54 <main+0xe04>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d10b      	bne.n	80019fa <main+0xdaa>
 80019e2:	4b11      	ldr	r3, [pc, #68]	@ (8001a28 <main+0xdd8>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	b298      	uxth	r0, r3
 80019e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a24 <main+0xdd4>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	b299      	uxth	r1, r3
 80019ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001a60 <main+0xe10>)
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	230a      	movs	r3, #10
 80019f4:	2210      	movs	r2, #16
 80019f6:	f7fe ff63 	bl	80008c0 <ST7796_DrawBitmap>

	                                          HAL_Delay(200); // Pausa reducida a 200ms
 80019fa:	20c8      	movs	r0, #200	@ 0xc8
 80019fc:	f000 ff10 	bl	8002820 <HAL_Delay>
 8001a00:	e1b2      	b.n	8001d68 <main+0x1118>
	                                      }
	                                  }
	                                  else if (tocarBorde) {
 8001a02:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	f000 80e2 	beq.w	8001bd0 <main+0xf80>
	                                      direccionMarcianos *= -1;
 8001a0c:	4b04      	ldr	r3, [pc, #16]	@ (8001a20 <main+0xdd0>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	425b      	negs	r3, r3
 8001a12:	4a03      	ldr	r2, [pc, #12]	@ (8001a20 <main+0xdd0>)
 8001a14:	6013      	str	r3, [r2, #0]
	                                      for (int i = 0; i < TOTAL_MARCIANOS; i++) {
 8001a16:	2300      	movs	r3, #0
 8001a18:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a1a:	e0d4      	b.n	8001bc6 <main+0xf76>
 8001a1c:	200001ec 	.word	0x200001ec
 8001a20:	20000010 	.word	0x20000010
 8001a24:	20000004 	.word	0x20000004
 8001a28:	20000000 	.word	0x20000000
 8001a2c:	20000018 	.word	0x20000018
 8001a30:	20000008 	.word	0x20000008
 8001a34:	08005ce4 	.word	0x08005ce4
 8001a38:	2000001c 	.word	0x2000001c
 8001a3c:	20000550 	.word	0x20000550
 8001a40:	20000554 	.word	0x20000554
 8001a44:	200001e0 	.word	0x200001e0
 8001a48:	20000534 	.word	0x20000534
 8001a4c:	20000538 	.word	0x20000538
 8001a50:	08005cf0 	.word	0x08005cf0
 8001a54:	200001e8 	.word	0x200001e8
 8001a58:	08005d10 	.word	0x08005d10
 8001a5c:	08005e10 	.word	0x08005e10
 8001a60:	08005fa0 	.word	0x08005fa0
	                                          if(marcianos[i].vivo) {
 8001a64:	499d      	ldr	r1, [pc, #628]	@ (8001cdc <main+0x108c>)
 8001a66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a68:	4613      	mov	r3, r2
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	4413      	add	r3, r2
 8001a6e:	00db      	lsls	r3, r3, #3
 8001a70:	440b      	add	r3, r1
 8001a72:	3314      	adds	r3, #20
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	f000 80a2 	beq.w	8001bc0 <main+0xf70>
	                                              ST7796_DrawRect(marcianos[i].x, marcianos[i].y, marcianos[i].ancho, marcianos[i].alto, 0x0000);
 8001a7c:	4997      	ldr	r1, [pc, #604]	@ (8001cdc <main+0x108c>)
 8001a7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a80:	4613      	mov	r3, r2
 8001a82:	005b      	lsls	r3, r3, #1
 8001a84:	4413      	add	r3, r2
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	440b      	add	r3, r1
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	b298      	uxth	r0, r3
 8001a8e:	4993      	ldr	r1, [pc, #588]	@ (8001cdc <main+0x108c>)
 8001a90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a92:	4613      	mov	r3, r2
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	4413      	add	r3, r2
 8001a98:	00db      	lsls	r3, r3, #3
 8001a9a:	440b      	add	r3, r1
 8001a9c:	3304      	adds	r3, #4
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	b299      	uxth	r1, r3
 8001aa2:	4c8e      	ldr	r4, [pc, #568]	@ (8001cdc <main+0x108c>)
 8001aa4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	4413      	add	r3, r2
 8001aac:	00db      	lsls	r3, r3, #3
 8001aae:	4423      	add	r3, r4
 8001ab0:	330c      	adds	r3, #12
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	b29c      	uxth	r4, r3
 8001ab6:	4d89      	ldr	r5, [pc, #548]	@ (8001cdc <main+0x108c>)
 8001ab8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001aba:	4613      	mov	r3, r2
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	4413      	add	r3, r2
 8001ac0:	00db      	lsls	r3, r3, #3
 8001ac2:	442b      	add	r3, r5
 8001ac4:	3310      	adds	r3, #16
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	2200      	movs	r2, #0
 8001acc:	9200      	str	r2, [sp, #0]
 8001ace:	4622      	mov	r2, r4
 8001ad0:	f7fe fe94 	bl	80007fc <ST7796_DrawRect>
	                                              marcianos[i].y += 4;
 8001ad4:	4981      	ldr	r1, [pc, #516]	@ (8001cdc <main+0x108c>)
 8001ad6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ad8:	4613      	mov	r3, r2
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	4413      	add	r3, r2
 8001ade:	00db      	lsls	r3, r3, #3
 8001ae0:	440b      	add	r3, r1
 8001ae2:	3304      	adds	r3, #4
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	1d19      	adds	r1, r3, #4
 8001ae8:	487c      	ldr	r0, [pc, #496]	@ (8001cdc <main+0x108c>)
 8001aea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001aec:	4613      	mov	r3, r2
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	4413      	add	r3, r2
 8001af2:	00db      	lsls	r3, r3, #3
 8001af4:	4403      	add	r3, r0
 8001af6:	3304      	adds	r3, #4
 8001af8:	6019      	str	r1, [r3, #0]
	                                              const uint16_t* sprite = (marcianos[i].tipo == 0) ? marciano1_Verde_16x11 :
 8001afa:	4978      	ldr	r1, [pc, #480]	@ (8001cdc <main+0x108c>)
 8001afc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001afe:	4613      	mov	r3, r2
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	4413      	add	r3, r2
 8001b04:	00db      	lsls	r3, r3, #3
 8001b06:	440b      	add	r3, r1
 8001b08:	3308      	adds	r3, #8
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d028      	beq.n	8001b62 <main+0xf12>
	                                                                       (marcianos[i].tipo == 1) ? marciano1_Amarillo_16x11 :
 8001b10:	4972      	ldr	r1, [pc, #456]	@ (8001cdc <main+0x108c>)
 8001b12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b14:	4613      	mov	r3, r2
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	4413      	add	r3, r2
 8001b1a:	00db      	lsls	r3, r3, #3
 8001b1c:	440b      	add	r3, r1
 8001b1e:	3308      	adds	r3, #8
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d01b      	beq.n	8001b5e <main+0xf0e>
	                                                                       (marcianos[i].tipo == 2) ? marciano1_Azul_16x11 :
 8001b26:	496d      	ldr	r1, [pc, #436]	@ (8001cdc <main+0x108c>)
 8001b28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	4413      	add	r3, r2
 8001b30:	00db      	lsls	r3, r3, #3
 8001b32:	440b      	add	r3, r1
 8001b34:	3308      	adds	r3, #8
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d00e      	beq.n	8001b5a <main+0xf0a>
	                                                                       (marcianos[i].tipo == 3) ? marciano2_Rojo_18x12 : marciano3_Morado_24x16;
 8001b3c:	4967      	ldr	r1, [pc, #412]	@ (8001cdc <main+0x108c>)
 8001b3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b40:	4613      	mov	r3, r2
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	4413      	add	r3, r2
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	440b      	add	r3, r1
 8001b4a:	3308      	adds	r3, #8
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2b03      	cmp	r3, #3
 8001b50:	d101      	bne.n	8001b56 <main+0xf06>
 8001b52:	4b63      	ldr	r3, [pc, #396]	@ (8001ce0 <main+0x1090>)
 8001b54:	e006      	b.n	8001b64 <main+0xf14>
 8001b56:	4b63      	ldr	r3, [pc, #396]	@ (8001ce4 <main+0x1094>)
 8001b58:	e004      	b.n	8001b64 <main+0xf14>
	                                                                       (marcianos[i].tipo == 2) ? marciano1_Azul_16x11 :
 8001b5a:	4b63      	ldr	r3, [pc, #396]	@ (8001ce8 <main+0x1098>)
 8001b5c:	e002      	b.n	8001b64 <main+0xf14>
	                                                                       (marcianos[i].tipo == 1) ? marciano1_Amarillo_16x11 :
 8001b5e:	4b63      	ldr	r3, [pc, #396]	@ (8001cec <main+0x109c>)
 8001b60:	e000      	b.n	8001b64 <main+0xf14>
	                                              const uint16_t* sprite = (marcianos[i].tipo == 0) ? marciano1_Verde_16x11 :
 8001b62:	4b63      	ldr	r3, [pc, #396]	@ (8001cf0 <main+0x10a0>)
 8001b64:	61fb      	str	r3, [r7, #28]
	                                              ST7796_DrawBitmap(marcianos[i].x, marcianos[i].y, marcianos[i].ancho, marcianos[i].alto, sprite);
 8001b66:	495d      	ldr	r1, [pc, #372]	@ (8001cdc <main+0x108c>)
 8001b68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	4413      	add	r3, r2
 8001b70:	00db      	lsls	r3, r3, #3
 8001b72:	440b      	add	r3, r1
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	b298      	uxth	r0, r3
 8001b78:	4958      	ldr	r1, [pc, #352]	@ (8001cdc <main+0x108c>)
 8001b7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	4413      	add	r3, r2
 8001b82:	00db      	lsls	r3, r3, #3
 8001b84:	440b      	add	r3, r1
 8001b86:	3304      	adds	r3, #4
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	b299      	uxth	r1, r3
 8001b8c:	4c53      	ldr	r4, [pc, #332]	@ (8001cdc <main+0x108c>)
 8001b8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b90:	4613      	mov	r3, r2
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	4413      	add	r3, r2
 8001b96:	00db      	lsls	r3, r3, #3
 8001b98:	4423      	add	r3, r4
 8001b9a:	330c      	adds	r3, #12
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	b29c      	uxth	r4, r3
 8001ba0:	4d4e      	ldr	r5, [pc, #312]	@ (8001cdc <main+0x108c>)
 8001ba2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	4413      	add	r3, r2
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	442b      	add	r3, r5
 8001bae:	3310      	adds	r3, #16
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	b29a      	uxth	r2, r3
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	9300      	str	r3, [sp, #0]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	4622      	mov	r2, r4
 8001bbc:	f7fe fe80 	bl	80008c0 <ST7796_DrawBitmap>
	                                      for (int i = 0; i < TOTAL_MARCIANOS; i++) {
 8001bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	633b      	str	r3, [r7, #48]	@ 0x30
 8001bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bc8:	2b1d      	cmp	r3, #29
 8001bca:	f77f af4b 	ble.w	8001a64 <main+0xe14>
 8001bce:	e0cb      	b.n	8001d68 <main+0x1118>
	                                          }
	                                      }
	                                  } else {
	                                      for (int i = 0; i < TOTAL_MARCIANOS; i++) {
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bd4:	e0c4      	b.n	8001d60 <main+0x1110>
	                                          if(marcianos[i].vivo) {
 8001bd6:	4941      	ldr	r1, [pc, #260]	@ (8001cdc <main+0x108c>)
 8001bd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001bda:	4613      	mov	r3, r2
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	4413      	add	r3, r2
 8001be0:	00db      	lsls	r3, r3, #3
 8001be2:	440b      	add	r3, r1
 8001be4:	3314      	adds	r3, #20
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	f000 80b6 	beq.w	8001d5a <main+0x110a>
	                                              ST7796_DrawRect(marcianos[i].x, marcianos[i].y, marcianos[i].ancho, marcianos[i].alto, 0x0000);
 8001bee:	493b      	ldr	r1, [pc, #236]	@ (8001cdc <main+0x108c>)
 8001bf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001bf2:	4613      	mov	r3, r2
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	4413      	add	r3, r2
 8001bf8:	00db      	lsls	r3, r3, #3
 8001bfa:	440b      	add	r3, r1
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	b298      	uxth	r0, r3
 8001c00:	4936      	ldr	r1, [pc, #216]	@ (8001cdc <main+0x108c>)
 8001c02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c04:	4613      	mov	r3, r2
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4413      	add	r3, r2
 8001c0a:	00db      	lsls	r3, r3, #3
 8001c0c:	440b      	add	r3, r1
 8001c0e:	3304      	adds	r3, #4
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	b299      	uxth	r1, r3
 8001c14:	4c31      	ldr	r4, [pc, #196]	@ (8001cdc <main+0x108c>)
 8001c16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c18:	4613      	mov	r3, r2
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	4413      	add	r3, r2
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	4423      	add	r3, r4
 8001c22:	330c      	adds	r3, #12
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	b29c      	uxth	r4, r3
 8001c28:	4d2c      	ldr	r5, [pc, #176]	@ (8001cdc <main+0x108c>)
 8001c2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	4413      	add	r3, r2
 8001c32:	00db      	lsls	r3, r3, #3
 8001c34:	442b      	add	r3, r5
 8001c36:	3310      	adds	r3, #16
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	9200      	str	r2, [sp, #0]
 8001c40:	4622      	mov	r2, r4
 8001c42:	f7fe fddb 	bl	80007fc <ST7796_DrawRect>
	                                              marcianos[i].x += (velocidadMarcianos * direccionMarcianos);
 8001c46:	4925      	ldr	r1, [pc, #148]	@ (8001cdc <main+0x108c>)
 8001c48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	4413      	add	r3, r2
 8001c50:	00db      	lsls	r3, r3, #3
 8001c52:	440b      	add	r3, r1
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	4b27      	ldr	r3, [pc, #156]	@ (8001cf4 <main+0x10a4>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4927      	ldr	r1, [pc, #156]	@ (8001cf8 <main+0x10a8>)
 8001c5c:	6809      	ldr	r1, [r1, #0]
 8001c5e:	fb01 f303 	mul.w	r3, r1, r3
 8001c62:	18d1      	adds	r1, r2, r3
 8001c64:	481d      	ldr	r0, [pc, #116]	@ (8001cdc <main+0x108c>)
 8001c66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c68:	4613      	mov	r3, r2
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	4413      	add	r3, r2
 8001c6e:	00db      	lsls	r3, r3, #3
 8001c70:	4403      	add	r3, r0
 8001c72:	6019      	str	r1, [r3, #0]
	                                              const uint16_t* sprite = (marcianos[i].tipo == 0) ? marciano1_Verde_16x11 :
 8001c74:	4919      	ldr	r1, [pc, #100]	@ (8001cdc <main+0x108c>)
 8001c76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c78:	4613      	mov	r3, r2
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	4413      	add	r3, r2
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	440b      	add	r3, r1
 8001c82:	3308      	adds	r3, #8
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d038      	beq.n	8001cfc <main+0x10ac>
	                                                                       (marcianos[i].tipo == 1) ? marciano1_Amarillo_16x11 :
 8001c8a:	4914      	ldr	r1, [pc, #80]	@ (8001cdc <main+0x108c>)
 8001c8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c8e:	4613      	mov	r3, r2
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	4413      	add	r3, r2
 8001c94:	00db      	lsls	r3, r3, #3
 8001c96:	440b      	add	r3, r1
 8001c98:	3308      	adds	r3, #8
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d01b      	beq.n	8001cd8 <main+0x1088>
	                                                                       (marcianos[i].tipo == 2) ? marciano1_Azul_16x11 :
 8001ca0:	490e      	ldr	r1, [pc, #56]	@ (8001cdc <main+0x108c>)
 8001ca2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	4413      	add	r3, r2
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	440b      	add	r3, r1
 8001cae:	3308      	adds	r3, #8
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d00e      	beq.n	8001cd4 <main+0x1084>
	                                                                       (marcianos[i].tipo == 3) ? marciano2_Rojo_18x12 : marciano3_Morado_24x16;
 8001cb6:	4909      	ldr	r1, [pc, #36]	@ (8001cdc <main+0x108c>)
 8001cb8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001cba:	4613      	mov	r3, r2
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	4413      	add	r3, r2
 8001cc0:	00db      	lsls	r3, r3, #3
 8001cc2:	440b      	add	r3, r1
 8001cc4:	3308      	adds	r3, #8
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2b03      	cmp	r3, #3
 8001cca:	d101      	bne.n	8001cd0 <main+0x1080>
 8001ccc:	4b04      	ldr	r3, [pc, #16]	@ (8001ce0 <main+0x1090>)
 8001cce:	e016      	b.n	8001cfe <main+0x10ae>
 8001cd0:	4b04      	ldr	r3, [pc, #16]	@ (8001ce4 <main+0x1094>)
 8001cd2:	e014      	b.n	8001cfe <main+0x10ae>
	                                                                       (marcianos[i].tipo == 2) ? marciano1_Azul_16x11 :
 8001cd4:	4b04      	ldr	r3, [pc, #16]	@ (8001ce8 <main+0x1098>)
 8001cd6:	e012      	b.n	8001cfe <main+0x10ae>
	                                                                       (marcianos[i].tipo == 1) ? marciano1_Amarillo_16x11 :
 8001cd8:	4b04      	ldr	r3, [pc, #16]	@ (8001cec <main+0x109c>)
 8001cda:	e010      	b.n	8001cfe <main+0x10ae>
 8001cdc:	200001ec 	.word	0x200001ec
 8001ce0:	08006500 	.word	0x08006500
 8001ce4:	080066b0 	.word	0x080066b0
 8001ce8:	080063a0 	.word	0x080063a0
 8001cec:	08006240 	.word	0x08006240
 8001cf0:	080060e0 	.word	0x080060e0
 8001cf4:	2000000c 	.word	0x2000000c
 8001cf8:	20000010 	.word	0x20000010
	                                              const uint16_t* sprite = (marcianos[i].tipo == 0) ? marciano1_Verde_16x11 :
 8001cfc:	4b62      	ldr	r3, [pc, #392]	@ (8001e88 <main+0x1238>)
 8001cfe:	623b      	str	r3, [r7, #32]
	                                              ST7796_DrawBitmap(marcianos[i].x, marcianos[i].y, marcianos[i].ancho, marcianos[i].alto, sprite);
 8001d00:	4962      	ldr	r1, [pc, #392]	@ (8001e8c <main+0x123c>)
 8001d02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d04:	4613      	mov	r3, r2
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	4413      	add	r3, r2
 8001d0a:	00db      	lsls	r3, r3, #3
 8001d0c:	440b      	add	r3, r1
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	b298      	uxth	r0, r3
 8001d12:	495e      	ldr	r1, [pc, #376]	@ (8001e8c <main+0x123c>)
 8001d14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d16:	4613      	mov	r3, r2
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	4413      	add	r3, r2
 8001d1c:	00db      	lsls	r3, r3, #3
 8001d1e:	440b      	add	r3, r1
 8001d20:	3304      	adds	r3, #4
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	b299      	uxth	r1, r3
 8001d26:	4c59      	ldr	r4, [pc, #356]	@ (8001e8c <main+0x123c>)
 8001d28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	4413      	add	r3, r2
 8001d30:	00db      	lsls	r3, r3, #3
 8001d32:	4423      	add	r3, r4
 8001d34:	330c      	adds	r3, #12
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	b29c      	uxth	r4, r3
 8001d3a:	4d54      	ldr	r5, [pc, #336]	@ (8001e8c <main+0x123c>)
 8001d3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d3e:	4613      	mov	r3, r2
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	4413      	add	r3, r2
 8001d44:	00db      	lsls	r3, r3, #3
 8001d46:	442b      	add	r3, r5
 8001d48:	3310      	adds	r3, #16
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	b29a      	uxth	r2, r3
 8001d4e:	6a3b      	ldr	r3, [r7, #32]
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	4613      	mov	r3, r2
 8001d54:	4622      	mov	r2, r4
 8001d56:	f7fe fdb3 	bl	80008c0 <ST7796_DrawBitmap>
	                                      for (int i = 0; i < TOTAL_MARCIANOS; i++) {
 8001d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d62:	2b1d      	cmp	r3, #29
 8001d64:	f77f af37 	ble.w	8001bd6 <main+0xf86>
	                                      }
	                                  }
	                              }

	                              // --- 7. VICTORIA?
	                              if(marcianosVivos == 0) {
 8001d68:	4b49      	ldr	r3, [pc, #292]	@ (8001e90 <main+0x1240>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d102      	bne.n	8001d76 <main+0x1126>
	                                  estadoActual = ESTADO_VICTORIA;
 8001d70:	4b48      	ldr	r3, [pc, #288]	@ (8001e94 <main+0x1244>)
 8001d72:	2203      	movs	r2, #3
 8001d74:	701a      	strb	r2, [r3, #0]
	                              }

	                              // --- 8. RENDERIZADO NAVE
	                              if (naveX != oldNaveX || naveY != oldNaveY) {
 8001d76:	4b48      	ldr	r3, [pc, #288]	@ (8001e98 <main+0x1248>)
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	4b48      	ldr	r3, [pc, #288]	@ (8001e9c <main+0x124c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d105      	bne.n	8001d8e <main+0x113e>
 8001d82:	4b47      	ldr	r3, [pc, #284]	@ (8001ea0 <main+0x1250>)
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	4b47      	ldr	r3, [pc, #284]	@ (8001ea4 <main+0x1254>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d049      	beq.n	8001e22 <main+0x11d2>
	                                  ST7796_DrawRect(oldNaveX, oldNaveY, anchoNave, altoNave, 0x0000);
 8001d8e:	4b43      	ldr	r3, [pc, #268]	@ (8001e9c <main+0x124c>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	b298      	uxth	r0, r3
 8001d94:	4b43      	ldr	r3, [pc, #268]	@ (8001ea4 <main+0x1254>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	b299      	uxth	r1, r3
 8001d9a:	4b43      	ldr	r3, [pc, #268]	@ (8001ea8 <main+0x1258>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	4b42      	ldr	r3, [pc, #264]	@ (8001eac <main+0x125c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	2400      	movs	r4, #0
 8001da8:	9400      	str	r4, [sp, #0]
 8001daa:	f7fe fd27 	bl	80007fc <ST7796_DrawRect>
	                                  if (naveSeleccionada == 0) ST7796_DrawBitmap(naveX, naveY, 16, 8, nave_16x8);
 8001dae:	4b40      	ldr	r3, [pc, #256]	@ (8001eb0 <main+0x1260>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d10c      	bne.n	8001dd0 <main+0x1180>
 8001db6:	4b38      	ldr	r3, [pc, #224]	@ (8001e98 <main+0x1248>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	b298      	uxth	r0, r3
 8001dbc:	4b38      	ldr	r3, [pc, #224]	@ (8001ea0 <main+0x1250>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	b299      	uxth	r1, r3
 8001dc2:	4b3c      	ldr	r3, [pc, #240]	@ (8001eb4 <main+0x1264>)
 8001dc4:	9300      	str	r3, [sp, #0]
 8001dc6:	2308      	movs	r3, #8
 8001dc8:	2210      	movs	r2, #16
 8001dca:	f7fe fd79 	bl	80008c0 <ST7796_DrawBitmap>
 8001dce:	e020      	b.n	8001e12 <main+0x11c2>
	                                  else if (naveSeleccionada == 1) ST7796_DrawBitmap(naveX, naveY, 20, 10, nave_delta_20x10);
 8001dd0:	4b37      	ldr	r3, [pc, #220]	@ (8001eb0 <main+0x1260>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d10c      	bne.n	8001df2 <main+0x11a2>
 8001dd8:	4b2f      	ldr	r3, [pc, #188]	@ (8001e98 <main+0x1248>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	b298      	uxth	r0, r3
 8001dde:	4b30      	ldr	r3, [pc, #192]	@ (8001ea0 <main+0x1250>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	b299      	uxth	r1, r3
 8001de4:	4b34      	ldr	r3, [pc, #208]	@ (8001eb8 <main+0x1268>)
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	230a      	movs	r3, #10
 8001dea:	2214      	movs	r2, #20
 8001dec:	f7fe fd68 	bl	80008c0 <ST7796_DrawBitmap>
 8001df0:	e00f      	b.n	8001e12 <main+0x11c2>
	                                  else if (naveSeleccionada == 2) ST7796_DrawBitmap(naveX, naveY, 16, 10, nave_interceptor_16x10);
 8001df2:	4b2f      	ldr	r3, [pc, #188]	@ (8001eb0 <main+0x1260>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d10b      	bne.n	8001e12 <main+0x11c2>
 8001dfa:	4b27      	ldr	r3, [pc, #156]	@ (8001e98 <main+0x1248>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	b298      	uxth	r0, r3
 8001e00:	4b27      	ldr	r3, [pc, #156]	@ (8001ea0 <main+0x1250>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	b299      	uxth	r1, r3
 8001e06:	4b2d      	ldr	r3, [pc, #180]	@ (8001ebc <main+0x126c>)
 8001e08:	9300      	str	r3, [sp, #0]
 8001e0a:	230a      	movs	r3, #10
 8001e0c:	2210      	movs	r2, #16
 8001e0e:	f7fe fd57 	bl	80008c0 <ST7796_DrawBitmap>
	                                  oldNaveX = naveX;
 8001e12:	4b21      	ldr	r3, [pc, #132]	@ (8001e98 <main+0x1248>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a21      	ldr	r2, [pc, #132]	@ (8001e9c <main+0x124c>)
 8001e18:	6013      	str	r3, [r2, #0]
	                                  oldNaveY = naveY;
 8001e1a:	4b21      	ldr	r3, [pc, #132]	@ (8001ea0 <main+0x1250>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a21      	ldr	r2, [pc, #132]	@ (8001ea4 <main+0x1254>)
 8001e20:	6013      	str	r3, [r2, #0]
	                              }

	                              // --- 9. RESET
	                              if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_RESET) {
 8001e22:	2104      	movs	r1, #4
 8001e24:	4826      	ldr	r0, [pc, #152]	@ (8001ec0 <main+0x1270>)
 8001e26:	f001 fe5d 	bl	8003ae4 <HAL_GPIO_ReadPin>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d114      	bne.n	8001e5a <main+0x120a>
	                                  PlayTone(500, 300);
 8001e30:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001e34:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001e38:	f7fe feca 	bl	8000bd0 <PlayTone>
	                                  juegoIniciado = 0;
 8001e3c:	4b21      	ldr	r3, [pc, #132]	@ (8001ec4 <main+0x1274>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	701a      	strb	r2, [r3, #0]
	                                  estadoActual = ESTADO_MENU;
 8001e42:	4b14      	ldr	r3, [pc, #80]	@ (8001e94 <main+0x1244>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	701a      	strb	r2, [r3, #0]
	                                  HAL_Delay(300);
 8001e48:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001e4c:	f000 fce8 	bl	8002820 <HAL_Delay>
	                              }
	                              break;
 8001e50:	e003      	b.n	8001e5a <main+0x120a>
	                          break;
 8001e52:	bf00      	nop
 8001e54:	e002      	b.n	8001e5c <main+0x120c>
	                              break;
 8001e56:	bf00      	nop
 8001e58:	e000      	b.n	8001e5c <main+0x120c>
	                              break;
 8001e5a:	bf00      	nop
	              case ESTADO_DERROTA:
	                  // Pantalla de "GAME OVER"
	                  break;
	          }
	          // --- GESTOR DE SONIDO DE FONDO (Fuera del if de 33ms para mayor precisin) ---
	              if (buzzerActivo && HAL_GetTick() >= tiempoFinSonido) {
 8001e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ec8 <main+0x1278>)
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	f43e af10 	beq.w	8000c86 <main+0x36>
 8001e66:	f000 fccf 	bl	8002808 <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	4b17      	ldr	r3, [pc, #92]	@ (8001ecc <main+0x127c>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	f4fe af08 	bcc.w	8000c86 <main+0x36>
	                  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8001e76:	2108      	movs	r1, #8
 8001e78:	4815      	ldr	r0, [pc, #84]	@ (8001ed0 <main+0x1280>)
 8001e7a:	f002 fe73 	bl	8004b64 <HAL_TIM_PWM_Stop>
	                  buzzerActivo = 0;
 8001e7e:	4b12      	ldr	r3, [pc, #72]	@ (8001ec8 <main+0x1278>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	701a      	strb	r2, [r3, #0]
  {
 8001e84:	f7fe beff 	b.w	8000c86 <main+0x36>
 8001e88:	080060e0 	.word	0x080060e0
 8001e8c:	200001ec 	.word	0x200001ec
 8001e90:	2000054c 	.word	0x2000054c
 8001e94:	200001e0 	.word	0x200001e0
 8001e98:	20000000 	.word	0x20000000
 8001e9c:	20000550 	.word	0x20000550
 8001ea0:	20000004 	.word	0x20000004
 8001ea4:	20000554 	.word	0x20000554
 8001ea8:	20000018 	.word	0x20000018
 8001eac:	2000001c 	.word	0x2000001c
 8001eb0:	200001e8 	.word	0x200001e8
 8001eb4:	08005d10 	.word	0x08005d10
 8001eb8:	08005e10 	.word	0x08005e10
 8001ebc:	08005fa0 	.word	0x08005fa0
 8001ec0:	40020400 	.word	0x40020400
 8001ec4:	20000548 	.word	0x20000548
 8001ec8:	20000540 	.word	0x20000540
 8001ecc:	2000053c 	.word	0x2000053c
 8001ed0:	20000198 	.word	0x20000198

08001ed4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b094      	sub	sp, #80	@ 0x50
 8001ed8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001eda:	f107 0320 	add.w	r3, r7, #32
 8001ede:	2230      	movs	r2, #48	@ 0x30
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f003 fa2c 	bl	8005340 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ee8:	f107 030c 	add.w	r3, r7, #12
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
 8001ef6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60bb      	str	r3, [r7, #8]
 8001efc:	4b27      	ldr	r3, [pc, #156]	@ (8001f9c <SystemClock_Config+0xc8>)
 8001efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f00:	4a26      	ldr	r2, [pc, #152]	@ (8001f9c <SystemClock_Config+0xc8>)
 8001f02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f06:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f08:	4b24      	ldr	r3, [pc, #144]	@ (8001f9c <SystemClock_Config+0xc8>)
 8001f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f10:	60bb      	str	r3, [r7, #8]
 8001f12:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f14:	2300      	movs	r3, #0
 8001f16:	607b      	str	r3, [r7, #4]
 8001f18:	4b21      	ldr	r3, [pc, #132]	@ (8001fa0 <SystemClock_Config+0xcc>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a20      	ldr	r2, [pc, #128]	@ (8001fa0 <SystemClock_Config+0xcc>)
 8001f1e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001f22:	6013      	str	r3, [r2, #0]
 8001f24:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa0 <SystemClock_Config+0xcc>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001f2c:	607b      	str	r3, [r7, #4]
 8001f2e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f30:	2301      	movs	r3, #1
 8001f32:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f38:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f3e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001f44:	2304      	movs	r3, #4
 8001f46:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001f48:	23c0      	movs	r3, #192	@ 0xc0
 8001f4a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001f4c:	2304      	movs	r3, #4
 8001f4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001f50:	2308      	movs	r3, #8
 8001f52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f54:	f107 0320 	add.w	r3, r7, #32
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f001 fdf5 	bl	8003b48 <HAL_RCC_OscConfig>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001f64:	f000 f9fa 	bl	800235c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f68:	230f      	movs	r3, #15
 8001f6a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f70:	2300      	movs	r3, #0
 8001f72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f74:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001f7e:	f107 030c 	add.w	r3, r7, #12
 8001f82:	2103      	movs	r1, #3
 8001f84:	4618      	mov	r0, r3
 8001f86:	f002 f857 	bl	8004038 <HAL_RCC_ClockConfig>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001f90:	f000 f9e4 	bl	800235c <Error_Handler>
  }
}
 8001f94:	bf00      	nop
 8001f96:	3750      	adds	r7, #80	@ 0x50
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40007000 	.word	0x40007000

08001fa4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001faa:	463b      	mov	r3, r7
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001fb6:	4b21      	ldr	r3, [pc, #132]	@ (800203c <MX_ADC1_Init+0x98>)
 8001fb8:	4a21      	ldr	r2, [pc, #132]	@ (8002040 <MX_ADC1_Init+0x9c>)
 8001fba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001fbc:	4b1f      	ldr	r3, [pc, #124]	@ (800203c <MX_ADC1_Init+0x98>)
 8001fbe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001fc2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800203c <MX_ADC1_Init+0x98>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001fca:	4b1c      	ldr	r3, [pc, #112]	@ (800203c <MX_ADC1_Init+0x98>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800203c <MX_ADC1_Init+0x98>)
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001fd6:	4b19      	ldr	r3, [pc, #100]	@ (800203c <MX_ADC1_Init+0x98>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001fde:	4b17      	ldr	r3, [pc, #92]	@ (800203c <MX_ADC1_Init+0x98>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001fe4:	4b15      	ldr	r3, [pc, #84]	@ (800203c <MX_ADC1_Init+0x98>)
 8001fe6:	4a17      	ldr	r2, [pc, #92]	@ (8002044 <MX_ADC1_Init+0xa0>)
 8001fe8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001fea:	4b14      	ldr	r3, [pc, #80]	@ (800203c <MX_ADC1_Init+0x98>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001ff0:	4b12      	ldr	r3, [pc, #72]	@ (800203c <MX_ADC1_Init+0x98>)
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ff6:	4b11      	ldr	r3, [pc, #68]	@ (800203c <MX_ADC1_Init+0x98>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ffe:	4b0f      	ldr	r3, [pc, #60]	@ (800203c <MX_ADC1_Init+0x98>)
 8002000:	2201      	movs	r2, #1
 8002002:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002004:	480d      	ldr	r0, [pc, #52]	@ (800203c <MX_ADC1_Init+0x98>)
 8002006:	f000 fc2f 	bl	8002868 <HAL_ADC_Init>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002010:	f000 f9a4 	bl	800235c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002014:	2301      	movs	r3, #1
 8002016:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002018:	2301      	movs	r3, #1
 800201a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800201c:	2300      	movs	r3, #0
 800201e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002020:	463b      	mov	r3, r7
 8002022:	4619      	mov	r1, r3
 8002024:	4805      	ldr	r0, [pc, #20]	@ (800203c <MX_ADC1_Init+0x98>)
 8002026:	f000 fdaf 	bl	8002b88 <HAL_ADC_ConfigChannel>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002030:	f000 f994 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002034:	bf00      	nop
 8002036:	3710      	adds	r7, #16
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	20000098 	.word	0x20000098
 8002040:	40012000 	.word	0x40012000
 8002044:	0f000001 	.word	0x0f000001

08002048 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800204c:	4b17      	ldr	r3, [pc, #92]	@ (80020ac <MX_SPI1_Init+0x64>)
 800204e:	4a18      	ldr	r2, [pc, #96]	@ (80020b0 <MX_SPI1_Init+0x68>)
 8002050:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002052:	4b16      	ldr	r3, [pc, #88]	@ (80020ac <MX_SPI1_Init+0x64>)
 8002054:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002058:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800205a:	4b14      	ldr	r3, [pc, #80]	@ (80020ac <MX_SPI1_Init+0x64>)
 800205c:	2200      	movs	r2, #0
 800205e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002060:	4b12      	ldr	r3, [pc, #72]	@ (80020ac <MX_SPI1_Init+0x64>)
 8002062:	2200      	movs	r2, #0
 8002064:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002066:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <MX_SPI1_Init+0x64>)
 8002068:	2200      	movs	r2, #0
 800206a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800206c:	4b0f      	ldr	r3, [pc, #60]	@ (80020ac <MX_SPI1_Init+0x64>)
 800206e:	2200      	movs	r2, #0
 8002070:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002072:	4b0e      	ldr	r3, [pc, #56]	@ (80020ac <MX_SPI1_Init+0x64>)
 8002074:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002078:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800207a:	4b0c      	ldr	r3, [pc, #48]	@ (80020ac <MX_SPI1_Init+0x64>)
 800207c:	2208      	movs	r2, #8
 800207e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002080:	4b0a      	ldr	r3, [pc, #40]	@ (80020ac <MX_SPI1_Init+0x64>)
 8002082:	2200      	movs	r2, #0
 8002084:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002086:	4b09      	ldr	r3, [pc, #36]	@ (80020ac <MX_SPI1_Init+0x64>)
 8002088:	2200      	movs	r2, #0
 800208a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800208c:	4b07      	ldr	r3, [pc, #28]	@ (80020ac <MX_SPI1_Init+0x64>)
 800208e:	2200      	movs	r2, #0
 8002090:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002092:	4b06      	ldr	r3, [pc, #24]	@ (80020ac <MX_SPI1_Init+0x64>)
 8002094:	220a      	movs	r2, #10
 8002096:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002098:	4804      	ldr	r0, [pc, #16]	@ (80020ac <MX_SPI1_Init+0x64>)
 800209a:	f002 f9b9 	bl	8004410 <HAL_SPI_Init>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80020a4:	f000 f95a 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80020a8:	bf00      	nop
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	200000e0 	.word	0x200000e0
 80020b0:	40013000 	.word	0x40013000

080020b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08a      	sub	sp, #40	@ 0x28
 80020b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ba:	f107 0320 	add.w	r3, r7, #32
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020c4:	1d3b      	adds	r3, r7, #4
 80020c6:	2200      	movs	r2, #0
 80020c8:	601a      	str	r2, [r3, #0]
 80020ca:	605a      	str	r2, [r3, #4]
 80020cc:	609a      	str	r2, [r3, #8]
 80020ce:	60da      	str	r2, [r3, #12]
 80020d0:	611a      	str	r2, [r3, #16]
 80020d2:	615a      	str	r2, [r3, #20]
 80020d4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020d6:	4b22      	ldr	r3, [pc, #136]	@ (8002160 <MX_TIM2_Init+0xac>)
 80020d8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020dc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80020de:	4b20      	ldr	r3, [pc, #128]	@ (8002160 <MX_TIM2_Init+0xac>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002160 <MX_TIM2_Init+0xac>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80020ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002160 <MX_TIM2_Init+0xac>)
 80020ec:	f04f 32ff 	mov.w	r2, #4294967295
 80020f0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020f2:	4b1b      	ldr	r3, [pc, #108]	@ (8002160 <MX_TIM2_Init+0xac>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020f8:	4b19      	ldr	r3, [pc, #100]	@ (8002160 <MX_TIM2_Init+0xac>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020fe:	4818      	ldr	r0, [pc, #96]	@ (8002160 <MX_TIM2_Init+0xac>)
 8002100:	f002 fc30 	bl	8004964 <HAL_TIM_PWM_Init>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800210a:	f000 f927 	bl	800235c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800210e:	2300      	movs	r3, #0
 8002110:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002112:	2300      	movs	r3, #0
 8002114:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002116:	f107 0320 	add.w	r3, r7, #32
 800211a:	4619      	mov	r1, r3
 800211c:	4810      	ldr	r0, [pc, #64]	@ (8002160 <MX_TIM2_Init+0xac>)
 800211e:	f003 f87f 	bl	8005220 <HAL_TIMEx_MasterConfigSynchronization>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002128:	f000 f918 	bl	800235c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800212c:	2360      	movs	r3, #96	@ 0x60
 800212e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002130:	2300      	movs	r3, #0
 8002132:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002134:	2300      	movs	r3, #0
 8002136:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800213c:	1d3b      	adds	r3, r7, #4
 800213e:	2208      	movs	r2, #8
 8002140:	4619      	mov	r1, r3
 8002142:	4807      	ldr	r0, [pc, #28]	@ (8002160 <MX_TIM2_Init+0xac>)
 8002144:	f002 fd72 	bl	8004c2c <HAL_TIM_PWM_ConfigChannel>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800214e:	f000 f905 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002152:	4803      	ldr	r0, [pc, #12]	@ (8002160 <MX_TIM2_Init+0xac>)
 8002154:	f000 fa0e 	bl	8002574 <HAL_TIM_MspPostInit>

}
 8002158:	bf00      	nop
 800215a:	3728      	adds	r7, #40	@ 0x28
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	20000198 	.word	0x20000198

08002164 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	607b      	str	r3, [r7, #4]
 800216e:	4b0c      	ldr	r3, [pc, #48]	@ (80021a0 <MX_DMA_Init+0x3c>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002172:	4a0b      	ldr	r2, [pc, #44]	@ (80021a0 <MX_DMA_Init+0x3c>)
 8002174:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002178:	6313      	str	r3, [r2, #48]	@ 0x30
 800217a:	4b09      	ldr	r3, [pc, #36]	@ (80021a0 <MX_DMA_Init+0x3c>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002182:	607b      	str	r3, [r7, #4]
 8002184:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002186:	2200      	movs	r2, #0
 8002188:	2100      	movs	r1, #0
 800218a:	203a      	movs	r0, #58	@ 0x3a
 800218c:	f001 f805 	bl	800319a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002190:	203a      	movs	r0, #58	@ 0x3a
 8002192:	f001 f81e 	bl	80031d2 <HAL_NVIC_EnableIRQ>

}
 8002196:	bf00      	nop
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40023800 	.word	0x40023800

080021a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b08c      	sub	sp, #48	@ 0x30
 80021a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021aa:	f107 031c 	add.w	r3, r7, #28
 80021ae:	2200      	movs	r2, #0
 80021b0:	601a      	str	r2, [r3, #0]
 80021b2:	605a      	str	r2, [r3, #4]
 80021b4:	609a      	str	r2, [r3, #8]
 80021b6:	60da      	str	r2, [r3, #12]
 80021b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	61bb      	str	r3, [r7, #24]
 80021be:	4b61      	ldr	r3, [pc, #388]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c2:	4a60      	ldr	r2, [pc, #384]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 80021c4:	f043 0304 	orr.w	r3, r3, #4
 80021c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ca:	4b5e      	ldr	r3, [pc, #376]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ce:	f003 0304 	and.w	r3, r3, #4
 80021d2:	61bb      	str	r3, [r7, #24]
 80021d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	617b      	str	r3, [r7, #20]
 80021da:	4b5a      	ldr	r3, [pc, #360]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	4a59      	ldr	r2, [pc, #356]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 80021e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021e6:	4b57      	ldr	r3, [pc, #348]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021ee:	617b      	str	r3, [r7, #20]
 80021f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f2:	2300      	movs	r3, #0
 80021f4:	613b      	str	r3, [r7, #16]
 80021f6:	4b53      	ldr	r3, [pc, #332]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fa:	4a52      	ldr	r2, [pc, #328]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	6313      	str	r3, [r2, #48]	@ 0x30
 8002202:	4b50      	ldr	r3, [pc, #320]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	613b      	str	r3, [r7, #16]
 800220c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800220e:	2300      	movs	r3, #0
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	4b4c      	ldr	r3, [pc, #304]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002216:	4a4b      	ldr	r2, [pc, #300]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 8002218:	f043 0302 	orr.w	r3, r3, #2
 800221c:	6313      	str	r3, [r2, #48]	@ 0x30
 800221e:	4b49      	ldr	r3, [pc, #292]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800222a:	2300      	movs	r3, #0
 800222c:	60bb      	str	r3, [r7, #8]
 800222e:	4b45      	ldr	r3, [pc, #276]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 8002230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002232:	4a44      	ldr	r2, [pc, #272]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 8002234:	f043 0308 	orr.w	r3, r3, #8
 8002238:	6313      	str	r3, [r2, #48]	@ 0x30
 800223a:	4b42      	ldr	r3, [pc, #264]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 800223c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223e:	f003 0308 	and.w	r3, r3, #8
 8002242:	60bb      	str	r3, [r7, #8]
 8002244:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002246:	2300      	movs	r3, #0
 8002248:	607b      	str	r3, [r7, #4]
 800224a:	4b3e      	ldr	r3, [pc, #248]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224e:	4a3d      	ldr	r2, [pc, #244]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 8002250:	f043 0310 	orr.w	r3, r3, #16
 8002254:	6313      	str	r3, [r2, #48]	@ 0x30
 8002256:	4b3b      	ldr	r3, [pc, #236]	@ (8002344 <MX_GPIO_Init+0x1a0>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225a:	f003 0310 	and.w	r3, r3, #16
 800225e:	607b      	str	r3, [r7, #4]
 8002260:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002262:	2201      	movs	r2, #1
 8002264:	2101      	movs	r1, #1
 8002266:	4838      	ldr	r0, [pc, #224]	@ (8002348 <MX_GPIO_Init+0x1a4>)
 8002268:	f001 fc54 	bl	8003b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 800226c:	2200      	movs	r2, #0
 800226e:	211c      	movs	r1, #28
 8002270:	4836      	ldr	r0, [pc, #216]	@ (800234c <MX_GPIO_Init+0x1a8>)
 8002272:	f001 fc4f 	bl	8003b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002276:	2200      	movs	r2, #0
 8002278:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800227c:	4834      	ldr	r0, [pc, #208]	@ (8002350 <MX_GPIO_Init+0x1ac>)
 800227e:	f001 fc49 	bl	8003b14 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8002282:	2301      	movs	r3, #1
 8002284:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002286:	2301      	movs	r3, #1
 8002288:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228a:	2300      	movs	r3, #0
 800228c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228e:	2300      	movs	r3, #0
 8002290:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002292:	f107 031c 	add.w	r3, r7, #28
 8002296:	4619      	mov	r1, r3
 8002298:	482b      	ldr	r0, [pc, #172]	@ (8002348 <MX_GPIO_Init+0x1a4>)
 800229a:	f001 fa9f 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800229e:	2301      	movs	r3, #1
 80022a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80022a2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80022a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a8:	2300      	movs	r3, #0
 80022aa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ac:	f107 031c 	add.w	r3, r7, #28
 80022b0:	4619      	mov	r1, r3
 80022b2:	4826      	ldr	r0, [pc, #152]	@ (800234c <MX_GPIO_Init+0x1a8>)
 80022b4:	f001 fa92 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD_DC_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin;
 80022b8:	231c      	movs	r3, #28
 80022ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022bc:	2301      	movs	r3, #1
 80022be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c4:	2300      	movs	r3, #0
 80022c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c8:	f107 031c 	add.w	r3, r7, #28
 80022cc:	4619      	mov	r1, r3
 80022ce:	481f      	ldr	r0, [pc, #124]	@ (800234c <MX_GPIO_Init+0x1a8>)
 80022d0:	f001 fa84 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_START_Pin BTN_FIRE_Pin BTN_MENU_Pin */
  GPIO_InitStruct.Pin = BTN_START_Pin|BTN_FIRE_Pin|BTN_MENU_Pin;
 80022d4:	2307      	movs	r3, #7
 80022d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022d8:	2300      	movs	r3, #0
 80022da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022dc:	2301      	movs	r3, #1
 80022de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e0:	f107 031c 	add.w	r3, r7, #28
 80022e4:	4619      	mov	r1, r3
 80022e6:	481b      	ldr	r0, [pc, #108]	@ (8002354 <MX_GPIO_Init+0x1b0>)
 80022e8:	f001 fa78 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80022ec:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80022f0:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022f2:	2301      	movs	r3, #1
 80022f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f6:	2300      	movs	r3, #0
 80022f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022fa:	2300      	movs	r3, #0
 80022fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022fe:	f107 031c 	add.w	r3, r7, #28
 8002302:	4619      	mov	r1, r3
 8002304:	4812      	ldr	r0, [pc, #72]	@ (8002350 <MX_GPIO_Init+0x1ac>)
 8002306:	f001 fa69 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800230a:	2320      	movs	r3, #32
 800230c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800230e:	2300      	movs	r3, #0
 8002310:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002312:	2300      	movs	r3, #0
 8002314:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002316:	f107 031c 	add.w	r3, r7, #28
 800231a:	4619      	mov	r1, r3
 800231c:	480c      	ldr	r0, [pc, #48]	@ (8002350 <MX_GPIO_Init+0x1ac>)
 800231e:	f001 fa5d 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8002322:	2302      	movs	r3, #2
 8002324:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002326:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800232a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232c:	2300      	movs	r3, #0
 800232e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8002330:	f107 031c 	add.w	r3, r7, #28
 8002334:	4619      	mov	r1, r3
 8002336:	4808      	ldr	r0, [pc, #32]	@ (8002358 <MX_GPIO_Init+0x1b4>)
 8002338:	f001 fa50 	bl	80037dc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800233c:	bf00      	nop
 800233e:	3730      	adds	r7, #48	@ 0x30
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	40023800 	.word	0x40023800
 8002348:	40020800 	.word	0x40020800
 800234c:	40020000 	.word	0x40020000
 8002350:	40020c00 	.word	0x40020c00
 8002354:	40020400 	.word	0x40020400
 8002358:	40021000 	.word	0x40021000

0800235c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002360:	b672      	cpsid	i
}
 8002362:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002364:	bf00      	nop
 8002366:	e7fd      	b.n	8002364 <Error_Handler+0x8>

08002368 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800236e:	2300      	movs	r3, #0
 8002370:	607b      	str	r3, [r7, #4]
 8002372:	4b10      	ldr	r3, [pc, #64]	@ (80023b4 <HAL_MspInit+0x4c>)
 8002374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002376:	4a0f      	ldr	r2, [pc, #60]	@ (80023b4 <HAL_MspInit+0x4c>)
 8002378:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800237c:	6453      	str	r3, [r2, #68]	@ 0x44
 800237e:	4b0d      	ldr	r3, [pc, #52]	@ (80023b4 <HAL_MspInit+0x4c>)
 8002380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002382:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002386:	607b      	str	r3, [r7, #4]
 8002388:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	603b      	str	r3, [r7, #0]
 800238e:	4b09      	ldr	r3, [pc, #36]	@ (80023b4 <HAL_MspInit+0x4c>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002392:	4a08      	ldr	r2, [pc, #32]	@ (80023b4 <HAL_MspInit+0x4c>)
 8002394:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002398:	6413      	str	r3, [r2, #64]	@ 0x40
 800239a:	4b06      	ldr	r3, [pc, #24]	@ (80023b4 <HAL_MspInit+0x4c>)
 800239c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023a2:	603b      	str	r3, [r7, #0]
 80023a4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80023a6:	2007      	movs	r0, #7
 80023a8:	f000 feec 	bl	8003184 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023ac:	bf00      	nop
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	40023800 	.word	0x40023800

080023b8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b08a      	sub	sp, #40	@ 0x28
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c0:	f107 0314 	add.w	r3, r7, #20
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	605a      	str	r2, [r3, #4]
 80023ca:	609a      	str	r2, [r3, #8]
 80023cc:	60da      	str	r2, [r3, #12]
 80023ce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a17      	ldr	r2, [pc, #92]	@ (8002434 <HAL_ADC_MspInit+0x7c>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d127      	bne.n	800242a <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023da:	2300      	movs	r3, #0
 80023dc:	613b      	str	r3, [r7, #16]
 80023de:	4b16      	ldr	r3, [pc, #88]	@ (8002438 <HAL_ADC_MspInit+0x80>)
 80023e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e2:	4a15      	ldr	r2, [pc, #84]	@ (8002438 <HAL_ADC_MspInit+0x80>)
 80023e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80023ea:	4b13      	ldr	r3, [pc, #76]	@ (8002438 <HAL_ADC_MspInit+0x80>)
 80023ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023f2:	613b      	str	r3, [r7, #16]
 80023f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023f6:	2300      	movs	r3, #0
 80023f8:	60fb      	str	r3, [r7, #12]
 80023fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002438 <HAL_ADC_MspInit+0x80>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fe:	4a0e      	ldr	r2, [pc, #56]	@ (8002438 <HAL_ADC_MspInit+0x80>)
 8002400:	f043 0301 	orr.w	r3, r3, #1
 8002404:	6313      	str	r3, [r2, #48]	@ 0x30
 8002406:	4b0c      	ldr	r3, [pc, #48]	@ (8002438 <HAL_ADC_MspInit+0x80>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002412:	2302      	movs	r3, #2
 8002414:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002416:	2303      	movs	r3, #3
 8002418:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	2300      	movs	r3, #0
 800241c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800241e:	f107 0314 	add.w	r3, r7, #20
 8002422:	4619      	mov	r1, r3
 8002424:	4805      	ldr	r0, [pc, #20]	@ (800243c <HAL_ADC_MspInit+0x84>)
 8002426:	f001 f9d9 	bl	80037dc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800242a:	bf00      	nop
 800242c:	3728      	adds	r7, #40	@ 0x28
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40012000 	.word	0x40012000
 8002438:	40023800 	.word	0x40023800
 800243c:	40020000 	.word	0x40020000

08002440 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b08a      	sub	sp, #40	@ 0x28
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002448:	f107 0314 	add.w	r3, r7, #20
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]
 8002450:	605a      	str	r2, [r3, #4]
 8002452:	609a      	str	r2, [r3, #8]
 8002454:	60da      	str	r2, [r3, #12]
 8002456:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a30      	ldr	r2, [pc, #192]	@ (8002520 <HAL_SPI_MspInit+0xe0>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d15a      	bne.n	8002518 <HAL_SPI_MspInit+0xd8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002462:	2300      	movs	r3, #0
 8002464:	613b      	str	r3, [r7, #16]
 8002466:	4b2f      	ldr	r3, [pc, #188]	@ (8002524 <HAL_SPI_MspInit+0xe4>)
 8002468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800246a:	4a2e      	ldr	r2, [pc, #184]	@ (8002524 <HAL_SPI_MspInit+0xe4>)
 800246c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002470:	6453      	str	r3, [r2, #68]	@ 0x44
 8002472:	4b2c      	ldr	r3, [pc, #176]	@ (8002524 <HAL_SPI_MspInit+0xe4>)
 8002474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002476:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800247a:	613b      	str	r3, [r7, #16]
 800247c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800247e:	2300      	movs	r3, #0
 8002480:	60fb      	str	r3, [r7, #12]
 8002482:	4b28      	ldr	r3, [pc, #160]	@ (8002524 <HAL_SPI_MspInit+0xe4>)
 8002484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002486:	4a27      	ldr	r2, [pc, #156]	@ (8002524 <HAL_SPI_MspInit+0xe4>)
 8002488:	f043 0301 	orr.w	r3, r3, #1
 800248c:	6313      	str	r3, [r2, #48]	@ 0x30
 800248e:	4b25      	ldr	r3, [pc, #148]	@ (8002524 <HAL_SPI_MspInit+0xe4>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800249a:	23e0      	movs	r3, #224	@ 0xe0
 800249c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800249e:	2302      	movs	r3, #2
 80024a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a2:	2300      	movs	r3, #0
 80024a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024a6:	2303      	movs	r3, #3
 80024a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024aa:	2305      	movs	r3, #5
 80024ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ae:	f107 0314 	add.w	r3, r7, #20
 80024b2:	4619      	mov	r1, r3
 80024b4:	481c      	ldr	r0, [pc, #112]	@ (8002528 <HAL_SPI_MspInit+0xe8>)
 80024b6:	f001 f991 	bl	80037dc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 80024ba:	4b1c      	ldr	r3, [pc, #112]	@ (800252c <HAL_SPI_MspInit+0xec>)
 80024bc:	4a1c      	ldr	r2, [pc, #112]	@ (8002530 <HAL_SPI_MspInit+0xf0>)
 80024be:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 80024c0:	4b1a      	ldr	r3, [pc, #104]	@ (800252c <HAL_SPI_MspInit+0xec>)
 80024c2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80024c6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024c8:	4b18      	ldr	r3, [pc, #96]	@ (800252c <HAL_SPI_MspInit+0xec>)
 80024ca:	2240      	movs	r2, #64	@ 0x40
 80024cc:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024ce:	4b17      	ldr	r3, [pc, #92]	@ (800252c <HAL_SPI_MspInit+0xec>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024d4:	4b15      	ldr	r3, [pc, #84]	@ (800252c <HAL_SPI_MspInit+0xec>)
 80024d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024da:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024dc:	4b13      	ldr	r3, [pc, #76]	@ (800252c <HAL_SPI_MspInit+0xec>)
 80024de:	2200      	movs	r2, #0
 80024e0:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024e2:	4b12      	ldr	r3, [pc, #72]	@ (800252c <HAL_SPI_MspInit+0xec>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80024e8:	4b10      	ldr	r3, [pc, #64]	@ (800252c <HAL_SPI_MspInit+0xec>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80024ee:	4b0f      	ldr	r3, [pc, #60]	@ (800252c <HAL_SPI_MspInit+0xec>)
 80024f0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80024f4:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024f6:	4b0d      	ldr	r3, [pc, #52]	@ (800252c <HAL_SPI_MspInit+0xec>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80024fc:	480b      	ldr	r0, [pc, #44]	@ (800252c <HAL_SPI_MspInit+0xec>)
 80024fe:	f000 fe83 	bl	8003208 <HAL_DMA_Init>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8002508:	f7ff ff28 	bl	800235c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	4a07      	ldr	r2, [pc, #28]	@ (800252c <HAL_SPI_MspInit+0xec>)
 8002510:	649a      	str	r2, [r3, #72]	@ 0x48
 8002512:	4a06      	ldr	r2, [pc, #24]	@ (800252c <HAL_SPI_MspInit+0xec>)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002518:	bf00      	nop
 800251a:	3728      	adds	r7, #40	@ 0x28
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40013000 	.word	0x40013000
 8002524:	40023800 	.word	0x40023800
 8002528:	40020000 	.word	0x40020000
 800252c:	20000138 	.word	0x20000138
 8002530:	40026440 	.word	0x40026440

08002534 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002544:	d10d      	bne.n	8002562 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002546:	2300      	movs	r3, #0
 8002548:	60fb      	str	r3, [r7, #12]
 800254a:	4b09      	ldr	r3, [pc, #36]	@ (8002570 <HAL_TIM_PWM_MspInit+0x3c>)
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	4a08      	ldr	r2, [pc, #32]	@ (8002570 <HAL_TIM_PWM_MspInit+0x3c>)
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	6413      	str	r3, [r2, #64]	@ 0x40
 8002556:	4b06      	ldr	r3, [pc, #24]	@ (8002570 <HAL_TIM_PWM_MspInit+0x3c>)
 8002558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002562:	bf00      	nop
 8002564:	3714      	adds	r7, #20
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	40023800 	.word	0x40023800

08002574 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b088      	sub	sp, #32
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800257c:	f107 030c 	add.w	r3, r7, #12
 8002580:	2200      	movs	r2, #0
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	605a      	str	r2, [r3, #4]
 8002586:	609a      	str	r2, [r3, #8]
 8002588:	60da      	str	r2, [r3, #12]
 800258a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002594:	d11e      	bne.n	80025d4 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	60bb      	str	r3, [r7, #8]
 800259a:	4b10      	ldr	r3, [pc, #64]	@ (80025dc <HAL_TIM_MspPostInit+0x68>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259e:	4a0f      	ldr	r2, [pc, #60]	@ (80025dc <HAL_TIM_MspPostInit+0x68>)
 80025a0:	f043 0302 	orr.w	r3, r3, #2
 80025a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025a6:	4b0d      	ldr	r3, [pc, #52]	@ (80025dc <HAL_TIM_MspPostInit+0x68>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	60bb      	str	r3, [r7, #8]
 80025b0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80025b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025b6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b8:	2302      	movs	r3, #2
 80025ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c0:	2300      	movs	r3, #0
 80025c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80025c4:	2301      	movs	r3, #1
 80025c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025c8:	f107 030c 	add.w	r3, r7, #12
 80025cc:	4619      	mov	r1, r3
 80025ce:	4804      	ldr	r0, [pc, #16]	@ (80025e0 <HAL_TIM_MspPostInit+0x6c>)
 80025d0:	f001 f904 	bl	80037dc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80025d4:	bf00      	nop
 80025d6:	3720      	adds	r7, #32
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40023800 	.word	0x40023800
 80025e0:	40020400 	.word	0x40020400

080025e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025e8:	bf00      	nop
 80025ea:	e7fd      	b.n	80025e8 <NMI_Handler+0x4>

080025ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025f0:	bf00      	nop
 80025f2:	e7fd      	b.n	80025f0 <HardFault_Handler+0x4>

080025f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025f8:	bf00      	nop
 80025fa:	e7fd      	b.n	80025f8 <MemManage_Handler+0x4>

080025fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002600:	bf00      	nop
 8002602:	e7fd      	b.n	8002600 <BusFault_Handler+0x4>

08002604 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002608:	bf00      	nop
 800260a:	e7fd      	b.n	8002608 <UsageFault_Handler+0x4>

0800260c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002610:	bf00      	nop
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800261a:	b480      	push	{r7}
 800261c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800261e:	bf00      	nop
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800262c:	bf00      	nop
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr

08002636 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800263a:	f000 f8d1 	bl	80027e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800263e:	bf00      	nop
 8002640:	bd80      	pop	{r7, pc}
	...

08002644 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002648:	4802      	ldr	r0, [pc, #8]	@ (8002654 <DMA2_Stream2_IRQHandler+0x10>)
 800264a:	f000 fe8b 	bl	8003364 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800264e:	bf00      	nop
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	20000138 	.word	0x20000138

08002658 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b086      	sub	sp, #24
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002660:	4a14      	ldr	r2, [pc, #80]	@ (80026b4 <_sbrk+0x5c>)
 8002662:	4b15      	ldr	r3, [pc, #84]	@ (80026b8 <_sbrk+0x60>)
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800266c:	4b13      	ldr	r3, [pc, #76]	@ (80026bc <_sbrk+0x64>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d102      	bne.n	800267a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002674:	4b11      	ldr	r3, [pc, #68]	@ (80026bc <_sbrk+0x64>)
 8002676:	4a12      	ldr	r2, [pc, #72]	@ (80026c0 <_sbrk+0x68>)
 8002678:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800267a:	4b10      	ldr	r3, [pc, #64]	@ (80026bc <_sbrk+0x64>)
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4413      	add	r3, r2
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	429a      	cmp	r2, r3
 8002686:	d207      	bcs.n	8002698 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002688:	f002 fe62 	bl	8005350 <__errno>
 800268c:	4603      	mov	r3, r0
 800268e:	220c      	movs	r2, #12
 8002690:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002692:	f04f 33ff 	mov.w	r3, #4294967295
 8002696:	e009      	b.n	80026ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002698:	4b08      	ldr	r3, [pc, #32]	@ (80026bc <_sbrk+0x64>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800269e:	4b07      	ldr	r3, [pc, #28]	@ (80026bc <_sbrk+0x64>)
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4413      	add	r3, r2
 80026a6:	4a05      	ldr	r2, [pc, #20]	@ (80026bc <_sbrk+0x64>)
 80026a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026aa:	68fb      	ldr	r3, [r7, #12]
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3718      	adds	r7, #24
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	20020000 	.word	0x20020000
 80026b8:	00000400 	.word	0x00000400
 80026bc:	20000560 	.word	0x20000560
 80026c0:	200006b0 	.word	0x200006b0

080026c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026c8:	4b06      	ldr	r3, [pc, #24]	@ (80026e4 <SystemInit+0x20>)
 80026ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026ce:	4a05      	ldr	r2, [pc, #20]	@ (80026e4 <SystemInit+0x20>)
 80026d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026d8:	bf00      	nop
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	e000ed00 	.word	0xe000ed00

080026e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80026e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002720 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80026ec:	f7ff ffea 	bl	80026c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026f0:	480c      	ldr	r0, [pc, #48]	@ (8002724 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026f2:	490d      	ldr	r1, [pc, #52]	@ (8002728 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026f4:	4a0d      	ldr	r2, [pc, #52]	@ (800272c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026f8:	e002      	b.n	8002700 <LoopCopyDataInit>

080026fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026fe:	3304      	adds	r3, #4

08002700 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002700:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002702:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002704:	d3f9      	bcc.n	80026fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002706:	4a0a      	ldr	r2, [pc, #40]	@ (8002730 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002708:	4c0a      	ldr	r4, [pc, #40]	@ (8002734 <LoopFillZerobss+0x22>)
  movs r3, #0
 800270a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800270c:	e001      	b.n	8002712 <LoopFillZerobss>

0800270e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800270e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002710:	3204      	adds	r2, #4

08002712 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002712:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002714:	d3fb      	bcc.n	800270e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002716:	f002 fe21 	bl	800535c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800271a:	f7fe fa99 	bl	8000c50 <main>
  bx  lr    
 800271e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002720:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002724:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002728:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 800272c:	08007178 	.word	0x08007178
  ldr r2, =_sbss
 8002730:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8002734:	200006b0 	.word	0x200006b0

08002738 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002738:	e7fe      	b.n	8002738 <ADC_IRQHandler>
	...

0800273c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002740:	4b0e      	ldr	r3, [pc, #56]	@ (800277c <HAL_Init+0x40>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a0d      	ldr	r2, [pc, #52]	@ (800277c <HAL_Init+0x40>)
 8002746:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800274a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800274c:	4b0b      	ldr	r3, [pc, #44]	@ (800277c <HAL_Init+0x40>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a0a      	ldr	r2, [pc, #40]	@ (800277c <HAL_Init+0x40>)
 8002752:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002756:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002758:	4b08      	ldr	r3, [pc, #32]	@ (800277c <HAL_Init+0x40>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a07      	ldr	r2, [pc, #28]	@ (800277c <HAL_Init+0x40>)
 800275e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002762:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002764:	2003      	movs	r0, #3
 8002766:	f000 fd0d 	bl	8003184 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800276a:	2000      	movs	r0, #0
 800276c:	f000 f808 	bl	8002780 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002770:	f7ff fdfa 	bl	8002368 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	40023c00 	.word	0x40023c00

08002780 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002788:	4b12      	ldr	r3, [pc, #72]	@ (80027d4 <HAL_InitTick+0x54>)
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	4b12      	ldr	r3, [pc, #72]	@ (80027d8 <HAL_InitTick+0x58>)
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	4619      	mov	r1, r3
 8002792:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002796:	fbb3 f3f1 	udiv	r3, r3, r1
 800279a:	fbb2 f3f3 	udiv	r3, r2, r3
 800279e:	4618      	mov	r0, r3
 80027a0:	f000 fd25 	bl	80031ee <HAL_SYSTICK_Config>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e00e      	b.n	80027cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2b0f      	cmp	r3, #15
 80027b2:	d80a      	bhi.n	80027ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027b4:	2200      	movs	r2, #0
 80027b6:	6879      	ldr	r1, [r7, #4]
 80027b8:	f04f 30ff 	mov.w	r0, #4294967295
 80027bc:	f000 fced 	bl	800319a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027c0:	4a06      	ldr	r2, [pc, #24]	@ (80027dc <HAL_InitTick+0x5c>)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027c6:	2300      	movs	r3, #0
 80027c8:	e000      	b.n	80027cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3708      	adds	r7, #8
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	20000020 	.word	0x20000020
 80027d8:	20000028 	.word	0x20000028
 80027dc:	20000024 	.word	0x20000024

080027e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027e4:	4b06      	ldr	r3, [pc, #24]	@ (8002800 <HAL_IncTick+0x20>)
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	461a      	mov	r2, r3
 80027ea:	4b06      	ldr	r3, [pc, #24]	@ (8002804 <HAL_IncTick+0x24>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4413      	add	r3, r2
 80027f0:	4a04      	ldr	r2, [pc, #16]	@ (8002804 <HAL_IncTick+0x24>)
 80027f2:	6013      	str	r3, [r2, #0]
}
 80027f4:	bf00      	nop
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	20000028 	.word	0x20000028
 8002804:	20000564 	.word	0x20000564

08002808 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0
  return uwTick;
 800280c:	4b03      	ldr	r3, [pc, #12]	@ (800281c <HAL_GetTick+0x14>)
 800280e:	681b      	ldr	r3, [r3, #0]
}
 8002810:	4618      	mov	r0, r3
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	20000564 	.word	0x20000564

08002820 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002828:	f7ff ffee 	bl	8002808 <HAL_GetTick>
 800282c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002838:	d005      	beq.n	8002846 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800283a:	4b0a      	ldr	r3, [pc, #40]	@ (8002864 <HAL_Delay+0x44>)
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	461a      	mov	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	4413      	add	r3, r2
 8002844:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002846:	bf00      	nop
 8002848:	f7ff ffde 	bl	8002808 <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	68fa      	ldr	r2, [r7, #12]
 8002854:	429a      	cmp	r2, r3
 8002856:	d8f7      	bhi.n	8002848 <HAL_Delay+0x28>
  {
  }
}
 8002858:	bf00      	nop
 800285a:	bf00      	nop
 800285c:	3710      	adds	r7, #16
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	20000028 	.word	0x20000028

08002868 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002870:	2300      	movs	r3, #0
 8002872:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d101      	bne.n	800287e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e033      	b.n	80028e6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002882:	2b00      	cmp	r3, #0
 8002884:	d109      	bne.n	800289a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f7ff fd96 	bl	80023b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800289e:	f003 0310 	and.w	r3, r3, #16
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d118      	bne.n	80028d8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028aa:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80028ae:	f023 0302 	bic.w	r3, r3, #2
 80028b2:	f043 0202 	orr.w	r2, r3, #2
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f000 fa96 	bl	8002dec <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ca:	f023 0303 	bic.w	r3, r3, #3
 80028ce:	f043 0201 	orr.w	r2, r3, #1
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	641a      	str	r2, [r3, #64]	@ 0x40
 80028d6:	e001      	b.n	80028dc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80028e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
	...

080028f0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b085      	sub	sp, #20
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80028f8:	2300      	movs	r3, #0
 80028fa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002902:	2b01      	cmp	r3, #1
 8002904:	d101      	bne.n	800290a <HAL_ADC_Start+0x1a>
 8002906:	2302      	movs	r3, #2
 8002908:	e097      	b.n	8002a3a <HAL_ADC_Start+0x14a>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2201      	movs	r2, #1
 800290e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	2b01      	cmp	r3, #1
 800291e:	d018      	beq.n	8002952 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	689a      	ldr	r2, [r3, #8]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f042 0201 	orr.w	r2, r2, #1
 800292e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002930:	4b45      	ldr	r3, [pc, #276]	@ (8002a48 <HAL_ADC_Start+0x158>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a45      	ldr	r2, [pc, #276]	@ (8002a4c <HAL_ADC_Start+0x15c>)
 8002936:	fba2 2303 	umull	r2, r3, r2, r3
 800293a:	0c9a      	lsrs	r2, r3, #18
 800293c:	4613      	mov	r3, r2
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	4413      	add	r3, r2
 8002942:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002944:	e002      	b.n	800294c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	3b01      	subs	r3, #1
 800294a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d1f9      	bne.n	8002946 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	f003 0301 	and.w	r3, r3, #1
 800295c:	2b01      	cmp	r3, #1
 800295e:	d15f      	bne.n	8002a20 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002964:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002968:	f023 0301 	bic.w	r3, r3, #1
 800296c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800297e:	2b00      	cmp	r3, #0
 8002980:	d007      	beq.n	8002992 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002986:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800298a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002996:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800299a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800299e:	d106      	bne.n	80029ae <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a4:	f023 0206 	bic.w	r2, r3, #6
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	645a      	str	r2, [r3, #68]	@ 0x44
 80029ac:	e002      	b.n	80029b4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029bc:	4b24      	ldr	r3, [pc, #144]	@ (8002a50 <HAL_ADC_Start+0x160>)
 80029be:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80029c8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f003 031f 	and.w	r3, r3, #31
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d10f      	bne.n	80029f6 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d129      	bne.n	8002a38 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689a      	ldr	r2, [r3, #8]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80029f2:	609a      	str	r2, [r3, #8]
 80029f4:	e020      	b.n	8002a38 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a16      	ldr	r2, [pc, #88]	@ (8002a54 <HAL_ADC_Start+0x164>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d11b      	bne.n	8002a38 <HAL_ADC_Start+0x148>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d114      	bne.n	8002a38 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002a1c:	609a      	str	r2, [r3, #8]
 8002a1e:	e00b      	b.n	8002a38 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a24:	f043 0210 	orr.w	r2, r3, #16
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a30:	f043 0201 	orr.w	r2, r3, #1
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3714      	adds	r7, #20
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	20000020 	.word	0x20000020
 8002a4c:	431bde83 	.word	0x431bde83
 8002a50:	40012300 	.word	0x40012300
 8002a54:	40012000 	.word	0x40012000

08002a58 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a74:	d113      	bne.n	8002a9e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002a80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a84:	d10b      	bne.n	8002a9e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8a:	f043 0220 	orr.w	r2, r3, #32
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e063      	b.n	8002b66 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a9e:	f7ff feb3 	bl	8002808 <HAL_GetTick>
 8002aa2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002aa4:	e021      	b.n	8002aea <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aac:	d01d      	beq.n	8002aea <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d007      	beq.n	8002ac4 <HAL_ADC_PollForConversion+0x6c>
 8002ab4:	f7ff fea8 	bl	8002808 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	683a      	ldr	r2, [r7, #0]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d212      	bcs.n	8002aea <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0302 	and.w	r3, r3, #2
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d00b      	beq.n	8002aea <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad6:	f043 0204 	orr.w	r2, r3, #4
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e03d      	b.n	8002b66 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0302 	and.w	r3, r3, #2
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d1d6      	bne.n	8002aa6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f06f 0212 	mvn.w	r2, #18
 8002b00:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b06:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d123      	bne.n	8002b64 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d11f      	bne.n	8002b64 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b2a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d006      	beq.n	8002b40 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d111      	bne.n	8002b64 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b44:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d105      	bne.n	8002b64 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5c:	f043 0201 	orr.w	r2, r3, #1
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3710      	adds	r7, #16
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}

08002b6e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002b6e:	b480      	push	{r7}
 8002b70:	b083      	sub	sp, #12
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b085      	sub	sp, #20
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002b92:	2300      	movs	r3, #0
 8002b94:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d101      	bne.n	8002ba4 <HAL_ADC_ConfigChannel+0x1c>
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	e113      	b.n	8002dcc <HAL_ADC_ConfigChannel+0x244>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2b09      	cmp	r3, #9
 8002bb2:	d925      	bls.n	8002c00 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68d9      	ldr	r1, [r3, #12]
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	4413      	add	r3, r2
 8002bc8:	3b1e      	subs	r3, #30
 8002bca:	2207      	movs	r2, #7
 8002bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd0:	43da      	mvns	r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	400a      	ands	r2, r1
 8002bd8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	68d9      	ldr	r1, [r3, #12]
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	4618      	mov	r0, r3
 8002bec:	4603      	mov	r3, r0
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	4403      	add	r3, r0
 8002bf2:	3b1e      	subs	r3, #30
 8002bf4:	409a      	lsls	r2, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	60da      	str	r2, [r3, #12]
 8002bfe:	e022      	b.n	8002c46 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	6919      	ldr	r1, [r3, #16]
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4613      	mov	r3, r2
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	4413      	add	r3, r2
 8002c14:	2207      	movs	r2, #7
 8002c16:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1a:	43da      	mvns	r2, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	400a      	ands	r2, r1
 8002c22:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	6919      	ldr	r1, [r3, #16]
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	689a      	ldr	r2, [r3, #8]
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	4618      	mov	r0, r3
 8002c36:	4603      	mov	r3, r0
 8002c38:	005b      	lsls	r3, r3, #1
 8002c3a:	4403      	add	r3, r0
 8002c3c:	409a      	lsls	r2, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	430a      	orrs	r2, r1
 8002c44:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	2b06      	cmp	r3, #6
 8002c4c:	d824      	bhi.n	8002c98 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	685a      	ldr	r2, [r3, #4]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	4413      	add	r3, r2
 8002c5e:	3b05      	subs	r3, #5
 8002c60:	221f      	movs	r2, #31
 8002c62:	fa02 f303 	lsl.w	r3, r2, r3
 8002c66:	43da      	mvns	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	400a      	ands	r2, r1
 8002c6e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685a      	ldr	r2, [r3, #4]
 8002c82:	4613      	mov	r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	4413      	add	r3, r2
 8002c88:	3b05      	subs	r3, #5
 8002c8a:	fa00 f203 	lsl.w	r2, r0, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	430a      	orrs	r2, r1
 8002c94:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c96:	e04c      	b.n	8002d32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	2b0c      	cmp	r3, #12
 8002c9e:	d824      	bhi.n	8002cea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	685a      	ldr	r2, [r3, #4]
 8002caa:	4613      	mov	r3, r2
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	4413      	add	r3, r2
 8002cb0:	3b23      	subs	r3, #35	@ 0x23
 8002cb2:	221f      	movs	r2, #31
 8002cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb8:	43da      	mvns	r2, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	400a      	ands	r2, r1
 8002cc0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	4618      	mov	r0, r3
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685a      	ldr	r2, [r3, #4]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	4413      	add	r3, r2
 8002cda:	3b23      	subs	r3, #35	@ 0x23
 8002cdc:	fa00 f203 	lsl.w	r2, r0, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ce8:	e023      	b.n	8002d32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	685a      	ldr	r2, [r3, #4]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	4413      	add	r3, r2
 8002cfa:	3b41      	subs	r3, #65	@ 0x41
 8002cfc:	221f      	movs	r2, #31
 8002cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002d02:	43da      	mvns	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	400a      	ands	r2, r1
 8002d0a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	4618      	mov	r0, r3
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	685a      	ldr	r2, [r3, #4]
 8002d1e:	4613      	mov	r3, r2
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	4413      	add	r3, r2
 8002d24:	3b41      	subs	r3, #65	@ 0x41
 8002d26:	fa00 f203 	lsl.w	r2, r0, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d32:	4b29      	ldr	r3, [pc, #164]	@ (8002dd8 <HAL_ADC_ConfigChannel+0x250>)
 8002d34:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a28      	ldr	r2, [pc, #160]	@ (8002ddc <HAL_ADC_ConfigChannel+0x254>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d10f      	bne.n	8002d60 <HAL_ADC_ConfigChannel+0x1d8>
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2b12      	cmp	r3, #18
 8002d46:	d10b      	bne.n	8002d60 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a1d      	ldr	r2, [pc, #116]	@ (8002ddc <HAL_ADC_ConfigChannel+0x254>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d12b      	bne.n	8002dc2 <HAL_ADC_ConfigChannel+0x23a>
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a1c      	ldr	r2, [pc, #112]	@ (8002de0 <HAL_ADC_ConfigChannel+0x258>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d003      	beq.n	8002d7c <HAL_ADC_ConfigChannel+0x1f4>
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2b11      	cmp	r3, #17
 8002d7a:	d122      	bne.n	8002dc2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a11      	ldr	r2, [pc, #68]	@ (8002de0 <HAL_ADC_ConfigChannel+0x258>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d111      	bne.n	8002dc2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d9e:	4b11      	ldr	r3, [pc, #68]	@ (8002de4 <HAL_ADC_ConfigChannel+0x25c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a11      	ldr	r2, [pc, #68]	@ (8002de8 <HAL_ADC_ConfigChannel+0x260>)
 8002da4:	fba2 2303 	umull	r2, r3, r2, r3
 8002da8:	0c9a      	lsrs	r2, r3, #18
 8002daa:	4613      	mov	r3, r2
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	4413      	add	r3, r2
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002db4:	e002      	b.n	8002dbc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	3b01      	subs	r3, #1
 8002dba:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1f9      	bne.n	8002db6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002dca:	2300      	movs	r3, #0
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3714      	adds	r7, #20
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr
 8002dd8:	40012300 	.word	0x40012300
 8002ddc:	40012000 	.word	0x40012000
 8002de0:	10000012 	.word	0x10000012
 8002de4:	20000020 	.word	0x20000020
 8002de8:	431bde83 	.word	0x431bde83

08002dec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002df4:	4b79      	ldr	r3, [pc, #484]	@ (8002fdc <ADC_Init+0x1f0>)
 8002df6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	6859      	ldr	r1, [r3, #4]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	691b      	ldr	r3, [r3, #16]
 8002e2c:	021a      	lsls	r2, r3, #8
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	430a      	orrs	r2, r1
 8002e34:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	685a      	ldr	r2, [r3, #4]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002e44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	6859      	ldr	r1, [r3, #4]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	689a      	ldr	r2, [r3, #8]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	430a      	orrs	r2, r1
 8002e56:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	689a      	ldr	r2, [r3, #8]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	6899      	ldr	r1, [r3, #8]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	68da      	ldr	r2, [r3, #12]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e7e:	4a58      	ldr	r2, [pc, #352]	@ (8002fe0 <ADC_Init+0x1f4>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d022      	beq.n	8002eca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	689a      	ldr	r2, [r3, #8]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e92:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	6899      	ldr	r1, [r3, #8]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	430a      	orrs	r2, r1
 8002ea4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	689a      	ldr	r2, [r3, #8]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002eb4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	6899      	ldr	r1, [r3, #8]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	609a      	str	r2, [r3, #8]
 8002ec8:	e00f      	b.n	8002eea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ed8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	689a      	ldr	r2, [r3, #8]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ee8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689a      	ldr	r2, [r3, #8]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f022 0202 	bic.w	r2, r2, #2
 8002ef8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	6899      	ldr	r1, [r3, #8]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	7e1b      	ldrb	r3, [r3, #24]
 8002f04:	005a      	lsls	r2, r3, #1
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d01b      	beq.n	8002f50 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f26:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	685a      	ldr	r2, [r3, #4]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002f36:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	6859      	ldr	r1, [r3, #4]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f42:	3b01      	subs	r3, #1
 8002f44:	035a      	lsls	r2, r3, #13
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	430a      	orrs	r2, r1
 8002f4c:	605a      	str	r2, [r3, #4]
 8002f4e:	e007      	b.n	8002f60 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	685a      	ldr	r2, [r3, #4]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f5e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002f6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	69db      	ldr	r3, [r3, #28]
 8002f7a:	3b01      	subs	r3, #1
 8002f7c:	051a      	lsls	r2, r3, #20
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	689a      	ldr	r2, [r3, #8]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002f94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6899      	ldr	r1, [r3, #8]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002fa2:	025a      	lsls	r2, r3, #9
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	689a      	ldr	r2, [r3, #8]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002fba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6899      	ldr	r1, [r3, #8]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	695b      	ldr	r3, [r3, #20]
 8002fc6:	029a      	lsls	r2, r3, #10
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	609a      	str	r2, [r3, #8]
}
 8002fd0:	bf00      	nop
 8002fd2:	3714      	adds	r7, #20
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	40012300 	.word	0x40012300
 8002fe0:	0f000001 	.word	0x0f000001

08002fe4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f003 0307 	and.w	r3, r3, #7
 8002ff2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8003028 <__NVIC_SetPriorityGrouping+0x44>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ffa:	68ba      	ldr	r2, [r7, #8]
 8002ffc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003000:	4013      	ands	r3, r2
 8003002:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800300c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003010:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003014:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003016:	4a04      	ldr	r2, [pc, #16]	@ (8003028 <__NVIC_SetPriorityGrouping+0x44>)
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	60d3      	str	r3, [r2, #12]
}
 800301c:	bf00      	nop
 800301e:	3714      	adds	r7, #20
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	e000ed00 	.word	0xe000ed00

0800302c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003030:	4b04      	ldr	r3, [pc, #16]	@ (8003044 <__NVIC_GetPriorityGrouping+0x18>)
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	0a1b      	lsrs	r3, r3, #8
 8003036:	f003 0307 	and.w	r3, r3, #7
}
 800303a:	4618      	mov	r0, r3
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr
 8003044:	e000ed00 	.word	0xe000ed00

08003048 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003056:	2b00      	cmp	r3, #0
 8003058:	db0b      	blt.n	8003072 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800305a:	79fb      	ldrb	r3, [r7, #7]
 800305c:	f003 021f 	and.w	r2, r3, #31
 8003060:	4907      	ldr	r1, [pc, #28]	@ (8003080 <__NVIC_EnableIRQ+0x38>)
 8003062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003066:	095b      	lsrs	r3, r3, #5
 8003068:	2001      	movs	r0, #1
 800306a:	fa00 f202 	lsl.w	r2, r0, r2
 800306e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	e000e100 	.word	0xe000e100

08003084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	4603      	mov	r3, r0
 800308c:	6039      	str	r1, [r7, #0]
 800308e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003094:	2b00      	cmp	r3, #0
 8003096:	db0a      	blt.n	80030ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	b2da      	uxtb	r2, r3
 800309c:	490c      	ldr	r1, [pc, #48]	@ (80030d0 <__NVIC_SetPriority+0x4c>)
 800309e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a2:	0112      	lsls	r2, r2, #4
 80030a4:	b2d2      	uxtb	r2, r2
 80030a6:	440b      	add	r3, r1
 80030a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030ac:	e00a      	b.n	80030c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	b2da      	uxtb	r2, r3
 80030b2:	4908      	ldr	r1, [pc, #32]	@ (80030d4 <__NVIC_SetPriority+0x50>)
 80030b4:	79fb      	ldrb	r3, [r7, #7]
 80030b6:	f003 030f 	and.w	r3, r3, #15
 80030ba:	3b04      	subs	r3, #4
 80030bc:	0112      	lsls	r2, r2, #4
 80030be:	b2d2      	uxtb	r2, r2
 80030c0:	440b      	add	r3, r1
 80030c2:	761a      	strb	r2, [r3, #24]
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr
 80030d0:	e000e100 	.word	0xe000e100
 80030d4:	e000ed00 	.word	0xe000ed00

080030d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030d8:	b480      	push	{r7}
 80030da:	b089      	sub	sp, #36	@ 0x24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f003 0307 	and.w	r3, r3, #7
 80030ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	f1c3 0307 	rsb	r3, r3, #7
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	bf28      	it	cs
 80030f6:	2304      	movcs	r3, #4
 80030f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	3304      	adds	r3, #4
 80030fe:	2b06      	cmp	r3, #6
 8003100:	d902      	bls.n	8003108 <NVIC_EncodePriority+0x30>
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	3b03      	subs	r3, #3
 8003106:	e000      	b.n	800310a <NVIC_EncodePriority+0x32>
 8003108:	2300      	movs	r3, #0
 800310a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800310c:	f04f 32ff 	mov.w	r2, #4294967295
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	fa02 f303 	lsl.w	r3, r2, r3
 8003116:	43da      	mvns	r2, r3
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	401a      	ands	r2, r3
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003120:	f04f 31ff 	mov.w	r1, #4294967295
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	fa01 f303 	lsl.w	r3, r1, r3
 800312a:	43d9      	mvns	r1, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003130:	4313      	orrs	r3, r2
         );
}
 8003132:	4618      	mov	r0, r3
 8003134:	3724      	adds	r7, #36	@ 0x24
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
	...

08003140 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	3b01      	subs	r3, #1
 800314c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003150:	d301      	bcc.n	8003156 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003152:	2301      	movs	r3, #1
 8003154:	e00f      	b.n	8003176 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003156:	4a0a      	ldr	r2, [pc, #40]	@ (8003180 <SysTick_Config+0x40>)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	3b01      	subs	r3, #1
 800315c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800315e:	210f      	movs	r1, #15
 8003160:	f04f 30ff 	mov.w	r0, #4294967295
 8003164:	f7ff ff8e 	bl	8003084 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003168:	4b05      	ldr	r3, [pc, #20]	@ (8003180 <SysTick_Config+0x40>)
 800316a:	2200      	movs	r2, #0
 800316c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800316e:	4b04      	ldr	r3, [pc, #16]	@ (8003180 <SysTick_Config+0x40>)
 8003170:	2207      	movs	r2, #7
 8003172:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	e000e010 	.word	0xe000e010

08003184 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f7ff ff29 	bl	8002fe4 <__NVIC_SetPriorityGrouping>
}
 8003192:	bf00      	nop
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800319a:	b580      	push	{r7, lr}
 800319c:	b086      	sub	sp, #24
 800319e:	af00      	add	r7, sp, #0
 80031a0:	4603      	mov	r3, r0
 80031a2:	60b9      	str	r1, [r7, #8]
 80031a4:	607a      	str	r2, [r7, #4]
 80031a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031a8:	2300      	movs	r3, #0
 80031aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031ac:	f7ff ff3e 	bl	800302c <__NVIC_GetPriorityGrouping>
 80031b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	68b9      	ldr	r1, [r7, #8]
 80031b6:	6978      	ldr	r0, [r7, #20]
 80031b8:	f7ff ff8e 	bl	80030d8 <NVIC_EncodePriority>
 80031bc:	4602      	mov	r2, r0
 80031be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031c2:	4611      	mov	r1, r2
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff ff5d 	bl	8003084 <__NVIC_SetPriority>
}
 80031ca:	bf00      	nop
 80031cc:	3718      	adds	r7, #24
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}

080031d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b082      	sub	sp, #8
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	4603      	mov	r3, r0
 80031da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7ff ff31 	bl	8003048 <__NVIC_EnableIRQ>
}
 80031e6:	bf00      	nop
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b082      	sub	sp, #8
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f7ff ffa2 	bl	8003140 <SysTick_Config>
 80031fc:	4603      	mov	r3, r0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
	...

08003208 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003210:	2300      	movs	r3, #0
 8003212:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003214:	f7ff faf8 	bl	8002808 <HAL_GetTick>
 8003218:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d101      	bne.n	8003224 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e099      	b.n	8003358 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2202      	movs	r2, #2
 8003228:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f022 0201 	bic.w	r2, r2, #1
 8003242:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003244:	e00f      	b.n	8003266 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003246:	f7ff fadf 	bl	8002808 <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	2b05      	cmp	r3, #5
 8003252:	d908      	bls.n	8003266 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2220      	movs	r2, #32
 8003258:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2203      	movs	r2, #3
 800325e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e078      	b.n	8003358 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0301 	and.w	r3, r3, #1
 8003270:	2b00      	cmp	r3, #0
 8003272:	d1e8      	bne.n	8003246 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800327c:	697a      	ldr	r2, [r7, #20]
 800327e:	4b38      	ldr	r3, [pc, #224]	@ (8003360 <HAL_DMA_Init+0x158>)
 8003280:	4013      	ands	r3, r2
 8003282:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685a      	ldr	r2, [r3, #4]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003292:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800329e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	699b      	ldr	r3, [r3, #24]
 80032a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032bc:	2b04      	cmp	r3, #4
 80032be:	d107      	bne.n	80032d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c8:	4313      	orrs	r3, r2
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	f023 0307 	bic.w	r3, r3, #7
 80032e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ec:	697a      	ldr	r2, [r7, #20]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f6:	2b04      	cmp	r3, #4
 80032f8:	d117      	bne.n	800332a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032fe:	697a      	ldr	r2, [r7, #20]
 8003300:	4313      	orrs	r3, r2
 8003302:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003308:	2b00      	cmp	r3, #0
 800330a:	d00e      	beq.n	800332a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f000 f9e9 	bl	80036e4 <DMA_CheckFifoParam>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d008      	beq.n	800332a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2240      	movs	r2, #64	@ 0x40
 800331c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003326:	2301      	movs	r3, #1
 8003328:	e016      	b.n	8003358 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	697a      	ldr	r2, [r7, #20]
 8003330:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 f9a0 	bl	8003678 <DMA_CalcBaseAndBitshift>
 8003338:	4603      	mov	r3, r0
 800333a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003340:	223f      	movs	r2, #63	@ 0x3f
 8003342:	409a      	lsls	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	3718      	adds	r7, #24
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}
 8003360:	f010803f 	.word	0xf010803f

08003364 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b086      	sub	sp, #24
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800336c:	2300      	movs	r3, #0
 800336e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003370:	4b8e      	ldr	r3, [pc, #568]	@ (80035ac <HAL_DMA_IRQHandler+0x248>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a8e      	ldr	r2, [pc, #568]	@ (80035b0 <HAL_DMA_IRQHandler+0x24c>)
 8003376:	fba2 2303 	umull	r2, r3, r2, r3
 800337a:	0a9b      	lsrs	r3, r3, #10
 800337c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003382:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800338e:	2208      	movs	r2, #8
 8003390:	409a      	lsls	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	4013      	ands	r3, r2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d01a      	beq.n	80033d0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0304 	and.w	r3, r3, #4
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d013      	beq.n	80033d0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f022 0204 	bic.w	r2, r2, #4
 80033b6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033bc:	2208      	movs	r2, #8
 80033be:	409a      	lsls	r2, r3
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033c8:	f043 0201 	orr.w	r2, r3, #1
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033d4:	2201      	movs	r2, #1
 80033d6:	409a      	lsls	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4013      	ands	r3, r2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d012      	beq.n	8003406 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d00b      	beq.n	8003406 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f2:	2201      	movs	r2, #1
 80033f4:	409a      	lsls	r2, r3
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033fe:	f043 0202 	orr.w	r2, r3, #2
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800340a:	2204      	movs	r2, #4
 800340c:	409a      	lsls	r2, r3
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	4013      	ands	r3, r2
 8003412:	2b00      	cmp	r3, #0
 8003414:	d012      	beq.n	800343c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00b      	beq.n	800343c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003428:	2204      	movs	r2, #4
 800342a:	409a      	lsls	r2, r3
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003434:	f043 0204 	orr.w	r2, r3, #4
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003440:	2210      	movs	r2, #16
 8003442:	409a      	lsls	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	4013      	ands	r3, r2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d043      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0308 	and.w	r3, r3, #8
 8003456:	2b00      	cmp	r3, #0
 8003458:	d03c      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800345e:	2210      	movs	r2, #16
 8003460:	409a      	lsls	r2, r3
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d018      	beq.n	80034a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d108      	bne.n	8003494 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003486:	2b00      	cmp	r3, #0
 8003488:	d024      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	4798      	blx	r3
 8003492:	e01f      	b.n	80034d4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003498:	2b00      	cmp	r3, #0
 800349a:	d01b      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	4798      	blx	r3
 80034a4:	e016      	b.n	80034d4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d107      	bne.n	80034c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f022 0208 	bic.w	r2, r2, #8
 80034c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d003      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034d8:	2220      	movs	r2, #32
 80034da:	409a      	lsls	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	4013      	ands	r3, r2
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	f000 808f 	beq.w	8003604 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0310 	and.w	r3, r3, #16
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f000 8087 	beq.w	8003604 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034fa:	2220      	movs	r2, #32
 80034fc:	409a      	lsls	r2, r3
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003508:	b2db      	uxtb	r3, r3
 800350a:	2b05      	cmp	r3, #5
 800350c:	d136      	bne.n	800357c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f022 0216 	bic.w	r2, r2, #22
 800351c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	695a      	ldr	r2, [r3, #20]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800352c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003532:	2b00      	cmp	r3, #0
 8003534:	d103      	bne.n	800353e <HAL_DMA_IRQHandler+0x1da>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800353a:	2b00      	cmp	r3, #0
 800353c:	d007      	beq.n	800354e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 0208 	bic.w	r2, r2, #8
 800354c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003552:	223f      	movs	r2, #63	@ 0x3f
 8003554:	409a      	lsls	r2, r3
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2201      	movs	r2, #1
 800355e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800356e:	2b00      	cmp	r3, #0
 8003570:	d07e      	beq.n	8003670 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	4798      	blx	r3
        }
        return;
 800357a:	e079      	b.n	8003670 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d01d      	beq.n	80035c6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d10d      	bne.n	80035b4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800359c:	2b00      	cmp	r3, #0
 800359e:	d031      	beq.n	8003604 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	4798      	blx	r3
 80035a8:	e02c      	b.n	8003604 <HAL_DMA_IRQHandler+0x2a0>
 80035aa:	bf00      	nop
 80035ac:	20000020 	.word	0x20000020
 80035b0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d023      	beq.n	8003604 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	4798      	blx	r3
 80035c4:	e01e      	b.n	8003604 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d10f      	bne.n	80035f4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f022 0210 	bic.w	r2, r2, #16
 80035e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d003      	beq.n	8003604 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003608:	2b00      	cmp	r3, #0
 800360a:	d032      	beq.n	8003672 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b00      	cmp	r3, #0
 8003616:	d022      	beq.n	800365e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2205      	movs	r2, #5
 800361c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f022 0201 	bic.w	r2, r2, #1
 800362e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	3301      	adds	r3, #1
 8003634:	60bb      	str	r3, [r7, #8]
 8003636:	697a      	ldr	r2, [r7, #20]
 8003638:	429a      	cmp	r2, r3
 800363a:	d307      	bcc.n	800364c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b00      	cmp	r3, #0
 8003648:	d1f2      	bne.n	8003630 <HAL_DMA_IRQHandler+0x2cc>
 800364a:	e000      	b.n	800364e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800364c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2201      	movs	r2, #1
 8003652:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003662:	2b00      	cmp	r3, #0
 8003664:	d005      	beq.n	8003672 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	4798      	blx	r3
 800366e:	e000      	b.n	8003672 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003670:	bf00      	nop
    }
  }
}
 8003672:	3718      	adds	r7, #24
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}

08003678 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003678:	b480      	push	{r7}
 800367a:	b085      	sub	sp, #20
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	b2db      	uxtb	r3, r3
 8003686:	3b10      	subs	r3, #16
 8003688:	4a14      	ldr	r2, [pc, #80]	@ (80036dc <DMA_CalcBaseAndBitshift+0x64>)
 800368a:	fba2 2303 	umull	r2, r3, r2, r3
 800368e:	091b      	lsrs	r3, r3, #4
 8003690:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003692:	4a13      	ldr	r2, [pc, #76]	@ (80036e0 <DMA_CalcBaseAndBitshift+0x68>)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	4413      	add	r3, r2
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	461a      	mov	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2b03      	cmp	r3, #3
 80036a4:	d909      	bls.n	80036ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80036ae:	f023 0303 	bic.w	r3, r3, #3
 80036b2:	1d1a      	adds	r2, r3, #4
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	659a      	str	r2, [r3, #88]	@ 0x58
 80036b8:	e007      	b.n	80036ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80036c2:	f023 0303 	bic.w	r3, r3, #3
 80036c6:	687a      	ldr	r2, [r7, #4]
 80036c8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3714      	adds	r7, #20
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	aaaaaaab 	.word	0xaaaaaaab
 80036e0:	0800712c 	.word	0x0800712c

080036e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036ec:	2300      	movs	r3, #0
 80036ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d11f      	bne.n	800373e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	2b03      	cmp	r3, #3
 8003702:	d856      	bhi.n	80037b2 <DMA_CheckFifoParam+0xce>
 8003704:	a201      	add	r2, pc, #4	@ (adr r2, 800370c <DMA_CheckFifoParam+0x28>)
 8003706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800370a:	bf00      	nop
 800370c:	0800371d 	.word	0x0800371d
 8003710:	0800372f 	.word	0x0800372f
 8003714:	0800371d 	.word	0x0800371d
 8003718:	080037b3 	.word	0x080037b3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003720:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d046      	beq.n	80037b6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800372c:	e043      	b.n	80037b6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003732:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003736:	d140      	bne.n	80037ba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800373c:	e03d      	b.n	80037ba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	699b      	ldr	r3, [r3, #24]
 8003742:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003746:	d121      	bne.n	800378c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	2b03      	cmp	r3, #3
 800374c:	d837      	bhi.n	80037be <DMA_CheckFifoParam+0xda>
 800374e:	a201      	add	r2, pc, #4	@ (adr r2, 8003754 <DMA_CheckFifoParam+0x70>)
 8003750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003754:	08003765 	.word	0x08003765
 8003758:	0800376b 	.word	0x0800376b
 800375c:	08003765 	.word	0x08003765
 8003760:	0800377d 	.word	0x0800377d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	73fb      	strb	r3, [r7, #15]
      break;
 8003768:	e030      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800376e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d025      	beq.n	80037c2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800377a:	e022      	b.n	80037c2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003780:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003784:	d11f      	bne.n	80037c6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800378a:	e01c      	b.n	80037c6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	2b02      	cmp	r3, #2
 8003790:	d903      	bls.n	800379a <DMA_CheckFifoParam+0xb6>
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	2b03      	cmp	r3, #3
 8003796:	d003      	beq.n	80037a0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003798:	e018      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	73fb      	strb	r3, [r7, #15]
      break;
 800379e:	e015      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d00e      	beq.n	80037ca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	73fb      	strb	r3, [r7, #15]
      break;
 80037b0:	e00b      	b.n	80037ca <DMA_CheckFifoParam+0xe6>
      break;
 80037b2:	bf00      	nop
 80037b4:	e00a      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      break;
 80037b6:	bf00      	nop
 80037b8:	e008      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      break;
 80037ba:	bf00      	nop
 80037bc:	e006      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      break;
 80037be:	bf00      	nop
 80037c0:	e004      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      break;
 80037c2:	bf00      	nop
 80037c4:	e002      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      break;   
 80037c6:	bf00      	nop
 80037c8:	e000      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      break;
 80037ca:	bf00      	nop
    }
  } 
  
  return status; 
 80037cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3714      	adds	r7, #20
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop

080037dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037dc:	b480      	push	{r7}
 80037de:	b089      	sub	sp, #36	@ 0x24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80037e6:	2300      	movs	r3, #0
 80037e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80037ee:	2300      	movs	r3, #0
 80037f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037f2:	2300      	movs	r3, #0
 80037f4:	61fb      	str	r3, [r7, #28]
 80037f6:	e159      	b.n	8003aac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037f8:	2201      	movs	r2, #1
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	697a      	ldr	r2, [r7, #20]
 8003808:	4013      	ands	r3, r2
 800380a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800380c:	693a      	ldr	r2, [r7, #16]
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	429a      	cmp	r2, r3
 8003812:	f040 8148 	bne.w	8003aa6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f003 0303 	and.w	r3, r3, #3
 800381e:	2b01      	cmp	r3, #1
 8003820:	d005      	beq.n	800382e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800382a:	2b02      	cmp	r3, #2
 800382c:	d130      	bne.n	8003890 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	2203      	movs	r2, #3
 800383a:	fa02 f303 	lsl.w	r3, r2, r3
 800383e:	43db      	mvns	r3, r3
 8003840:	69ba      	ldr	r2, [r7, #24]
 8003842:	4013      	ands	r3, r2
 8003844:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	68da      	ldr	r2, [r3, #12]
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	005b      	lsls	r3, r3, #1
 800384e:	fa02 f303 	lsl.w	r3, r2, r3
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	4313      	orrs	r3, r2
 8003856:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	69ba      	ldr	r2, [r7, #24]
 800385c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003864:	2201      	movs	r2, #1
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	fa02 f303 	lsl.w	r3, r2, r3
 800386c:	43db      	mvns	r3, r3
 800386e:	69ba      	ldr	r2, [r7, #24]
 8003870:	4013      	ands	r3, r2
 8003872:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	091b      	lsrs	r3, r3, #4
 800387a:	f003 0201 	and.w	r2, r3, #1
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	fa02 f303 	lsl.w	r3, r2, r3
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	4313      	orrs	r3, r2
 8003888:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	69ba      	ldr	r2, [r7, #24]
 800388e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f003 0303 	and.w	r3, r3, #3
 8003898:	2b03      	cmp	r3, #3
 800389a:	d017      	beq.n	80038cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	005b      	lsls	r3, r3, #1
 80038a6:	2203      	movs	r2, #3
 80038a8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ac:	43db      	mvns	r3, r3
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	4013      	ands	r3, r2
 80038b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	689a      	ldr	r2, [r3, #8]
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	005b      	lsls	r3, r3, #1
 80038bc:	fa02 f303 	lsl.w	r3, r2, r3
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	69ba      	ldr	r2, [r7, #24]
 80038ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f003 0303 	and.w	r3, r3, #3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d123      	bne.n	8003920 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	08da      	lsrs	r2, r3, #3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	3208      	adds	r2, #8
 80038e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	f003 0307 	and.w	r3, r3, #7
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	220f      	movs	r2, #15
 80038f0:	fa02 f303 	lsl.w	r3, r2, r3
 80038f4:	43db      	mvns	r3, r3
 80038f6:	69ba      	ldr	r2, [r7, #24]
 80038f8:	4013      	ands	r3, r2
 80038fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	691a      	ldr	r2, [r3, #16]
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	f003 0307 	and.w	r3, r3, #7
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	4313      	orrs	r3, r2
 8003910:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	08da      	lsrs	r2, r3, #3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	3208      	adds	r2, #8
 800391a:	69b9      	ldr	r1, [r7, #24]
 800391c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	2203      	movs	r2, #3
 800392c:	fa02 f303 	lsl.w	r3, r2, r3
 8003930:	43db      	mvns	r3, r3
 8003932:	69ba      	ldr	r2, [r7, #24]
 8003934:	4013      	ands	r3, r2
 8003936:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f003 0203 	and.w	r2, r3, #3
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	69ba      	ldr	r2, [r7, #24]
 800394a:	4313      	orrs	r3, r2
 800394c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800395c:	2b00      	cmp	r3, #0
 800395e:	f000 80a2 	beq.w	8003aa6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003962:	2300      	movs	r3, #0
 8003964:	60fb      	str	r3, [r7, #12]
 8003966:	4b57      	ldr	r3, [pc, #348]	@ (8003ac4 <HAL_GPIO_Init+0x2e8>)
 8003968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800396a:	4a56      	ldr	r2, [pc, #344]	@ (8003ac4 <HAL_GPIO_Init+0x2e8>)
 800396c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003970:	6453      	str	r3, [r2, #68]	@ 0x44
 8003972:	4b54      	ldr	r3, [pc, #336]	@ (8003ac4 <HAL_GPIO_Init+0x2e8>)
 8003974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003976:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800397a:	60fb      	str	r3, [r7, #12]
 800397c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800397e:	4a52      	ldr	r2, [pc, #328]	@ (8003ac8 <HAL_GPIO_Init+0x2ec>)
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	089b      	lsrs	r3, r3, #2
 8003984:	3302      	adds	r3, #2
 8003986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800398a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	f003 0303 	and.w	r3, r3, #3
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	220f      	movs	r2, #15
 8003996:	fa02 f303 	lsl.w	r3, r2, r3
 800399a:	43db      	mvns	r3, r3
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	4013      	ands	r3, r2
 80039a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a49      	ldr	r2, [pc, #292]	@ (8003acc <HAL_GPIO_Init+0x2f0>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d019      	beq.n	80039de <HAL_GPIO_Init+0x202>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a48      	ldr	r2, [pc, #288]	@ (8003ad0 <HAL_GPIO_Init+0x2f4>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d013      	beq.n	80039da <HAL_GPIO_Init+0x1fe>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a47      	ldr	r2, [pc, #284]	@ (8003ad4 <HAL_GPIO_Init+0x2f8>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d00d      	beq.n	80039d6 <HAL_GPIO_Init+0x1fa>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a46      	ldr	r2, [pc, #280]	@ (8003ad8 <HAL_GPIO_Init+0x2fc>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d007      	beq.n	80039d2 <HAL_GPIO_Init+0x1f6>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a45      	ldr	r2, [pc, #276]	@ (8003adc <HAL_GPIO_Init+0x300>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d101      	bne.n	80039ce <HAL_GPIO_Init+0x1f2>
 80039ca:	2304      	movs	r3, #4
 80039cc:	e008      	b.n	80039e0 <HAL_GPIO_Init+0x204>
 80039ce:	2307      	movs	r3, #7
 80039d0:	e006      	b.n	80039e0 <HAL_GPIO_Init+0x204>
 80039d2:	2303      	movs	r3, #3
 80039d4:	e004      	b.n	80039e0 <HAL_GPIO_Init+0x204>
 80039d6:	2302      	movs	r3, #2
 80039d8:	e002      	b.n	80039e0 <HAL_GPIO_Init+0x204>
 80039da:	2301      	movs	r3, #1
 80039dc:	e000      	b.n	80039e0 <HAL_GPIO_Init+0x204>
 80039de:	2300      	movs	r3, #0
 80039e0:	69fa      	ldr	r2, [r7, #28]
 80039e2:	f002 0203 	and.w	r2, r2, #3
 80039e6:	0092      	lsls	r2, r2, #2
 80039e8:	4093      	lsls	r3, r2
 80039ea:	69ba      	ldr	r2, [r7, #24]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039f0:	4935      	ldr	r1, [pc, #212]	@ (8003ac8 <HAL_GPIO_Init+0x2ec>)
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	089b      	lsrs	r3, r3, #2
 80039f6:	3302      	adds	r3, #2
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039fe:	4b38      	ldr	r3, [pc, #224]	@ (8003ae0 <HAL_GPIO_Init+0x304>)
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	43db      	mvns	r3, r3
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d003      	beq.n	8003a22 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003a1a:	69ba      	ldr	r2, [r7, #24]
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a22:	4a2f      	ldr	r2, [pc, #188]	@ (8003ae0 <HAL_GPIO_Init+0x304>)
 8003a24:	69bb      	ldr	r3, [r7, #24]
 8003a26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a28:	4b2d      	ldr	r3, [pc, #180]	@ (8003ae0 <HAL_GPIO_Init+0x304>)
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	43db      	mvns	r3, r3
 8003a32:	69ba      	ldr	r2, [r7, #24]
 8003a34:	4013      	ands	r3, r2
 8003a36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d003      	beq.n	8003a4c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003a44:	69ba      	ldr	r2, [r7, #24]
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a4c:	4a24      	ldr	r2, [pc, #144]	@ (8003ae0 <HAL_GPIO_Init+0x304>)
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a52:	4b23      	ldr	r3, [pc, #140]	@ (8003ae0 <HAL_GPIO_Init+0x304>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	43db      	mvns	r3, r3
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	4013      	ands	r3, r2
 8003a60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d003      	beq.n	8003a76 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003a6e:	69ba      	ldr	r2, [r7, #24]
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a76:	4a1a      	ldr	r2, [pc, #104]	@ (8003ae0 <HAL_GPIO_Init+0x304>)
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a7c:	4b18      	ldr	r3, [pc, #96]	@ (8003ae0 <HAL_GPIO_Init+0x304>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	43db      	mvns	r3, r3
 8003a86:	69ba      	ldr	r2, [r7, #24]
 8003a88:	4013      	ands	r3, r2
 8003a8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d003      	beq.n	8003aa0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003aa0:	4a0f      	ldr	r2, [pc, #60]	@ (8003ae0 <HAL_GPIO_Init+0x304>)
 8003aa2:	69bb      	ldr	r3, [r7, #24]
 8003aa4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	61fb      	str	r3, [r7, #28]
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	2b0f      	cmp	r3, #15
 8003ab0:	f67f aea2 	bls.w	80037f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ab4:	bf00      	nop
 8003ab6:	bf00      	nop
 8003ab8:	3724      	adds	r7, #36	@ 0x24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	40023800 	.word	0x40023800
 8003ac8:	40013800 	.word	0x40013800
 8003acc:	40020000 	.word	0x40020000
 8003ad0:	40020400 	.word	0x40020400
 8003ad4:	40020800 	.word	0x40020800
 8003ad8:	40020c00 	.word	0x40020c00
 8003adc:	40021000 	.word	0x40021000
 8003ae0:	40013c00 	.word	0x40013c00

08003ae4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b085      	sub	sp, #20
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	460b      	mov	r3, r1
 8003aee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	691a      	ldr	r2, [r3, #16]
 8003af4:	887b      	ldrh	r3, [r7, #2]
 8003af6:	4013      	ands	r3, r2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d002      	beq.n	8003b02 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003afc:	2301      	movs	r3, #1
 8003afe:	73fb      	strb	r3, [r7, #15]
 8003b00:	e001      	b.n	8003b06 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b02:	2300      	movs	r3, #0
 8003b04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3714      	adds	r7, #20
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	460b      	mov	r3, r1
 8003b1e:	807b      	strh	r3, [r7, #2]
 8003b20:	4613      	mov	r3, r2
 8003b22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b24:	787b      	ldrb	r3, [r7, #1]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d003      	beq.n	8003b32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b2a:	887a      	ldrh	r2, [r7, #2]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b30:	e003      	b.n	8003b3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b32:	887b      	ldrh	r3, [r7, #2]
 8003b34:	041a      	lsls	r2, r3, #16
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	619a      	str	r2, [r3, #24]
}
 8003b3a:	bf00      	nop
 8003b3c:	370c      	adds	r7, #12
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
	...

08003b48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d101      	bne.n	8003b5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e267      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d075      	beq.n	8003c52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b66:	4b88      	ldr	r3, [pc, #544]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	f003 030c 	and.w	r3, r3, #12
 8003b6e:	2b04      	cmp	r3, #4
 8003b70:	d00c      	beq.n	8003b8c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b72:	4b85      	ldr	r3, [pc, #532]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b7a:	2b08      	cmp	r3, #8
 8003b7c:	d112      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b7e:	4b82      	ldr	r3, [pc, #520]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b8a:	d10b      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b8c:	4b7e      	ldr	r3, [pc, #504]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d05b      	beq.n	8003c50 <HAL_RCC_OscConfig+0x108>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d157      	bne.n	8003c50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e242      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bac:	d106      	bne.n	8003bbc <HAL_RCC_OscConfig+0x74>
 8003bae:	4b76      	ldr	r3, [pc, #472]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a75      	ldr	r2, [pc, #468]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003bb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bb8:	6013      	str	r3, [r2, #0]
 8003bba:	e01d      	b.n	8003bf8 <HAL_RCC_OscConfig+0xb0>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bc4:	d10c      	bne.n	8003be0 <HAL_RCC_OscConfig+0x98>
 8003bc6:	4b70      	ldr	r3, [pc, #448]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a6f      	ldr	r2, [pc, #444]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003bcc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bd0:	6013      	str	r3, [r2, #0]
 8003bd2:	4b6d      	ldr	r3, [pc, #436]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a6c      	ldr	r2, [pc, #432]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003bd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	e00b      	b.n	8003bf8 <HAL_RCC_OscConfig+0xb0>
 8003be0:	4b69      	ldr	r3, [pc, #420]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a68      	ldr	r2, [pc, #416]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003be6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bea:	6013      	str	r3, [r2, #0]
 8003bec:	4b66      	ldr	r3, [pc, #408]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a65      	ldr	r2, [pc, #404]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003bf2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bf6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d013      	beq.n	8003c28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c00:	f7fe fe02 	bl	8002808 <HAL_GetTick>
 8003c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c06:	e008      	b.n	8003c1a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c08:	f7fe fdfe 	bl	8002808 <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b64      	cmp	r3, #100	@ 0x64
 8003c14:	d901      	bls.n	8003c1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e207      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c1a:	4b5b      	ldr	r3, [pc, #364]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d0f0      	beq.n	8003c08 <HAL_RCC_OscConfig+0xc0>
 8003c26:	e014      	b.n	8003c52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c28:	f7fe fdee 	bl	8002808 <HAL_GetTick>
 8003c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c2e:	e008      	b.n	8003c42 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c30:	f7fe fdea 	bl	8002808 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	2b64      	cmp	r3, #100	@ 0x64
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e1f3      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c42:	4b51      	ldr	r3, [pc, #324]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1f0      	bne.n	8003c30 <HAL_RCC_OscConfig+0xe8>
 8003c4e:	e000      	b.n	8003c52 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d063      	beq.n	8003d26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c5e:	4b4a      	ldr	r3, [pc, #296]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f003 030c 	and.w	r3, r3, #12
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d00b      	beq.n	8003c82 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c6a:	4b47      	ldr	r3, [pc, #284]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c72:	2b08      	cmp	r3, #8
 8003c74:	d11c      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c76:	4b44      	ldr	r3, [pc, #272]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d116      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c82:	4b41      	ldr	r3, [pc, #260]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d005      	beq.n	8003c9a <HAL_RCC_OscConfig+0x152>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d001      	beq.n	8003c9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e1c7      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c9a:	4b3b      	ldr	r3, [pc, #236]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	00db      	lsls	r3, r3, #3
 8003ca8:	4937      	ldr	r1, [pc, #220]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003caa:	4313      	orrs	r3, r2
 8003cac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cae:	e03a      	b.n	8003d26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d020      	beq.n	8003cfa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cb8:	4b34      	ldr	r3, [pc, #208]	@ (8003d8c <HAL_RCC_OscConfig+0x244>)
 8003cba:	2201      	movs	r2, #1
 8003cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cbe:	f7fe fda3 	bl	8002808 <HAL_GetTick>
 8003cc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cc4:	e008      	b.n	8003cd8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cc6:	f7fe fd9f 	bl	8002808 <HAL_GetTick>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d901      	bls.n	8003cd8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e1a8      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd8:	4b2b      	ldr	r3, [pc, #172]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0302 	and.w	r3, r3, #2
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d0f0      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ce4:	4b28      	ldr	r3, [pc, #160]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	691b      	ldr	r3, [r3, #16]
 8003cf0:	00db      	lsls	r3, r3, #3
 8003cf2:	4925      	ldr	r1, [pc, #148]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	600b      	str	r3, [r1, #0]
 8003cf8:	e015      	b.n	8003d26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cfa:	4b24      	ldr	r3, [pc, #144]	@ (8003d8c <HAL_RCC_OscConfig+0x244>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d00:	f7fe fd82 	bl	8002808 <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d06:	e008      	b.n	8003d1a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d08:	f7fe fd7e 	bl	8002808 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e187      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d1f0      	bne.n	8003d08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0308 	and.w	r3, r3, #8
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d036      	beq.n	8003da0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	695b      	ldr	r3, [r3, #20]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d016      	beq.n	8003d68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d3a:	4b15      	ldr	r3, [pc, #84]	@ (8003d90 <HAL_RCC_OscConfig+0x248>)
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d40:	f7fe fd62 	bl	8002808 <HAL_GetTick>
 8003d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d46:	e008      	b.n	8003d5a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d48:	f7fe fd5e 	bl	8002808 <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d901      	bls.n	8003d5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e167      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003d88 <HAL_RCC_OscConfig+0x240>)
 8003d5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d0f0      	beq.n	8003d48 <HAL_RCC_OscConfig+0x200>
 8003d66:	e01b      	b.n	8003da0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d68:	4b09      	ldr	r3, [pc, #36]	@ (8003d90 <HAL_RCC_OscConfig+0x248>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d6e:	f7fe fd4b 	bl	8002808 <HAL_GetTick>
 8003d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d74:	e00e      	b.n	8003d94 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d76:	f7fe fd47 	bl	8002808 <HAL_GetTick>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	1ad3      	subs	r3, r2, r3
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d907      	bls.n	8003d94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e150      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
 8003d88:	40023800 	.word	0x40023800
 8003d8c:	42470000 	.word	0x42470000
 8003d90:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d94:	4b88      	ldr	r3, [pc, #544]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003d96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d98:	f003 0302 	and.w	r3, r3, #2
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d1ea      	bne.n	8003d76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0304 	and.w	r3, r3, #4
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f000 8097 	beq.w	8003edc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dae:	2300      	movs	r3, #0
 8003db0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003db2:	4b81      	ldr	r3, [pc, #516]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d10f      	bne.n	8003dde <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	60bb      	str	r3, [r7, #8]
 8003dc2:	4b7d      	ldr	r3, [pc, #500]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc6:	4a7c      	ldr	r2, [pc, #496]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003dc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dce:	4b7a      	ldr	r3, [pc, #488]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dd6:	60bb      	str	r3, [r7, #8]
 8003dd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dde:	4b77      	ldr	r3, [pc, #476]	@ (8003fbc <HAL_RCC_OscConfig+0x474>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d118      	bne.n	8003e1c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dea:	4b74      	ldr	r3, [pc, #464]	@ (8003fbc <HAL_RCC_OscConfig+0x474>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a73      	ldr	r2, [pc, #460]	@ (8003fbc <HAL_RCC_OscConfig+0x474>)
 8003df0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003df4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003df6:	f7fe fd07 	bl	8002808 <HAL_GetTick>
 8003dfa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dfc:	e008      	b.n	8003e10 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dfe:	f7fe fd03 	bl	8002808 <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e10c      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e10:	4b6a      	ldr	r3, [pc, #424]	@ (8003fbc <HAL_RCC_OscConfig+0x474>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d0f0      	beq.n	8003dfe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d106      	bne.n	8003e32 <HAL_RCC_OscConfig+0x2ea>
 8003e24:	4b64      	ldr	r3, [pc, #400]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003e26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e28:	4a63      	ldr	r2, [pc, #396]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003e2a:	f043 0301 	orr.w	r3, r3, #1
 8003e2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e30:	e01c      	b.n	8003e6c <HAL_RCC_OscConfig+0x324>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	2b05      	cmp	r3, #5
 8003e38:	d10c      	bne.n	8003e54 <HAL_RCC_OscConfig+0x30c>
 8003e3a:	4b5f      	ldr	r3, [pc, #380]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003e3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e3e:	4a5e      	ldr	r2, [pc, #376]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003e40:	f043 0304 	orr.w	r3, r3, #4
 8003e44:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e46:	4b5c      	ldr	r3, [pc, #368]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003e48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e4a:	4a5b      	ldr	r2, [pc, #364]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003e4c:	f043 0301 	orr.w	r3, r3, #1
 8003e50:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e52:	e00b      	b.n	8003e6c <HAL_RCC_OscConfig+0x324>
 8003e54:	4b58      	ldr	r3, [pc, #352]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003e56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e58:	4a57      	ldr	r2, [pc, #348]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003e5a:	f023 0301 	bic.w	r3, r3, #1
 8003e5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e60:	4b55      	ldr	r3, [pc, #340]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003e62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e64:	4a54      	ldr	r2, [pc, #336]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003e66:	f023 0304 	bic.w	r3, r3, #4
 8003e6a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d015      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e74:	f7fe fcc8 	bl	8002808 <HAL_GetTick>
 8003e78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e7a:	e00a      	b.n	8003e92 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e7c:	f7fe fcc4 	bl	8002808 <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d901      	bls.n	8003e92 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e0cb      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e92:	4b49      	ldr	r3, [pc, #292]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003e94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d0ee      	beq.n	8003e7c <HAL_RCC_OscConfig+0x334>
 8003e9e:	e014      	b.n	8003eca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ea0:	f7fe fcb2 	bl	8002808 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ea6:	e00a      	b.n	8003ebe <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ea8:	f7fe fcae 	bl	8002808 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e0b5      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ebe:	4b3e      	ldr	r3, [pc, #248]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003ec0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1ee      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003eca:	7dfb      	ldrb	r3, [r7, #23]
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d105      	bne.n	8003edc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ed0:	4b39      	ldr	r3, [pc, #228]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed4:	4a38      	ldr	r2, [pc, #224]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003ed6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003eda:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	f000 80a1 	beq.w	8004028 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ee6:	4b34      	ldr	r3, [pc, #208]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f003 030c 	and.w	r3, r3, #12
 8003eee:	2b08      	cmp	r3, #8
 8003ef0:	d05c      	beq.n	8003fac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	699b      	ldr	r3, [r3, #24]
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d141      	bne.n	8003f7e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003efa:	4b31      	ldr	r3, [pc, #196]	@ (8003fc0 <HAL_RCC_OscConfig+0x478>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f00:	f7fe fc82 	bl	8002808 <HAL_GetTick>
 8003f04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f06:	e008      	b.n	8003f1a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f08:	f7fe fc7e 	bl	8002808 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e087      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f1a:	4b27      	ldr	r3, [pc, #156]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d1f0      	bne.n	8003f08 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	69da      	ldr	r2, [r3, #28]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a1b      	ldr	r3, [r3, #32]
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f34:	019b      	lsls	r3, r3, #6
 8003f36:	431a      	orrs	r2, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f3c:	085b      	lsrs	r3, r3, #1
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	041b      	lsls	r3, r3, #16
 8003f42:	431a      	orrs	r2, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f48:	061b      	lsls	r3, r3, #24
 8003f4a:	491b      	ldr	r1, [pc, #108]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f50:	4b1b      	ldr	r3, [pc, #108]	@ (8003fc0 <HAL_RCC_OscConfig+0x478>)
 8003f52:	2201      	movs	r2, #1
 8003f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f56:	f7fe fc57 	bl	8002808 <HAL_GetTick>
 8003f5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f5c:	e008      	b.n	8003f70 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f5e:	f7fe fc53 	bl	8002808 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e05c      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f70:	4b11      	ldr	r3, [pc, #68]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d0f0      	beq.n	8003f5e <HAL_RCC_OscConfig+0x416>
 8003f7c:	e054      	b.n	8004028 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f7e:	4b10      	ldr	r3, [pc, #64]	@ (8003fc0 <HAL_RCC_OscConfig+0x478>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f84:	f7fe fc40 	bl	8002808 <HAL_GetTick>
 8003f88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f8a:	e008      	b.n	8003f9e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f8c:	f7fe fc3c 	bl	8002808 <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	2b02      	cmp	r3, #2
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e045      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f9e:	4b06      	ldr	r3, [pc, #24]	@ (8003fb8 <HAL_RCC_OscConfig+0x470>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d1f0      	bne.n	8003f8c <HAL_RCC_OscConfig+0x444>
 8003faa:	e03d      	b.n	8004028 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	699b      	ldr	r3, [r3, #24]
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d107      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e038      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
 8003fb8:	40023800 	.word	0x40023800
 8003fbc:	40007000 	.word	0x40007000
 8003fc0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8004034 <HAL_RCC_OscConfig+0x4ec>)
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	699b      	ldr	r3, [r3, #24]
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d028      	beq.n	8004024 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d121      	bne.n	8004024 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d11a      	bne.n	8004024 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ffa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d111      	bne.n	8004024 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800400a:	085b      	lsrs	r3, r3, #1
 800400c:	3b01      	subs	r3, #1
 800400e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004010:	429a      	cmp	r2, r3
 8004012:	d107      	bne.n	8004024 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800401e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004020:	429a      	cmp	r2, r3
 8004022:	d001      	beq.n	8004028 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e000      	b.n	800402a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004028:	2300      	movs	r3, #0
}
 800402a:	4618      	mov	r0, r3
 800402c:	3718      	adds	r7, #24
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	40023800 	.word	0x40023800

08004038 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d101      	bne.n	800404c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e0cc      	b.n	80041e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800404c:	4b68      	ldr	r3, [pc, #416]	@ (80041f0 <HAL_RCC_ClockConfig+0x1b8>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0307 	and.w	r3, r3, #7
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	429a      	cmp	r2, r3
 8004058:	d90c      	bls.n	8004074 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800405a:	4b65      	ldr	r3, [pc, #404]	@ (80041f0 <HAL_RCC_ClockConfig+0x1b8>)
 800405c:	683a      	ldr	r2, [r7, #0]
 800405e:	b2d2      	uxtb	r2, r2
 8004060:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004062:	4b63      	ldr	r3, [pc, #396]	@ (80041f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0307 	and.w	r3, r3, #7
 800406a:	683a      	ldr	r2, [r7, #0]
 800406c:	429a      	cmp	r2, r3
 800406e:	d001      	beq.n	8004074 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e0b8      	b.n	80041e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0302 	and.w	r3, r3, #2
 800407c:	2b00      	cmp	r3, #0
 800407e:	d020      	beq.n	80040c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0304 	and.w	r3, r3, #4
 8004088:	2b00      	cmp	r3, #0
 800408a:	d005      	beq.n	8004098 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800408c:	4b59      	ldr	r3, [pc, #356]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	4a58      	ldr	r2, [pc, #352]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004092:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004096:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0308 	and.w	r3, r3, #8
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d005      	beq.n	80040b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040a4:	4b53      	ldr	r3, [pc, #332]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	4a52      	ldr	r2, [pc, #328]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 80040aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80040ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040b0:	4b50      	ldr	r3, [pc, #320]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	494d      	ldr	r1, [pc, #308]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0301 	and.w	r3, r3, #1
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d044      	beq.n	8004158 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d107      	bne.n	80040e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040d6:	4b47      	ldr	r3, [pc, #284]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d119      	bne.n	8004116 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e07f      	b.n	80041e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d003      	beq.n	80040f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040f2:	2b03      	cmp	r3, #3
 80040f4:	d107      	bne.n	8004106 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040f6:	4b3f      	ldr	r3, [pc, #252]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d109      	bne.n	8004116 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e06f      	b.n	80041e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004106:	4b3b      	ldr	r3, [pc, #236]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	2b00      	cmp	r3, #0
 8004110:	d101      	bne.n	8004116 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e067      	b.n	80041e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004116:	4b37      	ldr	r3, [pc, #220]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f023 0203 	bic.w	r2, r3, #3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	4934      	ldr	r1, [pc, #208]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004124:	4313      	orrs	r3, r2
 8004126:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004128:	f7fe fb6e 	bl	8002808 <HAL_GetTick>
 800412c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800412e:	e00a      	b.n	8004146 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004130:	f7fe fb6a 	bl	8002808 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800413e:	4293      	cmp	r3, r2
 8004140:	d901      	bls.n	8004146 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	e04f      	b.n	80041e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004146:	4b2b      	ldr	r3, [pc, #172]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f003 020c 	and.w	r2, r3, #12
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	429a      	cmp	r2, r3
 8004156:	d1eb      	bne.n	8004130 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004158:	4b25      	ldr	r3, [pc, #148]	@ (80041f0 <HAL_RCC_ClockConfig+0x1b8>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0307 	and.w	r3, r3, #7
 8004160:	683a      	ldr	r2, [r7, #0]
 8004162:	429a      	cmp	r2, r3
 8004164:	d20c      	bcs.n	8004180 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004166:	4b22      	ldr	r3, [pc, #136]	@ (80041f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004168:	683a      	ldr	r2, [r7, #0]
 800416a:	b2d2      	uxtb	r2, r2
 800416c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800416e:	4b20      	ldr	r3, [pc, #128]	@ (80041f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0307 	and.w	r3, r3, #7
 8004176:	683a      	ldr	r2, [r7, #0]
 8004178:	429a      	cmp	r2, r3
 800417a:	d001      	beq.n	8004180 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e032      	b.n	80041e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0304 	and.w	r3, r3, #4
 8004188:	2b00      	cmp	r3, #0
 800418a:	d008      	beq.n	800419e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800418c:	4b19      	ldr	r3, [pc, #100]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	4916      	ldr	r1, [pc, #88]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 800419a:	4313      	orrs	r3, r2
 800419c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 0308 	and.w	r3, r3, #8
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d009      	beq.n	80041be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041aa:	4b12      	ldr	r3, [pc, #72]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	691b      	ldr	r3, [r3, #16]
 80041b6:	00db      	lsls	r3, r3, #3
 80041b8:	490e      	ldr	r1, [pc, #56]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 80041ba:	4313      	orrs	r3, r2
 80041bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041be:	f000 f821 	bl	8004204 <HAL_RCC_GetSysClockFreq>
 80041c2:	4602      	mov	r2, r0
 80041c4:	4b0b      	ldr	r3, [pc, #44]	@ (80041f4 <HAL_RCC_ClockConfig+0x1bc>)
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	091b      	lsrs	r3, r3, #4
 80041ca:	f003 030f 	and.w	r3, r3, #15
 80041ce:	490a      	ldr	r1, [pc, #40]	@ (80041f8 <HAL_RCC_ClockConfig+0x1c0>)
 80041d0:	5ccb      	ldrb	r3, [r1, r3]
 80041d2:	fa22 f303 	lsr.w	r3, r2, r3
 80041d6:	4a09      	ldr	r2, [pc, #36]	@ (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 80041d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80041da:	4b09      	ldr	r3, [pc, #36]	@ (8004200 <HAL_RCC_ClockConfig+0x1c8>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4618      	mov	r0, r3
 80041e0:	f7fe face 	bl	8002780 <HAL_InitTick>

  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	40023c00 	.word	0x40023c00
 80041f4:	40023800 	.word	0x40023800
 80041f8:	0800711c 	.word	0x0800711c
 80041fc:	20000020 	.word	0x20000020
 8004200:	20000024 	.word	0x20000024

08004204 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004204:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004208:	b094      	sub	sp, #80	@ 0x50
 800420a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800420c:	2300      	movs	r3, #0
 800420e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004210:	2300      	movs	r3, #0
 8004212:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004214:	2300      	movs	r3, #0
 8004216:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004218:	2300      	movs	r3, #0
 800421a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800421c:	4b79      	ldr	r3, [pc, #484]	@ (8004404 <HAL_RCC_GetSysClockFreq+0x200>)
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f003 030c 	and.w	r3, r3, #12
 8004224:	2b08      	cmp	r3, #8
 8004226:	d00d      	beq.n	8004244 <HAL_RCC_GetSysClockFreq+0x40>
 8004228:	2b08      	cmp	r3, #8
 800422a:	f200 80e1 	bhi.w	80043f0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800422e:	2b00      	cmp	r3, #0
 8004230:	d002      	beq.n	8004238 <HAL_RCC_GetSysClockFreq+0x34>
 8004232:	2b04      	cmp	r3, #4
 8004234:	d003      	beq.n	800423e <HAL_RCC_GetSysClockFreq+0x3a>
 8004236:	e0db      	b.n	80043f0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004238:	4b73      	ldr	r3, [pc, #460]	@ (8004408 <HAL_RCC_GetSysClockFreq+0x204>)
 800423a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800423c:	e0db      	b.n	80043f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800423e:	4b73      	ldr	r3, [pc, #460]	@ (800440c <HAL_RCC_GetSysClockFreq+0x208>)
 8004240:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004242:	e0d8      	b.n	80043f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004244:	4b6f      	ldr	r3, [pc, #444]	@ (8004404 <HAL_RCC_GetSysClockFreq+0x200>)
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800424c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800424e:	4b6d      	ldr	r3, [pc, #436]	@ (8004404 <HAL_RCC_GetSysClockFreq+0x200>)
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d063      	beq.n	8004322 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800425a:	4b6a      	ldr	r3, [pc, #424]	@ (8004404 <HAL_RCC_GetSysClockFreq+0x200>)
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	099b      	lsrs	r3, r3, #6
 8004260:	2200      	movs	r2, #0
 8004262:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004264:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800426c:	633b      	str	r3, [r7, #48]	@ 0x30
 800426e:	2300      	movs	r3, #0
 8004270:	637b      	str	r3, [r7, #52]	@ 0x34
 8004272:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004276:	4622      	mov	r2, r4
 8004278:	462b      	mov	r3, r5
 800427a:	f04f 0000 	mov.w	r0, #0
 800427e:	f04f 0100 	mov.w	r1, #0
 8004282:	0159      	lsls	r1, r3, #5
 8004284:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004288:	0150      	lsls	r0, r2, #5
 800428a:	4602      	mov	r2, r0
 800428c:	460b      	mov	r3, r1
 800428e:	4621      	mov	r1, r4
 8004290:	1a51      	subs	r1, r2, r1
 8004292:	6139      	str	r1, [r7, #16]
 8004294:	4629      	mov	r1, r5
 8004296:	eb63 0301 	sbc.w	r3, r3, r1
 800429a:	617b      	str	r3, [r7, #20]
 800429c:	f04f 0200 	mov.w	r2, #0
 80042a0:	f04f 0300 	mov.w	r3, #0
 80042a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80042a8:	4659      	mov	r1, fp
 80042aa:	018b      	lsls	r3, r1, #6
 80042ac:	4651      	mov	r1, sl
 80042ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80042b2:	4651      	mov	r1, sl
 80042b4:	018a      	lsls	r2, r1, #6
 80042b6:	4651      	mov	r1, sl
 80042b8:	ebb2 0801 	subs.w	r8, r2, r1
 80042bc:	4659      	mov	r1, fp
 80042be:	eb63 0901 	sbc.w	r9, r3, r1
 80042c2:	f04f 0200 	mov.w	r2, #0
 80042c6:	f04f 0300 	mov.w	r3, #0
 80042ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80042ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80042d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80042d6:	4690      	mov	r8, r2
 80042d8:	4699      	mov	r9, r3
 80042da:	4623      	mov	r3, r4
 80042dc:	eb18 0303 	adds.w	r3, r8, r3
 80042e0:	60bb      	str	r3, [r7, #8]
 80042e2:	462b      	mov	r3, r5
 80042e4:	eb49 0303 	adc.w	r3, r9, r3
 80042e8:	60fb      	str	r3, [r7, #12]
 80042ea:	f04f 0200 	mov.w	r2, #0
 80042ee:	f04f 0300 	mov.w	r3, #0
 80042f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80042f6:	4629      	mov	r1, r5
 80042f8:	024b      	lsls	r3, r1, #9
 80042fa:	4621      	mov	r1, r4
 80042fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004300:	4621      	mov	r1, r4
 8004302:	024a      	lsls	r2, r1, #9
 8004304:	4610      	mov	r0, r2
 8004306:	4619      	mov	r1, r3
 8004308:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800430a:	2200      	movs	r2, #0
 800430c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800430e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004310:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004314:	f7fb ffb4 	bl	8000280 <__aeabi_uldivmod>
 8004318:	4602      	mov	r2, r0
 800431a:	460b      	mov	r3, r1
 800431c:	4613      	mov	r3, r2
 800431e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004320:	e058      	b.n	80043d4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004322:	4b38      	ldr	r3, [pc, #224]	@ (8004404 <HAL_RCC_GetSysClockFreq+0x200>)
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	099b      	lsrs	r3, r3, #6
 8004328:	2200      	movs	r2, #0
 800432a:	4618      	mov	r0, r3
 800432c:	4611      	mov	r1, r2
 800432e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004332:	623b      	str	r3, [r7, #32]
 8004334:	2300      	movs	r3, #0
 8004336:	627b      	str	r3, [r7, #36]	@ 0x24
 8004338:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800433c:	4642      	mov	r2, r8
 800433e:	464b      	mov	r3, r9
 8004340:	f04f 0000 	mov.w	r0, #0
 8004344:	f04f 0100 	mov.w	r1, #0
 8004348:	0159      	lsls	r1, r3, #5
 800434a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800434e:	0150      	lsls	r0, r2, #5
 8004350:	4602      	mov	r2, r0
 8004352:	460b      	mov	r3, r1
 8004354:	4641      	mov	r1, r8
 8004356:	ebb2 0a01 	subs.w	sl, r2, r1
 800435a:	4649      	mov	r1, r9
 800435c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004360:	f04f 0200 	mov.w	r2, #0
 8004364:	f04f 0300 	mov.w	r3, #0
 8004368:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800436c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004370:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004374:	ebb2 040a 	subs.w	r4, r2, sl
 8004378:	eb63 050b 	sbc.w	r5, r3, fp
 800437c:	f04f 0200 	mov.w	r2, #0
 8004380:	f04f 0300 	mov.w	r3, #0
 8004384:	00eb      	lsls	r3, r5, #3
 8004386:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800438a:	00e2      	lsls	r2, r4, #3
 800438c:	4614      	mov	r4, r2
 800438e:	461d      	mov	r5, r3
 8004390:	4643      	mov	r3, r8
 8004392:	18e3      	adds	r3, r4, r3
 8004394:	603b      	str	r3, [r7, #0]
 8004396:	464b      	mov	r3, r9
 8004398:	eb45 0303 	adc.w	r3, r5, r3
 800439c:	607b      	str	r3, [r7, #4]
 800439e:	f04f 0200 	mov.w	r2, #0
 80043a2:	f04f 0300 	mov.w	r3, #0
 80043a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80043aa:	4629      	mov	r1, r5
 80043ac:	028b      	lsls	r3, r1, #10
 80043ae:	4621      	mov	r1, r4
 80043b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80043b4:	4621      	mov	r1, r4
 80043b6:	028a      	lsls	r2, r1, #10
 80043b8:	4610      	mov	r0, r2
 80043ba:	4619      	mov	r1, r3
 80043bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043be:	2200      	movs	r2, #0
 80043c0:	61bb      	str	r3, [r7, #24]
 80043c2:	61fa      	str	r2, [r7, #28]
 80043c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043c8:	f7fb ff5a 	bl	8000280 <__aeabi_uldivmod>
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	4613      	mov	r3, r2
 80043d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80043d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004404 <HAL_RCC_GetSysClockFreq+0x200>)
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	0c1b      	lsrs	r3, r3, #16
 80043da:	f003 0303 	and.w	r3, r3, #3
 80043de:	3301      	adds	r3, #1
 80043e0:	005b      	lsls	r3, r3, #1
 80043e2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80043e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043ee:	e002      	b.n	80043f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043f0:	4b05      	ldr	r3, [pc, #20]	@ (8004408 <HAL_RCC_GetSysClockFreq+0x204>)
 80043f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3750      	adds	r7, #80	@ 0x50
 80043fc:	46bd      	mov	sp, r7
 80043fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004402:	bf00      	nop
 8004404:	40023800 	.word	0x40023800
 8004408:	00f42400 	.word	0x00f42400
 800440c:	007a1200 	.word	0x007a1200

08004410 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d101      	bne.n	8004422 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e07b      	b.n	800451a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004426:	2b00      	cmp	r3, #0
 8004428:	d108      	bne.n	800443c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004432:	d009      	beq.n	8004448 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	61da      	str	r2, [r3, #28]
 800443a:	e005      	b.n	8004448 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004454:	b2db      	uxtb	r3, r3
 8004456:	2b00      	cmp	r3, #0
 8004458:	d106      	bne.n	8004468 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f7fd ffec 	bl	8002440 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2202      	movs	r2, #2
 800446c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800447e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004490:	431a      	orrs	r2, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800449a:	431a      	orrs	r2, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	431a      	orrs	r2, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	695b      	ldr	r3, [r3, #20]
 80044aa:	f003 0301 	and.w	r3, r3, #1
 80044ae:	431a      	orrs	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	699b      	ldr	r3, [r3, #24]
 80044b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044b8:	431a      	orrs	r2, r3
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80044c2:	431a      	orrs	r2, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a1b      	ldr	r3, [r3, #32]
 80044c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044cc:	ea42 0103 	orr.w	r1, r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	430a      	orrs	r2, r1
 80044de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	0c1b      	lsrs	r3, r3, #16
 80044e6:	f003 0104 	and.w	r1, r3, #4
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ee:	f003 0210 	and.w	r2, r3, #16
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	430a      	orrs	r2, r1
 80044f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	69da      	ldr	r2, [r3, #28]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004508:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	3708      	adds	r7, #8
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}

08004522 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004522:	b580      	push	{r7, lr}
 8004524:	b088      	sub	sp, #32
 8004526:	af00      	add	r7, sp, #0
 8004528:	60f8      	str	r0, [r7, #12]
 800452a:	60b9      	str	r1, [r7, #8]
 800452c:	603b      	str	r3, [r7, #0]
 800452e:	4613      	mov	r3, r2
 8004530:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004532:	f7fe f969 	bl	8002808 <HAL_GetTick>
 8004536:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004538:	88fb      	ldrh	r3, [r7, #6]
 800453a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004542:	b2db      	uxtb	r3, r3
 8004544:	2b01      	cmp	r3, #1
 8004546:	d001      	beq.n	800454c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004548:	2302      	movs	r3, #2
 800454a:	e12a      	b.n	80047a2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d002      	beq.n	8004558 <HAL_SPI_Transmit+0x36>
 8004552:	88fb      	ldrh	r3, [r7, #6]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d101      	bne.n	800455c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e122      	b.n	80047a2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004562:	2b01      	cmp	r3, #1
 8004564:	d101      	bne.n	800456a <HAL_SPI_Transmit+0x48>
 8004566:	2302      	movs	r3, #2
 8004568:	e11b      	b.n	80047a2 <HAL_SPI_Transmit+0x280>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2201      	movs	r2, #1
 800456e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2203      	movs	r2, #3
 8004576:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	88fa      	ldrh	r2, [r7, #6]
 800458a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	88fa      	ldrh	r2, [r7, #6]
 8004590:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2200      	movs	r2, #0
 800459c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045b8:	d10f      	bne.n	80045da <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80045d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e4:	2b40      	cmp	r3, #64	@ 0x40
 80045e6:	d007      	beq.n	80045f8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004600:	d152      	bne.n	80046a8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d002      	beq.n	8004610 <HAL_SPI_Transmit+0xee>
 800460a:	8b7b      	ldrh	r3, [r7, #26]
 800460c:	2b01      	cmp	r3, #1
 800460e:	d145      	bne.n	800469c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004614:	881a      	ldrh	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004620:	1c9a      	adds	r2, r3, #2
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800462a:	b29b      	uxth	r3, r3
 800462c:	3b01      	subs	r3, #1
 800462e:	b29a      	uxth	r2, r3
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004634:	e032      	b.n	800469c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	f003 0302 	and.w	r3, r3, #2
 8004640:	2b02      	cmp	r3, #2
 8004642:	d112      	bne.n	800466a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004648:	881a      	ldrh	r2, [r3, #0]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004654:	1c9a      	adds	r2, r3, #2
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800465e:	b29b      	uxth	r3, r3
 8004660:	3b01      	subs	r3, #1
 8004662:	b29a      	uxth	r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004668:	e018      	b.n	800469c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800466a:	f7fe f8cd 	bl	8002808 <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	683a      	ldr	r2, [r7, #0]
 8004676:	429a      	cmp	r2, r3
 8004678:	d803      	bhi.n	8004682 <HAL_SPI_Transmit+0x160>
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004680:	d102      	bne.n	8004688 <HAL_SPI_Transmit+0x166>
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d109      	bne.n	800469c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e082      	b.n	80047a2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d1c7      	bne.n	8004636 <HAL_SPI_Transmit+0x114>
 80046a6:	e053      	b.n	8004750 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d002      	beq.n	80046b6 <HAL_SPI_Transmit+0x194>
 80046b0:	8b7b      	ldrh	r3, [r7, #26]
 80046b2:	2b01      	cmp	r3, #1
 80046b4:	d147      	bne.n	8004746 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	330c      	adds	r3, #12
 80046c0:	7812      	ldrb	r2, [r2, #0]
 80046c2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c8:	1c5a      	adds	r2, r3, #1
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	3b01      	subs	r3, #1
 80046d6:	b29a      	uxth	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80046dc:	e033      	b.n	8004746 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f003 0302 	and.w	r3, r3, #2
 80046e8:	2b02      	cmp	r3, #2
 80046ea:	d113      	bne.n	8004714 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	330c      	adds	r3, #12
 80046f6:	7812      	ldrb	r2, [r2, #0]
 80046f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046fe:	1c5a      	adds	r2, r3, #1
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004708:	b29b      	uxth	r3, r3
 800470a:	3b01      	subs	r3, #1
 800470c:	b29a      	uxth	r2, r3
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004712:	e018      	b.n	8004746 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004714:	f7fe f878 	bl	8002808 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	683a      	ldr	r2, [r7, #0]
 8004720:	429a      	cmp	r2, r3
 8004722:	d803      	bhi.n	800472c <HAL_SPI_Transmit+0x20a>
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800472a:	d102      	bne.n	8004732 <HAL_SPI_Transmit+0x210>
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d109      	bne.n	8004746 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2200      	movs	r2, #0
 800473e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e02d      	b.n	80047a2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800474a:	b29b      	uxth	r3, r3
 800474c:	2b00      	cmp	r3, #0
 800474e:	d1c6      	bne.n	80046de <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004750:	69fa      	ldr	r2, [r7, #28]
 8004752:	6839      	ldr	r1, [r7, #0]
 8004754:	68f8      	ldr	r0, [r7, #12]
 8004756:	f000 f8b1 	bl	80048bc <SPI_EndRxTxTransaction>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d002      	beq.n	8004766 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2220      	movs	r2, #32
 8004764:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d10a      	bne.n	8004784 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800476e:	2300      	movs	r3, #0
 8004770:	617b      	str	r3, [r7, #20]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	617b      	str	r3, [r7, #20]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	617b      	str	r3, [r7, #20]
 8004782:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004798:	2b00      	cmp	r3, #0
 800479a:	d001      	beq.n	80047a0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e000      	b.n	80047a2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80047a0:	2300      	movs	r3, #0
  }
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3720      	adds	r7, #32
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
	...

080047ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b088      	sub	sp, #32
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	60f8      	str	r0, [r7, #12]
 80047b4:	60b9      	str	r1, [r7, #8]
 80047b6:	603b      	str	r3, [r7, #0]
 80047b8:	4613      	mov	r3, r2
 80047ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80047bc:	f7fe f824 	bl	8002808 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c4:	1a9b      	subs	r3, r3, r2
 80047c6:	683a      	ldr	r2, [r7, #0]
 80047c8:	4413      	add	r3, r2
 80047ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80047cc:	f7fe f81c 	bl	8002808 <HAL_GetTick>
 80047d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80047d2:	4b39      	ldr	r3, [pc, #228]	@ (80048b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	015b      	lsls	r3, r3, #5
 80047d8:	0d1b      	lsrs	r3, r3, #20
 80047da:	69fa      	ldr	r2, [r7, #28]
 80047dc:	fb02 f303 	mul.w	r3, r2, r3
 80047e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047e2:	e055      	b.n	8004890 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ea:	d051      	beq.n	8004890 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047ec:	f7fe f80c 	bl	8002808 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	69fa      	ldr	r2, [r7, #28]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d902      	bls.n	8004802 <SPI_WaitFlagStateUntilTimeout+0x56>
 80047fc:	69fb      	ldr	r3, [r7, #28]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d13d      	bne.n	800487e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	685a      	ldr	r2, [r3, #4]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004810:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800481a:	d111      	bne.n	8004840 <SPI_WaitFlagStateUntilTimeout+0x94>
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004824:	d004      	beq.n	8004830 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800482e:	d107      	bne.n	8004840 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800483e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004844:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004848:	d10f      	bne.n	800486a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004858:	601a      	str	r2, [r3, #0]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004868:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e018      	b.n	80048b0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d102      	bne.n	800488a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004884:	2300      	movs	r3, #0
 8004886:	61fb      	str	r3, [r7, #28]
 8004888:	e002      	b.n	8004890 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	3b01      	subs	r3, #1
 800488e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	689a      	ldr	r2, [r3, #8]
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	4013      	ands	r3, r2
 800489a:	68ba      	ldr	r2, [r7, #8]
 800489c:	429a      	cmp	r2, r3
 800489e:	bf0c      	ite	eq
 80048a0:	2301      	moveq	r3, #1
 80048a2:	2300      	movne	r3, #0
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	461a      	mov	r2, r3
 80048a8:	79fb      	ldrb	r3, [r7, #7]
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d19a      	bne.n	80047e4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80048ae:	2300      	movs	r3, #0
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3720      	adds	r7, #32
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	20000020 	.word	0x20000020

080048bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b088      	sub	sp, #32
 80048c0:	af02      	add	r7, sp, #8
 80048c2:	60f8      	str	r0, [r7, #12]
 80048c4:	60b9      	str	r1, [r7, #8]
 80048c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	9300      	str	r3, [sp, #0]
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	2201      	movs	r2, #1
 80048d0:	2102      	movs	r1, #2
 80048d2:	68f8      	ldr	r0, [r7, #12]
 80048d4:	f7ff ff6a 	bl	80047ac <SPI_WaitFlagStateUntilTimeout>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d007      	beq.n	80048ee <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048e2:	f043 0220 	orr.w	r2, r3, #32
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	e032      	b.n	8004954 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80048ee:	4b1b      	ldr	r3, [pc, #108]	@ (800495c <SPI_EndRxTxTransaction+0xa0>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a1b      	ldr	r2, [pc, #108]	@ (8004960 <SPI_EndRxTxTransaction+0xa4>)
 80048f4:	fba2 2303 	umull	r2, r3, r2, r3
 80048f8:	0d5b      	lsrs	r3, r3, #21
 80048fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80048fe:	fb02 f303 	mul.w	r3, r2, r3
 8004902:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800490c:	d112      	bne.n	8004934 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	9300      	str	r3, [sp, #0]
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	2200      	movs	r2, #0
 8004916:	2180      	movs	r1, #128	@ 0x80
 8004918:	68f8      	ldr	r0, [r7, #12]
 800491a:	f7ff ff47 	bl	80047ac <SPI_WaitFlagStateUntilTimeout>
 800491e:	4603      	mov	r3, r0
 8004920:	2b00      	cmp	r3, #0
 8004922:	d016      	beq.n	8004952 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004928:	f043 0220 	orr.w	r2, r3, #32
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004930:	2303      	movs	r3, #3
 8004932:	e00f      	b.n	8004954 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d00a      	beq.n	8004950 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	3b01      	subs	r3, #1
 800493e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800494a:	2b80      	cmp	r3, #128	@ 0x80
 800494c:	d0f2      	beq.n	8004934 <SPI_EndRxTxTransaction+0x78>
 800494e:	e000      	b.n	8004952 <SPI_EndRxTxTransaction+0x96>
        break;
 8004950:	bf00      	nop
  }

  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3718      	adds	r7, #24
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}
 800495c:	20000020 	.word	0x20000020
 8004960:	165e9f81 	.word	0x165e9f81

08004964 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d101      	bne.n	8004976 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e041      	b.n	80049fa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800497c:	b2db      	uxtb	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	d106      	bne.n	8004990 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f7fd fdd2 	bl	8002534 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2202      	movs	r2, #2
 8004994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	3304      	adds	r3, #4
 80049a0:	4619      	mov	r1, r3
 80049a2:	4610      	mov	r0, r2
 80049a4:	f000 fa04 	bl	8004db0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3708      	adds	r7, #8
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
	...

08004a04 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d109      	bne.n	8004a28 <HAL_TIM_PWM_Start+0x24>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	bf14      	ite	ne
 8004a20:	2301      	movne	r3, #1
 8004a22:	2300      	moveq	r3, #0
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	e022      	b.n	8004a6e <HAL_TIM_PWM_Start+0x6a>
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	2b04      	cmp	r3, #4
 8004a2c:	d109      	bne.n	8004a42 <HAL_TIM_PWM_Start+0x3e>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	bf14      	ite	ne
 8004a3a:	2301      	movne	r3, #1
 8004a3c:	2300      	moveq	r3, #0
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	e015      	b.n	8004a6e <HAL_TIM_PWM_Start+0x6a>
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	2b08      	cmp	r3, #8
 8004a46:	d109      	bne.n	8004a5c <HAL_TIM_PWM_Start+0x58>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	bf14      	ite	ne
 8004a54:	2301      	movne	r3, #1
 8004a56:	2300      	moveq	r3, #0
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	e008      	b.n	8004a6e <HAL_TIM_PWM_Start+0x6a>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	bf14      	ite	ne
 8004a68:	2301      	movne	r3, #1
 8004a6a:	2300      	moveq	r3, #0
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d001      	beq.n	8004a76 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e068      	b.n	8004b48 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d104      	bne.n	8004a86 <HAL_TIM_PWM_Start+0x82>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2202      	movs	r2, #2
 8004a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a84:	e013      	b.n	8004aae <HAL_TIM_PWM_Start+0xaa>
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	2b04      	cmp	r3, #4
 8004a8a:	d104      	bne.n	8004a96 <HAL_TIM_PWM_Start+0x92>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a94:	e00b      	b.n	8004aae <HAL_TIM_PWM_Start+0xaa>
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	2b08      	cmp	r3, #8
 8004a9a:	d104      	bne.n	8004aa6 <HAL_TIM_PWM_Start+0xa2>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2202      	movs	r2, #2
 8004aa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004aa4:	e003      	b.n	8004aae <HAL_TIM_PWM_Start+0xaa>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2202      	movs	r2, #2
 8004aaa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	6839      	ldr	r1, [r7, #0]
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f000 fb8c 	bl	80051d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a23      	ldr	r2, [pc, #140]	@ (8004b50 <HAL_TIM_PWM_Start+0x14c>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d107      	bne.n	8004ad6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ad4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a1d      	ldr	r2, [pc, #116]	@ (8004b50 <HAL_TIM_PWM_Start+0x14c>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d018      	beq.n	8004b12 <HAL_TIM_PWM_Start+0x10e>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ae8:	d013      	beq.n	8004b12 <HAL_TIM_PWM_Start+0x10e>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a19      	ldr	r2, [pc, #100]	@ (8004b54 <HAL_TIM_PWM_Start+0x150>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d00e      	beq.n	8004b12 <HAL_TIM_PWM_Start+0x10e>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a17      	ldr	r2, [pc, #92]	@ (8004b58 <HAL_TIM_PWM_Start+0x154>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d009      	beq.n	8004b12 <HAL_TIM_PWM_Start+0x10e>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a16      	ldr	r2, [pc, #88]	@ (8004b5c <HAL_TIM_PWM_Start+0x158>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d004      	beq.n	8004b12 <HAL_TIM_PWM_Start+0x10e>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a14      	ldr	r2, [pc, #80]	@ (8004b60 <HAL_TIM_PWM_Start+0x15c>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d111      	bne.n	8004b36 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	f003 0307 	and.w	r3, r3, #7
 8004b1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2b06      	cmp	r3, #6
 8004b22:	d010      	beq.n	8004b46 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f042 0201 	orr.w	r2, r2, #1
 8004b32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b34:	e007      	b.n	8004b46 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f042 0201 	orr.w	r2, r2, #1
 8004b44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b46:	2300      	movs	r3, #0
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	3710      	adds	r7, #16
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	40010000 	.word	0x40010000
 8004b54:	40000400 	.word	0x40000400
 8004b58:	40000800 	.word	0x40000800
 8004b5c:	40000c00 	.word	0x40000c00
 8004b60:	40014000 	.word	0x40014000

08004b64 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b082      	sub	sp, #8
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2200      	movs	r2, #0
 8004b74:	6839      	ldr	r1, [r7, #0]
 8004b76:	4618      	mov	r0, r3
 8004b78:	f000 fb2c 	bl	80051d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a29      	ldr	r2, [pc, #164]	@ (8004c28 <HAL_TIM_PWM_Stop+0xc4>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d117      	bne.n	8004bb6 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	6a1a      	ldr	r2, [r3, #32]
 8004b8c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004b90:	4013      	ands	r3, r2
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d10f      	bne.n	8004bb6 <HAL_TIM_PWM_Stop+0x52>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	6a1a      	ldr	r2, [r3, #32]
 8004b9c:	f240 4344 	movw	r3, #1092	@ 0x444
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d107      	bne.n	8004bb6 <HAL_TIM_PWM_Stop+0x52>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004bb4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	6a1a      	ldr	r2, [r3, #32]
 8004bbc:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10f      	bne.n	8004be6 <HAL_TIM_PWM_Stop+0x82>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	6a1a      	ldr	r2, [r3, #32]
 8004bcc:	f240 4344 	movw	r3, #1092	@ 0x444
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d107      	bne.n	8004be6 <HAL_TIM_PWM_Stop+0x82>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 0201 	bic.w	r2, r2, #1
 8004be4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d104      	bne.n	8004bf6 <HAL_TIM_PWM_Stop+0x92>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bf4:	e013      	b.n	8004c1e <HAL_TIM_PWM_Stop+0xba>
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	2b04      	cmp	r3, #4
 8004bfa:	d104      	bne.n	8004c06 <HAL_TIM_PWM_Stop+0xa2>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c04:	e00b      	b.n	8004c1e <HAL_TIM_PWM_Stop+0xba>
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	2b08      	cmp	r3, #8
 8004c0a:	d104      	bne.n	8004c16 <HAL_TIM_PWM_Stop+0xb2>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c14:	e003      	b.n	8004c1e <HAL_TIM_PWM_Stop+0xba>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8004c1e:	2300      	movs	r3, #0
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3708      	adds	r7, #8
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	40010000 	.word	0x40010000

08004c2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b086      	sub	sp, #24
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	60f8      	str	r0, [r7, #12]
 8004c34:	60b9      	str	r1, [r7, #8]
 8004c36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d101      	bne.n	8004c4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c46:	2302      	movs	r3, #2
 8004c48:	e0ae      	b.n	8004da8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b0c      	cmp	r3, #12
 8004c56:	f200 809f 	bhi.w	8004d98 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004c5a:	a201      	add	r2, pc, #4	@ (adr r2, 8004c60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c60:	08004c95 	.word	0x08004c95
 8004c64:	08004d99 	.word	0x08004d99
 8004c68:	08004d99 	.word	0x08004d99
 8004c6c:	08004d99 	.word	0x08004d99
 8004c70:	08004cd5 	.word	0x08004cd5
 8004c74:	08004d99 	.word	0x08004d99
 8004c78:	08004d99 	.word	0x08004d99
 8004c7c:	08004d99 	.word	0x08004d99
 8004c80:	08004d17 	.word	0x08004d17
 8004c84:	08004d99 	.word	0x08004d99
 8004c88:	08004d99 	.word	0x08004d99
 8004c8c:	08004d99 	.word	0x08004d99
 8004c90:	08004d57 	.word	0x08004d57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	68b9      	ldr	r1, [r7, #8]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f000 f90e 	bl	8004ebc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	699a      	ldr	r2, [r3, #24]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f042 0208 	orr.w	r2, r2, #8
 8004cae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	699a      	ldr	r2, [r3, #24]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f022 0204 	bic.w	r2, r2, #4
 8004cbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	6999      	ldr	r1, [r3, #24]
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	691a      	ldr	r2, [r3, #16]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	619a      	str	r2, [r3, #24]
      break;
 8004cd2:	e064      	b.n	8004d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68b9      	ldr	r1, [r7, #8]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 f954 	bl	8004f88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	699a      	ldr	r2, [r3, #24]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004cee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	699a      	ldr	r2, [r3, #24]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	6999      	ldr	r1, [r3, #24]
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	691b      	ldr	r3, [r3, #16]
 8004d0a:	021a      	lsls	r2, r3, #8
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	430a      	orrs	r2, r1
 8004d12:	619a      	str	r2, [r3, #24]
      break;
 8004d14:	e043      	b.n	8004d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	68b9      	ldr	r1, [r7, #8]
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f000 f99f 	bl	8005060 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	69da      	ldr	r2, [r3, #28]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f042 0208 	orr.w	r2, r2, #8
 8004d30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	69da      	ldr	r2, [r3, #28]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f022 0204 	bic.w	r2, r2, #4
 8004d40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	69d9      	ldr	r1, [r3, #28]
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	691a      	ldr	r2, [r3, #16]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	430a      	orrs	r2, r1
 8004d52:	61da      	str	r2, [r3, #28]
      break;
 8004d54:	e023      	b.n	8004d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	68b9      	ldr	r1, [r7, #8]
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f000 f9e9 	bl	8005134 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	69da      	ldr	r2, [r3, #28]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	69da      	ldr	r2, [r3, #28]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	69d9      	ldr	r1, [r3, #28]
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	021a      	lsls	r2, r3, #8
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	430a      	orrs	r2, r1
 8004d94:	61da      	str	r2, [r3, #28]
      break;
 8004d96:	e002      	b.n	8004d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	75fb      	strb	r3, [r7, #23]
      break;
 8004d9c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2200      	movs	r2, #0
 8004da2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004da6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3718      	adds	r7, #24
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b085      	sub	sp, #20
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a37      	ldr	r2, [pc, #220]	@ (8004ea0 <TIM_Base_SetConfig+0xf0>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d00f      	beq.n	8004de8 <TIM_Base_SetConfig+0x38>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dce:	d00b      	beq.n	8004de8 <TIM_Base_SetConfig+0x38>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a34      	ldr	r2, [pc, #208]	@ (8004ea4 <TIM_Base_SetConfig+0xf4>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d007      	beq.n	8004de8 <TIM_Base_SetConfig+0x38>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a33      	ldr	r2, [pc, #204]	@ (8004ea8 <TIM_Base_SetConfig+0xf8>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d003      	beq.n	8004de8 <TIM_Base_SetConfig+0x38>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a32      	ldr	r2, [pc, #200]	@ (8004eac <TIM_Base_SetConfig+0xfc>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d108      	bne.n	8004dfa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a28      	ldr	r2, [pc, #160]	@ (8004ea0 <TIM_Base_SetConfig+0xf0>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d01b      	beq.n	8004e3a <TIM_Base_SetConfig+0x8a>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e08:	d017      	beq.n	8004e3a <TIM_Base_SetConfig+0x8a>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a25      	ldr	r2, [pc, #148]	@ (8004ea4 <TIM_Base_SetConfig+0xf4>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d013      	beq.n	8004e3a <TIM_Base_SetConfig+0x8a>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a24      	ldr	r2, [pc, #144]	@ (8004ea8 <TIM_Base_SetConfig+0xf8>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d00f      	beq.n	8004e3a <TIM_Base_SetConfig+0x8a>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4a23      	ldr	r2, [pc, #140]	@ (8004eac <TIM_Base_SetConfig+0xfc>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d00b      	beq.n	8004e3a <TIM_Base_SetConfig+0x8a>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a22      	ldr	r2, [pc, #136]	@ (8004eb0 <TIM_Base_SetConfig+0x100>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d007      	beq.n	8004e3a <TIM_Base_SetConfig+0x8a>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a21      	ldr	r2, [pc, #132]	@ (8004eb4 <TIM_Base_SetConfig+0x104>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d003      	beq.n	8004e3a <TIM_Base_SetConfig+0x8a>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a20      	ldr	r2, [pc, #128]	@ (8004eb8 <TIM_Base_SetConfig+0x108>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d108      	bne.n	8004e4c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	695b      	ldr	r3, [r3, #20]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	689a      	ldr	r2, [r3, #8]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a0c      	ldr	r2, [pc, #48]	@ (8004ea0 <TIM_Base_SetConfig+0xf0>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d103      	bne.n	8004e7a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	691a      	ldr	r2, [r3, #16]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f043 0204 	orr.w	r2, r3, #4
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	601a      	str	r2, [r3, #0]
}
 8004e92:	bf00      	nop
 8004e94:	3714      	adds	r7, #20
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr
 8004e9e:	bf00      	nop
 8004ea0:	40010000 	.word	0x40010000
 8004ea4:	40000400 	.word	0x40000400
 8004ea8:	40000800 	.word	0x40000800
 8004eac:	40000c00 	.word	0x40000c00
 8004eb0:	40014000 	.word	0x40014000
 8004eb4:	40014400 	.word	0x40014400
 8004eb8:	40014800 	.word	0x40014800

08004ebc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b087      	sub	sp, #28
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6a1b      	ldr	r3, [r3, #32]
 8004eca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a1b      	ldr	r3, [r3, #32]
 8004ed0:	f023 0201 	bic.w	r2, r3, #1
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f023 0303 	bic.w	r3, r3, #3
 8004ef2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	68fa      	ldr	r2, [r7, #12]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	f023 0302 	bic.w	r3, r3, #2
 8004f04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	4a1c      	ldr	r2, [pc, #112]	@ (8004f84 <TIM_OC1_SetConfig+0xc8>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d10c      	bne.n	8004f32 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	f023 0308 	bic.w	r3, r3, #8
 8004f1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	697a      	ldr	r2, [r7, #20]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	f023 0304 	bic.w	r3, r3, #4
 8004f30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	4a13      	ldr	r2, [pc, #76]	@ (8004f84 <TIM_OC1_SetConfig+0xc8>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d111      	bne.n	8004f5e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	695b      	ldr	r3, [r3, #20]
 8004f4e:	693a      	ldr	r2, [r7, #16]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	699b      	ldr	r3, [r3, #24]
 8004f58:	693a      	ldr	r2, [r7, #16]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	693a      	ldr	r2, [r7, #16]
 8004f62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	68fa      	ldr	r2, [r7, #12]
 8004f68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	685a      	ldr	r2, [r3, #4]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	697a      	ldr	r2, [r7, #20]
 8004f76:	621a      	str	r2, [r3, #32]
}
 8004f78:	bf00      	nop
 8004f7a:	371c      	adds	r7, #28
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr
 8004f84:	40010000 	.word	0x40010000

08004f88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b087      	sub	sp, #28
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6a1b      	ldr	r3, [r3, #32]
 8004f9c:	f023 0210 	bic.w	r2, r3, #16
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004fb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	021b      	lsls	r3, r3, #8
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	f023 0320 	bic.w	r3, r3, #32
 8004fd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	011b      	lsls	r3, r3, #4
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	4a1e      	ldr	r2, [pc, #120]	@ (800505c <TIM_OC2_SetConfig+0xd4>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d10d      	bne.n	8005004 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	011b      	lsls	r3, r3, #4
 8004ff6:	697a      	ldr	r2, [r7, #20]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005002:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a15      	ldr	r2, [pc, #84]	@ (800505c <TIM_OC2_SetConfig+0xd4>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d113      	bne.n	8005034 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005012:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800501a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	695b      	ldr	r3, [r3, #20]
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	693a      	ldr	r2, [r7, #16]
 8005024:	4313      	orrs	r3, r2
 8005026:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	699b      	ldr	r3, [r3, #24]
 800502c:	009b      	lsls	r3, r3, #2
 800502e:	693a      	ldr	r2, [r7, #16]
 8005030:	4313      	orrs	r3, r2
 8005032:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	693a      	ldr	r2, [r7, #16]
 8005038:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	68fa      	ldr	r2, [r7, #12]
 800503e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	685a      	ldr	r2, [r3, #4]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	621a      	str	r2, [r3, #32]
}
 800504e:	bf00      	nop
 8005050:	371c      	adds	r7, #28
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	40010000 	.word	0x40010000

08005060 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005060:	b480      	push	{r7}
 8005062:	b087      	sub	sp, #28
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6a1b      	ldr	r3, [r3, #32]
 800506e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6a1b      	ldr	r3, [r3, #32]
 8005074:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	69db      	ldr	r3, [r3, #28]
 8005086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800508e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f023 0303 	bic.w	r3, r3, #3
 8005096:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	4313      	orrs	r3, r2
 80050a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80050a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	021b      	lsls	r3, r3, #8
 80050b0:	697a      	ldr	r2, [r7, #20]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a1d      	ldr	r2, [pc, #116]	@ (8005130 <TIM_OC3_SetConfig+0xd0>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d10d      	bne.n	80050da <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	021b      	lsls	r3, r3, #8
 80050cc:	697a      	ldr	r2, [r7, #20]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a14      	ldr	r2, [pc, #80]	@ (8005130 <TIM_OC3_SetConfig+0xd0>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d113      	bne.n	800510a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80050e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80050f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	011b      	lsls	r3, r3, #4
 80050f8:	693a      	ldr	r2, [r7, #16]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	699b      	ldr	r3, [r3, #24]
 8005102:	011b      	lsls	r3, r3, #4
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	4313      	orrs	r3, r2
 8005108:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	693a      	ldr	r2, [r7, #16]
 800510e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	68fa      	ldr	r2, [r7, #12]
 8005114:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	685a      	ldr	r2, [r3, #4]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	697a      	ldr	r2, [r7, #20]
 8005122:	621a      	str	r2, [r3, #32]
}
 8005124:	bf00      	nop
 8005126:	371c      	adds	r7, #28
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr
 8005130:	40010000 	.word	0x40010000

08005134 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005134:	b480      	push	{r7}
 8005136:	b087      	sub	sp, #28
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a1b      	ldr	r3, [r3, #32]
 8005142:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a1b      	ldr	r3, [r3, #32]
 8005148:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	69db      	ldr	r3, [r3, #28]
 800515a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005162:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800516a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	021b      	lsls	r3, r3, #8
 8005172:	68fa      	ldr	r2, [r7, #12]
 8005174:	4313      	orrs	r3, r2
 8005176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800517e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	031b      	lsls	r3, r3, #12
 8005186:	693a      	ldr	r2, [r7, #16]
 8005188:	4313      	orrs	r3, r2
 800518a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	4a10      	ldr	r2, [pc, #64]	@ (80051d0 <TIM_OC4_SetConfig+0x9c>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d109      	bne.n	80051a8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800519a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	019b      	lsls	r3, r3, #6
 80051a2:	697a      	ldr	r2, [r7, #20]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	697a      	ldr	r2, [r7, #20]
 80051ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	685a      	ldr	r2, [r3, #4]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	693a      	ldr	r2, [r7, #16]
 80051c0:	621a      	str	r2, [r3, #32]
}
 80051c2:	bf00      	nop
 80051c4:	371c      	adds	r7, #28
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
 80051ce:	bf00      	nop
 80051d0:	40010000 	.word	0x40010000

080051d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b087      	sub	sp, #28
 80051d8:	af00      	add	r7, sp, #0
 80051da:	60f8      	str	r0, [r7, #12]
 80051dc:	60b9      	str	r1, [r7, #8]
 80051de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	f003 031f 	and.w	r3, r3, #31
 80051e6:	2201      	movs	r2, #1
 80051e8:	fa02 f303 	lsl.w	r3, r2, r3
 80051ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	6a1a      	ldr	r2, [r3, #32]
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	43db      	mvns	r3, r3
 80051f6:	401a      	ands	r2, r3
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6a1a      	ldr	r2, [r3, #32]
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	f003 031f 	and.w	r3, r3, #31
 8005206:	6879      	ldr	r1, [r7, #4]
 8005208:	fa01 f303 	lsl.w	r3, r1, r3
 800520c:	431a      	orrs	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	621a      	str	r2, [r3, #32]
}
 8005212:	bf00      	nop
 8005214:	371c      	adds	r7, #28
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
	...

08005220 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005220:	b480      	push	{r7}
 8005222:	b085      	sub	sp, #20
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005230:	2b01      	cmp	r3, #1
 8005232:	d101      	bne.n	8005238 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005234:	2302      	movs	r3, #2
 8005236:	e050      	b.n	80052da <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2202      	movs	r2, #2
 8005244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800525e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68fa      	ldr	r2, [r7, #12]
 8005266:	4313      	orrs	r3, r2
 8005268:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a1c      	ldr	r2, [pc, #112]	@ (80052e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d018      	beq.n	80052ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005284:	d013      	beq.n	80052ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a18      	ldr	r2, [pc, #96]	@ (80052ec <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d00e      	beq.n	80052ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a16      	ldr	r2, [pc, #88]	@ (80052f0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d009      	beq.n	80052ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a15      	ldr	r2, [pc, #84]	@ (80052f4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d004      	beq.n	80052ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a13      	ldr	r2, [pc, #76]	@ (80052f8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d10c      	bne.n	80052c8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	68ba      	ldr	r2, [r7, #8]
 80052bc:	4313      	orrs	r3, r2
 80052be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68ba      	ldr	r2, [r7, #8]
 80052c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2200      	movs	r2, #0
 80052d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3714      	adds	r7, #20
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop
 80052e8:	40010000 	.word	0x40010000
 80052ec:	40000400 	.word	0x40000400
 80052f0:	40000800 	.word	0x40000800
 80052f4:	40000c00 	.word	0x40000c00
 80052f8:	40014000 	.word	0x40014000

080052fc <siprintf>:
 80052fc:	b40e      	push	{r1, r2, r3}
 80052fe:	b510      	push	{r4, lr}
 8005300:	b09d      	sub	sp, #116	@ 0x74
 8005302:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005304:	9002      	str	r0, [sp, #8]
 8005306:	9006      	str	r0, [sp, #24]
 8005308:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800530c:	480a      	ldr	r0, [pc, #40]	@ (8005338 <siprintf+0x3c>)
 800530e:	9107      	str	r1, [sp, #28]
 8005310:	9104      	str	r1, [sp, #16]
 8005312:	490a      	ldr	r1, [pc, #40]	@ (800533c <siprintf+0x40>)
 8005314:	f853 2b04 	ldr.w	r2, [r3], #4
 8005318:	9105      	str	r1, [sp, #20]
 800531a:	2400      	movs	r4, #0
 800531c:	a902      	add	r1, sp, #8
 800531e:	6800      	ldr	r0, [r0, #0]
 8005320:	9301      	str	r3, [sp, #4]
 8005322:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005324:	f000 f994 	bl	8005650 <_svfiprintf_r>
 8005328:	9b02      	ldr	r3, [sp, #8]
 800532a:	701c      	strb	r4, [r3, #0]
 800532c:	b01d      	add	sp, #116	@ 0x74
 800532e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005332:	b003      	add	sp, #12
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	2000002c 	.word	0x2000002c
 800533c:	ffff0208 	.word	0xffff0208

08005340 <memset>:
 8005340:	4402      	add	r2, r0
 8005342:	4603      	mov	r3, r0
 8005344:	4293      	cmp	r3, r2
 8005346:	d100      	bne.n	800534a <memset+0xa>
 8005348:	4770      	bx	lr
 800534a:	f803 1b01 	strb.w	r1, [r3], #1
 800534e:	e7f9      	b.n	8005344 <memset+0x4>

08005350 <__errno>:
 8005350:	4b01      	ldr	r3, [pc, #4]	@ (8005358 <__errno+0x8>)
 8005352:	6818      	ldr	r0, [r3, #0]
 8005354:	4770      	bx	lr
 8005356:	bf00      	nop
 8005358:	2000002c 	.word	0x2000002c

0800535c <__libc_init_array>:
 800535c:	b570      	push	{r4, r5, r6, lr}
 800535e:	4d0d      	ldr	r5, [pc, #52]	@ (8005394 <__libc_init_array+0x38>)
 8005360:	4c0d      	ldr	r4, [pc, #52]	@ (8005398 <__libc_init_array+0x3c>)
 8005362:	1b64      	subs	r4, r4, r5
 8005364:	10a4      	asrs	r4, r4, #2
 8005366:	2600      	movs	r6, #0
 8005368:	42a6      	cmp	r6, r4
 800536a:	d109      	bne.n	8005380 <__libc_init_array+0x24>
 800536c:	4d0b      	ldr	r5, [pc, #44]	@ (800539c <__libc_init_array+0x40>)
 800536e:	4c0c      	ldr	r4, [pc, #48]	@ (80053a0 <__libc_init_array+0x44>)
 8005370:	f000 fc64 	bl	8005c3c <_init>
 8005374:	1b64      	subs	r4, r4, r5
 8005376:	10a4      	asrs	r4, r4, #2
 8005378:	2600      	movs	r6, #0
 800537a:	42a6      	cmp	r6, r4
 800537c:	d105      	bne.n	800538a <__libc_init_array+0x2e>
 800537e:	bd70      	pop	{r4, r5, r6, pc}
 8005380:	f855 3b04 	ldr.w	r3, [r5], #4
 8005384:	4798      	blx	r3
 8005386:	3601      	adds	r6, #1
 8005388:	e7ee      	b.n	8005368 <__libc_init_array+0xc>
 800538a:	f855 3b04 	ldr.w	r3, [r5], #4
 800538e:	4798      	blx	r3
 8005390:	3601      	adds	r6, #1
 8005392:	e7f2      	b.n	800537a <__libc_init_array+0x1e>
 8005394:	08007170 	.word	0x08007170
 8005398:	08007170 	.word	0x08007170
 800539c:	08007170 	.word	0x08007170
 80053a0:	08007174 	.word	0x08007174

080053a4 <__retarget_lock_acquire_recursive>:
 80053a4:	4770      	bx	lr

080053a6 <__retarget_lock_release_recursive>:
 80053a6:	4770      	bx	lr

080053a8 <_free_r>:
 80053a8:	b538      	push	{r3, r4, r5, lr}
 80053aa:	4605      	mov	r5, r0
 80053ac:	2900      	cmp	r1, #0
 80053ae:	d041      	beq.n	8005434 <_free_r+0x8c>
 80053b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053b4:	1f0c      	subs	r4, r1, #4
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	bfb8      	it	lt
 80053ba:	18e4      	addlt	r4, r4, r3
 80053bc:	f000 f8e0 	bl	8005580 <__malloc_lock>
 80053c0:	4a1d      	ldr	r2, [pc, #116]	@ (8005438 <_free_r+0x90>)
 80053c2:	6813      	ldr	r3, [r2, #0]
 80053c4:	b933      	cbnz	r3, 80053d4 <_free_r+0x2c>
 80053c6:	6063      	str	r3, [r4, #4]
 80053c8:	6014      	str	r4, [r2, #0]
 80053ca:	4628      	mov	r0, r5
 80053cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053d0:	f000 b8dc 	b.w	800558c <__malloc_unlock>
 80053d4:	42a3      	cmp	r3, r4
 80053d6:	d908      	bls.n	80053ea <_free_r+0x42>
 80053d8:	6820      	ldr	r0, [r4, #0]
 80053da:	1821      	adds	r1, r4, r0
 80053dc:	428b      	cmp	r3, r1
 80053de:	bf01      	itttt	eq
 80053e0:	6819      	ldreq	r1, [r3, #0]
 80053e2:	685b      	ldreq	r3, [r3, #4]
 80053e4:	1809      	addeq	r1, r1, r0
 80053e6:	6021      	streq	r1, [r4, #0]
 80053e8:	e7ed      	b.n	80053c6 <_free_r+0x1e>
 80053ea:	461a      	mov	r2, r3
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	b10b      	cbz	r3, 80053f4 <_free_r+0x4c>
 80053f0:	42a3      	cmp	r3, r4
 80053f2:	d9fa      	bls.n	80053ea <_free_r+0x42>
 80053f4:	6811      	ldr	r1, [r2, #0]
 80053f6:	1850      	adds	r0, r2, r1
 80053f8:	42a0      	cmp	r0, r4
 80053fa:	d10b      	bne.n	8005414 <_free_r+0x6c>
 80053fc:	6820      	ldr	r0, [r4, #0]
 80053fe:	4401      	add	r1, r0
 8005400:	1850      	adds	r0, r2, r1
 8005402:	4283      	cmp	r3, r0
 8005404:	6011      	str	r1, [r2, #0]
 8005406:	d1e0      	bne.n	80053ca <_free_r+0x22>
 8005408:	6818      	ldr	r0, [r3, #0]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	6053      	str	r3, [r2, #4]
 800540e:	4408      	add	r0, r1
 8005410:	6010      	str	r0, [r2, #0]
 8005412:	e7da      	b.n	80053ca <_free_r+0x22>
 8005414:	d902      	bls.n	800541c <_free_r+0x74>
 8005416:	230c      	movs	r3, #12
 8005418:	602b      	str	r3, [r5, #0]
 800541a:	e7d6      	b.n	80053ca <_free_r+0x22>
 800541c:	6820      	ldr	r0, [r4, #0]
 800541e:	1821      	adds	r1, r4, r0
 8005420:	428b      	cmp	r3, r1
 8005422:	bf04      	itt	eq
 8005424:	6819      	ldreq	r1, [r3, #0]
 8005426:	685b      	ldreq	r3, [r3, #4]
 8005428:	6063      	str	r3, [r4, #4]
 800542a:	bf04      	itt	eq
 800542c:	1809      	addeq	r1, r1, r0
 800542e:	6021      	streq	r1, [r4, #0]
 8005430:	6054      	str	r4, [r2, #4]
 8005432:	e7ca      	b.n	80053ca <_free_r+0x22>
 8005434:	bd38      	pop	{r3, r4, r5, pc}
 8005436:	bf00      	nop
 8005438:	200006ac 	.word	0x200006ac

0800543c <sbrk_aligned>:
 800543c:	b570      	push	{r4, r5, r6, lr}
 800543e:	4e0f      	ldr	r6, [pc, #60]	@ (800547c <sbrk_aligned+0x40>)
 8005440:	460c      	mov	r4, r1
 8005442:	6831      	ldr	r1, [r6, #0]
 8005444:	4605      	mov	r5, r0
 8005446:	b911      	cbnz	r1, 800544e <sbrk_aligned+0x12>
 8005448:	f000 fba4 	bl	8005b94 <_sbrk_r>
 800544c:	6030      	str	r0, [r6, #0]
 800544e:	4621      	mov	r1, r4
 8005450:	4628      	mov	r0, r5
 8005452:	f000 fb9f 	bl	8005b94 <_sbrk_r>
 8005456:	1c43      	adds	r3, r0, #1
 8005458:	d103      	bne.n	8005462 <sbrk_aligned+0x26>
 800545a:	f04f 34ff 	mov.w	r4, #4294967295
 800545e:	4620      	mov	r0, r4
 8005460:	bd70      	pop	{r4, r5, r6, pc}
 8005462:	1cc4      	adds	r4, r0, #3
 8005464:	f024 0403 	bic.w	r4, r4, #3
 8005468:	42a0      	cmp	r0, r4
 800546a:	d0f8      	beq.n	800545e <sbrk_aligned+0x22>
 800546c:	1a21      	subs	r1, r4, r0
 800546e:	4628      	mov	r0, r5
 8005470:	f000 fb90 	bl	8005b94 <_sbrk_r>
 8005474:	3001      	adds	r0, #1
 8005476:	d1f2      	bne.n	800545e <sbrk_aligned+0x22>
 8005478:	e7ef      	b.n	800545a <sbrk_aligned+0x1e>
 800547a:	bf00      	nop
 800547c:	200006a8 	.word	0x200006a8

08005480 <_malloc_r>:
 8005480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005484:	1ccd      	adds	r5, r1, #3
 8005486:	f025 0503 	bic.w	r5, r5, #3
 800548a:	3508      	adds	r5, #8
 800548c:	2d0c      	cmp	r5, #12
 800548e:	bf38      	it	cc
 8005490:	250c      	movcc	r5, #12
 8005492:	2d00      	cmp	r5, #0
 8005494:	4606      	mov	r6, r0
 8005496:	db01      	blt.n	800549c <_malloc_r+0x1c>
 8005498:	42a9      	cmp	r1, r5
 800549a:	d904      	bls.n	80054a6 <_malloc_r+0x26>
 800549c:	230c      	movs	r3, #12
 800549e:	6033      	str	r3, [r6, #0]
 80054a0:	2000      	movs	r0, #0
 80054a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800557c <_malloc_r+0xfc>
 80054aa:	f000 f869 	bl	8005580 <__malloc_lock>
 80054ae:	f8d8 3000 	ldr.w	r3, [r8]
 80054b2:	461c      	mov	r4, r3
 80054b4:	bb44      	cbnz	r4, 8005508 <_malloc_r+0x88>
 80054b6:	4629      	mov	r1, r5
 80054b8:	4630      	mov	r0, r6
 80054ba:	f7ff ffbf 	bl	800543c <sbrk_aligned>
 80054be:	1c43      	adds	r3, r0, #1
 80054c0:	4604      	mov	r4, r0
 80054c2:	d158      	bne.n	8005576 <_malloc_r+0xf6>
 80054c4:	f8d8 4000 	ldr.w	r4, [r8]
 80054c8:	4627      	mov	r7, r4
 80054ca:	2f00      	cmp	r7, #0
 80054cc:	d143      	bne.n	8005556 <_malloc_r+0xd6>
 80054ce:	2c00      	cmp	r4, #0
 80054d0:	d04b      	beq.n	800556a <_malloc_r+0xea>
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	4639      	mov	r1, r7
 80054d6:	4630      	mov	r0, r6
 80054d8:	eb04 0903 	add.w	r9, r4, r3
 80054dc:	f000 fb5a 	bl	8005b94 <_sbrk_r>
 80054e0:	4581      	cmp	r9, r0
 80054e2:	d142      	bne.n	800556a <_malloc_r+0xea>
 80054e4:	6821      	ldr	r1, [r4, #0]
 80054e6:	1a6d      	subs	r5, r5, r1
 80054e8:	4629      	mov	r1, r5
 80054ea:	4630      	mov	r0, r6
 80054ec:	f7ff ffa6 	bl	800543c <sbrk_aligned>
 80054f0:	3001      	adds	r0, #1
 80054f2:	d03a      	beq.n	800556a <_malloc_r+0xea>
 80054f4:	6823      	ldr	r3, [r4, #0]
 80054f6:	442b      	add	r3, r5
 80054f8:	6023      	str	r3, [r4, #0]
 80054fa:	f8d8 3000 	ldr.w	r3, [r8]
 80054fe:	685a      	ldr	r2, [r3, #4]
 8005500:	bb62      	cbnz	r2, 800555c <_malloc_r+0xdc>
 8005502:	f8c8 7000 	str.w	r7, [r8]
 8005506:	e00f      	b.n	8005528 <_malloc_r+0xa8>
 8005508:	6822      	ldr	r2, [r4, #0]
 800550a:	1b52      	subs	r2, r2, r5
 800550c:	d420      	bmi.n	8005550 <_malloc_r+0xd0>
 800550e:	2a0b      	cmp	r2, #11
 8005510:	d917      	bls.n	8005542 <_malloc_r+0xc2>
 8005512:	1961      	adds	r1, r4, r5
 8005514:	42a3      	cmp	r3, r4
 8005516:	6025      	str	r5, [r4, #0]
 8005518:	bf18      	it	ne
 800551a:	6059      	strne	r1, [r3, #4]
 800551c:	6863      	ldr	r3, [r4, #4]
 800551e:	bf08      	it	eq
 8005520:	f8c8 1000 	streq.w	r1, [r8]
 8005524:	5162      	str	r2, [r4, r5]
 8005526:	604b      	str	r3, [r1, #4]
 8005528:	4630      	mov	r0, r6
 800552a:	f000 f82f 	bl	800558c <__malloc_unlock>
 800552e:	f104 000b 	add.w	r0, r4, #11
 8005532:	1d23      	adds	r3, r4, #4
 8005534:	f020 0007 	bic.w	r0, r0, #7
 8005538:	1ac2      	subs	r2, r0, r3
 800553a:	bf1c      	itt	ne
 800553c:	1a1b      	subne	r3, r3, r0
 800553e:	50a3      	strne	r3, [r4, r2]
 8005540:	e7af      	b.n	80054a2 <_malloc_r+0x22>
 8005542:	6862      	ldr	r2, [r4, #4]
 8005544:	42a3      	cmp	r3, r4
 8005546:	bf0c      	ite	eq
 8005548:	f8c8 2000 	streq.w	r2, [r8]
 800554c:	605a      	strne	r2, [r3, #4]
 800554e:	e7eb      	b.n	8005528 <_malloc_r+0xa8>
 8005550:	4623      	mov	r3, r4
 8005552:	6864      	ldr	r4, [r4, #4]
 8005554:	e7ae      	b.n	80054b4 <_malloc_r+0x34>
 8005556:	463c      	mov	r4, r7
 8005558:	687f      	ldr	r7, [r7, #4]
 800555a:	e7b6      	b.n	80054ca <_malloc_r+0x4a>
 800555c:	461a      	mov	r2, r3
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	42a3      	cmp	r3, r4
 8005562:	d1fb      	bne.n	800555c <_malloc_r+0xdc>
 8005564:	2300      	movs	r3, #0
 8005566:	6053      	str	r3, [r2, #4]
 8005568:	e7de      	b.n	8005528 <_malloc_r+0xa8>
 800556a:	230c      	movs	r3, #12
 800556c:	6033      	str	r3, [r6, #0]
 800556e:	4630      	mov	r0, r6
 8005570:	f000 f80c 	bl	800558c <__malloc_unlock>
 8005574:	e794      	b.n	80054a0 <_malloc_r+0x20>
 8005576:	6005      	str	r5, [r0, #0]
 8005578:	e7d6      	b.n	8005528 <_malloc_r+0xa8>
 800557a:	bf00      	nop
 800557c:	200006ac 	.word	0x200006ac

08005580 <__malloc_lock>:
 8005580:	4801      	ldr	r0, [pc, #4]	@ (8005588 <__malloc_lock+0x8>)
 8005582:	f7ff bf0f 	b.w	80053a4 <__retarget_lock_acquire_recursive>
 8005586:	bf00      	nop
 8005588:	200006a4 	.word	0x200006a4

0800558c <__malloc_unlock>:
 800558c:	4801      	ldr	r0, [pc, #4]	@ (8005594 <__malloc_unlock+0x8>)
 800558e:	f7ff bf0a 	b.w	80053a6 <__retarget_lock_release_recursive>
 8005592:	bf00      	nop
 8005594:	200006a4 	.word	0x200006a4

08005598 <__ssputs_r>:
 8005598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800559c:	688e      	ldr	r6, [r1, #8]
 800559e:	461f      	mov	r7, r3
 80055a0:	42be      	cmp	r6, r7
 80055a2:	680b      	ldr	r3, [r1, #0]
 80055a4:	4682      	mov	sl, r0
 80055a6:	460c      	mov	r4, r1
 80055a8:	4690      	mov	r8, r2
 80055aa:	d82d      	bhi.n	8005608 <__ssputs_r+0x70>
 80055ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80055b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80055b4:	d026      	beq.n	8005604 <__ssputs_r+0x6c>
 80055b6:	6965      	ldr	r5, [r4, #20]
 80055b8:	6909      	ldr	r1, [r1, #16]
 80055ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80055be:	eba3 0901 	sub.w	r9, r3, r1
 80055c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80055c6:	1c7b      	adds	r3, r7, #1
 80055c8:	444b      	add	r3, r9
 80055ca:	106d      	asrs	r5, r5, #1
 80055cc:	429d      	cmp	r5, r3
 80055ce:	bf38      	it	cc
 80055d0:	461d      	movcc	r5, r3
 80055d2:	0553      	lsls	r3, r2, #21
 80055d4:	d527      	bpl.n	8005626 <__ssputs_r+0x8e>
 80055d6:	4629      	mov	r1, r5
 80055d8:	f7ff ff52 	bl	8005480 <_malloc_r>
 80055dc:	4606      	mov	r6, r0
 80055de:	b360      	cbz	r0, 800563a <__ssputs_r+0xa2>
 80055e0:	6921      	ldr	r1, [r4, #16]
 80055e2:	464a      	mov	r2, r9
 80055e4:	f000 fae6 	bl	8005bb4 <memcpy>
 80055e8:	89a3      	ldrh	r3, [r4, #12]
 80055ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80055ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055f2:	81a3      	strh	r3, [r4, #12]
 80055f4:	6126      	str	r6, [r4, #16]
 80055f6:	6165      	str	r5, [r4, #20]
 80055f8:	444e      	add	r6, r9
 80055fa:	eba5 0509 	sub.w	r5, r5, r9
 80055fe:	6026      	str	r6, [r4, #0]
 8005600:	60a5      	str	r5, [r4, #8]
 8005602:	463e      	mov	r6, r7
 8005604:	42be      	cmp	r6, r7
 8005606:	d900      	bls.n	800560a <__ssputs_r+0x72>
 8005608:	463e      	mov	r6, r7
 800560a:	6820      	ldr	r0, [r4, #0]
 800560c:	4632      	mov	r2, r6
 800560e:	4641      	mov	r1, r8
 8005610:	f000 faa6 	bl	8005b60 <memmove>
 8005614:	68a3      	ldr	r3, [r4, #8]
 8005616:	1b9b      	subs	r3, r3, r6
 8005618:	60a3      	str	r3, [r4, #8]
 800561a:	6823      	ldr	r3, [r4, #0]
 800561c:	4433      	add	r3, r6
 800561e:	6023      	str	r3, [r4, #0]
 8005620:	2000      	movs	r0, #0
 8005622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005626:	462a      	mov	r2, r5
 8005628:	f000 fad2 	bl	8005bd0 <_realloc_r>
 800562c:	4606      	mov	r6, r0
 800562e:	2800      	cmp	r0, #0
 8005630:	d1e0      	bne.n	80055f4 <__ssputs_r+0x5c>
 8005632:	6921      	ldr	r1, [r4, #16]
 8005634:	4650      	mov	r0, sl
 8005636:	f7ff feb7 	bl	80053a8 <_free_r>
 800563a:	230c      	movs	r3, #12
 800563c:	f8ca 3000 	str.w	r3, [sl]
 8005640:	89a3      	ldrh	r3, [r4, #12]
 8005642:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005646:	81a3      	strh	r3, [r4, #12]
 8005648:	f04f 30ff 	mov.w	r0, #4294967295
 800564c:	e7e9      	b.n	8005622 <__ssputs_r+0x8a>
	...

08005650 <_svfiprintf_r>:
 8005650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005654:	4698      	mov	r8, r3
 8005656:	898b      	ldrh	r3, [r1, #12]
 8005658:	061b      	lsls	r3, r3, #24
 800565a:	b09d      	sub	sp, #116	@ 0x74
 800565c:	4607      	mov	r7, r0
 800565e:	460d      	mov	r5, r1
 8005660:	4614      	mov	r4, r2
 8005662:	d510      	bpl.n	8005686 <_svfiprintf_r+0x36>
 8005664:	690b      	ldr	r3, [r1, #16]
 8005666:	b973      	cbnz	r3, 8005686 <_svfiprintf_r+0x36>
 8005668:	2140      	movs	r1, #64	@ 0x40
 800566a:	f7ff ff09 	bl	8005480 <_malloc_r>
 800566e:	6028      	str	r0, [r5, #0]
 8005670:	6128      	str	r0, [r5, #16]
 8005672:	b930      	cbnz	r0, 8005682 <_svfiprintf_r+0x32>
 8005674:	230c      	movs	r3, #12
 8005676:	603b      	str	r3, [r7, #0]
 8005678:	f04f 30ff 	mov.w	r0, #4294967295
 800567c:	b01d      	add	sp, #116	@ 0x74
 800567e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005682:	2340      	movs	r3, #64	@ 0x40
 8005684:	616b      	str	r3, [r5, #20]
 8005686:	2300      	movs	r3, #0
 8005688:	9309      	str	r3, [sp, #36]	@ 0x24
 800568a:	2320      	movs	r3, #32
 800568c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005690:	f8cd 800c 	str.w	r8, [sp, #12]
 8005694:	2330      	movs	r3, #48	@ 0x30
 8005696:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005834 <_svfiprintf_r+0x1e4>
 800569a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800569e:	f04f 0901 	mov.w	r9, #1
 80056a2:	4623      	mov	r3, r4
 80056a4:	469a      	mov	sl, r3
 80056a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056aa:	b10a      	cbz	r2, 80056b0 <_svfiprintf_r+0x60>
 80056ac:	2a25      	cmp	r2, #37	@ 0x25
 80056ae:	d1f9      	bne.n	80056a4 <_svfiprintf_r+0x54>
 80056b0:	ebba 0b04 	subs.w	fp, sl, r4
 80056b4:	d00b      	beq.n	80056ce <_svfiprintf_r+0x7e>
 80056b6:	465b      	mov	r3, fp
 80056b8:	4622      	mov	r2, r4
 80056ba:	4629      	mov	r1, r5
 80056bc:	4638      	mov	r0, r7
 80056be:	f7ff ff6b 	bl	8005598 <__ssputs_r>
 80056c2:	3001      	adds	r0, #1
 80056c4:	f000 80a7 	beq.w	8005816 <_svfiprintf_r+0x1c6>
 80056c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056ca:	445a      	add	r2, fp
 80056cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80056ce:	f89a 3000 	ldrb.w	r3, [sl]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	f000 809f 	beq.w	8005816 <_svfiprintf_r+0x1c6>
 80056d8:	2300      	movs	r3, #0
 80056da:	f04f 32ff 	mov.w	r2, #4294967295
 80056de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80056e2:	f10a 0a01 	add.w	sl, sl, #1
 80056e6:	9304      	str	r3, [sp, #16]
 80056e8:	9307      	str	r3, [sp, #28]
 80056ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80056ee:	931a      	str	r3, [sp, #104]	@ 0x68
 80056f0:	4654      	mov	r4, sl
 80056f2:	2205      	movs	r2, #5
 80056f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056f8:	484e      	ldr	r0, [pc, #312]	@ (8005834 <_svfiprintf_r+0x1e4>)
 80056fa:	f7fa fd71 	bl	80001e0 <memchr>
 80056fe:	9a04      	ldr	r2, [sp, #16]
 8005700:	b9d8      	cbnz	r0, 800573a <_svfiprintf_r+0xea>
 8005702:	06d0      	lsls	r0, r2, #27
 8005704:	bf44      	itt	mi
 8005706:	2320      	movmi	r3, #32
 8005708:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800570c:	0711      	lsls	r1, r2, #28
 800570e:	bf44      	itt	mi
 8005710:	232b      	movmi	r3, #43	@ 0x2b
 8005712:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005716:	f89a 3000 	ldrb.w	r3, [sl]
 800571a:	2b2a      	cmp	r3, #42	@ 0x2a
 800571c:	d015      	beq.n	800574a <_svfiprintf_r+0xfa>
 800571e:	9a07      	ldr	r2, [sp, #28]
 8005720:	4654      	mov	r4, sl
 8005722:	2000      	movs	r0, #0
 8005724:	f04f 0c0a 	mov.w	ip, #10
 8005728:	4621      	mov	r1, r4
 800572a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800572e:	3b30      	subs	r3, #48	@ 0x30
 8005730:	2b09      	cmp	r3, #9
 8005732:	d94b      	bls.n	80057cc <_svfiprintf_r+0x17c>
 8005734:	b1b0      	cbz	r0, 8005764 <_svfiprintf_r+0x114>
 8005736:	9207      	str	r2, [sp, #28]
 8005738:	e014      	b.n	8005764 <_svfiprintf_r+0x114>
 800573a:	eba0 0308 	sub.w	r3, r0, r8
 800573e:	fa09 f303 	lsl.w	r3, r9, r3
 8005742:	4313      	orrs	r3, r2
 8005744:	9304      	str	r3, [sp, #16]
 8005746:	46a2      	mov	sl, r4
 8005748:	e7d2      	b.n	80056f0 <_svfiprintf_r+0xa0>
 800574a:	9b03      	ldr	r3, [sp, #12]
 800574c:	1d19      	adds	r1, r3, #4
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	9103      	str	r1, [sp, #12]
 8005752:	2b00      	cmp	r3, #0
 8005754:	bfbb      	ittet	lt
 8005756:	425b      	neglt	r3, r3
 8005758:	f042 0202 	orrlt.w	r2, r2, #2
 800575c:	9307      	strge	r3, [sp, #28]
 800575e:	9307      	strlt	r3, [sp, #28]
 8005760:	bfb8      	it	lt
 8005762:	9204      	strlt	r2, [sp, #16]
 8005764:	7823      	ldrb	r3, [r4, #0]
 8005766:	2b2e      	cmp	r3, #46	@ 0x2e
 8005768:	d10a      	bne.n	8005780 <_svfiprintf_r+0x130>
 800576a:	7863      	ldrb	r3, [r4, #1]
 800576c:	2b2a      	cmp	r3, #42	@ 0x2a
 800576e:	d132      	bne.n	80057d6 <_svfiprintf_r+0x186>
 8005770:	9b03      	ldr	r3, [sp, #12]
 8005772:	1d1a      	adds	r2, r3, #4
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	9203      	str	r2, [sp, #12]
 8005778:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800577c:	3402      	adds	r4, #2
 800577e:	9305      	str	r3, [sp, #20]
 8005780:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005844 <_svfiprintf_r+0x1f4>
 8005784:	7821      	ldrb	r1, [r4, #0]
 8005786:	2203      	movs	r2, #3
 8005788:	4650      	mov	r0, sl
 800578a:	f7fa fd29 	bl	80001e0 <memchr>
 800578e:	b138      	cbz	r0, 80057a0 <_svfiprintf_r+0x150>
 8005790:	9b04      	ldr	r3, [sp, #16]
 8005792:	eba0 000a 	sub.w	r0, r0, sl
 8005796:	2240      	movs	r2, #64	@ 0x40
 8005798:	4082      	lsls	r2, r0
 800579a:	4313      	orrs	r3, r2
 800579c:	3401      	adds	r4, #1
 800579e:	9304      	str	r3, [sp, #16]
 80057a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057a4:	4824      	ldr	r0, [pc, #144]	@ (8005838 <_svfiprintf_r+0x1e8>)
 80057a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80057aa:	2206      	movs	r2, #6
 80057ac:	f7fa fd18 	bl	80001e0 <memchr>
 80057b0:	2800      	cmp	r0, #0
 80057b2:	d036      	beq.n	8005822 <_svfiprintf_r+0x1d2>
 80057b4:	4b21      	ldr	r3, [pc, #132]	@ (800583c <_svfiprintf_r+0x1ec>)
 80057b6:	bb1b      	cbnz	r3, 8005800 <_svfiprintf_r+0x1b0>
 80057b8:	9b03      	ldr	r3, [sp, #12]
 80057ba:	3307      	adds	r3, #7
 80057bc:	f023 0307 	bic.w	r3, r3, #7
 80057c0:	3308      	adds	r3, #8
 80057c2:	9303      	str	r3, [sp, #12]
 80057c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057c6:	4433      	add	r3, r6
 80057c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80057ca:	e76a      	b.n	80056a2 <_svfiprintf_r+0x52>
 80057cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80057d0:	460c      	mov	r4, r1
 80057d2:	2001      	movs	r0, #1
 80057d4:	e7a8      	b.n	8005728 <_svfiprintf_r+0xd8>
 80057d6:	2300      	movs	r3, #0
 80057d8:	3401      	adds	r4, #1
 80057da:	9305      	str	r3, [sp, #20]
 80057dc:	4619      	mov	r1, r3
 80057de:	f04f 0c0a 	mov.w	ip, #10
 80057e2:	4620      	mov	r0, r4
 80057e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80057e8:	3a30      	subs	r2, #48	@ 0x30
 80057ea:	2a09      	cmp	r2, #9
 80057ec:	d903      	bls.n	80057f6 <_svfiprintf_r+0x1a6>
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d0c6      	beq.n	8005780 <_svfiprintf_r+0x130>
 80057f2:	9105      	str	r1, [sp, #20]
 80057f4:	e7c4      	b.n	8005780 <_svfiprintf_r+0x130>
 80057f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80057fa:	4604      	mov	r4, r0
 80057fc:	2301      	movs	r3, #1
 80057fe:	e7f0      	b.n	80057e2 <_svfiprintf_r+0x192>
 8005800:	ab03      	add	r3, sp, #12
 8005802:	9300      	str	r3, [sp, #0]
 8005804:	462a      	mov	r2, r5
 8005806:	4b0e      	ldr	r3, [pc, #56]	@ (8005840 <_svfiprintf_r+0x1f0>)
 8005808:	a904      	add	r1, sp, #16
 800580a:	4638      	mov	r0, r7
 800580c:	f3af 8000 	nop.w
 8005810:	1c42      	adds	r2, r0, #1
 8005812:	4606      	mov	r6, r0
 8005814:	d1d6      	bne.n	80057c4 <_svfiprintf_r+0x174>
 8005816:	89ab      	ldrh	r3, [r5, #12]
 8005818:	065b      	lsls	r3, r3, #25
 800581a:	f53f af2d 	bmi.w	8005678 <_svfiprintf_r+0x28>
 800581e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005820:	e72c      	b.n	800567c <_svfiprintf_r+0x2c>
 8005822:	ab03      	add	r3, sp, #12
 8005824:	9300      	str	r3, [sp, #0]
 8005826:	462a      	mov	r2, r5
 8005828:	4b05      	ldr	r3, [pc, #20]	@ (8005840 <_svfiprintf_r+0x1f0>)
 800582a:	a904      	add	r1, sp, #16
 800582c:	4638      	mov	r0, r7
 800582e:	f000 f879 	bl	8005924 <_printf_i>
 8005832:	e7ed      	b.n	8005810 <_svfiprintf_r+0x1c0>
 8005834:	08007134 	.word	0x08007134
 8005838:	0800713e 	.word	0x0800713e
 800583c:	00000000 	.word	0x00000000
 8005840:	08005599 	.word	0x08005599
 8005844:	0800713a 	.word	0x0800713a

08005848 <_printf_common>:
 8005848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800584c:	4616      	mov	r6, r2
 800584e:	4698      	mov	r8, r3
 8005850:	688a      	ldr	r2, [r1, #8]
 8005852:	690b      	ldr	r3, [r1, #16]
 8005854:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005858:	4293      	cmp	r3, r2
 800585a:	bfb8      	it	lt
 800585c:	4613      	movlt	r3, r2
 800585e:	6033      	str	r3, [r6, #0]
 8005860:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005864:	4607      	mov	r7, r0
 8005866:	460c      	mov	r4, r1
 8005868:	b10a      	cbz	r2, 800586e <_printf_common+0x26>
 800586a:	3301      	adds	r3, #1
 800586c:	6033      	str	r3, [r6, #0]
 800586e:	6823      	ldr	r3, [r4, #0]
 8005870:	0699      	lsls	r1, r3, #26
 8005872:	bf42      	ittt	mi
 8005874:	6833      	ldrmi	r3, [r6, #0]
 8005876:	3302      	addmi	r3, #2
 8005878:	6033      	strmi	r3, [r6, #0]
 800587a:	6825      	ldr	r5, [r4, #0]
 800587c:	f015 0506 	ands.w	r5, r5, #6
 8005880:	d106      	bne.n	8005890 <_printf_common+0x48>
 8005882:	f104 0a19 	add.w	sl, r4, #25
 8005886:	68e3      	ldr	r3, [r4, #12]
 8005888:	6832      	ldr	r2, [r6, #0]
 800588a:	1a9b      	subs	r3, r3, r2
 800588c:	42ab      	cmp	r3, r5
 800588e:	dc26      	bgt.n	80058de <_printf_common+0x96>
 8005890:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005894:	6822      	ldr	r2, [r4, #0]
 8005896:	3b00      	subs	r3, #0
 8005898:	bf18      	it	ne
 800589a:	2301      	movne	r3, #1
 800589c:	0692      	lsls	r2, r2, #26
 800589e:	d42b      	bmi.n	80058f8 <_printf_common+0xb0>
 80058a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80058a4:	4641      	mov	r1, r8
 80058a6:	4638      	mov	r0, r7
 80058a8:	47c8      	blx	r9
 80058aa:	3001      	adds	r0, #1
 80058ac:	d01e      	beq.n	80058ec <_printf_common+0xa4>
 80058ae:	6823      	ldr	r3, [r4, #0]
 80058b0:	6922      	ldr	r2, [r4, #16]
 80058b2:	f003 0306 	and.w	r3, r3, #6
 80058b6:	2b04      	cmp	r3, #4
 80058b8:	bf02      	ittt	eq
 80058ba:	68e5      	ldreq	r5, [r4, #12]
 80058bc:	6833      	ldreq	r3, [r6, #0]
 80058be:	1aed      	subeq	r5, r5, r3
 80058c0:	68a3      	ldr	r3, [r4, #8]
 80058c2:	bf0c      	ite	eq
 80058c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058c8:	2500      	movne	r5, #0
 80058ca:	4293      	cmp	r3, r2
 80058cc:	bfc4      	itt	gt
 80058ce:	1a9b      	subgt	r3, r3, r2
 80058d0:	18ed      	addgt	r5, r5, r3
 80058d2:	2600      	movs	r6, #0
 80058d4:	341a      	adds	r4, #26
 80058d6:	42b5      	cmp	r5, r6
 80058d8:	d11a      	bne.n	8005910 <_printf_common+0xc8>
 80058da:	2000      	movs	r0, #0
 80058dc:	e008      	b.n	80058f0 <_printf_common+0xa8>
 80058de:	2301      	movs	r3, #1
 80058e0:	4652      	mov	r2, sl
 80058e2:	4641      	mov	r1, r8
 80058e4:	4638      	mov	r0, r7
 80058e6:	47c8      	blx	r9
 80058e8:	3001      	adds	r0, #1
 80058ea:	d103      	bne.n	80058f4 <_printf_common+0xac>
 80058ec:	f04f 30ff 	mov.w	r0, #4294967295
 80058f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058f4:	3501      	adds	r5, #1
 80058f6:	e7c6      	b.n	8005886 <_printf_common+0x3e>
 80058f8:	18e1      	adds	r1, r4, r3
 80058fa:	1c5a      	adds	r2, r3, #1
 80058fc:	2030      	movs	r0, #48	@ 0x30
 80058fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005902:	4422      	add	r2, r4
 8005904:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005908:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800590c:	3302      	adds	r3, #2
 800590e:	e7c7      	b.n	80058a0 <_printf_common+0x58>
 8005910:	2301      	movs	r3, #1
 8005912:	4622      	mov	r2, r4
 8005914:	4641      	mov	r1, r8
 8005916:	4638      	mov	r0, r7
 8005918:	47c8      	blx	r9
 800591a:	3001      	adds	r0, #1
 800591c:	d0e6      	beq.n	80058ec <_printf_common+0xa4>
 800591e:	3601      	adds	r6, #1
 8005920:	e7d9      	b.n	80058d6 <_printf_common+0x8e>
	...

08005924 <_printf_i>:
 8005924:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005928:	7e0f      	ldrb	r7, [r1, #24]
 800592a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800592c:	2f78      	cmp	r7, #120	@ 0x78
 800592e:	4691      	mov	r9, r2
 8005930:	4680      	mov	r8, r0
 8005932:	460c      	mov	r4, r1
 8005934:	469a      	mov	sl, r3
 8005936:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800593a:	d807      	bhi.n	800594c <_printf_i+0x28>
 800593c:	2f62      	cmp	r7, #98	@ 0x62
 800593e:	d80a      	bhi.n	8005956 <_printf_i+0x32>
 8005940:	2f00      	cmp	r7, #0
 8005942:	f000 80d1 	beq.w	8005ae8 <_printf_i+0x1c4>
 8005946:	2f58      	cmp	r7, #88	@ 0x58
 8005948:	f000 80b8 	beq.w	8005abc <_printf_i+0x198>
 800594c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005950:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005954:	e03a      	b.n	80059cc <_printf_i+0xa8>
 8005956:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800595a:	2b15      	cmp	r3, #21
 800595c:	d8f6      	bhi.n	800594c <_printf_i+0x28>
 800595e:	a101      	add	r1, pc, #4	@ (adr r1, 8005964 <_printf_i+0x40>)
 8005960:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005964:	080059bd 	.word	0x080059bd
 8005968:	080059d1 	.word	0x080059d1
 800596c:	0800594d 	.word	0x0800594d
 8005970:	0800594d 	.word	0x0800594d
 8005974:	0800594d 	.word	0x0800594d
 8005978:	0800594d 	.word	0x0800594d
 800597c:	080059d1 	.word	0x080059d1
 8005980:	0800594d 	.word	0x0800594d
 8005984:	0800594d 	.word	0x0800594d
 8005988:	0800594d 	.word	0x0800594d
 800598c:	0800594d 	.word	0x0800594d
 8005990:	08005acf 	.word	0x08005acf
 8005994:	080059fb 	.word	0x080059fb
 8005998:	08005a89 	.word	0x08005a89
 800599c:	0800594d 	.word	0x0800594d
 80059a0:	0800594d 	.word	0x0800594d
 80059a4:	08005af1 	.word	0x08005af1
 80059a8:	0800594d 	.word	0x0800594d
 80059ac:	080059fb 	.word	0x080059fb
 80059b0:	0800594d 	.word	0x0800594d
 80059b4:	0800594d 	.word	0x0800594d
 80059b8:	08005a91 	.word	0x08005a91
 80059bc:	6833      	ldr	r3, [r6, #0]
 80059be:	1d1a      	adds	r2, r3, #4
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	6032      	str	r2, [r6, #0]
 80059c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80059cc:	2301      	movs	r3, #1
 80059ce:	e09c      	b.n	8005b0a <_printf_i+0x1e6>
 80059d0:	6833      	ldr	r3, [r6, #0]
 80059d2:	6820      	ldr	r0, [r4, #0]
 80059d4:	1d19      	adds	r1, r3, #4
 80059d6:	6031      	str	r1, [r6, #0]
 80059d8:	0606      	lsls	r6, r0, #24
 80059da:	d501      	bpl.n	80059e0 <_printf_i+0xbc>
 80059dc:	681d      	ldr	r5, [r3, #0]
 80059de:	e003      	b.n	80059e8 <_printf_i+0xc4>
 80059e0:	0645      	lsls	r5, r0, #25
 80059e2:	d5fb      	bpl.n	80059dc <_printf_i+0xb8>
 80059e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80059e8:	2d00      	cmp	r5, #0
 80059ea:	da03      	bge.n	80059f4 <_printf_i+0xd0>
 80059ec:	232d      	movs	r3, #45	@ 0x2d
 80059ee:	426d      	negs	r5, r5
 80059f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059f4:	4858      	ldr	r0, [pc, #352]	@ (8005b58 <_printf_i+0x234>)
 80059f6:	230a      	movs	r3, #10
 80059f8:	e011      	b.n	8005a1e <_printf_i+0xfa>
 80059fa:	6821      	ldr	r1, [r4, #0]
 80059fc:	6833      	ldr	r3, [r6, #0]
 80059fe:	0608      	lsls	r0, r1, #24
 8005a00:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a04:	d402      	bmi.n	8005a0c <_printf_i+0xe8>
 8005a06:	0649      	lsls	r1, r1, #25
 8005a08:	bf48      	it	mi
 8005a0a:	b2ad      	uxthmi	r5, r5
 8005a0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a0e:	4852      	ldr	r0, [pc, #328]	@ (8005b58 <_printf_i+0x234>)
 8005a10:	6033      	str	r3, [r6, #0]
 8005a12:	bf14      	ite	ne
 8005a14:	230a      	movne	r3, #10
 8005a16:	2308      	moveq	r3, #8
 8005a18:	2100      	movs	r1, #0
 8005a1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a1e:	6866      	ldr	r6, [r4, #4]
 8005a20:	60a6      	str	r6, [r4, #8]
 8005a22:	2e00      	cmp	r6, #0
 8005a24:	db05      	blt.n	8005a32 <_printf_i+0x10e>
 8005a26:	6821      	ldr	r1, [r4, #0]
 8005a28:	432e      	orrs	r6, r5
 8005a2a:	f021 0104 	bic.w	r1, r1, #4
 8005a2e:	6021      	str	r1, [r4, #0]
 8005a30:	d04b      	beq.n	8005aca <_printf_i+0x1a6>
 8005a32:	4616      	mov	r6, r2
 8005a34:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a38:	fb03 5711 	mls	r7, r3, r1, r5
 8005a3c:	5dc7      	ldrb	r7, [r0, r7]
 8005a3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a42:	462f      	mov	r7, r5
 8005a44:	42bb      	cmp	r3, r7
 8005a46:	460d      	mov	r5, r1
 8005a48:	d9f4      	bls.n	8005a34 <_printf_i+0x110>
 8005a4a:	2b08      	cmp	r3, #8
 8005a4c:	d10b      	bne.n	8005a66 <_printf_i+0x142>
 8005a4e:	6823      	ldr	r3, [r4, #0]
 8005a50:	07df      	lsls	r7, r3, #31
 8005a52:	d508      	bpl.n	8005a66 <_printf_i+0x142>
 8005a54:	6923      	ldr	r3, [r4, #16]
 8005a56:	6861      	ldr	r1, [r4, #4]
 8005a58:	4299      	cmp	r1, r3
 8005a5a:	bfde      	ittt	le
 8005a5c:	2330      	movle	r3, #48	@ 0x30
 8005a5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a62:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005a66:	1b92      	subs	r2, r2, r6
 8005a68:	6122      	str	r2, [r4, #16]
 8005a6a:	f8cd a000 	str.w	sl, [sp]
 8005a6e:	464b      	mov	r3, r9
 8005a70:	aa03      	add	r2, sp, #12
 8005a72:	4621      	mov	r1, r4
 8005a74:	4640      	mov	r0, r8
 8005a76:	f7ff fee7 	bl	8005848 <_printf_common>
 8005a7a:	3001      	adds	r0, #1
 8005a7c:	d14a      	bne.n	8005b14 <_printf_i+0x1f0>
 8005a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8005a82:	b004      	add	sp, #16
 8005a84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a88:	6823      	ldr	r3, [r4, #0]
 8005a8a:	f043 0320 	orr.w	r3, r3, #32
 8005a8e:	6023      	str	r3, [r4, #0]
 8005a90:	4832      	ldr	r0, [pc, #200]	@ (8005b5c <_printf_i+0x238>)
 8005a92:	2778      	movs	r7, #120	@ 0x78
 8005a94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005a98:	6823      	ldr	r3, [r4, #0]
 8005a9a:	6831      	ldr	r1, [r6, #0]
 8005a9c:	061f      	lsls	r7, r3, #24
 8005a9e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005aa2:	d402      	bmi.n	8005aaa <_printf_i+0x186>
 8005aa4:	065f      	lsls	r7, r3, #25
 8005aa6:	bf48      	it	mi
 8005aa8:	b2ad      	uxthmi	r5, r5
 8005aaa:	6031      	str	r1, [r6, #0]
 8005aac:	07d9      	lsls	r1, r3, #31
 8005aae:	bf44      	itt	mi
 8005ab0:	f043 0320 	orrmi.w	r3, r3, #32
 8005ab4:	6023      	strmi	r3, [r4, #0]
 8005ab6:	b11d      	cbz	r5, 8005ac0 <_printf_i+0x19c>
 8005ab8:	2310      	movs	r3, #16
 8005aba:	e7ad      	b.n	8005a18 <_printf_i+0xf4>
 8005abc:	4826      	ldr	r0, [pc, #152]	@ (8005b58 <_printf_i+0x234>)
 8005abe:	e7e9      	b.n	8005a94 <_printf_i+0x170>
 8005ac0:	6823      	ldr	r3, [r4, #0]
 8005ac2:	f023 0320 	bic.w	r3, r3, #32
 8005ac6:	6023      	str	r3, [r4, #0]
 8005ac8:	e7f6      	b.n	8005ab8 <_printf_i+0x194>
 8005aca:	4616      	mov	r6, r2
 8005acc:	e7bd      	b.n	8005a4a <_printf_i+0x126>
 8005ace:	6833      	ldr	r3, [r6, #0]
 8005ad0:	6825      	ldr	r5, [r4, #0]
 8005ad2:	6961      	ldr	r1, [r4, #20]
 8005ad4:	1d18      	adds	r0, r3, #4
 8005ad6:	6030      	str	r0, [r6, #0]
 8005ad8:	062e      	lsls	r6, r5, #24
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	d501      	bpl.n	8005ae2 <_printf_i+0x1be>
 8005ade:	6019      	str	r1, [r3, #0]
 8005ae0:	e002      	b.n	8005ae8 <_printf_i+0x1c4>
 8005ae2:	0668      	lsls	r0, r5, #25
 8005ae4:	d5fb      	bpl.n	8005ade <_printf_i+0x1ba>
 8005ae6:	8019      	strh	r1, [r3, #0]
 8005ae8:	2300      	movs	r3, #0
 8005aea:	6123      	str	r3, [r4, #16]
 8005aec:	4616      	mov	r6, r2
 8005aee:	e7bc      	b.n	8005a6a <_printf_i+0x146>
 8005af0:	6833      	ldr	r3, [r6, #0]
 8005af2:	1d1a      	adds	r2, r3, #4
 8005af4:	6032      	str	r2, [r6, #0]
 8005af6:	681e      	ldr	r6, [r3, #0]
 8005af8:	6862      	ldr	r2, [r4, #4]
 8005afa:	2100      	movs	r1, #0
 8005afc:	4630      	mov	r0, r6
 8005afe:	f7fa fb6f 	bl	80001e0 <memchr>
 8005b02:	b108      	cbz	r0, 8005b08 <_printf_i+0x1e4>
 8005b04:	1b80      	subs	r0, r0, r6
 8005b06:	6060      	str	r0, [r4, #4]
 8005b08:	6863      	ldr	r3, [r4, #4]
 8005b0a:	6123      	str	r3, [r4, #16]
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b12:	e7aa      	b.n	8005a6a <_printf_i+0x146>
 8005b14:	6923      	ldr	r3, [r4, #16]
 8005b16:	4632      	mov	r2, r6
 8005b18:	4649      	mov	r1, r9
 8005b1a:	4640      	mov	r0, r8
 8005b1c:	47d0      	blx	sl
 8005b1e:	3001      	adds	r0, #1
 8005b20:	d0ad      	beq.n	8005a7e <_printf_i+0x15a>
 8005b22:	6823      	ldr	r3, [r4, #0]
 8005b24:	079b      	lsls	r3, r3, #30
 8005b26:	d413      	bmi.n	8005b50 <_printf_i+0x22c>
 8005b28:	68e0      	ldr	r0, [r4, #12]
 8005b2a:	9b03      	ldr	r3, [sp, #12]
 8005b2c:	4298      	cmp	r0, r3
 8005b2e:	bfb8      	it	lt
 8005b30:	4618      	movlt	r0, r3
 8005b32:	e7a6      	b.n	8005a82 <_printf_i+0x15e>
 8005b34:	2301      	movs	r3, #1
 8005b36:	4632      	mov	r2, r6
 8005b38:	4649      	mov	r1, r9
 8005b3a:	4640      	mov	r0, r8
 8005b3c:	47d0      	blx	sl
 8005b3e:	3001      	adds	r0, #1
 8005b40:	d09d      	beq.n	8005a7e <_printf_i+0x15a>
 8005b42:	3501      	adds	r5, #1
 8005b44:	68e3      	ldr	r3, [r4, #12]
 8005b46:	9903      	ldr	r1, [sp, #12]
 8005b48:	1a5b      	subs	r3, r3, r1
 8005b4a:	42ab      	cmp	r3, r5
 8005b4c:	dcf2      	bgt.n	8005b34 <_printf_i+0x210>
 8005b4e:	e7eb      	b.n	8005b28 <_printf_i+0x204>
 8005b50:	2500      	movs	r5, #0
 8005b52:	f104 0619 	add.w	r6, r4, #25
 8005b56:	e7f5      	b.n	8005b44 <_printf_i+0x220>
 8005b58:	08007145 	.word	0x08007145
 8005b5c:	08007156 	.word	0x08007156

08005b60 <memmove>:
 8005b60:	4288      	cmp	r0, r1
 8005b62:	b510      	push	{r4, lr}
 8005b64:	eb01 0402 	add.w	r4, r1, r2
 8005b68:	d902      	bls.n	8005b70 <memmove+0x10>
 8005b6a:	4284      	cmp	r4, r0
 8005b6c:	4623      	mov	r3, r4
 8005b6e:	d807      	bhi.n	8005b80 <memmove+0x20>
 8005b70:	1e43      	subs	r3, r0, #1
 8005b72:	42a1      	cmp	r1, r4
 8005b74:	d008      	beq.n	8005b88 <memmove+0x28>
 8005b76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005b7e:	e7f8      	b.n	8005b72 <memmove+0x12>
 8005b80:	4402      	add	r2, r0
 8005b82:	4601      	mov	r1, r0
 8005b84:	428a      	cmp	r2, r1
 8005b86:	d100      	bne.n	8005b8a <memmove+0x2a>
 8005b88:	bd10      	pop	{r4, pc}
 8005b8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005b8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005b92:	e7f7      	b.n	8005b84 <memmove+0x24>

08005b94 <_sbrk_r>:
 8005b94:	b538      	push	{r3, r4, r5, lr}
 8005b96:	4d06      	ldr	r5, [pc, #24]	@ (8005bb0 <_sbrk_r+0x1c>)
 8005b98:	2300      	movs	r3, #0
 8005b9a:	4604      	mov	r4, r0
 8005b9c:	4608      	mov	r0, r1
 8005b9e:	602b      	str	r3, [r5, #0]
 8005ba0:	f7fc fd5a 	bl	8002658 <_sbrk>
 8005ba4:	1c43      	adds	r3, r0, #1
 8005ba6:	d102      	bne.n	8005bae <_sbrk_r+0x1a>
 8005ba8:	682b      	ldr	r3, [r5, #0]
 8005baa:	b103      	cbz	r3, 8005bae <_sbrk_r+0x1a>
 8005bac:	6023      	str	r3, [r4, #0]
 8005bae:	bd38      	pop	{r3, r4, r5, pc}
 8005bb0:	200006a0 	.word	0x200006a0

08005bb4 <memcpy>:
 8005bb4:	440a      	add	r2, r1
 8005bb6:	4291      	cmp	r1, r2
 8005bb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005bbc:	d100      	bne.n	8005bc0 <memcpy+0xc>
 8005bbe:	4770      	bx	lr
 8005bc0:	b510      	push	{r4, lr}
 8005bc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005bc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005bca:	4291      	cmp	r1, r2
 8005bcc:	d1f9      	bne.n	8005bc2 <memcpy+0xe>
 8005bce:	bd10      	pop	{r4, pc}

08005bd0 <_realloc_r>:
 8005bd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bd4:	4607      	mov	r7, r0
 8005bd6:	4614      	mov	r4, r2
 8005bd8:	460d      	mov	r5, r1
 8005bda:	b921      	cbnz	r1, 8005be6 <_realloc_r+0x16>
 8005bdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005be0:	4611      	mov	r1, r2
 8005be2:	f7ff bc4d 	b.w	8005480 <_malloc_r>
 8005be6:	b92a      	cbnz	r2, 8005bf4 <_realloc_r+0x24>
 8005be8:	f7ff fbde 	bl	80053a8 <_free_r>
 8005bec:	4625      	mov	r5, r4
 8005bee:	4628      	mov	r0, r5
 8005bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bf4:	f000 f81a 	bl	8005c2c <_malloc_usable_size_r>
 8005bf8:	4284      	cmp	r4, r0
 8005bfa:	4606      	mov	r6, r0
 8005bfc:	d802      	bhi.n	8005c04 <_realloc_r+0x34>
 8005bfe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005c02:	d8f4      	bhi.n	8005bee <_realloc_r+0x1e>
 8005c04:	4621      	mov	r1, r4
 8005c06:	4638      	mov	r0, r7
 8005c08:	f7ff fc3a 	bl	8005480 <_malloc_r>
 8005c0c:	4680      	mov	r8, r0
 8005c0e:	b908      	cbnz	r0, 8005c14 <_realloc_r+0x44>
 8005c10:	4645      	mov	r5, r8
 8005c12:	e7ec      	b.n	8005bee <_realloc_r+0x1e>
 8005c14:	42b4      	cmp	r4, r6
 8005c16:	4622      	mov	r2, r4
 8005c18:	4629      	mov	r1, r5
 8005c1a:	bf28      	it	cs
 8005c1c:	4632      	movcs	r2, r6
 8005c1e:	f7ff ffc9 	bl	8005bb4 <memcpy>
 8005c22:	4629      	mov	r1, r5
 8005c24:	4638      	mov	r0, r7
 8005c26:	f7ff fbbf 	bl	80053a8 <_free_r>
 8005c2a:	e7f1      	b.n	8005c10 <_realloc_r+0x40>

08005c2c <_malloc_usable_size_r>:
 8005c2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c30:	1f18      	subs	r0, r3, #4
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	bfbc      	itt	lt
 8005c36:	580b      	ldrlt	r3, [r1, r0]
 8005c38:	18c0      	addlt	r0, r0, r3
 8005c3a:	4770      	bx	lr

08005c3c <_init>:
 8005c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c3e:	bf00      	nop
 8005c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c42:	bc08      	pop	{r3}
 8005c44:	469e      	mov	lr, r3
 8005c46:	4770      	bx	lr

08005c48 <_fini>:
 8005c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c4a:	bf00      	nop
 8005c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c4e:	bc08      	pop	{r3}
 8005c50:	469e      	mov	lr, r3
 8005c52:	4770      	bx	lr
